Am29116 Family

High-Performance 16-Bit Bipolar Microprocessors

PRELIMINARY


DISTINCTIVE CHARACTERISTICS

- Optimized for High-Performance Controllers
 Excellent solution for applications requiring speed and bit-manipulation power.
- Fast
 - The Am29116 supports 100-ns microcycle time/10-MHz data rate for all instructions.
- 16-Bit Barrel Shifter
- Immediate Instruction Capability
 May be used for storing constants in microcode or for configuring a second data port.
- Powerful Field Insertion/Extraction and Bit-Manipulation Instructions
 - Rotate and Merge, Rotate and Compare and bitmanipulation instructions provided for complex bit control.
- 32-Working Registers
- Speed-Enhanced Version
 - The Am29116A is 25% faster than the Am29116.
- Low-Power Version
 The Am29L116A is the same speed as the Am29116 and dissipates 25% less power.

GENERAL DESCRIPTION

The Am29116 is a microprogrammable 16-bit bipolar microprocessor whose architecture and instruction set is optimized for high-performance peripheral controllers, like graphics controllers, disk controllers, communications controllers, front-end concentrators and modems. The device also performs well in microprogrammed processor applications, especially when combined with the Am29517, 16 x 16

Multiplier (65-ns worst-case 16×16 multiply). In addition to its complete arithmetic and logic instruction set, the Am29116 instruction set contains functions particularly useful in controller applications; bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation.




RELATED PRODUCTS

Part No.	Description
Am29112	High-Performance 8-Bit Slice Microprogram Sequencer
Am29C116	CMOS Version of the Am29116
Am29117	Two-Port Version of the Am29116
Am29C117	CMOS Version of the Am29117
Am29118	Eight-Bit Am29116 I/O Support


CONNECTION DIAGRAMS

Top View



Note: Pin 1 is marked for orientation.


LOGIC SYMBOL



LS002250

GND = Ground V_{CC} = Power Supply

V_{CC} AND GROUND PIN CONNECTIONS



CD009231

$$C_1 = C_3 = 0.1 \ \mu F$$

 $C_2 = C_4 = 10 \ \mu F$

Note: Suggestions for Printed Circuit Board Layout

The Am29116 Family of microprocessors consists of high-performance devices that operate in an environment of fast signal rise times and substantial switching currents. Attention must be paid to layout and decoupling to avoid undesired effects from this environment. The following suggestions may be of benefit in developing the layout scheme:

- A multi-layer PC board with separate power, ground, and signal planes is best for Schottky performance-level systems.
 Tie the four ground pins immediately to the ground plane. If a ground plane is not used, the ground connection to the Am29116 should be a "dead end," denying switching currents from other devices to pass through the Am29116 ground connection.

- connection.

 3. Pin 12 may be tied directly to the V_{CC} plane.


 4. Pin 40 should be decoupled with 0.1-μF and 10-μF capacitors and tied directly to the V_{CC} plane.

 5. Pin 41 should be decoupled with a bulk capacitor (10 μF) and a high-frequency capacitor (0.1-μF ceramic) and tied at a remote distance one to three inches from the V_{CC}-plane connection for pin 40 (see above diagram). Since pin 41 supplies the TTL-output drivers, this π-network will ensure sufficient inductive isolation between pin 40 and pin 41 so that transient currents will have no effect on system operation.
- * Four ground pins tied immediately to the ground plane.

METALLIZATION AND PAD LAYOUTS

Am29116

Am29116A/Am29L116A



Die Size: 0.251" x 0.311"

Die Size: 0.205" x 0.250"

ORDERING INFORMATION

Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range

E. Optional Processing



- A. DEVICE NUMBER/DESCRIPTION

Am29116 High-Performance 16-Bit MPU Am29116A High-Speed, High-Performance 16-Bit MPU Am29L116A

Am29L116A Low-Power, High-Performance 16-Bit MPU

Valid Combinations											
AM29116, AM29116A	DC, DCB,										
AM29L116A (Note 1)	LC, XC										

Notes: 1. 52-pin DIP without heat sink (TDX052) is available only for the Am29L116A Low-Power, High-Performance MPU.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

APL Products: A. Device Number

B. Speed Option (if applicable)

C. Device Class
D. Package Type

E. Lead Finish

CPL Products: A. Device Number


B. Speed Option (if applicable)

C. Package Type


D. Temparature Range

E. CPL Status

APL Products



CPL Products



	Valid Combinations										
A P L	AM29116	I I /BUA									
C P L	AM29116	I I /DMC I									

High-Performance 16-Bit MPU

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

PIN DESCRIPTION

Y₀-Y₁₅ Data I/O Lines — 16 (Input/Output)

When $\overline{\text{OE}}_{Y}$ is HIGH, Y₀-Y₁₅ are used as external data inputs which allow data to be directly loaded into the 16-bit data latch. Having $\overline{\text{OE}}_{Y}$ LOW allows the ALU data to be output on Y₀-Y₁₅.

DLE Data Latch Enable (input)

When DLE is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.

OE_Y Output Enable (Input)

When \overline{OE}_Y is HIGH, the 16-bit Y outputs are disabled (high-impedance); when \overline{OE}_Y is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).

I₀-I₁₅ Instruction Inputs — 16 (Input)

Used to select the operations to be performed in the Am29116. Also used as data inputs while performing immediate instructions.

IEN Instruction Enable (Input)

With IEN LOW, data can be written into the RAM when the clock is LOW. The Accumulator can accept data during the LOW-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs. IEN should be LOW for the first half of the first cycle of an immediate instruction.

SRE Status Register Enable (Input)

When SRE and IEN are both LOW, the Status Register is updated at the end of all instructions with the exception of

NO-OP, Save Status, and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.

CP Clock Pulse (Input)

The clock input to the Am29116. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the low period of the clock provided IEN is LOW and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-HIGH transition of the clock.

T₁-T₄ Input/Output Pins — 4 (Input/Output)

Under the control of OE_T , the four lower status bits Z, C, N, OVR become outputs on T_1 - T_4 , respectively when OE_T goes HIGH. When OE_T is LOW, T_1 - T_4 are used as inputs to generate the CT output.

OET Output Enable (Input)

When OE_T is LOW, the 4-bit T outputs are disabled (high-impedance); when OE_T is HIGH, the 4-bit T outputs are enabled (HIGH or LOW).

CT Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places them on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.

FUNCTIONAL DESCRIPTION

The following diagram (Figure 1) is a summary of devices within the Am29116 Family showing performance versus power.




Figure 1. Am29116 Family (Performance Versus Power)

ARCHITECTURE OF THE Am29116

The Am29116 is a high-performance, microprogrammable 16bit bipolar microprocessor.

As shown in the Block Diagram, the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- ALU
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the IEN input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

Accumulator

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the $\overline{\text{IEN}}$ input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

Data Latch

The 16-bit Data Latch holds the data input to the Am29116 on the bi-directional Y bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

Barrel Shifter

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

Arithmetic Logic Unit

The Am29116 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at the byte or word level, depending upon whether the device is

executing in the byte or word mode. The Z (zero) flag, although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

Priority Encoder

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (\overline{SRE}) input LOW and the \overline{IEN} input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. \overline{SRE} going HIGH or \overline{IEN} going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry, (C) Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving the restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T bus. These four bits are available as outputs on the T_{1-4} outputs whenever OE_T is HIGH.

Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines, I_{0-4} , have priority over I_{1-4} , for testing status.

Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29116. One set controls the bidirectional, 16-bit Y bus. These outputs are enabled by placing a LOW on the $\overline{\text{OE}}$ input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the OE_T input. This allows storing the four internal ALU status

bits (Z, C, N, OVR) externally. A LOW OE_T input forces the T outputs into the high-impedance state. External devices can then drive the T bus to select a test condition for the CT output

Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29116. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

INSTRUCTION SET

The instruction set of the Am29116 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29116 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation. Complex instructions like rotate and merge, rotate and compare, and prioritize are executed in a single microcycle.

Three data types are supported by the Am29116.

- Bit
- Byte
- Word (16-bit)

In the byte mode data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions the CT output has the result and the Y-bus is undefined.

The Am29116 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
- Rotate and Merge
- Bit Oriented
- Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check
- Status
- No-Op

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Throughout the description $\overline{\text{OEy}}$ is assumed to be LOW allowing ALU outputs on the Y-bus.

Table 1 illustrates operand source-destination combinations for each instruction type.

TABLE 1. OPERAND SOURCE DESTINATION COMBINATIONS

Instruction Type	Operand	l Combination	ons (Note 1)			
	Source	(R/S)	Destination			
Single Operand	ŘAM (I AC E D(C D(S	CC O DE) SE)	RAM ACC Y Bus Status ACC and Status			
	Source (R)	Source (S)	Destination			
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y Bus Status ACC and Status			
	Source	e (U)	Destination			
Single Bit Shift	AC AC E	AM CC CC CC CC CC	RAM ACC Y Bus RAM ACC Y Bus			
	Source	e (U)	Destination			
Rotate n Bits	AC	AM CC	RAM ACC Y Bus			
	Source	(R/S)	Destination			
Bit Oriented	AC	AM CC	RAM ACC Y Bus			
	Rotated		Non-Rotated Source/			
	Source (U)	Mask (S)	Destination (R)			
Rotate and Merge	D D D ACC RAM	RAM ACC 	ACC ACC RAM RAM RAM ACC			

Instruction Type	Operand	d Combinati	ons (Note 1)					
	Rotated		Non-Rotated Source/					
Rotate and	Source (U)	Mask (S)	Destination (R)					
Compare	D D D RAM	I I ACC	RAM RAM ACC					
	Source (R)	Mask (S)	Destination					
Prioritize (Note 3)	RAM ACC D	RAM ACC I 0	RAM ACC Y Bus					
Cyclic	Data In	Destination	Polynomial					
Redundancy Check	QLINK	RAM	ACC					
No Operation								
		Bits Affec	ted					
Set Reset Status	OVR, N, C, Z LINK Flag1 Flag2 Flag3							
	Sou	ırce	Destination					
Store Status	Sta	itus	RAM ACC Y Bus					
	Source (R)	Source (S)	Destination					
Status Load	D ACC	ACC I	Status Status and ACC					
	D	1	(OT)					
	T	est Conditio						
		(N⊕OVR) N⊕OVF Z						
		OVR						
Test Status	İ	Lo w C						
		Z+ C						
		N LINK						
		Flag 1						
		Flag 2 Flag 3						
	L	- iag 5						

Notes: 1. When there is no dividing line between the R&S OPERAND or SOURCE and DESTINATION, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.

^{2.} In the SINGLE OPERAND INSTRUCTION, RAM cannot be used when both ACC and STATUS are designated as a DESTINATION.

3. In the PRIORITIZE INSTRUCTION, OPERAND and MASK must be different sources.

SINGLE OPERAND INSTRUCTIONS

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where 8-bit to 16-bit conversion is needed, the Am29116 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

SINGLE OPERAND FIELD DEFINITIONS

13 12 98 0 B/W SRC-Dest RAM Address SOR Quad Opcode SONR B/W Quad Opcode SRC Dest

SINGLE OPERAND INSTRUCTION

I5 I4	13 12	9	8	5	4	0

Instruction ¹	B/W ²	Quad ³		Opc	ode			R/S ⁴	Dest ⁴		RAM A	Address
SOR	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SORR		ACC Y Bus Status RAM RAM RAM RAM RAM RAM RAM	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Орс	ode			R/S ⁴			Desti	nation
SONR	0 = B 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACC D I 0 D(0E) D(SE)		00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status ⁵ ACC, Status ⁵

The instruction mnemonic designates different instruction formats used in the Am29116. They are useful in assembly microcode with the System 29 AMDASMTM meta assembler.

2. B = Byte Mode, W = Word Mode.
3. See Instruction Set description.
4. R = Source; S = Source; Dest = Destination.

5. When status is destination,

Status i - Yi i = 0 to 3 (Byte mode) i = 0 to 7 (Word mode)

Y BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y — Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
SOR	MOVE	SRC → Dest	0 = B	Y ← SRC	NC	NC	NC	NC	0	U	0	U
SONR	COMP	SRC → Dest	1 = W	Y ← SRC	NC	NC	NC	NC	0	U	0	U
	INC	SRC +1 → Dest		Y ← SRC +1	NC	NC	NC	NC	U	U	U	U
	NEG	SRC +1 → Dest		Y ← SRC +1	NC	NC	NC	NC	U	U	U	U

SRC = Source U = Update NC = No Change

TWO OPERAND INSTRUCTIONS

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the

specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

TWO OPERAND FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 0
TOR1	B/W	Quad	SRC-SRC -Dest	Opcode	RAM Address
TOR2	B/W	Quad	SRC-SRC -Dest	Opcode	RAM Address
TONR	B/W	Quad	SRC-SRC	Opcode	Dest

TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad		R ¹	S ¹	Dest ¹		Opcode		RAM	Address
TOR1	0 = B 1 = W	00	0000 TORAA 0010 TORIA 0011 TODRA 1000 TORAY 1010 TORIY 1011 TODRY 1100 TORAR 1110 TORIR 1111 TODRR	RAM PAM D RAM RAM D RAM D	ACC I RAM ACC I RAM ACC I RAM	ACC ACC ACC Y Bus Y Bus Y Bus RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	SUBR SUBRC2 S minus R with carry R minus S SUBSC2 R minus S with carry ADD R plus S ADDC R plus S with carry AND R • S SUBSC2 R • S S S S S S S S S S S S S S S S S S	00000	R00 R31	RAM Reg 31
Instruction	B/W	Quad		R ¹	S ¹	Dest ¹		Opcode		RAM	Address
TOR2	0 = B 1 = W	10	0001 TODAR 0010 TOAIR 0101 TODIR	D ACC D	ACC I	RAM RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	SUBR S minus R SUBRC2 S minus R with carry R minus S SUBSC2 R minus S with carry ADD R plus S with carry AND R P S SUBSC2 R P S S	00000	R00 R31	RAM Reg 00 RAM Reg 31

Note 1: R = Source S = Source

Dest = Destination

Note 2: During subtraction the carry is interpreted as borrow.

TWO OPERAND INSTRUCTIONS S¹ R^1 Instruction B/W Quad Opcode Destination 0 = B 1 = W TODA D TOAI ACC TODI D SUBR S minus R SUBRC S minus R with 0001 0010 ACC 0000 00000 NRY Y Bus NRA ACC NRS Status² NRAS ACC, Status² 0001 00001 00100 00101 0101 carry R minus S R minus S with SUBS 0010 TONR 0011 SUBSC carry R plus S R plus S with ADD ADDC 0100 0101 carry R•S R•S 0110 AND NAND EXOR 0111 R⊕S R+S R+S R⊕S 1000 NOR OR EXNOR 1001 1010

Notes 1: R = Source

1: R = Source
S = Source
2: When status is destination,
Status i - Y; i = 0 to 3 (Byte mode)
i = 0 to 7 (Word mode)

3: During subtraction the carry is interpreted as borrow.

Y BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	C	z
	SUBR	S minus R	0 = B	Y←S+R+1	NC	NC	NC	NC	U	U	U	U
	SUBRC	S minus R with carry	1 = w	Y←S+R+QC	NC	NC	NC	NC	υ	U	U	U
	SUBS	R minus S		Y←R+S+1	NC	NC	NC	NC	U	U	υ	U
TOR1 TOR2	SUBSC	R minus S with carry		Y←R+S+QC	NC	NC	NC	NC	U	U	U	U
TONR	ADD	R plus S		Y←R+S	NC	NC	NC	NC	U	U	U	U
	ADDC	R plus S with carry		Y ← R + S + QC	NC	NC	NC	NC	U	υ	U	υ
	AND	R∙S		Y←Ri AND Si	NC	NC	NC	NC	0	U	0	U
	NAND	R·S		Yi←Ri NAND Si	NC	NC	NC	NC	0	U	0	υ
	EXOR	R⊕S		Y _{i←} R _i EXOR S _i	NC	NC	NC	NC	0	υ	0	υ
	NOR	R+S		Yi←Ri NOR Si	NC	NC	NC	NC	0	U	0	U
	OR	R+S		Y _{i←} R _i OR S _i	NC	NC	NC	NC	0	U	0	υ
	EXNOR	R⊕S		Y _i ←R _i EXNOR S _i	NC	NC	NC	NC	0	0	0	U

U = Update

NC = No Change

0 = Reset


1 = Set

SINGLE BIT SHIFT INSTRUCTIONS

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded with ZERO, ONE,

or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 2. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN \oplus QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 3. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN \oplus QOVR is useful for Two's Complement multiplication.

SINGLE BIT SHIFT FIELD DEFINITIONS:






Figure 2. Shift Up Function.




Figure 3. Shift Down Function.

SINGLE BIT SHIFT INSTRUCTIONS

SINGLE BIT SHIFT

Instruction	B/W	Quad			U ¹	Dest ¹		Оре	code		RAM Address			
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31	
Instruction	B/W	Quad			U ¹			Ope	code		Destination			
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	1 QLINK QC	00000 00001	NRY NRA	Y Bus ACC	

U = Source Dest = Destination Note 1.

Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SHUPZ SHUP1	Up 0 Up 1	1 = W	$Y_i \leftarrow SRC_{i-1}$, $i = 1$ to 15; $Y_0 \leftarrow Shift$ Input	NC	NC	NC	SRC _{15*}	0	SRC ₁₄	0	U
SHR SHNR	SHUPL	Up QLINK	0 = B	$Y_i \leftarrow SRC_{i-1}$, $i = 1$ to 7; $Y_0 \leftarrow Shift$ Input; $Y_8 \leftarrow SRC_7$, $Y_i \leftarrow SRC_{i-8}$ for $i = 9$ to 15	NC	NC	NC	SRC _{7*}	0	SRC ₆	0	υ
	SHDNZ SHDN1	Down 0 Down 1	1 = W	$Y_i \leftarrow SRC_{i+1}$, $i = 0$ to 14; $Y_{15} \leftarrow Shift Input$	NC	NC	NC	SRC ₀ ∗	0	Shift Input	0	U
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVF	0 = B	$Y_i \leftarrow SRC_{i+1}$, $i = 0$ to 6; $Y_i \leftarrow SRC_{i-7}$, $i = 8$ to 14; $Y_{7,15} \leftarrow Shift Input$	NC	NC	NC	SRC _{0*}	0	Shift Input	0	υ

SRC = Source
U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified


*Shifted Output is loaded into the QLINK.

BIT ORIENTED INSTRUCTIONS

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the nth bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the n^{th} bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load 2^n , which loads ONE in Bit position n and ZERO in all other bit positions; Load $\overline{2^n}$ which loads ZERO in bit position n and ONE in all other bit positions; increment by 2^n , which adds 2^n to the operand; and decrement by 2^n which subtracts 2^n from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

BIT ORIENTED FIELD DEFINITIONS



BIT ORIENTED INSTRUCTIONS

Instruction	B/W	Quad	n	Opcode		RAM	Address	
BOR1	0 = B 1 = W	11	0 to 15		M, bit n 00000 AM, bit n M, bit n 11111	•••	RAM Reg 00 RAM Reg 31	
Instruction	B/W	Quad	n	Opcode		RAM Address		
BOR2	0 = B 1 = W	10	0 to 15			••	RAM Reg 00 RAM Reg 31	
Instruction	B/W	Quad	n			Opcode		
BONR	0 = B 1 = W	11	0 to 15	1100	0000 0000 0001 0010 0010 0011 0011 1000 1000 1010 1010 1010	1	Test ACC, bit n Reset ACC, bit n Set ACC, bit n ACC plus 2^n → ACC 2^n → ACC 2^n → ACC Test D, bit n Reset D, bit n Set D, bit n D plus 2^n → Y BUS D minus 2^n → Y Bus 2^n → Y Bus 2^n → Y Bus	

BIT ORIENTED INSTRUCTIONS

Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
BOR1	SETNR RSTNR	Set RAM Bit n Reset RAM, Bit n		$Y_i \leftarrow RAM_i$ for $i \neq n$; $Y_n \leftarrow 1$ $Y_i \leftarrow RAM_i$ for $i \neq n$; $Y_n \leftarrow 0$	NC NC	NC NC	NC NC	NC NC	0	U	0	0
	TSTNR	Test Ram, Bit n		$Y_i \leftarrow 0$ for $i \neq n$; $Y_n \leftarrow SRC_n$	NC	NC	NC	NC	0	U	0	U
	LD2NR	2 ⁿ →RAM		$Y_i \leftarrow 0$ for $i \neq n$; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
2024	LDC2NR	2 ⁿ → RAM	1	Y _i ←1 for i≠n; Y _n ←0	NC	NC	NC	NC	0	U	0	0
BOR2	A2NR	RAM + 2 ⁿ → RAM		Yi←RAM + 2 ⁿ	NC	NC	NC	NC	U	U	U	U
	S2NR	RAM – 2 ⁿ → RAM		Yi←RAM – 2 ⁿ	NC	NC	NC	NC	U	υ	U	U
	TSTNA	Test ACC, Bit n	1	$Y_i \leftarrow 0$ for $i \neq n$; $Y_n \leftarrow ACC_n$	NC	NC	NC	NC	0	υ	0	U
	RSTNA	Reset ACC, Bit n	1	$Y_i \leftarrow ACC_i$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETNA	Set ACC, Bit n		$Y_i \leftarrow ACC_i$ for $i \neq n$; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 ⁿ →ACC		Yi←ACC + 2 ⁿ	NC	NC	NC	NC	U	υ	U	U
	S2NA	ACC - 2 ⁿ → ACC	1	Y _i ←ACC – 2 ⁿ	NC	NC	NC	NC	U	U	U	U
	LD2NA	2 ⁿ →ACC	1	Y _i ←0 for i≠n; Y _n ←1	NC	NC	NC	NC	0	J	0	0
	LDC2NA	2 ⁿ → ACC		$Y_i \leftarrow 1$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	J	0	0
BONR	TSTND	Test D, Bit n	1	$Y_i \leftarrow 0$ for $i \neq n$; $Y_n \leftarrow D_n$	NC	NC	NC	NC	0	J	0	U
	RSTND	Reset D, Bit n*		$Y_i \leftarrow D_i$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	5	0	U
	SETND	Set D, Bit n*	1	Y _i ←D _i for i≠n; Y _n ←1	NC	NC	NC	NC	0	J	0	0
	A2NDY	D+2 ⁿ →Y Bus	1	Y ← D + 2 ⁿ	NC	NC	NC	NC	U	υ	U	U
	S2NDY	D-2 ⁿ →Y Bus	1	Y←D-2 ⁿ	NC	NC	NC	NC	U	U	U	U
	LD2NY	2 ⁿ → Y Bus		$Y_i \leftarrow 0$ for $i \neq n$; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	Ų	0	0
	LDC2NY	2ਾ⊓ → Y Bus	1	Y _i ←1 for i≠n; Y _n ←0	NC	NC	NC	NC	0	U	0	0

SRC = Source
U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

^{*}Destination is not D Latch but Y Bus.

ROTATE BY n BITS INSTRUCTIONS

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result

is either stored in the specified destination or placed on the Y-bus or both. An example of this instruction is given in Figure 4. In the Word mode, all 16-bits are rotated up while in the Byte mode, only lower 8-bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

EXAMPLE: n = 4. Wor	d Mode	

Source	0001	0011	0111	1111
Destination	0011	0111	1111	0001
EXAMPLE: n	= 4, Byte	Mode		

 Source
 0001
 0011
 0111
 1111

 Destination
 0001
 0011
 1111
 0111

Figure 4. Rotate by n Example

ROTATE BY n BITS FIELD DEFINITIONS

	15	14 13	129	8 5	4 0
ROTR1	B/W	Quad	n	SRC-Dest	RAM Address

ROTR2 B/W Quad n SRC-Dest RAM Address

ROTNR B/W Quad n 1100 SRC-Dest

ROTATE BY n BITS INSTRUCTIONS

Instruction	B/W	Quad	n			U ¹	Dest ¹		RAM	Address	5
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00 R31	RAM R	. ·
Instruction	B/W	Quad	n			U ¹	Dest ¹		RAM	Addres	s
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00 R31	RAM R	. ·
instruction	B/W	Quad	n							υ¹	Dest ¹
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note 1: U = Source Dest = Destination

Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTR1	1	1 = W	Y _i ← SRC _{(i-n)mod16}	NC	NC	NC	NC	0	SRC _{15-n}	0	U
ROTR2 ROTNR		0 = B	$Y_{i} \leftarrow SRC_{i+8} = SRC_{(i-n)mod8}$ for $i = 0$ to 7	NC	NC	NC	NC	0	SRC _{8-n}	0	U


SRC = Source U = No Change 0 = Reset

1 = Set

ROTATE AND MERGE INSTRUCTION

The Rotate and Merge instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 5. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R

input. A ZERO in bit i of the mask will select the ith bit of the R input as the ith output bit, while ONE in bit i will select the ith rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 6.



ROTATE AND MERGE FIELD DEFINITIONS:

| ROTM | B/W | Quad | n | ROT SRC- | RAM Address | Mask | RAM Address |

EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 6. Rotate and Merge Example.

Figure 5. Rotate and Merge Function.

ROTATE AND MERGE INSTRUCTION

PF000630

Instruction	B/W	Quad	n			U ¹	R/Des	st ¹ S ¹		RAM A	ddress
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31

Note 1. U = Rotated Source R/Dest = Non-Rotated Source and Destination S = Mask

Y BUS AND STATUS - ROTATED MERGE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
вотм		1=W	Y _i ← (Non Rot Op) _i · (mask) _i + (Rot Op) _{(i - n)mod 16} · (mask) _i	NC	NC	NC	NC	0	U	0	U
HOIM		0 = B	Y _i ← (Non Rot Op) _i · (mask) _i + (Rot Op) _{(i - n)mod 8} · (mask) _i	NC	NC	NC	NC	0	U	0	U

U = Update NC = No Change 0 = Reset

1 - Set


ROTATE AND COMPARE INSTRUCTIONS

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 7. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis

with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 8.

S (MASK) BARREL SHIFTER AND AND COMPARATOR

ROTATE AND COMPARE FIELD DEFINITIONS



EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 8. Rotate and Compare Examples.

PF000650

Figure 7. Rotate and Compare Function.

ROTATE AND COMPARE INSTRUCTIONS

Instruction	B/W	Quad	n			U ¹	R ¹	s ¹		RAM A	Address
ROTC	0=B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I ACC	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31

Note 1.

U = Rotated Source R = Non-Rotated Source S = Mask

Y BUS AND STATUS - ROTATE AND COMPARE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
ROTC		1 = W	Y _i ← (Non Rot Op) _i · (mask) _i ⊕ (Rot Op) _{(i - n)mod 16} · (mask) _i	NC	NC	NC	NC	0	U	0	U
HOTO		0 = B	Y _i ←(Non Rot Op) _i · (mask) _i ⊕ (Rot Op) _{(i - n)mod 8} ·(mask) _i	NC	NC	NC	NC	0	U	0	U

U = Update NC = No Change

0 = Reset

PRIORITIZE INSTRUCTION

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 9. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 10 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.




Figure 9. Prioritize Function.

PRIORITIZE INSTRUCTION FIELD DEFINITIONS

15	14 13	12 9	8 5	4 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
B/W	Quad	Mask (S)	Source (R)	Destination

WORD	MODE	BYTE MODE*				
Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output			
None	0	None	0			
15	1	7	1			
14	2	6	2			
•	•	•	•			
•	•	•	•			
1 1	15	1	7			
1 0	16	0	8			

*Bits 8 through 15 do not participate.

Figure 10.

PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destination	on		Source (I	₹)	RAI	M Addre	ess/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S) Destination			RAM Address/Source (R)				
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y Bus	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	 i)		Source (R)		RAM Address/Dest		
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad	Mask (S) Source (R)			Source (R)			urce (R) Destination		ination
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC

	Y BUS AND STATUS - PRIORITIZE INSTRUCTION												
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z		
PRT1 PRT2		1 = W	$Y_{i\leftarrow}$ CODE (SCR _n ·mask _n); $Y_{m\leftarrow}$ 0; i = 0 to 4 and n = 0 to 15 m = 5 to 15	NC	NC	NC	NC	0	U	0	U		
PRT3 PRTNR		0 = B	$Y_i \leftarrow CODE (SCR_n \cdot \overline{mask_n});$ $Y_m \leftarrow 0; i = 0 \text{ to } 3 \text{ and } n = 0 \text{ to } 7$ m = 4 to 15	NC	NC	NC	NC	0	U	0	U		


SRC = Source U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified


CRC INSTRUCTION

The CRC (Cyclic-Redundancy-Check) Instructions contain one indicator: address of a RAM register to use as the check sum register. The CRC instruction provides a method for generation of the check bits in a CRC calculation. Two CRC instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 11 illustrates the method used to generate these check bits for the CRC Forward function and

Figure 12 illustrates method used for the 2CRC Reverse function. The ACC serves as a polynominal mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N and Z bits are affected and the OVR and C bits of the Status register are forced to ZERO.

CYCLIC-REDUNDANCY-CHECK DEFINITIONS:





PF000330

Figure 11. CRC Forward Function.

CRC INSTRUCTION QLINK CHECK SUM REGISTER (RAM) POLYNOMIAL MASK (ACC) 0* 14 15 BARREL SHIFTER N = 15 *This bit must be transmitted first.

Figure 12. CRC Reverse Function.

CYCLIC REDUNDANCY CHECK

Instruction	B/W	Quad				RAI	M Address
CRCF	1	10	0110	0011	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad				RAI	M Address
CRCR	1	10	0110	1001	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31

Y BUS AND STATUS - CYCLIC REDUNDANCY CHECK

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	z
CRCF		1 = W	$Y_i \leftarrow [(QLINK \oplus RAM_{15}) \cdot ACC_i]$ $\oplus RAM_{i-1}$ for $i = 15$ to 1 $Y_0 \leftarrow [(QLINK \oplus RAM_{15}) \cdot ACC_0] \oplus 0$	NC	NC	NC	RAM ₁₅ *	0	υ	0	U
CRCR		1 = W	Y _i ~ [(QLINK ⊕ RAM ₀)·ACC _i] ⊕ RAM _{i+1} for i = 14 to 0 Y ₁₅ ~ [(QLINK ⊕ RAM ₀)·ACC ₁₅] ⊕ 0	NC	NC	NC	RAM ₀ *	0	υ	0	U


*QLINK is loaded with the shifted out bit from the checksum register.

PF000320

U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

STATUS INSTRUCTIONS

Status Instructions – The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 13), are to be set (forced to a ONE).



MPR-775

Figure 13. Status Byte.

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN \oplus QOVR, (QN \oplus QOVR) + QZ, QZ + $\overline{\rm QC}$ and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code to test the status register via T bus is similar to the code used by instruction lines I1 to I4 as shown below. Instruction lines I0 4 have priority over T bus for testing the

status register on CT output. See the discussion on the status register for a full description.

T ₄	T ₃	T ₂	T ₁	ст
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW
0	1	0	1	С
0	1	1	0	Z + C
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

STATUS

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
SVSTNR	B/W	Quad	0111	1010	Destination

STATUS INSTRUCTIONS

Instruction	B/W	Quad				O	pcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				C	pcode
RSTST	0	11	1011	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				RAM A	ddress/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
						De	stination
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC

STATUS INSTRUCTIONS

Instruction	B/W	Quad			Opcode (CT)				
Test	0	11	1001	1010	00000 00010 00100 00110 01000 01010 01110 10000 10010 10100 10110	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test N Test N Test LINK Test Flag1 Test Flag2 Test Flag3		

Note: IEN · test status instruction has priority over T₁₋₄ instruction.

Y BUS AND STATUS - FOR STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SONCZ	Set OVR, N, C, Z	0 = B	$Y_i \leftarrow 1$ for $i = 0$ to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK	1		NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1	1		NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2]		NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3	1		1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N, C, Z	0 = B	Y _i ←0 for i = 0 to 15	NC	NC	NC	NC	0	0	0	0
İ	RL	Reset LINK	1		NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1	1		NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2	1		NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3			0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	$Y_i \leftarrow \text{Status for } i-0 \text{ to } 7;$ $Y_i \leftarrow 0 \text{ for } i=8 \text{ to } 15$	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR			NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z			NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW	1		NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C			NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test Z + C̄	1		NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N			NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK]		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3	1		NC	NC	NC	NC	NC	NC	NC	NC

*In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

**Y-Bus is Undefined.

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

NO-OP INSTRUCTION

The NO-OP Instruction has a fixed 16-bit code. This instruction does not change any internal registers in the Am29116. It preserves the status register, RAM register and the ACC register.

NO OPERATION FIELD DEFINITION

 15 14 13 12
 9 8
 5 4
 0

 0
 11
 1000
 1010
 00000

NO-OP INSTRUCTION

NOOP

Instruction	B/W	Quad			
NOOP	0	11	1000	1010	00000

Y BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NOOP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

*Y-Bus is undefined.

SUMMARY OF MNEMONICS

Instruction Type

SOR Single Operand RAM SONR Single Operand Non-RAM TOR1 Two Operand RAM (Quad 0) TOR2 Two Operand RAM (Quad 2) TONR Two Operand Non-RAM SHFTR Single Bit Shift RAM SHFTNR Single Bit Shift Non-RAM ROTR1 Rotate n Bits RAM (Quad 0) ROTR2 Rotate n Bits RAM (Quad 1) ROTNR Rotate n Bits Non-RAM BOR1 Bit Oriented RAM (Quad 3) BOR₂ Bit Oriented RAM (Quad 2) BONR Bit Oriented Non-RAM **ROTM** Rotate and Merge ROTC Rotate and Compare PRT1 Prioritize RAM; Type 1 PRT2 Prioritize RAM; Type 2 PRT3 Prioritize RAM; Type 3 **PRTNR** Prioritize Non-RAM CRCF

CRCF Cyclic Redundancy Check Forward
CRCR Cyclic Redundancy Check Reverse
NOOP No Operation

SETST Set Status
RSTST Reset Status
SVSTR Save Status RAM
SVSTNR Save Status Non-RAM

TEST Test Status

SOURCE AND DESTINATION

Single Operand

SORA Single Operand RAM to ACC SORY Single Operand RAM to Y Bus SORS Single Operand RAM to Status SOAR Single Operand ACC to RAM SODR Single Operand D to RAM SOIR Single Operand I to RAM SOZR Single Operand 0 to RAM SOZER Single Operand D(0E) to RAM SOSER Single Operand D(SE) to RAM SORR Single Operand RAM to RAM SOA Single Operand ACC SOD Single Operand D SOL Single Operand I SOZ Single Operand 0 SOZE Single Operand D(0E) SOSE Single Operand D(SE) NRY Non-RAM Y Bus NRA Non-RAM ACC NRS Non-RAM Status **NRAS** Non-RAM ACC, Status

Two Operand

TORAA Two Operand RAM, ACC to ACC **TORIA** Two Operand RAM, I to ACC **TODRA** Two Operand D, RAM to ACC **TORAY** Two Operand RAM, ACC to Y Bus **TORIY** Two Operand RAM, I to Y Bus **TODRY** Two Operand D, RAM to Y Bus TORAR Two Operand RAM, ACC to RAM TORIR Two Operand RAM, I to RAM **TODRR** Two Operand D, RAM to RAM **TODAR** Two Operand D, ACC to RAM **TOAIR** Two Operand ACC, I to RAM TODIR Two Operand D, I to RAM Two Operand D, ACC **TODA** TOAL Two Operand ACC, I TODI Two Operand D, I

Single Bit Shift

SHRR Shift RAM, Store in RAM
SHDR Shift D, Store in RAM
SHA Shift ACC

SHD Shift D

Rotate n Bits

RTRA Rotate RAM, Store in ACC RTRY Rotate RAM, Place on Y Bus RTRR Rotate RAM, Store in RAM Rotate ACC, Store in RAM RTAR RTDR Rotate D, Store in RAM RTDY Rotate D, Place on Y Bus Rotate D, Store in ACC RTDA RTAY Rotate ACC, Place on Y Bus RTAA Rotate ACC, Store in ACC

Rotate and Merge

MDAI Merge Disjoint Bits of D and ACC Using I as Mask and Store in ACC **MDAR** Merge Disjoint Bits of D and ACC Using RAM as Mask and Store in ACC **MDRI** Merge Disjoint Bits of D and RAM Using I as Mask and Store in RAM **MDRA** Merge Disjoint Bits of D and RAM Using ACC as Mask and Store in RAM MARI Merge Disjoint Bits of ACC and RAM Using I as Mask and Store in RAM MRAI Merge Disjoint Bits of RAM and ACC

Rotate and Compare

CDAI Compare Unmasked Bits of D and ACC Using I as Mask

Using I as Mask and Store in ACC

Mnemonics copyright © 1980 Advanced Micro Devices, Inc.

CDRI	Compare Unmasked Bits of D and RAM Using I as Mask	SHDNZ	Shift Down Towards LSB with 0 Insert
0004	•	SHDN1	Shift Down Towards LSB with 1 Insert
CDRA	Compare Unmasked Bits of D and RAM Using ACC as Mask	SHDNL	Shift Down Towards LSB with LINK Insert
CRAI	Compare Unmasked Bits of RAM and ACC	SHDNC	Shift Down Towards LSB with Carry Insert
Onai	Using I as Mask	SHUNOV	Shift Down Towards LSB with Sign EXOR Overflow Insert
Prioritize	ACC - Postingting to Distiller Toront	Loads	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 ⁿ into RAM
PR1Y	Y Bus as Destination for Prioritize Type 1	LDC2NR	Load 2 ^{TI} into RAM
PR1R	RAM as Destination for Prioritize Type 1	LD2NA	Load 2 ⁿ into ACC
PRT1A	ACC as Source for Prioritize Type 1	LDC2NA	Load 2 ^{rt} into ACC
PR1D	D as Source for Prioritize Type 1	LD2NY	Place 2 ⁿ on Y Bus
PR2A PR2Y	ACC as Destination for Prioritize Type 2 Y Bus as Destination for Prioritize Type 2	LDC2NY	Place 2n on Y Bus
PR3R	RAM as Source for Prioritize Type 3		
PR3A	ACC as Source for Prioritize Type 3	Bit Oriente	a
PR3D	D as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PRTA	ACC as source for Prioritize Type 3	SETNA	Set ACC, Bit n
FRIA	Non-RAM	SETND	Set D, Bit n
PRTD	D as Source for Prioritize Type Non-RAM	SONCZ	Set OVR, N, C, Z, in Status Register
PRA	ACC as Mask for Prioritize Type 2, 3,	SL	Set LINK Bit in Status Register
	and Non-RAM	SF1	Set Flag1 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type	SF2	Set Flag2 Bit in Status Register
	2, 3, and Non-RAM	SF3	Set Flag3 Bit in Status Register
PRI	I as Mask for Prioritize Type 2, 3, and	RSTNR	Reset RAM, Bit n
	Non-RAM	RSTNA	Reset ACC, Bit n
OPCODE		RSTND	Reset D, Bit n
Addition		RONCZ	Reset OVR, N, C, Z, in Status Register
		RL	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 ⁿ to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 ⁿ to RAM	TSTNR TSTNA	Test RAM, Bit n Test ACC, Bit n
A2NDY	Add 2 ⁿ to D, Place on Y Bus	TSTND	Test D, Bit n
Subtraction	n		
SUBR	Subtract R from S without Carry		Operations
SUBRC	Subtract R from S with Carry	MOVE	Move and Update Status
SUBS	Subtract S from R without Carry	COMP	Complement (1's Complement)
SUBSC	Subtract S from R with Carry	INC	Increment
S2NR	Subtract 2 ⁿ from RAM	NEG	Two's Complement
S2NA	Subtract 2 ⁿ from ACC	Conditiona	I Test
S2NDY	Subtract 2 ⁿ from D, Place on Y Bus	TNOZ	Test (N ⊕ OVR) + Z
Logical Or	perations	TNO	Test N ⊕ OVR
•		TZ	Test Zero Bit
AND	Boolean AND Boolean NAND	TOVR	Test Overflow Bit
NAND	Boolean EXOR	TLOW	Test for LOW
EXOR NOR	Boolean NOR	TC	Test Carry Bit
OR	Boolean OR	TZC	Test Z + \overline{C}
EXNOR	Boolean EXNOR	TN	Test Negative Bit
EXNOR	Boolean Exhon	TL	Test LINK Bit
SHIFTS		TF1	Test Flag1 Bit
SHUPZ	Shift Up Towards MSB with 0 Insert	TF2	Test Flag2 Bit
SHUP1	Shift Up Towards MSB with 1 Insert	TF3	Test Flag3 Bit
SHUPL	Shift Up Towards MSB with LINK Insert		opyright © 1980
		Advanced Mid	cro Devices, Inc.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
(Case) Temperature Under Bias55 to +125°C
Supply Voltage to Ground Potential0.5 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.5 V to +V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V
DC Output Current, Into Outputs30 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature (T _C)	55 to +125°C
	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)				Typ. (Note 1)	Max.	Units	
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	Y ₀₋₁₅ T ₁₋₄ CT	I _{OH} = -1.6 mA/-1.2 mA (COM'L/MIL)	2.4			Volts	
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	Y ₀₋₁₅ T ₁₋₄ CT	I _{OL} = 16 mA/12 mA (COM'L/MIL)			0.5	Volts	
ViH	Guaranteed Input Logical HIGH Voltage (Note 6)		All Inputs		2.0			Volts	
V _{IL}	Guaranteed Input Logical LOW Voltage (Note 6)		All Inputs				0.8	Volts	
VI	Input Clamp Voltage	V _{CC} = Min.	All Inputs	I _{IN} = -18 mA			-1.5	Volts	
կլ	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 Volts (Note 4)	EN SRE DLE 10-4 15-15 OET OEY CP T1-4 Y0-15				-0.50 -0.50 -1.00 -1.00 -0.50 -0.50 -0.50 -1.50 -0.55 -0.55	mA	
lн	Input HIGH Current	V _{CC} = Max. V _{IN} = 2.4 Volts (Note 4)	IEN SRE DLE Io-4 IS-15 OET OEY CP T1-4 Y0-15				50 50 100 100 50 50 50 150 100	μΑ	
ł _i	Input HIGH Current	V _{CC} = Max. V _{IN} = 5.5 Volts	All Inputs				1.0	mA	
lоzн	Off State (HIGH Impedance) Output Current	V _{CC} = Max. V _O = 2.4 Volts (Note 4)	T ₁₋₄ Y ₀₋₁₅				100	μΑ	
lozL	Off State (HIGH Impedance) Output Current	V _{CC} = Max. V _O = 0.5 Volts (Note 4)	T ₁₋₄ Y ₀₋₁₅				-550	μА	
los	Output Short Circuit Current	V _{CC} = Max. + 0.5 Volts V _O = 0.5 Volts (Note 3)			-30		-85	mA	
			COM'L	T _A = 0 to 70°C (Note 7) T _A = 70°C			735 605		
			COM'L (Am29L116A	T _A = 0 to 70°C (Note 7)	- <u>-</u>		550		
lcc	Power Supply Current	V _{CC} = Max.	only)	T _A = 70°C			400	mA	
50	(Note 5)		MIL (Am29116	T _C = -55 to 125°C (Note 7)			745	nies	
			only)	T _C = 125°C			525		

Notes: 1. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

2. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Y₀₋₁₅, T₁₋₄ are three-state outputs internally connected to TTL inputs. Input characteristics are measured under conditions such that the outputs are in the OFF state.

Worst case I_{CC} is at minimum temperature.

These input levels provide zero noise immunity and should be tested only in a static, noise-free environment.

Am29116 SWITCHING CHARACTERISTICS (Cont'd.)

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, \ C_L = 50 \text{ pF})$

A. Combinational Delays (nsec)

		Outputs		
		Y ₀₋₁₅	T ₁₋₄	СТ
	I ₀₋₄ (ADDR)	79	84	-
	l ₀₋₁₅ (DATA)	79	84	
	I ₀₋₁₅ (INSTR)	79	84	48
Input	DLE	58**	60	-
	T ₁₋₄	T -	_	39
	CP	56	62	36
	Y ₀₋₁₅	62**	64*	-
	ĪĒÑ	-	_	43

 $^{^*}Y_{0-15}$ must be stored in the Data Latch and is source disabled before the delay to Y_{0-15} as an output can be measured. **Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (C_L = 5 pF for disable only)

		Ena	Enable		able
From Input	To Output	tpzH	t _{PZL}	tpHZ	t _{PLZ}
ŌĒY	Y ₀₋₁₅	20	20	20	20
OET	T ₁₋₄	25	25	25	25

C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE	-	15
ĪĒN	22	-

D. Set-up and Hold Times (nsec)

_			Tran	o-Low sition			Trar	to-High nsition					
Input	With Respect to	٤	Set-up	Н	old	Set-	ир	Hol	a	Col	nment		
I ₀₋₄ (RAM ADDR)	СР	(t	_{s1}) 24	(t _h	1) 0	-		-		Single AD (Source)	DDR		
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t	(t _{s2}) 10		(t _{S2}) 10 –		-	-		(t _{h7}) 0		Two ADDR (Destination)	
I ₀₋₁₅ (DATA)	CP		_		-	(t _{s8})	55	(the)	0				
i ₀₋₁₅ (INSTR)	CP	(t _s	3) 38†	(t _{h3})	† 17	(t _{s9})	35	(t _{h9})	0				
IEN HIGH	CP	(t	_{s4}) 10		_	-		(t _{h10}	0	Disable			
IEN LOW	СР	_	(t _{s5}) 20	_	(t _{h5})† 0	(t _{S11}) 22	-	(t _{h11})†† 0	-	Enable	Immediate first cycle		
SRE	СР		_		_	(t _{s12})	17	(t _{h12}	0				
Υ	СР		_		_	(t _{s13})	44	(t _{h13}	0				
Υ	DLE	(t	s6) 10	(t _h e	6) 6	-		-					
DLE	CP		_		_	(t _{s14})	42	(t _{h14}	0				

[†]Timing for immediate instruction for first cycle. †† Status register and accumulator destination only.

Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failure due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- Do not attempt to perform threshold tests at high speed.
 Following an input transition, ground current may change by as much as 400 mA in 5 - 8 ns. Inductance in the ground

cable may allow may allow the ground pin at the device to rise by hundreds of millivolts momentarily.

- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V $_{IL}$ or V $_{IH}$ until the noise has settled. AMD recommends using V $_{IL} \leqslant 0$ V and V $_{IH} \geqslant 3.0$ V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

Am29116 SWITCHING CHARACTERISTICS

GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE

(T_C = -55 to +125°C, V_{CC} = 4.5 to 5.5 V, C_L = 50 pF)

A. Combinational Delays (nsec)

		Outputs		
		Y ₀₋₁₅	T ₁₋₄	СТ
	I ₀₋₄ (ADDR)	100	103	
	I _{0 - 15} (DATA)	100	103	_
	I ₀₋₁₅ (INSTR)	100	103	50
Input	DLE	68	70	-
	T ₁₋₄	-	-	46
	СР	70	73	43
	Y ₀₋₁₅	70	72	_
	IEN	_	_	50

 * Y₀₋₁₅ must be stored in the Data Latch and its source disabled before the delay to Y₀₋₁₅ as an output can be measured. * Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) $(C_L = 5 pF for disable only)$

		Ena	Enable		able
From Input	To Output	tpzH	tpzL	t _{PHZ} t _{PLZ}	
ŌĒY	Y ₀₋₁₅	25	25	25	25
OE _T	T ₁₋₄	30	30	30	30

C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	33	50
DLE	_	20
ĪĒN	33	_

D. Set-up and Hold Times (nsec)

Input	With Respect to	S	•	to-Low sition	, Hold	Set-	Tra	to-High nsition Hold	I	Co	Comment	
I ₀₋₄ (RAM ADDR)	CP	(t _{s1}) 24 (t _{h1}) 0		-		_		Single ADDR (Source)				
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 10			_	_		(t _{h7}) 0		Two ADDR (Destination)		
I ₀₋₁₅ (DATA)	СР				(t _{s8})	76	(t _{h8}) :	3				
I ₀₋₁₅ (INSTR)	СР	(t _{s3}	(t _{s3})† 57 (t _{h3})† 17		(t _{s9})	76	(t _{h9}) (3				
IEN HIGH	CP	(t _s ,	4) 10		_	_		(t _{h10})	1	Disable		
IEN LOW	CP	-	(t _{S5}) 20		(t _{h5})† 3	(t _{S11}) 28	-	(t _{h11})†† 1	_	Enable	Immediate first cycle	
SRE	CP						(t _{s12})	19	(t _{h12})	0		
Y	CP		_	_		(t _{s13})	50	(t _{h13})	2			
Υ	DLE	(t _S	6) 11	(t _{h6}) 7		-	T					
DLE	CP				_	(t _{S14}) 50		(t _{h14})	0			

[†]Timing for immediate instruction for first cycle. †† Status register and accumulator destination only.

Am29116A SWITCHING CHARACTERISTICS

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \ \text{V}, \ C_L = 50 \ \text{pF})$

A. Combinational Delays (nsec)

		Outputs		
		Y _{0 - 15}	T ₁₋₄	СТ
	l ₀₋₄ (ADDR)	53	60	-
	I ₀₋₁₅ (DATA)	53	60	-
	I ₀₋₁₅ (INSTR)	53	60	29
Input	DLE	39**	39	_
	T ₁₋₄	-	-	25
	CP	39	41	26
	Y ₀₋₁₅	39**	39*	-
	ĪĒN		-	25

 $^{^*}Y_{0-15}$ must be stored in the Data Latch and is source disable before the delay to Y_{0-15} as an output can be measured. **Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) (C_L = 5 pF for disable only)

	· · · · · · · · · · · · · · · · · · ·	Enable Disable				
From Input	To Output	t _{PZH} I	PZL TPHZ	tPLZ		
ŌĒY	Y ₀₋₁₅	22	22 22	22		
OE _T	T ₁ 🚜 🔒	25 🖟	25 25	25		

C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE	_	15
ĪĒN	20	-

D. Set-up and Hold Times (nsec)

Input With Respect to			_	to-Low sition				to-High nsition	•			
Input	With Respect to	Set-up		He	old	Set-	up	Hol	d	Cor	Comment	
I ₀₋₄ (RAM ADDIR)	CP	(t _{s1}) 13		(t _h	1) 0	-		-	_		DDR	
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{S2}) 7			-	=		(t _{h7})	2	Two ADD (Destination		
I ₀₋₁₅ (DATA)	CP				_	(t _{s8}) 45		(th8)	0			
I ₀₋₁₅ (INSTR)	CP	(t _{s3}	3) 24 †	(t _{h3})	† 5	(t _{s9}) 45		(t _{h9}) 0				
IEN HIGH	CP	(1	_{\$4}) 5	_		_		(t _{h10})	1	Disable		
IEN LOW	CP	_	(t _{s5}) 7	-	(t _{h5})† 1	(t _{s11}) 20	_	(t _{h11})†† 1	-	Enable	Immediate first cycle	
SRE	CP		-		-	(t _{s12})	12	(t _{h12})	2			
Υ	CP	_				(t _{s13})	32	(t _{h13})	0			
Υ	DLE	(t _{s6}) 6		(t _h	6) 6	_		-			•	
DLE	CP		-		_	(t _{s14}) 30		(t _{h14})	0			

†Timing for immediate instruction for first cycle. †† Status register and accumulator destination only.

Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head.
 Large changes in V_{CC} current as the device switches may cause erroneous function failure due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- Do not attempt to perform threshold tests at high speed.
 Following an input transition, ground current may change by as much as 400 mA in 5 - 8 ns. Inductance in the ground

- cable may allow may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{II} \leqslant 0 \ \ V$ and $V_{IH} \geqslant 3.0 \ \ V$ for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

Am29L116A SWITCHING CHARACTERISTICS

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, \ C_L = 50 \text{ pF})$

A. Combinational Delays (nsec)

		Outputs		
		Y ₀₋₁₅	T ₁₋₄	СТ
	I ₀₋₄ (ADDR)	79	84	-
	I ₀₋₁₅ (DATA)	79	84	-
	I _{0 - 15} (INSTR)	79	84	48
Input	DLE	58**	60	-
	T ₁₋₄	-	-	39
	СР	56	62	36
	Y ₀₋₁₅	62**	64*	-
	ĪĒN	-	-	43

^{*}Y₀₋₁₅ must be stored in the Data Latch and is source disable before the delay to Y₀₋₁₅ as an output can be measured.
**Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec) $(C_L = 5 pF for disable only)$

		Ena	able	Dis	able
From Input	To Output	tpzH	tpzL *	t PHZ	t _{PLZ}
ŌĒγ	Y _{0 - 15}	20	20	20	20
OET	T ₁₋₄	30	30	25	25

C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE	_	15
ĪĒN	20	_

D. Set-up and Hold Times (nsec)

1129	12日 - 本語 20 - 12日		Tran	to-Low sition			Trai	-to-High nsition			
Input	With Respect to	8	Set-up	He	old	Set-	up	Ho	ld	Comment	
I ₀₋₄ (RAM ADDIR)	CP	(t _{S1}) 24		(t _h -	1) 0	_		-		Single AD (Source)	DR
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{S2}) 10			_	-		(t _{h7}) 1		Two ADDR (Destination)	
l _{0 - 15} (DATA)	CP	_			-	(t _{s8}) 65		(th8)	2		
I ₀₋₁₅ (INSTR)	СР	(t _s	3) 38†	(t _{h3}) † 17 (t _{s9}) 65		35	(t _{h9}) 2				
IEN HIGH	CP	(t	_{s4}) 10		_	-		(t _{h10}) 1	Disable	
IEN LOW	CP	-	(t _{s5}) 20	-	(t _{h5})† 0	(t _{s11}) 22	-	(t _{h11})†† 2	-	Enable	Immediate first cycle
SRE	CP		_		_	(t _{s12}) 17		(t _{h12}	0		
Υ	СР		_		_	(t _{s13})	44	(t _{h13}) 1		
Υ	DLE	(t	_{s6}) 12	(t _{he}	6) 6	_		-			
DLE	CP		_		_	(t _{s14})	42	(t _{h14}	0		


Notes on Testing


Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- 1. Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failure due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground

- cable may allow may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach VII. or VIH until the noise has settled. AMD recommends using V_{IL} ≤0 V and V_{IH} ≥3.0 V for AC tests.
- 5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups
- 6. To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

[†]Timing for immediate instruction for first cycle. †† Status register and accumulator destination only.






Immediate Instruction Cycle Timing

SWITCHING TEST CIRCUITS

A. THREE-STATE OUTPUTS


B. NORMAL OUTPUTS



- Notes: 1. $C_L = 50$ pF includes scope probe, wiring and stray capacitances without device in test fixture
 - S₁, S₂, S₃ are closed during function tests and all AC tests except output enable tests.
 - 3. S_1 and S_3 are closed while S_2 is open for t_{PZH} test. S_1 and S_2 are closed while S_3 is open for t_{PZL} test.
 - 4. $C_L = 5.0$ pF for output disable tests.

SWITCHING TEST WAVEFORMS


SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross hatched area is don't care condi-


PROPAGATION DELAY



PULSE WIDTH



ENABLE AND DISABLE TIMES




WFR02660

Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

> S₁, S₂ and S₃ of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate \leq 1.0 MHz; Z_0 = 50 Ω ; $t_r \leq$ 2.5 ns; $t_r \leq$ 2.5 ns.

INPUT/OUTPUT CURRENT DIAGRAMS TTL



TC003061

 $C_{l}\approx 5.0$ pF, all inputs


9K

18K 18K 6K

18K

1₀₋₄ 1₅₋₁₅ OE_Y CP

T₁₋₄




ICR00521

 $C_{\mbox{\scriptsize O}}\approx 5.0$ pF, all outputs

Note: Actual current flow direction shown.

Am29116A System Cycle Times



		CON	ITROL PA	TH TIMING	ANALYSIS		
				Am2910A	Am29112 (est.)	Am29331 (est.)	Туре
1.	Pipeline Register Mapping PROM	(29821) (27S190A)					Branch Map
	Register Sequencer	(29821)	CP-Q D-Y	12 ns 20	12 23*	12 19	
	Control Memory Pipeline Register	(29821) Cycle Time:	^t AA Setup	40 	40 4 79	40 	
II.	Pipeline Register Buffer Enable Sequencer Control Memory	(29821) (2959)	CP-Q OE-Y I, D-Y	12 20 20	12 20 23**	12 NA 20	Branch
	Pipeline Register	(29821) Cycle Time:	taa Setup	40 4 96	40 4 99	40 4 76	
111.	Pipeline Register RALU CC-MUX Polarity Sequencer Control Memory	(29821) (29116A) (2923) (74S86)	CP-Q I, T-CT D-W D-Y CC-Y	12 29 7 11 30 40	12 29 7 NA 26 40	12 29 NA NA 23 40	Conditional Branch
	Pipeline Register	(29821) Cycle Time:	t _{AA} Setup	133	118	4 108	
IV.	Pipeline Register CC-MUX Polarity Sequencer Control Memory Pipeline Register	(29821) (2923) (74S86)	CP-Q Sel-W D-Y CC-Y t _{AA} Setup	12 15 11 30 40	12 15 NA 26 40 4	12 NA NA 23 40 4	Conditional Branch Using External Status Register
	r pemie riegiete.	Cycle Time:	Cotap	112	97	79	
V.	Pipeline Register Sequencer Control Memory Pipeline Register	(29821) (29821)	CP-Q I-Y taa Setup	12 35 40 4	12 35* 40 4	12 20 40 4	Instruction to Output Path
	, ,	Cycle Time:	- -	91	91	76	
VI.	Sequencer Control Memory Pipeline Register	(29821) Cycle Time:	CP-Y t _{AA} Setup	40 40 4 84	31 40 <u>4</u> 75	24 40 <u>4</u> 68	Clock to Output Path

^{*} For the Am29112 Instruction 18 (Test SP with D (TSTSP.P)) is not used. If Instruction 18 is used D-Y is 35 ns and I-Y is 47 ns. **For the Am29112 Relative Branch Instructions are not used. If the Relative Branch Instructions are used D-Y is 43 ns.

THE USE OF AN EXTERNAL STATUS REGISTER IN REDUCING MICROCYCLE LENGTH

The standard connection of the CT pin of the Am29116 and microcycle length calculation arising from that connection are shown below:

CRITICAL PATH TIMING (FIGURE A)

Part Number	Path	Maximum Commercial Delay (ns)
Pipeline Register	CP-Q	12
Am29116A	I, T-CT	29
Am2923 CC-MUX	D-W	7
74S86 Polarity	D-Y	11
Am2910A	CC-Y	30
Control Memory	taa	40
Pipeline Register	Setup	4
		133

While 133 ns cycle time is quite fast, it can be improved by using an external register for status testing.

CRITICAL PATH TIMING (FIGURE B)

Part Number	Path	Maximum Commercial Delay (ns)
Am29821 Status Reg	CP-Y	12
Am2923 CC-MUX	Sel-W	15
74S86 Polarity	D-Y	11
Am2910A	CC-Y	30
Control Memory	taa	40
Pipeline Register	Śetup	4
		112

The cycle time has been reduced from 133 ns to 112 ns.




Figure A.






Figure B.

PHYSICAL DIMENSIONS (Cont'd.) TD 052 .780 .825 7.098 MAX. - .005 MIN . .210 .270 2.565 2.640 .070 .050 MIN. .650 MIN. .870 .920 .150 .008 0° 15° .100 .160 .013

PID # 07805A

TDX052





The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.

ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABAMA					
	(205)	882-9122	MASSACHUSETTS		(617) 273-3970
ARIZONA,	(,		MINNESOTA		, ,
Tempe	(602)	242-4400	NEW JERSEY		
Tucson		792-1200	NEW YORK,		(201) 200-0002
	(002)	192-1200	•		(045) 457 5400
CALIFORNIA,	(0.4.0)	0.40.0040	Liverpool		
El Segundo		640-3210	Poughkeepsie (IBM only)		` '
Newport Beach		752-6262	Woodbury		(516) 364-8020
San Diego	(619)	560-7030	NORTH CAROLINA,		
Sunnyvale	(408)	720-8811	Charlotte		(704) 525-1875
Woodland Hills	(818)	992-4155	Raleigh		(919) 847-8471
COLORADO		691-5100	OREGON		
CONNECTICUT,	(000)	001-0100	OHIO.		(000) 240-0000
	(000)	2000	-···-,		(014) 001 0455
Southbury	(203)	264-7800	Columbus		(614) 891-6455
FLORIDA,			PENNSYLVANIA,		
Altamonte Springs	, , ,	339-5022	Allentown (AT&T only)		
Clearwater	(813)	530-9971	Willow Grove		(215) 657-3101
Ft. Lauderdale	(305)	484-8600	TEXAS,		
Melbourne	(305)	254-2915	Austin		(512) 346-7830
GEORGIA	, ,	449-7920	Dallas		, ,
ILLINOIS		773-4422	Houston		• •
INDIANA			WASHINGTON		(· · · ·)
	, ,	244-7207			
KANSAS		451-3115	WISCONSIN	••••••	(414) 782-7748
MARYLAND	(301)	796-9310			
	INITEDAL	ATIONIAI	CALEC OFFICES		
	INTERNA	AHONAL	SALES OFFICES		
BELGIUM,			HONG KONG,		
Bruxelles TE	. (00)	771 00 00	Kowloon	TEI.	2 605277
	_ , , ,		NOWIOUIT		
	۱X:				1234276
	X:	61028			50426
CANADA, Ontario,			ITALY, Milano	TEL:	(02) 3390541
Kanata TE	L: (613)	592-0090		FAX:	3498000
Willowdale TE	L: (416	224-5193		TLX:	315286
	X:(416		JAPAN, Tokyo	TEI:	(03) 345-8241
FRANCE,		,	or in the state of		3425196
Paris TE	. (01) 46	97 26 66			24064 AMDTKOJ
			LATIN AMERICA,	, LA	24004 AND INCO
	X:(01) 46	00 21 00	LATIN AMERICA.		
	V.	0000000		TC:	(005) 404 0000
	X:	202053F	Ft. Lauderdale,		
GERMANY,			Ft. Lauderdale,	FAX:	(305) 485-9736
GERMANY, Hannover area TE	EL:(051	143) 50 55		FAX: TEL:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area TE		143) 50 55	Ft. Lauderdale,	FAX: TEL:	(305) 485-9736
GERMANY, Hannover area TE	EL:(051	143) 50 55 5553	Ft. Lauderdale,	FAX: TEL: FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area TE FA TL	EL:(051 XX:X:	143) 50 55 5553 925287	Ft. Lauderdale,	FAX: TEL: FAX:	(305) 485-9736 (08) 733 03 50 7332285
GERMANY, Hannover area TE FA TL München TE	EL:(051 XX: X:(08	143) 50 55 5553 925287 9) 41 14-0	Ft. Lauderdale,	FAX: TEL: FAX: TLX:	(305) 485-9736 (08) 733 03 50 7332285
GERMANY, Hannover area TE FA TL München TE	EL:(051 X: X: EL:(08	143) 50 55 5553 925287 9) 41 14-0 406490	Ft. Lauderdale,	FAX: TEL: FAX: TLX:	(305) 485-9736 (08) 733 03 50 7332285
GERMANY, Hannover area TE FA TL München TE FA TL	EL:(051 XX: X:	143) 50 55 5553 925287 9) 41 14-0 406490 523883	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area TE FA TL München FA TL Stuttgart TE	EL:(051 XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE FA	EL:(05 ¹ XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE FA	EL:(051 XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE FA	EL:(05 ¹ XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE FA	EL:(051 XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE	EL:(051 XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121
GERMANY, Hannover area	EL:(051 XX:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE FA TL CALIFORNIA I ² INC	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285
GERMANY, Hannover area TE FA TL München TE FA TL Stuttgart TE FA TL CALIFORNIA I ² INC CONNECTICUT	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022) 241-9276	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555 (315) 437-8343 (513) 433-6776
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022) 241-9276	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555 (315) 437-8343 (513) 433-6776
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022) 241-9276) 377-4666	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555 (315) 437-8343 (513) 433-6776 (216) 238-0300
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022) 241-9276) 377-4666	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50 7332285 11602 (0925) 828008 827693 628524 (04862) 22121 22179 859103 (609) 933-2600 (505) 293-8555 (315) 437-8343 (513) 433-6776 (216) 238-0300
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022) 241-9276) 377-4666) 227-1786	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50
GERMANY, Hannover area	EL:	143) 50 55 5553 925287 9) 41 14-0 406490 523883) 62 33 77 625187 721882 IERICAN) 988-3400) 498-6868) 272-2963) 322-5022) 241-9276) 377-4666) 227-1786	Ft. Lauderdale,	FAX:	(305) 485-9736 (08) 733 03 50

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.