# Am29C116/116-1/116A



16-Bit CMOS Microprocessors

#### **PRELIMINARY**

#### DISTINCTIVE CHARACTERISTICS

#### Am29C116

Supports up to 100-ns system cycle time. Less than 1-watt power dissipation and equivalent performance to the bipolar Am29116.

- Am29C116-1
- Faster, speed-select version of the Am29C116.
- Am29C116A
  - Equivalent performance to the bipolar Am29116A. (In Development)
- Pin-Compatible and Functionally Equivalent to the Am29116

The architecture, instruction set, and pin-out are completely identical to the bipolar Am29116.

Optimized for High-Performance Controllers

The architecture is optimized for controllers providing an excellent solution for applications requiring bit-manipulation power.

Powerful Field Insertion/Extraction and

#### Bit-Manipulation Instructions

Rotate-and-Merge, Rotate-and-Compare and bit-manipulation instructions provided for complex bit control.

Immediate Instruction Capability

May be used for storing constants in microcode or for configuring a second data port.


- 9 16-Bit Barrel Shifter
- 32-Working Registers

# GENERAL DESCRIPTION

The Am29C116 is a microprogrammable 16-bit CMOS microprocessor whose architecture and instruction set is optimized for high-performance peripheral controllers, like graphics controllers, disk controllers, communications controllers, front-end concentrators and modems. The device also performs well in microprogrammed processor applica-

tions, especially when combined with the Am29C517, 16 x 16 Multiplier. In addition to its complete arithmetic and logic instruction set, the Am29C116 instruction set contains functions particularly useful in controller applications; bit set, bit reset, bit test, rotate-and-merge, rotate-and-compare, and cyclic-redundancy-check (CRC) generation.

#### SIMPLIFIED BLOCK DIAGRAM\*



\*For a detailed block diagram, refer to Figure 2.

Publication # Rev. Amendment
07697 B /0
Issue Date: March 1987

# **RELATED AMD PRODUCTS**

Part No.	Description
Am29112	High-Performance 8-Bit Slice Microprogram Sequencer
Am29114	8-Level Real-Time Interrupt Controller (Expandable)
Am29116	16-Bit Bipolar Microprocessor (Supports 100-ns System Cycle Time)
Am29116A	High-Performance Bipolar Version of Am29116 (Supports 76-ns System Cycle Time)
Am29L116A	Low-Power Bipolar Version of Am29116 (Supports 100-ns System Cycle Time with 25% less power)
Am29117	2-Port Version of Am29116
Am29C117	CMOS Version of Am29117
Am29C117-1	Speed-Select Version of Am29C117
Am29118	8-Bit Am29C116 I/O Support
Am29130	16-Bit Barrel Shifter (Expandable)
Am29PL141	Fuse Programmable Controller

The following diagram (Figure 1) is a summary of devices within the Am29116 Family, showing performance versus power.





Figure 1. Am29116 Family (Performance vs. Power)


\*In Development

# CONNECTION DIAGRAMS Top View

DIPs PLCC




LCC




Note: Pin 1 is marked for orientation.

# LOGIC SYMBOL



# **METALLIZATION AND PAD LAYOUT**




Die Size: 0.163" x 0.176" Gate Count: 2500 Equivalent Gates

# ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Co	ombinations
AM29C116	PC, PCB,
AM29C116-1	DC, DCB, JC, LC

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# **ORDERING INFORMATION** (Cont'd.)

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. **Device Number** 

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations										
AM29C116	/BUA, /BXA									

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

#### PIN DESCRIPTION

#### Clock Pulse (Input) CP

The clock input to the Am29C116. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the low period of the clock provided IEN is LOW and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-HIGH transition of the clock.

#### Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places them on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.

#### Data Latch Enable (Input)

When DLE is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.

#### Instruction Enable (Input)

With IEN LOW, data can be written into the RAM when the clock is LOW. The Accumulator can accept data during the LOW-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs. IEN should be LOW for the first half of the first cycle of an immediate instruction.

#### lo - l<sub>15</sub> Instruction Inputs - 16 (Input)

Used to select the operations to be performed in the Am29C116. Also used as data inputs while performing immediate instructions.

#### Output Enable (Input)

When OET is LOW, the 4-bit T outputs are disabled (highimpedance); when OET is HIGH, the 4-bit T outputs are enabled (HIGH or LOW).

## Output Enable (Input)

When OEv is HIGH, the 16-bit Y outputs are disabled (highimpedance); when  $\overline{OE}_Y$  is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).

#### Status Register Enable (Input)

When SRE and IEN are both LOW, the Status Register is updated at the end of all instructions with the exception of NO-OP, Save Status, and Test Status, Having either SRE or IEN HIGH will inhibit the Status Register from changing.

#### Input/Output Pins — 4 (Input/Output)

Under the control of OET, the four lower status bits Z, C, N, OVR, become outputs on T<sub>1</sub>-T<sub>4</sub>, respectively, when OE<sub>T</sub> goes HIGH. When OET is LOW, T1-T4 are used as inputs to generate the CT output.

Y<sub>0</sub> – Y<sub>15</sub> Data I/O Lines — 16 (Input/Output) When  $\overline{\text{OE}}_{Y}$  is HIGH, Y<sub>0</sub>-Y<sub>15</sub> are used as external data inputs which allow data to be directly loaded into the 16-bit data latch. Having OEY LOW allows the ALU data to be output on Yn-Y15.

# **FUNCTIONAL DESCRIPTION**

The following diagram (Figure 2) shows a detailed block diagram of the Am29C116.




Figure 2. Detailed Am29C116 Block Diagram

# Architecture of the Am29C116

The Am29C116 is a high-performance, microprogrammable 16-bit CMOS microprocessor.

As shown in the Block Diagrams, the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel ShifterALU
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

#### 32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the  $\overline{\rm IEN}$  input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

#### Accumulator

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the  $\overline{\text{IEN}}$  input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

#### **Data Latch**

The 16-bit Data Latch holds the data input to the Am29C116 on the bi-directional Y bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

#### **Barrel Shifter**

only.

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

#### **Arithmetic Logic Unit**

The Am29C116 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at the byte or word level, depending upon whether the device is executing in the byte or word mode. The Z (zero) flag,

although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

#### Priority Encoder

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

#### Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (SRE) input LOW and the IEN input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. SRE going HIGH or IEN going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry (C), Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N. OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving and restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T bus. These four bits are available as outputs on the T<sub>1-4</sub> outputs whenever OE<sub>T</sub> is HIGH.

#### Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but

does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines,  $I_{0.4}$ , have priority over  $I_{1.4}$ , for testing status.

#### Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29C116. One set controls the bidirectional, 16-bit Y bus. These outputs are enabled by placing a LOW on the  $\overline{\text{OE}}$  input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source.

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the OE<sub>T</sub> input. This allows storing the four internal ALU status bits (Z, C, N, OVR) externally. A LOW OE<sub>T</sub> input forces the T outputs into the high-impedance state. External devices can

then drive the T bus to select a test condition for the CT output.

#### Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29C116. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

#### Instruction Set

The instruction set of the Am29C116 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29C116 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation. Complex instructions like rotate and merge, rotate and compare, and prioritize are executed in a single microcycle.

Three data types are supported by the Am29C116.

- Bit
- Bvte
- Word (16-bit)

In the byte mode, data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode, the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions, the CT output has the result and the Y-bus is undefined.

The Am29C116 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
- Rotate and Merge
- Bit Oriented
- Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cvclic-Redundancy-Check
- Status
- No-Op

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Throughout the description  $\overline{OE}_Y$  is assumed to be LOW allowing ALU outputs on the Y-bus.

Table 1 illustrates operand source-destination combinations for each instruction type.

# TABLE 1. OPERAND SOURCE DESTINATION COMBINATIONS

Instruction Type	Operand	Combination	ons (Note 1)
,	Source	(R/S)	Destination
Single Operand	RAM (N AC E D(G D(S	CC ) DE) SE)	RAM ACC Y Bus Status ACC and Status
	Source (R)	Source (S)	Destination
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y Bus Status ACC and Status
	Source	e (U)	Destination
Single Bit Shift	RA AC AC I	CC CC C	RAM ACC Y Bus RAM ACC Y Bus
	Source	e (U)	Destination
Rotate n Bits	AC	AM CC O	RAM ACC Y Bus
	Source	(R/S)	Destination
Bit Oriented	AC	AM CC	RAM ACC Y Bus
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)
Rotate and Merge	D D D D ACC RAM	RAM   ACC   	ACC ACC RAM RAM RAM ACC

Instruction Type	Operand	l Combination	ons (Note 1)					
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)					
Rotate and Compare	D D D RAM	I I ACC	RAM RAM ACC					
	Source (R)	Mask (S)	Destination					
Prioritize (Note 3)	RAM ACC D	RAM ACC I 0	RAM ACC Y Bus					
Cyclic	Data In	Destination	Polynomial					
Redundancy Check	QLINK	RAM	ACC					
No Operation		_						
		Bits Affec	ted					
Set Reset Status	OVR, N, C, Z LINK Flag1 Flag2 Flag3							
	Sou	ırce	Destination					
Store Status	Sta	itus	RAM ACC Y Bus					
	Source (R)	Source (S)	Destination					
Status Load	D ACC	ACC I	Status Status and ACC					
	D	ı	,,,					
	T.	est Conditio						
		(N⊕OVR) N⊕OVI						
		Z OVR						
Test Status		Low						
103t Otalus		C Z + C						
		N						
		LINK Flag 1						
		Flag 2 Flag 3						


- Notes: 1. When there is no dividing line between the R&S OPERAND or SOURCE and DESTINATION, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.
  - In the SINGLE OPERAND INSTRUCTION, RAM cannot be used when both ACC and STATUS are designated as a DESTINATION.
  - 3. In the PRIORITIZE INSTRUCTION, OPERAND and MASK must be different sources.

#### SINGLE OPERAND INSTRUCTIONS

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where

8-bit to 16-bit conversion is needed, the Am29C116 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

#### SINGLE OPERAND FIELD DEFINITIONS



#### SINGLE OPERAND INSTRUCTION

			12 9			8 5	i			4 0			
Instruction <sup>1</sup>	B/W <sup>2</sup>	Quad <sup>3</sup>		Орс	ode	R/S <sup>4</sup> Dest <sup>4</sup>				RAM Address			
SOR	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SORR		ACC Y Bus Status RAM RAM RAM RAM RAM RAM	00000	R00  R31	RAM Reg 00  RAM Reg 31	
Instruction	B/W	Quad		Орс	ode			R/S <sup>4</sup>			Desti	nation	
SONR	0 = B 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACC D I 0 D(0E) D(SE)		00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status <sup>5</sup> ACC, Status <sup>5</sup>	

Notes: 1. The instruction mnemonic designates different instruction formats used in the Am29C116. They are useful in microcode assembly.

2. B = Byte Mode, W = Word Mode.

3. See Instruction Set description.

4. R = Source; S = Source; Dest = Destination.

5. When status is destination,

Status i 

Yi i = 0 to 3 (Byte mode)

i = 0 to 7 (Word mode)

# Y BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y — Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
SOR	MOVE	SRC→Dest	0 = B	Y ← SRC	NC	NC	NC	NC	0	υ	0	U
SONR	COMP	SRC → Dest	1 = W	Y ← SRC	NC	NC	NC	NC	0	υ	0	U
	INC	SRC +1 → Dest		Y ← SRC +1	NC	NC	NC	NC	U	U	U	U
	NEG	SRC +1 → Dest	1	Y ← SRC +1	NC	NC	NC	NC	U	U	U	U

SRC = Source U = Update NC = No Change 0 = Reset

1 = Set


# TWO OPERAND INSTRUCTIONS

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed

on the specified sources and the result is stored in the

specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

#### TWO OPERAND FIELD DEFINITIONS



#### TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad			R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>		Opcode		RAM Address
TOR1	0 = B 1 = W	00	0000 0010 0011 1000 1010 1011 1100 1110 1111	TORAA TORIA TODRA TORAY TORIY TODRY TORAR TORIR TODRR	RAM RAM D RAM RAM D RAM RAM D	ACC I RAM ACC I RAM ACC I RAM	ACC ACC ACC Y Bus Y Bus Y Bus RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	SUBR S minus R SUBRC <sup>2</sup> S minus R with carry R minus S SUBSC <sup>2</sup> R minus S with carry ADD R plus S ADDC R plus S NAND R S SUBSC R ⊕ S SUBSC R R H ⊕ S SUBSC R R R H S SUBSC R R R H S SUBSC R R R R R R R R R R R R R R R R R R R		R00 RAM Reg 00
Instruction	B/W	Quad			R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>		Opcode	1	RAM Address
TOR2	0 = B 1 = W	10	0001 0010 0101	TODAR TOAIR TODIR	D ACC D	ACC I	RAM RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	SUBR C2 S minus R SUBRC2 S minus R with carry SUBS C3 R minus S SUBSC2 R minus S with carry ADD R plus S ADDC R plus S With carry AND R • S NAND R • S NAND R • S NOR R + S OR R + S SEXNOR R + S SEXNOR R + S SEXNOR R ⊕ S		R00 RAM Reg 00

Note 1: R = Source S = Source Dest = Destination

Note 2: During subtraction the carry is interpreted as borrow.

# TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad			R <sup>1</sup>	S <sup>1</sup>		Ot	ocode		Des	tination
	0 = B 1 = W		0001 0010 0101	TODA TOAI TODI	ACC	ACC I	0000 0001	SUBR SUBRC	S minus R S minus R with carry	00000 00001 00100	NRY NRA NRS	Y Bus ACC Status <sup>2</sup>
TONR							0010 0011	SUBS SUBSC	R minus S R minus S with carry	00101	NRAS	ACC, Status <sup>2</sup>
							0100 0101	ADD ADDC	R plus S R plus S with carry			
							0110 0111 1000	AND NAND EXOR	<u>R∙S</u> R∙S <u>R⊕S</u>			
							1001 1010 1011	NOR OR EXNOR	R + S R + S R⊕S			

Notes 1: R = Source S = Source

S = Source
2: When status is destination,
Status i.—Y<sub>i</sub> i = 0 to 3 (Byte mode)
i = 0 to 7 (Word mode)
3: During subtraction the carry is interpreted as borrow.
4: OVR = C<sub>8</sub> \* C<sub>7</sub> (Byte mode)
OVR = C<sub>16</sub> \* C<sub>15</sub> (Word mode)

# Y BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	С	z
	SUBR	S minus R	0 = B	Y ← S + R + 1	NC	NC	NC	NC	U	υ	U	U
	SUBRC	S minus R with carry	1 = w	Y←S+R+QC	NC	NC	NC	NC	Ü	U	υ	U
	SUBS	R minus S		Y←R+S+1	NC	NC	NC	NC	U	U	U	U
TOR1 TOR2	SUBSC	R minus S with carry		Y ← R + S + QC	NC	NC	NC	NC	ט	U	U	U
TONR	ADD	R plus S		Y←R+S	NC	NC	NC	NC	U	U	υ	U
	ADDC	R plus S with carry		Y ← R + S + QC	NC	NC	NC	NC	U	U	U	U
	AND	R·S		Y←R <sub>i</sub> AND S <sub>i</sub>	NC	NC	NC	NC	0	כ	0	U
	NAND	R·S		Yi←Ri NAND Si	NC	NC	NC	NC	0	J	0	U
	EXOR	R⊕S		Y <sub>i</sub> ←R <sub>i</sub> EXOR S <sub>i</sub>	NC	NC	NC	NC	0	υ	0	U
	NOR	R+S		Yi←Ri NOR Si	NC	NC	NC	NC	0	U	0	U
	OR	R+S		Yi←Ri OR Si	NC	NC	NC	NC	0	U	0	U
	EXNOR	R⊕S		Yi←Ri EXNOR Si	NC	NC	NC	NC	0	0	0	U

U = Update

NC = No Change

0 = Reset

1 = Set

# SINGLE BIT SHIFT INSTRUCTIONS

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control


of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and

shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a

shift-up instruction, the LSB may be loaded with ZERO, ONE.

or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 3. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN ® QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 4. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN @ QOVR is useful for Two's Complement multiplication.








Figure 3. Shift Up Function




Figure 4. Shift Down Function

# SINGLE BIT SHIFT INSTRUCTIONS

# SINGLE BIT SHIFT

Instruction	B/W	Quad			U <sup>1</sup>	Dest <sup>1</sup>		Оре	code			RAM	Address	
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	00000	R00  R31	RAM Reg 00  RAM Reg 31	
Instruction	B/W	Quad			U <sup>1</sup>			Орс	ode		Destination			
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	00000 00001	NRY NRA	Y Bus ACC	

Note 1. U = Source Dest = Destination

# Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
	SHUPZ SHUP1	Up 0 Up 1	1 = W	$Y_i \leftarrow SRC_{i-1}$ , $i = 1$ to 15; $Y_0 \leftarrow Shift Input$	NC	NC	NC	SRC <sub>15*</sub>	0	SRC <sub>14</sub>	0	U
SHR SHNR	SHUPL	Űp QLINK	0 = B	$Y_i \leftarrow SRC_{i-1}$ , $i=1$ to 7; $Y_0 \leftarrow Shift$ Input; $Y_8 \leftarrow SRC_7$ , $Y_i \leftarrow SRC_{i-9}$ for $i=9$ to 15	NC	NC	NC	SRC <sub>7</sub> ∗	0	SRC <sub>6</sub>	0	U
	SHDNZ SHDN1 SHDNL	Down 0 Down 1	1 = W	$Y_i \leftarrow SRC_{i+1}$ , $i = 0$ to 14; $Y_{15} \leftarrow Shift Input$	NC	NC	NC	SRC <sub>0*</sub>	0	Shift Input	0	U
	SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVR	0 = B	$Y_i \leftarrow SRC_{i+1}, i=0 \text{ to } 6;$ $Y_i \leftarrow SRC_{i-7}, i=8 \text{ to } 14;$ $Y_{7,15} \leftarrow Shift Input$	NC	NC	NC	SRC <sub>0</sub> ∗	0	Shift Input	0	U

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set

i = 0 to 15 when not specified

\*Shifted Output is loaded into the QLINK.

#### BIT ORIENTED INSTRUCTIONS

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the n<sup>th</sup> bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the  $n^{th}$  bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load  $2^n$ , which loads ONE in Bit position n and ZERO in all other bit positions; Load  $2^n$  which loads ZERO in bit position n and ONE in all other bit positions; increment by  $2^n$ , which adds  $2^n$  to the operand; and decrement by  $2^n$  which subtracts  $2^n$  from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

## BIT ORIENTED FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 0
BOR1	B/W	Quad	n	Opcode	RAM Address
·					
BOR2	B/W	Quad	n	Opcode	RAM Address
BONR	B/W	Quad	n	1100	Opcode

#### **BIT ORIENTED INSTRUCTIONS**

Instruction	B/W	Quad	n	Opcode	RAM Address		
BOR1	0 = B 1 = W	11	0 to 15	1101 SETNR Set RAM, bit n 1110 RSTNR Reset RAM, bit n 1111 TSTNR Test RAM, bit n	00000 R00 RAM Reg 00  11111 R31 RAM Reg 31		
Instruction	B/W	Quad	n	Opcode	RAM Address		
BOR2	0 = B 1 = W	10	0 to 15	1100 LD2NR 2 <sup>n</sup> → RAM 1101 LDC2NR 2 <sup>n</sup> → RAM 1110 A2NR RAM plus 2 <sup>n</sup> → RAM 1111 S2NR RAM minus 2 <sup>n</sup> → RAM	00000 R00 RAM Reg 00 111111 R31 RAM Reg 31		
Instruction	B/W	Quad	n		Opcode		
BONR	0 = B 1 = W	11	0 to 15	1100	00000		

# **BIT ORIENTED INSTRUCTIONS**

# Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
BOR1	SETNR RSTNR	Set RAM Bit n Reset RAM, Bit n		Y <sub>i</sub> ←RAM <sub>i</sub> for i≠n; Y <sub>n</sub> ←1 Y <sub>i</sub> ←RAM <sub>i</sub> for i≠n; Y <sub>n</sub> ←0	NC NC	NC NC	NC NC	NC NC	0	U	0	CO
	TSTNR	Test Ram, Bit n		Y <sub>i</sub> ←0 for i≠n; Y <sub>n</sub> ←SRC <sub>n</sub>	NC	NC	NC	NC	0	U	0	U
	LD2NR	2 <sup>n</sup> →RAM		Y <sub>i</sub> ←0 for i≠n; Y <sub>n</sub> ←1	NC	NC	NC	NC	0	U	0	0
BOR2	LDC2NR	2 <sup>n</sup> → RAM		$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	0
BORZ	A2NR	RAM + 2 <sup>n</sup> → RAM		Y←RAM + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NR	RAM – 2 <sup>n</sup> → RAM		Y←RAM – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	TSTNA	Test ACC, Bit n		Y <sub>i</sub> ←0 for i≠n; Y <sub>n</sub> ←ACC <sub>n</sub>	NC	NC	NC	NC	0	U	0	U
	RSTNA	Reset ACC, Bit n		$Y_i \leftarrow ACC_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETNA	Set ACC, Bit n	1	Y <sub>i</sub> ←ACC <sub>i</sub> for i≠n; Y <sub>n</sub> ←1	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 <sup>n</sup> → ACC		Y←ACC + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NA	ACC - 2 <sup>n</sup> → ACC		Y←ACC – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	υ	U
	LD2NA	2 <sup>n</sup> →ACC		Y <sub>i</sub> ←0 for i≠n; Y <sub>n</sub> ←1	NC	NC	NC	NC	0	U	0	0
BONR	LDC2NA	2 <sup>TI</sup> → ACC		$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	0
BOINE	TSTND	Test D, Bit n		$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow D_n$	NC	NC	NC	NC	0	U	0	U
	RSTND	Reset D, Bit n*	1	$Y_i \leftarrow D_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETND	Set D, Bit n*		Y <sub>i</sub> ←D <sub>i</sub> for i≠n; Y <sub>n</sub> ←1	NC	NC	NC	NC	0	U	0	0
	A2NDY	D+2 <sup>n</sup> →Y Bus		Y←D + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	υ	U
	S2NDY	D-2 <sup>n</sup> →Y Bus	ĺ	Y ← D − 2 <sup>n</sup>	NC	NC	NC	NC	U	U	υ	U
	LD2NY	2 <sup>n</sup> →Y Bus		$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NY	2 <sup>π</sup> →Y Bus		Y <sub>i</sub> ←1 for i≠n; Y <sub>n</sub> ←0	NC	NC	NC	NC	0	U	0	0

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

\*Destination is not D Latch but Y Bus.

# ROTATE BY n BITS INSTRUCTIONS

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit

positions the source is to be rotated up (0 to 15), and the result

is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 5. In the Word mode, all 16-bits are rotated up; while in the Byte mode, only the lower 8-bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

EXAMPLE: I	n = 4, Wor	d Mode			ROTATE BY n BITS FIELD DEFINITIONS
Source Destination	0001 0011	0011 0111	0111 1111	1111 0001	15 14 13 12 9 8 5 4 0
EXAMPLE: 1	n = 4, Byte	Mode			ROTR1 B/W Quad n SRC-Dest RAM Address
Source	0001	0011	0111	1111	
Destination	0001	0011	1111	0111	ROTR2 B/W Quad n SRC-Dest RAM Address
Fic	aure 5. Ro	tate by n	Example		ROTNR B/W Quad n 1100 SRC-Dest

#### **ROTATE BY n BITS INSTRUCTIONS**

Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM	Address	3
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000  11111	R00  R31	RAM R	. ·
Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>	RAM Address			
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00 R31	RAM R	ř.
Instruction	B/W	Quad	n							U <sup>1</sup>	Dest <sup>1</sup>
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note 1: U = Source Dest = Destination

# Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTR1		1 = W	Y <sub>i</sub> ← SRC <sub>(i-n)mod16</sub>	NC	NC	NC	NC	0	SRC <sub>15-n</sub>	0	U
DOTES		0 = B	$Y_{i} \leftarrow SRC_{i+8} = SRC_{(i-n)mod8}$ for $i = 0$ to 7	NC	NC	NC	NC	0	SRC <sub>8-n</sub>	0	U

SRC = Source U = No Change 0 = Reset


1 = Set

# ROTATE AND MERGE INSTRUCTION

The Rotate and Merge Instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 6. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R

input. A ZERO in bit i of the mask will select the i<sup>th</sup> bit of the R input as the i<sup>th</sup> output bit, while ONE in bit i will select the i<sup>th</sup> rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 7.

#### **ROTATE AND MERGE FIELD DEFINITIONS:**



# EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 7. Rotate and Merge Example

BARREL SHIFTER R

AND

AND

OR

PF000630

Figure 6. Rotate and Merge Function

#### ROTATE AND MERGE INSTRUCTION

Instruction	B/W	Quad	n			U <sup>1</sup>	R/Dest <sup>1</sup> S <sup>1</sup>		RAM A	ddress
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC I ACC RAM RAM I RAM ACC RAM I ACC I	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31

Note 1. U = Rotated Source
B/Dest = Non-Rotated Sou

R/Dest = Non-Rotated Source and Destination

S = Mask

# Y BUS AND STATUS - ROTATED MERGE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
ROTM		1=W	Y <sub>i</sub> ←(Non Rot Op) <sub>i</sub> ·(mask) <sub>i</sub> + (Rot Op) <sub>(i - n)mod 16</sub> ·(mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
		0 = B	Y <sub>i</sub> ←(Non Rot Op) <sub>i</sub> ·(mask) <sub>i</sub> + (Rot Op) <sub>(i - n)mod 8</sub> ·(mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U

U = Update

NC = No Change


0 = Reset 1 = Set

#### ROTATE AND COMPARE INSTRUCTIONS

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 8. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis

with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 9.

# ROTATE AND COMPARE FIELD DEFINITIONS



	15	14 13	12 9	8 5	4	0
ROTC	B/W	Quad	n	Rot Src- Non Rot Src- Mask	RAM Address	

#### EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S) Z (status) = 1	0000	0000	1111	1111

Figure 9. Rotate and Compare Examples

PF000650

Figure 8. Rotate and Compare Function

# ROTATE AND COMPARE INSTRUCTIONS

Instruction	B/W	Quad	n			U <sup>1</sup>	R <sup>1</sup>	s <sup>1</sup>		RAM A	ddress
ROTC	0=B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I I ACC I	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31

Note 1. U = Rotated Source

R = Non-Rotated Source

S = Mask

# Y BUS AND STATUS - ROTATE AND COMPARE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
ROTC	1 = W	Y <sub>i</sub> ←(Non Rot Op) <sub>i</sub> ·(mask) <sub>i</sub> ⊕ (Rot Op) <sub>(i - n)mod 16</sub> ·(mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U	
11010		0 = B	Y <sub>i</sub> ←(Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> ⊕ (Rot Op) <sub>(i - n)mod 8</sub> ·(mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U

U = Update

NC = No Change

0 = Reset

1 = Set

# PRIORITIZE INSTRUCTION

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 10. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 11 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.

# AND AND 16 PRIORITY ENCODER DESTINATION PF000640

Figure 10. Prioritize Function

#### PRIORITIZE INSTRUCTION FIELD DEFINITIONS

15	14 13	12 9	8 5	4 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
B/W	Quad	Mask (S)	Source (R)	Destination

WORD	MODE	BYTE I	MODE*
Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output
None	0	None	0
15	1 '	7	1
14	2	6	2
	•	•	•
	•	•	•
1	15	1	7
Ó	16	0	8

<sup>\*</sup>Bits 8 through 15 do not participate.

Figure 11.

# PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destination	on		Source (I	٦)	RAI	M Addre	ess/Mask (S)	
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	111 HPITA ACC		00000  11111	R00  R31	RAM Reg 00  RAM Reg 31	
Instruction	B/W	Quad		Mask (S	5)	Destination			RAM Address/Source (R)			
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010			00000  11111	R00  R31	RAM Reg 00  RAM Reg 31	
Instruction	B/W	Quad		Mask (S	5)		Source (l	R)	RAM Address/Dest			
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31	
		Quad		Mask (S	5)	Source (R)		Source (R) Dest		Destination		
Instruction	B/W	Quad	1		·							

	Y BUS AND STATUS - PRIORITIZE INSTRUCTION											
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z	
PRT1 PRT2 PRT3 PRTNR		1 = W	$Y_{i}$ CODE (SCR <sub>n</sub> ·mask <sub>n</sub> ); $Y_{m}$ 0; $i = 0$ to 4 and $n = 0$ to 15 m = 5 to 15	NC	NC	NC	NC	0	U	0	U	
		0 = B	$Y_{i} \leftarrow CODE (SCR_{n} \cdot \overline{mask_{n}});$ $Y_{m} \leftarrow 0; i = 0 \text{ to } 3 \text{ and } n = 0 \text{ to } 7$ m = 4  to  15	NC	NC	NC	NC	0	U	0	U	

SRC = Source NC U = Update 0 =


NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified


#### **CRC INSTRUCTION**

The CRC (Cyclic-Redundancy-Check) Instructions contain one indicator: address of a RAM register to use as the check sum register. The CRC instruction provides a method for generation of the check bits in a CRC calculation. Two CRC instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 12 illustrates the method used to generate these check bits for the CRC Forward function and

Figure 13 illustrates method used for the 2CRC Reverse function. The ACC serves as a polynomial mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N and Z bits are affected and the OVR and C bits of the Status register are forced to ZERO.

# **CYCLIC-REDUNDANCY-CHECK DEFINITIONS:**






PF000330

Figure 12. CRC Forward Function

# **CRC INSTRUCTION**



PF000320

Figure 13. CRC Reverse Function

# CYCLIC REDUNDANCY CHECK

Instruction	B/W	Quad		•	RAM Address				
CRCF 1	10	0110	0011	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31			
Instruction	B/W	Quad				RAM Address			
CRCR	1	10	0110	1001	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31		

# Y BUS AND STATUS - CYCLIC REDUNDANCY CHECK

Instruction	Opcode	B/W	Y – Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
CRCF		1 = W	$Y_i \leftarrow [(QLINK \oplus RAM_{15}) \cdot ACC_i]$ $\oplus RAM_{i-1}$ for $i = 15$ to 1 $Y_0 \leftarrow [(QLINK \oplus RAM_{15}) \cdot ACC_0] \oplus 0$	NC	NC	NC	RAM <sub>15</sub> *	0	υ	0	U
CRCR		1 = W	Y <sub>i</sub> ← [(QLINK ⊕ RAM <sub>0</sub> )·ACC <sub>i</sub> ] ⊕ RAM <sub>i+1</sub> for i = 14 to 0 Y <sub>15</sub> ← [(QLINK ⊕ RAM <sub>0</sub> )· ACC <sub>15</sub> ] ⊕ 0	NC	NC	NC	RAM <sub>0</sub> *	0	υ	0	U

\*QLINK is loaded with the shifted out bit from the checksum register.

U = Update NC = No Change 0 = Reset 1 = Set

#### STATUS INSTRUCTIONS

Status Instructions – The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 14), are to be set (forced to a ONE).

7 6 5 4 3 2 1 0

Flag3 Flag2 Flag1 LINK OVR N C Z

MPR-775

# Figure 14. Status Byte

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN @ QOVR), (QN @ QOVR) + QZ, QZ +  $\overline{\rm QC}$  and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code to test the status register via T bus is similar to the code used by instruction lines  $l_1$  to  $l_4$  as shown below. Instruction lines  $l_0$  4 have priority over T bus for testing the

status register on CT output. See the discussion on the status register for a full description.

T <sub>4</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>	ст
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW*
0	1	0	1	С
0	1	1	0	Z + C
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

<sup>\*</sup>LOW = CT is forced LOW

#### STATUS

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
SVSTNR	B/W	Quad	0111	1010	Destination

#### STATUS INSTRUCTIONS

Instruction	B/W	Quad				0	pcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				0	pcode
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3
Instruction	B/W	Quad				RAM A	ddress/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31
						Des	stination
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC

### STATUS INSTRUCTIONS

Instruction	B/W	Quad				Opcode	e (CT)
Test	0	11	1001	1010	00000 00010 00100 00110 01000 01010 01110 01110 10000 10010 10100 10110	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test N Test LINK Test Flag1 Test Flag2 Test Flag3

IEN • test status instruction has priority over T<sub>1-4</sub> instruction. Note:

# Y BUS AND STATUS - FOR STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SONCZ	Set OVR, N, C, Z	0 = B	Y <sub>i</sub> ←1 for i = 0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK			NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1	1		NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2	1		NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3	ĺ		1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N, C, Z	0 = B	$Y_i \leftarrow 0$ for $i = 0$ to 15	NC	NC	NC	NC	0	0	0	0
	RL	Reset LINK	1		NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1			NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2	1		NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3	1		0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	Y <sub>i</sub> ←Status for i - 0 to 7; Y <sub>i</sub> ←0 for i = 8 to 15	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z			NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR			NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW			NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test Z + C̄	1		NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N	1		NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3	1		NC	NC	NC:	NC	NC	NC	NC	NC

U = Update NC = No Change 0 = Reset

<sup>1 =</sup> Set

i = 0 to 15 when not specified

<sup>\*</sup>In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

<sup>\*\*</sup>Y-Bus is Undefined.

# **NO-OP INSTRUCTION**

The NO-OP Instruction has a fixed 16-bit code. This instruction does not change any internal registers in the Am29C116. It preserves the status register, RAM register and the ACC register.

#### NO OPERATION FIELD DEFINITION

	15	14 13	12 9	8 5	4	0
NOOP	0	11	1000	1010	00000	

# **NO-OP INSTRUCTION**

Instruction	B/W	Quad			
NOOP	0	11	1000	1010	00000

#### Y BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NOOP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

\*Y-Bus is undefined.

# SUMMARY OF MNEMONICS

#### Instruction Type

SOR Single Operand RAM SONR Single Operand Non-RAM TOR1 Two Operand RAM (Quad 0) TOR<sub>2</sub> Two Operand RAM (Quad 2) TONR Two Operand Non-RAM Single Bit Shift RAM SHFTR SHFTNR Single Bit Shift Non-RAM ROTR1 Rotate n Bits RAM (Quad 0) ROTR2 Rotate n Bits RAM (Quad 1) ROTNR Rotate n Bits Non-RAM BOR1 Bit Oriented RAM (Quad 3) BOR2 Bit Oriented RAM (Quad 2) BONR Bit Oriented Non-RAM **ROTM** Rotate and Merge ROTC Rotate and Compare PRT1 Prioritize RAM; Type 1 PRT2 Prioritize RAM; Type 2 PRT3 Prioritize RAM; Type 3

CRCF Cyclic Redundancy Check Forward CRCR Cyclic Redundancy Check Reverse

Prioritize Non-RAM

NOOP No Operation
SETST Set Status
RSTST Reset Status
SVSTR Save Status RAM
SVSTNR Save Status Non-RAM

TEST Test Status

#### SOURCE AND DESTINATION

#### Single Operand

NRAS

PRTNR

SORA Single Operand RAM to ACC SORY Single Operand RAM to Y Bus SORS Single Operand RAM to Status SOAR Single Operand ACC to RAM SODR Single Operand D to RAM SOIR Single Operand I to RAM Single Operand 0 to RAM SOZR Single Operand D(0E) to RAM SOZER SOSER Single Operand D(SE) to RAM SORR Single Operand RAM to RAM SOA Single Operand ACC SOD Single Operand D SOI Single Operand I SOZ Single Operand 0 SOZE Single Operand D(0E) SOSE Single Operand D(SE) NRY Non-RAM Y Bus Non-RAM ACC NRA NRS Non-RAM Status

Non-RAM ACC, Status

#### Two Operand

TORAA Two Operand RAM, ACC to ACC TORIA Two Operand RAM, I to ACC Two Operand D, RAM to ACC **TODRA** TORAY Two Operand RAM, ACC to Y Bus TORIY Two Operand RAM, I to Y Bus Two Operand D. RAM to Y Bus TODRY Two Operand RAM, ACC to RAM TORAR TORIR Two Operand RAM, I to RAM TODRR Two Operand D, RAM to RAM TODAR Two Operand D, ACC to RAM Two Operand ACC, I to RAM TOAIR TODIR Two Operand D, I to RAM TODA Two Operand D, ACC Two Operand ACC, I TOAL TODI Two Operand D, I

#### Single Bit Shift

SHRR Shift RAM, Store in RAM
SHDR Shift D, Store in RAM
SHA Shift ACC

SHA Shift D

#### Rotate n Bits

RTRA Rotate RAM. Store in ACC Rotate RAM. Place on Y Bus RTRY RTRR Rotate RAM. Store in RAM Rotate ACC. Store in RAM RTAR Rotate D, Store in RAM RTDR RTDY Rotate D, Place on Y Bus Rotate D, Store in ACC RTDA RTAY Rotate ACC. Place on Y Bus Rotate ACC. Store in ACC RTAA

#### Rotate and Merge

Merge Disjoint Bits of D and ACC Using MDAI I as Mask and Store in ACC Merge Disjoint Bits of D and ACC Using MDAR RAM as Mask and Store in ACC MDRI Merge Disjoint Bits of D and RAM Using I as Mask and Store in RAM **MDRA** Merge Disjoint Bits of D and RAM Using ACC as Mask and Store in RAM MARI Merge Disjoint Bits of ACC and RAM Using I as Mask and Store in RAM Merge Disjoint Bits of RAM and ACC MRAI Using I as Mask and Store in ACC

#### **Rotate and Compare**

CDAI Compare Unmasked Bits of D and ACC Using I as Mask

Mnemonics copyright © 1980 Advanced Micro Devices, Inc.

CDRI	Compare Unmasked Bits of D and RAM	SHDNZ	Shift Down Towards LSB with 0 Insert
2224	Using I as Mask	SHDN1	Shift Down Towards LSB with 1 Insert
CDRA	Compare Unmasked Bits of D and RAM	SHDNL	Shift Down Towards LSB with LINK Insert
ODAL	Using ACC as Mask	SHDNC	Shift Down Towards LSB with Carry Insert
CRAI	Compare Unmasked Bits of RAM and ACC Using I as Mask	SHDNOV	Shift Down Towards LSB with Sign EXOR Overflow Insert
Prioritize		Loads	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 <sup>n</sup> into RAM
PR1Y	Y Bus as Destination for Prioritize Type 1		Load $\overline{2}^{\Pi}$ into RAM
PR1R	RAM as Destination for Prioritize Type 1	LD2NA	Load 2 <sup>n</sup> into ACC
PRT1A	ACC as Source for Prioritize Type 1		Load 2 <sup>TI</sup> into ACC
PR1D	D as Source for Prioritize Type 1	LD2NY	Place 2 <sup>n</sup> on Y Bus
PR2A	ACC as Destination for Prioritize Type 2		Place 2 <sup>TI</sup> on Y Bus
PR2Y	Y Bus as Destination for Prioritize Type 2		
PR3R	RAM as Source for Prioritize Type 3	Bit Oriented	;d
PR3A	ACC as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PR3D	D as Source for Prioritize Type 3	SETNA	Set ACC, Bit n
PRTA	ACC as source for Prioritize Type Non-RAM	SETND	Set D, Bit n
PRTD	D as Source for Prioritize Type Non-RAM	SONCZ	Set OVR, N, C, Z, in Status Register
PRA		SL	Set LINK Bit in Status Register
FILA	ACC as Mask for Prioritize Type 2, 3, and Non-RAM	SF1	Set Flag1 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type	SF2	Set Flag2 Bit in Status Register
	2, 3, and Non-RAM	SF3	Set Flag3 Bit in Status Register
PRI	I as Mask for Prioritize Type 2, 3, and	RSTNR	Reset RAM, Bit n
	Non-RAM	RSTNA	Reset ACC, Bit n
	, , , , , , , , , , , , , , , , , , ,	RSTND	Reset D, Bit n
OPCODE		RONCZ	Reset OVR, N, C, Z, in Status Register
Addition		RL	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 <sup>n</sup> to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 <sup>n</sup> to RAM		Test RAM, Bit n
A2NDY	Add 2 <sup>n</sup> to D, Place on Y Bus		Test ACC, Bit n
			Test D, Bit n
Subtraction			
SUBR	Subtract R from S without Carry	Arithmetic (	•
SUBRC	Subtract R from S with Carry		Move and Update Status
SUBS	Subtract S from R without Carry		Complement (1's Complement)
SUBSC	Subtract S from R with Carry		Increment
S2NR	Subtract 2 <sup>n</sup> from RAM	NEG	Two's Complement
S2NA	Subtract 2 <sup>n</sup> from ACC	Conditional	
S2NDY	Subtract 2 <sup>n</sup> from D, Place on Y Bus		
Logical Ope	erations		Test (N ⊕ OVR) + Z
			Test N ⊕ OVR
AND	Boolean AND		Test Zero Bit
NAND	Boolean NAND		Test Overflow Bit
EXOR	Boolean EXOR		Test for LOW
NOR	Boolean NOR		Test Carry Bit
OR	Boolean OR		Test Z + C
EXNOR	Boolean EXNOR		Test Negative Bit
SHIFTS			Test LINK Bit
SHUPZ	Chit Ha Tawarda MCD with O Incart		Test Flag1 Bit
SHUPZ SHUP1	Shift Up Towards MSB with 1 Insert		Test Flag2 Bit
SHUPL	Shift Up Towards MSB with 1 Insert		Test Flag3 Bit
SHUFL	Shift Up Towards MSB with LINK Insert		ppyright © 1980 ro Devices, Inc.

# **APPLICATIONS**

# Minimum System Cycle Time Calculations for the Am29C116




Figure 15. System Block Diagram

BD005951

# DATA PATH TIMING ANALYSIS

Wit	thout Any External L	ogic		
a.	Pipeline Register RALU Status Register Cycle Time:	(29C116)	CP-Q I-T <sub>1-4</sub> Setup	12 ns 84 4 <b>100 ns</b>
b.	Pipeline Register RALU Data Register Cycle Time:	(29C116)	CP-Q I-Y Setup	12 ns 79 4 <b>95 ns</b>
W	ith Multiplexers for A	Address, N-	Count, etc.	
a.	Pipeline Register Multiplexer RALU Status Register Cycle Time:	(29C116)	CP-Q Sel-Y I-T <sub>1-4</sub> Setup	12 ns 15 84 4 <b>115 ns</b>
b.	Pipeline Register Multiplexer RALU Data Register Cycle Time:	(29C116)	CP-Q Sel-Y I-Y Setup	12 ns 15 79 4 110 ns
Us	ing Y-Bus as Input/C	Output in Or	ne Cycle	
a.	Pipeline Register Decoder Source Select RALU Destination Cycle Time:	(29C116)	CP-Q Sel-Y OE-Y YIN-YOUT Setup	12 ns 12 15 62 4 <b>105 ns</b>

DLE can go LOW 10 ns (Y to DLE Setup) after data is valid on Y-bus (i.e., 49 ns after CP  $\uparrow$ ).  $\overline{\text{OE}}_{Y}$  should go LOW before 80 ns  $\overline{\text{OE}}_{Y}$  Enable is 20 ns) from CP  $\uparrow$ . Therefore a 50% duty cycle will work at 100 ns with DLE tied to  $\overline{\text{OE}}_{Y}$  to CP.

		CONTROL PA	ATH TIMING A	NALYSIS	
l.	Pipeline Register Mapping PROM Register Sequencer Control Memory Pipeline Register	(29C10A)  Cycle Time:	CP-Q D-Y tAA Setup	12 ns 20 40 40 76	Branch Map
11.	Pipeline Register Buffer Enable Sequencer Control Memory Pipeline Register	(29C10A)  Cycle Time:	CP-Q OE-Y I, D-Y tAA Setup	12 20 20 40 4 96	Branch
III.	Pipeline Register RALU CC-MUX Polarity Sequencer Control Memory Pipeline Register	(29C116) (29C10A) Cycle Time:	CP-Q I, T-CT D-W D-Y CC-Y tAA Setup	12 48 7 11 30 40 4	Conditional Branch
IV.	Pipeline Register CC-MUX Polarity Sequencer Control Memory Pipeline Register	(29C10A)  Cycle Time:	CP-Q Sel-W D-Y CC-Y taa Setup	12 15 11 30 40 41	Conditional Branch Using External Status Register
V.	Pipeline Register Sequencer Control Memory Pipeline Register	(29C10A)  Cycle Time:	CP-Q I-Y tAA Setup	12 35 40 4	Instruction to Output Path
VI.	Sequencer Control Memory Pipeline Register	(29C10A)	CP-Y <sup>t</sup> AA Setup	40 40 4	Clock to Output Path

Cycle Time:

# The Use of an External Status Register in Reducing Microcycle Length

The standard connection of the CT pin of the Am29116 and microcycle length calculation arising from that connection are shown below:

# **CRITICAL PATH TIMING (FIGURE 16-1)**

Part Number	Path	Maximum Commercial Delay (ns)
Pipeline Register	CP-Q	12
Am29C116	I, T-CT	39
CC-MUX	D-W	7
Polarity	D-Y	11
Am29Č10A	CC-Y	30
Control Memory	tAA	40
Pipeline Register	Śetup	4
		123

While 123-ns cycle time is quite fast, it can be improved by using an external register for status testing.

# **CRITICAL PATH TIMING (FIGURE 16-2)**

Part Number	Path	Maximum Commercial Delay (ns)
Status Reg	CP-Y	12
CC-MUX	Sel-W	15
Polarity	D-Y	11
Am29Ć10A	CC_Y	30
Control Memory	t <sub>AA</sub>	40
Pipeline Register	Śetup	4
		112

The cycle time has been reduced from 133 ns to 112 ns.




Figure 16-1.




Figure 16-2.

# **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +150°C
(Case) Temperature Under Bias55 to +125°C
Supply Voltage to
Ground Potential Continuous0.3 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.3 V to +V <sub>CC</sub> +0.3 V
DC Input Voltage0.3 V to +V <sub>CC</sub> +0.3 V
DC Output Current, Into LOW Outputs30 mA
DC Input Current10 mA to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices Ambient Temperature ( $T_A$ )
Military* (M) Devices  Case Temperature (T <sub>C</sub> )
Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at  $T_C = +25$ °C, +125°C, and -55°C.

# DC CHARACTERISTICS over operating range unless otherwise specified; Included in Group A, Subgroup 1, 2, 3 tests for APL products unless otherwise noted

Parameters	Description	Test	Conditions	(Note 1)	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.   I <sub>OH</sub> = -1.6 mA/-1.2 mA   (COM'L/MIL)		2.4	83	Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.				0.5	Volts
V <sub>IH</sub>	Guaranteed Input Logical HIGH Voltage (Note 2)			(T),	2.0		Volts
V <sub>IL</sub>	Guaranteed Input Logical LOW Voltage (Note 2)					0.8	Volts
lıL	Input LOW Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 0.5 Volts			3 124	-10	μΑ
Iн	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.4 Volts				10	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>CC</sub> - 0.5 V				10	μΑ
lozh	Off State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 2.4 Volts	<i></i>			10	μΑ
l <sub>OZL</sub>	Off State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 0.5 Volts				-10	μΑ
la-	Static Power Supply Current	V <sub>CC</sub> = Max.,	COM'L	T <sub>A</sub> = 0 to 70°C		120	
Icc	(Note 3)	$V_{IN} = V_{CC}$ or GND, $I_O = 0 \mu A$	MIL	T <sub>C</sub> = -55 to 125°C		140	mA
C <sub>PD</sub>	Power Dissipation Capacitance (Note 4)	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C No Load			8:	50 pF Typica	ıl

Notes: 1. V<sub>CC</sub> conditions shown as Min. or Max. refer to ±10% V<sub>CC</sub> limits.

2. These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).

3. Worst-case I<sub>CC</sub> is measured at the lowest temperature in the specified operating range.

<sup>4.</sup> CPD determines the no-load dynamic current consumption: | CC (Total) = | CC (Static) + CPD VCC f, where f is the switching frequency of the majority of the internal nodes, normally one-half of the clock

Am29C116 SWITCHING CHARACTERISTICS over operating range unless otherwise specified; Included in Group A, Subgroup 9, 10, 11 tests for APL Products unless otherwise noted.

# GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \ C_L = 50 \text{ pF})$ 

# A. Combinational Delays (nsec)

	Outputs				
Input	Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ		
I <sub>0-4</sub> (ADDR)	79	84	-		
I <sub>0 - 15</sub> (DATA)	79	84	-		
I <sub>0-15</sub> (INSTR)	79	84	48		
DLE	58*	60	-		
T <sub>1-4</sub>	-	-	39		
CP	63	69	40		
Y <sub>0 - 15</sub>	62*	64	-		
ĪĒN	_	-	43		

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured.
\*Guaranteed indirectly by other tests.

#### B. Enable/Disable Times (nsec) (Disable: C<sub>L</sub> = 5 pF, 0.5-V Change on Outputs)

		Ena	ble	Disable		
From Input	To Output	tpzH	tpzL	t <sub>PHZ</sub>	t <sub>PLZ</sub>	
ŌĒY	Y <sub>0-15</sub>	20	20	20	20	
OET	T <sub>1-4</sub>	25	25	25	25	

# C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	30
DLE	. VX -	15
ĪĒŇ	22	-

# D. Setup and Hold Times (nsec)

			Allen a		9 pr.					,	
Input	With Respect to		2000000	to-LOW sition Ho		Setu	Tran	o-HIGH sition Hol	d	Con	nment
I <sub>0-4</sub> (RAM ADDR)	AM ADDR) CP (t <sub>s1</sub> ) 24 (t <sub>h1</sub> ) 0 -		-		Single ADDR (Source)						
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t	(t <sub>s2</sub> ) 10		-		-		2	Two ADDR (Destination)	
l <sub>0-15</sub> (DATA)	CP		-		-	(t <sub>s8</sub> ) 6	35	(t <sub>h8</sub> )	0		
I <sub>0-15</sub> (INSTR)	CP	(t <sub>s</sub>	3) 38*	(t <sub>h3</sub> )	17*	(t <sub>s9</sub> ) 6	35	(t <sub>h9</sub> )	2		
IEN HIGH	СР	(t	<sub>s4</sub> ) 10		-	_		(t <sub>h10</sub> )	0	Disable	
IEN LOW	СР	-	(t <sub>s5</sub> ) 20	-	(t <sub>h5</sub> ) 0*	(t <sub>s11</sub> ) 22	-	(t <sub>h11</sub> ) 0**	-	Enable	Immediate first cycle
SRE	CP		_		-	(t <sub>s12</sub> )	17	(t <sub>h12</sub> )	0		
Υ	CP		_		-	(t <sub>s13</sub> )	44	(t <sub>h13</sub> )	0		
Υ	DLE	(t	<sub>s6</sub> ) 10	(the	<sub>5</sub> ) 6	-		-			
DLE	CP		_		-	(t <sub>s14</sub> )	45	(t <sub>h14</sub> )	0		

<sup>\*</sup>Timing for immediate instruction for first cycle.

<sup>\*\*</sup>Status register and accumulator destination only.

# Am29C116 SWITCHING CHARACTERISTICS (Cont'd.)

# **GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE**

 $(T_C = -55 \text{ to } + 125^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \ C_L = 50 \text{ pF})$ 

# A. Combinational Delays (nsec)

	Outputs								
Input	Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ						
I <sub>0-4</sub> (ADDR)	100	103							
l <sub>0 - 15</sub> (DATA)	100	103	-						
I <sub>0-15</sub> (INSTR)	100	103	50						
DLE	68*†	70	_						
T <sub>1-4</sub>	_	_	46						
CP	76	83	48						
Y <sub>0-15</sub>	70*†	72	-						
ĪĒN	-	-	50						

Yo-15 must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured.
\*Guaranteed indirectly by other tests.

# B. Enable/Disable Times (nsec) (Disable: C<sub>L</sub> = 5 pF, 0.5-V Change on Outputs)

		Ena	ble	Dis	able
From Input	To Output	t <sub>PZH</sub>	tpzL	tpHZ	t <sub>PLZ</sub>
ŌĒY	Y <sub>0 - 15</sub>	25	25	25	25
OET	T <sub>1-4</sub>	30	30	30	30

# C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	33	50
DLE	(	20
ĪĒN	∖ > 33	-

# D. Setup and Hold Times (nsec)

			7/2/2	Cond Visit							
Input	With Respect to		37.1	to-LOW sition H	old	Set	Trar	to-HIGH nsition Ho	ld	Cor	nment
I <sub>0-4</sub> (RAM ADDR)	CP CP	(t	(t <sub>S1</sub> ) 24 (t <sub>h1</sub> ) 0		-		-		Single AD (Source)	DDR	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t	(t <sub>s2</sub> ) 10		-		-		3	Two ADDR (Destination)	
l <sub>0 - 15</sub> (DATA)	CP\\				_	(t <sub>s8</sub> )	(t <sub>s8</sub> ) 78 (t <sub>h8</sub> ) 3		3		
l <sub>0-15</sub> (INSTR)	CP	(t <sub>s</sub>	3) 57*	(t <sub>h3</sub> )	17*	(t <sub>S</sub> 9)	78	(t <sub>h9</sub> )	3		
IEN HIGH	✓ CP	(t	<sub>s4</sub> ) 10		_	-		(t <sub>h10</sub>	) 1	Disable	
IEN LOW	СР	ı	(t <sub>s5</sub> ) 20	-	(t <sub>h5</sub> ) 3*	(t <sub>s11</sub> ) 28	-	(t <sub>h11</sub> ) 1**	-	Enable	Immediate first cycle
SRE	CP		-		_	(t <sub>s12</sub> )	19	(t <sub>h12</sub> )	0		
Υ	CP		_		_	(t <sub>s13</sub> )	53	(t <sub>h13</sub> )	2		
Υ	DLE	(t	s6) 11	(t <sub>h</sub>	6) 7	_		-			
DLE	CP		-		_	(t <sub>s14</sub> )	54	(t <sub>h14</sub> )	0	<b> </b>	****

<sup>\*</sup>Timing for immediate instruction for first cycle. \*\*Status register and accumulator destination only.

<sup>†</sup> Not included in Group A tests.

# Am29C116-1 SWITCHING CHARACTERISTICS (Cont'd.)

# GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

(T<sub>A</sub> = 0 to +70°C,  $V_{CC}$  = 4.5 to 5.5 V,  $C_L$  = 50 pF)

# A. Combinational Delays (nsec)

	Outputs							
Input	Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ					
I <sub>0-4</sub> (ADDR)	65	73	-					
I <sub>0 - 15</sub> (DATA)	65	73	-					
I <sub>0-15</sub> (INSTR)	65	73	35					
DLE	55*	55	-					
T <sub>1-4</sub>	_	-	27					
CP	60	66	37					
Y <sub>0-15</sub>	53*	53	-					
ĪĒN	-	_	25					

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured.

#### B. Enable/Disable Times (nsec) (Disable: C<sub>L</sub> = 5 pF, 0.5-V Change on Outputs)

		Ena	ble	Disable		
From Input	To Output	tpzH	tpZL	tpHZ	t <sub>PLZ</sub>	
ŌĒY	Y <sub>0 – 15</sub>	20	20	20	20	
OET	T <sub>1-4</sub>	25	25	25	25	

# C. Clock and Pulse Requirements (nsec)

	Input	Min. LOW Time	Min. HIGH Time
	CP \	20	30
	DLE	-	15
١.	ĪĒN	20	-

# D. Setup and Hold Times (nsec)

					A V								
Input	With Respect to		VICEO 1	to-LOW sition Ho	old	Setu	Tran	to-HIGH sition Hol	ld	Coi	nment		
I <sub>0-4</sub> (RAM ADDR)	I <sub>0-4</sub> (RAM ADDR) CP		CP		1) 13	(t <sub>h</sub> 1	) 0	-		_		Single AD (Source)	DDR
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t	<sub>s2</sub> ) 7		-	-		(t <sub>h7</sub> )	2	Two ADD (Destination			
I <sub>0 – 15</sub> (DATA)	CP		-		-	(t <sub>s8</sub> )	60	(t <sub>h8</sub> )	0				
I <sub>0 - 15</sub> (INSTR)	CP	(t <sub>s</sub>	3) 24*	(t <sub>h3</sub> )	10*	(t <sub>s9</sub> )	60	(t <sub>h9</sub> )	2				
IEN HIGH	CP	(t	<sub>S4</sub> ) 5		-	_		(t <sub>h10</sub> )	0**	Disable			
IEN LOW	СР	-	(t <sub>S5</sub> ) 7	-	(t <sub>h5</sub> ) 0*	(t <sub>s11</sub> ) 20	-	(t <sub>h11</sub> ) 0	-	Enable	Immediate first cycle		
SRE	CP		-		_	(t <sub>s12</sub> )	12	(t <sub>h12</sub>	) 0				
Υ	CP		-		_	(t <sub>s13</sub> )	42	(t <sub>h13</sub>	) 0				
Υ	DLE	(1	s <sub>6</sub> ) 6	(t <sub>h</sub>	6) 6	_		-					
DLE	CP		-		_	(t <sub>s14</sub> )	43	(t <sub>h14</sub>	) 0				

<sup>\*</sup>Guaranteed indirectly by other tests.

<sup>\*</sup>Timing for immediate instruction for first cycle.
\*\*Status register and accumulator destination only.

# Am29C116A SWITCHING CHARACTERISTICS (Note 1)

# **GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE**

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \ C_L = 50 \text{ pF})$ 

# A. Combinational Delays (nsec)

	Outputs							
Input	Y <sub>0-15</sub>	T <sub>1-4</sub>	СТ					
I <sub>0-4</sub> (ADDR)	53	60						
l <sub>0 - 15</sub> (DATA)	53	60						
l <sub>0-15</sub> (INSTR)	53	60	29					
DLE	39*	39	_					
T <sub>1-4</sub>	-	-	25					
CP	39	41	26					
Y <sub>0-15</sub>	39*	39	_					
ĪĒN	_	_	25					

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured.

\*Guaranteed indirectly by other tests.

# B. Enable/Disable Times (nsec) (Disable: C<sub>L</sub> = 5 pF, 0.5-V Change on Outputs)

		Ena	able	Disable		
From Input	To Output	tpzH	tpzL	t <sub>PHZ</sub>	t <sub>PLZ</sub>	
ŌĒY	Y <sub>0-15</sub>	22	22	22	22	
OE <sub>T</sub>	T <sub>1-4</sub>	25	25	25	25	

# C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time			
СР	20	30			
DLE		15			
₩ ĪĒÑ	20	-			

# D. Setup and Hold Times (nsec)

Input	With Respect to	HIGH-to-LOW Transition Setup Hold		LOW-to-HIGH Transition Setup Hold			Comment				
I <sub>0-4</sub> (RAM ADDR)	CP	(t <sub>s1</sub> ) 13		(t <sub>h</sub>	(t <sub>h1</sub> ) 0					Single ADDR (Source)	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>s2</sub> ) 7			-	-		(t <sub>h7</sub> ) 2 Two ADDR (Destination)			
I <sub>0-15</sub> (DATA)	CP.	_		-		(t <sub>s8</sub> ) 45		(the)	0		
l <sub>0-15</sub> (INSTR)	CP CP	(t <sub>s3</sub> ) 24*		(th3) 5*		(t <sub>s9</sub> ) 45		(t <sub>h9</sub> ) 0			
IEN HIGH	CP \	(t <sub>S4</sub> ) 5		-		-		(t <sub>h10</sub> ) 1		Disable	
ĪĒN LOW	СР	•	(t <sub>s5</sub> ) 7	-	(t <sub>h5</sub> ) 1*	(t <sub>s11</sub> ) 20	-	(t <sub>h11</sub> ) 1**	_	Enable	Immediate first cycle
SRE	CP	-		_		(t <sub>s12</sub> ) 12		(t <sub>h12</sub>	2		
Υ	СР	_		-		(t <sub>s13</sub> ) 32		(t <sub>h13</sub>	0		
Υ	DLE	(t <sub>s6</sub> ) 6		(t <sub>h6</sub> ) 6		-		-			
DLE	СР	-		-		(t <sub>s14</sub> ) 30		(t <sub>h14</sub> )	0	<b></b>	

<sup>\*</sup>Timing for immediate instruction for first cycle.

Notes: 1. This page contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

<sup>\*\*</sup>Status register and accumulator destination only.

#### Notes on Test Methods

The following points give the general philosophy which we apply to tests which must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head.
   Large changes in supply current when the device switches may cause function failures due to V<sub>CC</sub> changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 – 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach  $V_{IL}$  or  $V_{IH}$  until the noise has settled. AMD recommends using  $V_{II} \leqslant 0$  V and  $V_{IH} \geqslant 3$  V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide actual programs, under license.

#### Capacitive Loading for A.C. Testing

Automatic testers and their associated hardware have stray capacitance which varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters which call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" which measure the propagation delays into and out of the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is peformed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken

with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain D.C. measurements (I<sub>OH</sub>, I<sub>OL</sub>, for example) have already been taken and are within specification. In some cases, special D.C. tests are performed in order to facilitate this correlation.

#### Threshold Testing

The noise associated with automatic testing (due to the long, inductive cables), and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and A.C. testing are performed at "hard" input levels rather than at  $V_{\rm IL}$  max and  $V_{\rm IH}$  min.


#### A.C. Testing

Occasionally, parameters are specified which cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other A.C. tests which have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain D.C. parameters have already been measured and are within specification.


In some cases, certain A.C. tests are redundant since they can be shown to be predicted by other tests which have already been performed. In these cases, the redundant tests are not performed.

# **SWITCHING WAVEFORMS**

# **KEY TO SWITCHING WAVEFORMS**



KS000010




WF002560


#### Single Address Access Timing

If  $t_{h6}$  is satisfied,  $t_{h13}$  need not be satisfied.

# SWITCHING WAVEFORMS (Cont'd.)




#### **Double Address Access Timing**



**Immediate Instruction Cycle Timing** 

# SWITCHING TEST CIRCUITS




# A. Three-State Outputs

## **B. Normal Outputs**

- Notes: 1.  $C_L$  = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture.
  - 2.  $S_1$ ,  $S_2$ ,  $S_3$  are closed during function tests and all AC tests except output enable tests.
  - 3.  $S_1$  and  $S_3$  are closed while  $S_2$  is open for  $t_{PZH}$  test.  $S_1$  and  $S_2$  are closed while  $S_3$  is open for  $t_{PZL}$  test.
  - 4.  $C_L = 5.0$  pF for output disable tests.

# SWITCHING TEST WAVEFORMS




WFR02970

Notes: 1. Diagram shown for HIGH data only.


Output transition may be opposite sense.

2. Cross hatched area is don't care condition.


# Setup, Hold, and Release Times



# **Propagation Delay**



#### Pulse Width




WFR02660


- Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
  - 2. S<sub>1</sub>, S<sub>2</sub> and S<sub>3</sub> of Load Circuit are closed except where shown.

### **Enable and Disable Times**


# INPUT/OUTPUT CIRCUIT DIAGRAMS



 $C_l \approx 5.0$  pF, all inputs




 $C_O \approx 5.0$  pF, all outputs



\*For reference only.


# PHYSICAL DIMENSIONS (Cont'd.)

PL 068



# PHYSICAL DIMENSIONS (Cont'd.)

# **CLT052**



Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

© 1987 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-10M-4/87-0