## Am29C116/116-1/116-2

16-Bit CMOS Microprocessors

#### **DISTINCTIVE CHARACTERISTICS**

#### ● Am29C116

Supports up to 100-ns system cycle time. Less than 1-watt power dissipation and equivalent performance to the bipolar Am29116.

- Am29C116-1
- Faster, speed-select version of the Am29C116 (90 ns).
- Am29C116-2
  - Can operate with 80-ns clock cycle.
- Pin-Compatible and Functionally Equivalent to the Am29116

The architecture, instruction set, and pin-out are completely identical to the bipolar Am29116.

#### Optimized for High-Performance Controllers

The architecture is optimized for controllers providing an excellent solution for applications requiring bit-manipulation power.

#### Powerful Field Insertion/Extraction and Bit-Manipulation Instructions

Rotate-and-Merge, Rotate-and-Compare and bit-manipulation instructions provided for complex bit control

Immediate Instruction Capability

May be used for storing constants in microcode or for configuring a second data port.


- 16-Bit Barrel Shifter
- 32-Working Registers

#### **GENERAL DESCRIPTION**

The Am29C116 is a microprogrammable 16-bit CMOS microprocessor whose architecture and instruction set is optimized for high-performance peripheral controllers, like graphics controllers, disk controllers, communications controllers, front-end concentrators and modems. The device also performs well in microprogrammed processor applica-

tions, especially when combined with the Am29C517A,  $16 \times 16$  Multiplier. In addition to its complete arithmetic and logic instruction set, the Am29C116 instruction set contains functions particularly useful in controller applications; bit set, bit reset, bit test, rotate-and-merge, rotate-and-compare, and cyclic-redundancy-check (CRC) generation.

#### SIMPLIFIED BLOCK DIAGRAM\*



\*For a detailed block diagram, refer to Figure 2.

Publication # Rev. Amendment C /0 /0 Issue Date: March 1988

#### **RELATED AMD PRODUCTS**

Part No.	Description
Am29C10A	CMOS 12-Bit Sequencer
Am29C111	CMOS 16-Bit Microsequencer
Am29114	8-Level Real-Time Interrupt Controller
Am29117	2-Port 16-Bit Microprocessor
Am29C117	CMOS Version of Am29117
Am29118	8-Bit Am29C116 I/O Support
Am29130	16-Bit Barrel Shifter
Am29PL131	64 x 32 Field-Programmable Controller
Am29PL141	64 x 32 Field-Programmable Controller
Am29CPL141	CMOS Version of Am29PL141
Am29PL142	128 x 32 Field-Programmable Controller
Am29CPL144	CMOS 512 x 32 Field-Programmable Controller
Am29C331	CMOS 16-Bit Microsequencer
Am29C516A	CMOS 16 x 16 Multiplier
Am29C517A	CMOS 2-Port 16 x 16 Multiplier

The following diagram (Figure 1) is a summary of devices within the Am29116 Family, showing performance versus power.







Figure 1. Am29116 Family (Performance vs. Power)





#### METALLIZATION AND PAD LAYOUT




Die Size: 0.169" x 0.179" Component Count: 14,000

#### **ORDERING INFORMATION Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type d. Temperature Range e. Optional Processing



### **Valid Combinations**

Valid Co	ombinations
AM29C116	
AM29C116-1	PC, PCB, DC, DCB, JC
AM29C116-2	


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

#### **ORDERING INFORMATION (Cont'd.)**

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

Valid Cor	mbinations
AM29C116	
AM29C116-1	/BUA, /BXC, /BYC
AM29C116-2	

#### PIN DESCRIPTION

#### CP Clock Pulse (Input)

The clock input to the Am29C116. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the low period of the clock provided IEN is LOW and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-HIGH transition of the clock.

#### CT Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places them on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.

#### Data Latch Enable (Input)

When DLE is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.

#### Instruction Enable (Input)

With IEN LOW, data can be written into the RAM when the clock is LOW. The Accumulator can accept data during the LOW-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs. IEN should be LOW for the first half of the first cycle of an immediate instruction.

#### I<sub>0</sub>-I<sub>15</sub> Instruction Inputs - 16 (Input)

Used to select the operations to be performed in the Am29C116. Also used as data inputs while performing immediate instructions.

#### **OET** Output Enable (input)

When OET is LOW, the 4-bit T outputs are disabled (highimpedance); when OET is HIGH, the 4-bit T outputs are enabled (HIGH or LOW).

#### Output Enable (Input)

When  $\overline{\text{OE}}_{Y}$  is HIGH, the 16-bit Y outputs are disabled (highimpedance); when  $\overline{OE}_Y$  is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).

#### Status Register Enable (Input)

When SRE and IEN are both LOW, the Status Register is updated at the end of all instructions with the exception of NO-OP, Save Status, and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.

#### T<sub>1</sub> ~ T<sub>4</sub> Input/Output Pins — 4 (Input/Output)

Under the control of OET, the four lower status bits Z, C, N, OVR, become outputs on  $T_1$ - $T_4$ , respectively, when  $OE_T$ goes HIGH. When OE<sub>T</sub> is LOW, T<sub>1</sub>-T<sub>4</sub> are used as inputs to generate the CT output.

 $Y_0 - Y_{15}$  Data I/O Lines — 16 (Input/Output) When  $\overline{OE}_Y$  is HIGH,  $Y_0$ - $Y_{15}$  are used as external data inputs which allow data to be directly loaded into the 16-bit data latch. Having  $\overline{\text{OE}}_{Y}$  LOW allows the ALU data to be output on

#### **FUNCTIONAL DESCRIPTION**

The following diagram (Figure 2) shows a detailed block diagram of the Am29C116.




Figure 2. Detailed Am29C116 Block Diagram

#### Architecture of the Am29C116

The Am29C116 is a high-performance, microprogrammable 16-bit CMOS microprocessor.

As shown in the Block Diagrams, the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- ALU
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

#### 32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the ĪEN input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

#### Accumulator

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the  $\overline{\rm IEN}$  input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

#### **Data Latch**

The 16-bit Data Latch holds the data input to the Am29C116 on the bi-directional Y bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

#### **Barrel Shifter**

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

#### Arithmetic Logic Unit

The Am29C116 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at the byte or word level, depending upon whether the device is executing in the byte or word mode. The Z (zero) flag,

although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

#### **Priority Encoder**

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

#### Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (SRE) input LOW and the IEN input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. SRE going HIGH or IEN going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry (C), Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving and restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T bus. These four bits are available as outputs on the T<sub>1-4</sub> outputs whenever OE<sub>T</sub> is

#### Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but

does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines,  $l_{0-4}$ , have priority over  $T_{1-4}$ , for testing status.

#### Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29C116. One set controls the bidirectional, 16-bit Y bus. These outputs are enabled by placing a LOW on the  $\overline{\text{OE}}$  input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the OE<sub>T</sub> input. This allows storing the four internal ALU status bits (Z, C, N, OVR) externally. A LOW OE<sub>T</sub> input forces the T outputs into the high-impedance state. External devices can

then drive the T bus to select a test condition for the CT output.

#### Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29C116. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state

#### Instruction Set

The instruction set of the Am29C116 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29C116 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation. Complex instructions like rotate and merge, rotate and compare, and prioritize are executed in a single microcycle.

Three data types are supported by the Am29C116.

- Bit
- Byte
- Word (16-bit)

In the byte mode, data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode, the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions, the CT output has the result and the Y-bus is undefined.

The Am29C116 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
- Rotate and Merge
- Bit Oriented
- · Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check
- Status
- No-Op

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Throughout the description  $\overline{\text{OE}}_{Y}$  is assumed to be LOW allowing ALU outputs on the Y-bus.

Table 1 illustrates operand source-destination combinations for each instruction type.

TABLE 1. OPERAND SOURCE DESTINATION COMBINATIONS

Instruction Type	Operand	Combination	ons (Note 1)			
manucuon Type	Source		Destination			
Single Operand	RAM (N AC E D(C D(S	Note 2) CC ) DE)	RAM ACC Y Bus Status ACC and Status			
	Source (R)	Source (S)	Destination			
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y Bus Status ACC and Status			
	Source	e (U)	Destination			
Single Bit Shift		CC	RAM ACC Y Bus RAM ACC Y Bus			
	Source	e (U)	Destination			
Rotate n Bits	AC	AM CC C	RAM ACC Y Bus			
	Source	(R/S)	Destination			
Bit Oriented	AC	AM CC C	RAM ACC Y Bus			
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)			
Rotate and Merge	D D D D ACC RAM	RAM   ACC 	ACC ACC RAM RAM RAM ACC			

MIDINA							
Operand	Combination	ons (Note 1)					
Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)					
D D D RAM	I I ACC	RAM RAM ACC					
Source (R)	Mask (S)	Destination					
RAM ACC D	RAM ACC I 0	RAM ACC Y Bus					
Data In	Destination	Polynomial					
QLINK	RAM	ACC					
	Bits Affec	ted					
OVR, N, C, Z LINK Flag1 Flag2 Flag3							
Sou	Destination						
Sta	tus	RAM ACC Y Bus					
Source (R)	Source (S)	Destination					
D	ACC I	Status Status and ACC					
D	<u> </u>						
Te	est Conditio	n (CT)					
	N⊕OVE						
	OVR						
	Low C						
	Z+ C						
LINK							
	Flag 1 Flag 2						
	Operance Rotated Source (U) D D RAM Source (R) RAM ACC D Data In QLINK  Source (R) Sta	Operand         Combination           Rotated         Source (U)           Mask (S)         D           D         I           D         ACC           RAM         I           Source (R)         Mask (S)           RAM         RAM           ACC         I           D         I           Data In         Destination           QLINK         RAM           -         Bits Affect           OVR, N, C         LINK           Flag3         Flag3           Source         Status           Source (R)         Source (S)           D         ACC           ACC         I           D         I           Test Condition         (N⊕OVR)           N⊕OVR         N⊕OVR           Low         C           Z         OVR           Low         C           Z         C           N         N           N         N           N         N           N         N           N         N           N         N           N <td< td=""></td<>					

Notes: 1. When there is no dividing line between the R&S OPERAND or SOURCE and DESTINATION, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.
 In the SINGLE OPERAND INSTRUCTION, RAM cannot be used when both ACC and STATUS are designated as a DESTINATION.
 In the PRIORITIZE INSTRUCTION, OPERAND and MASK must be different sources.

#### SINGLE OPERAND INSTRUCTIONS

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where

8-bit to 16-bit conversion is needed, the Am29C116 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

#### SINGLE OPERAND FIELD DEFINITIONS

15 14 13 12 98 0 SOR B/W Quad Opcode SRC-Dest RAM Address SONR B/W Quad Opcode SRC

#### SINGLE OPERAND INSTRUCTION

**I**5 **I**4 13 12 B/W<sup>2</sup> Quad<sup>3</sup> R/S4 Dest4 Instruction<sup>1</sup> Opcode **RAM Address** ACC Y Bus Status SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest 00000 R00 RAM Reg 00 1100 MOVE 0000 SORA RAM 0010 0011 1101 COMP SORY RAM RAM Reg 31 11111 R31 NEG 0100 SOAR ACC RAM SOR 0 = B 1 = W 10 0110 0111 SODR SOIR RAM BAM SOIR SOZR 0 SOZER D(0E) SOSER D(SE) 1000 1001 RAM 1010 RAM Instruction B/W Quad Opcode R/S4 Destination MOVE SRC → Dest 0100 0110 Y Bus 1101 SOD D 00001 NRA ACC ACC Status<sup>5</sup> ACC, Status<sup>5</sup> SONR 0 = B 1 = W INC NEG SRC + 1 → Dest SRC + 1 → Dest 0111 1000 SOI 00100 00101 NRS NRAS 11 1111 SOZE SOSE D(SE)

The instruction mnemonic designates different instruction formats used in the Am29C116. They are useful in microcode assembly.
 B = Byte Mode, W = Word Mode.
 See Instruction Set description.

- 4. R = Source; S = Source; Dest = Destination.
  5. When status is destination,

Status  $i \leftarrow Yi i = 0$  to 3 (Byte mode) i = 0 to 7 (Word mode)

#### Y BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y — Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
SOR	MOVE	SRC → Dest	0 = B	Y ← SRC	NC	NC	NC	NC	0	U	0	U
SONR	COMP	SRC → Dest	1 = W	Y ← SRC	NC	NC	NC	NC	0	U	0	U
	INC	SRC +1 → Dest		Y ← SRC +1	NC	NC	NC	NC	U	Ų	υ	U
	NEG	SRC +1 → Dest		Y - SRC +1	NC	NC	NC	NC	U	U	U	U

SRC = Source U = Update NC = No Change 0 = Reset

i = 0 to 15 when not specified

#### TWO OPERAND INSTRUCTIONS

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the

specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

#### TWO OPERAND FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 0
TOR1	B/W	Quad	SRC-SRC -Dest	Opcode	RAM Address
TOR2	B/W	Quad	SRC-SRC -Dest	Opcode	RAM Address
TONR	B/W	Quad	SRC-SRC	Opcode	Dest

#### TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad		R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>	0	ocode		RAM	Address
TOR1	0 = B 1 = W	00	0000 TORA 0010 TORA 0011 TODR 1000 TORA 1010 TORN 1011 TODR 1100 TORA 1110 TORA 1111 TODR	RAM A D C RAM RAM C D R RAM RAM	ACC I RAM ACC I RAM ACC I RAM	ACC ACC Y Bus Y Bus Y Bus RAM RAM	0000 SUBR 0001 SUBR 0010 SUBS 0011 SUBS 0100 ADD 0101 ADD 0111 NANI 1000 EXOR 1001 NOR 1010 OR	AC <sup>2</sup> S minus R with carry R minus S GC <sup>2</sup> R minus S with carry R plus S R plus S R + S R + S R + S R + S	00000	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad		R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>	Ol	ocode		RAM	Address
TOR2	0 = B 1 = W	10	0001 TODAI 0010 TOAIR 0101 TODIR	ACC	ACC I	RAM RAM RAM	0000 SUBF 0001 SUBF 0010 SUBS 0011 SUBS 0011 SUBS 0100 ADD 0101 AND 0111 NANI 1000 EXOF 1001 NOR 1011 GR	IC <sup>2</sup> S minus R with carry R minus S C <sup>2</sup> R minus S with carry R plus S R plus S R + S R + S R + S	00000  11111	R00  R31	RAM Reg 00 RAM Reg 31

Note 1: R = Source
S = Source
Dest = Destination
Note 2: During subtraction the carry is interpreted as borrow.

	TWO OPERAND INSTRUCTIONS											
Instruction	B/W	Quad			R <sup>1</sup>	S <sup>1</sup>		O	ocode		Des	tination
	0 = B 1 = W	11	0001 0010		D ACC D	ACC	0000 0001	SUBR SUBRC	S minus R S minus R with	00000 00001 00100	NRY NRA NRS	Y Bus ACC Status <sup>2</sup>
			0101	TODI	U	•	0010	SUBS	R minus S	00101		ACC, Status <sup>2</sup>
TONR							0011	SUBSC	R minus S with carry			
	l						0100	ADD	R plus S	l l		
							0101	ADDC	R plus S with carry			
							0110	AND	R•S R•S	ı		
		1					0111	NAND		1		
	i						1000	EXOR	<u>R⊕S</u>	1		
							1001	NOR	R+S	1		
		1					1010	OR EXNOR	<u>R + S</u> R⊕S			

Notes 1: R = Source
S = Source
2: When status is destination,
Status i.-Y, i = 0 to 3 (Byte mode)
i = 0 to 7 (Word mode)
3: During subtraction the carry is interpreted as borrow.
4: OVR = C<sub>8</sub> @ C<sub>7</sub> (Byte mode)
OVR = C<sub>16</sub> @ C<sub>15</sub> (Word mode)

#### Y BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

Į.												
Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	С	z
	SUBR	S minus R	0 = B	Y ← S + R + 1	NC	NC	NC	NC	U	U	U	U
	SUBRC	S minus R with carry	1 = w	Y ← S + R + QC	NC	NC	NC	NC	U	U	U	U
	SUBS	R minus S		Y←R+S+1	NC	NC	NC	NC	U	U	U	U
TOR1 TOR2	SUBSC	R minus S with carry		Y ← R + S + QC	NC	NC	NC	NC	U	U	U	U
TONR	ADD	R plus S		Y←R+S	NC	NC	NC	NC	U	υ	U	U
	ADDC	R plus S with carry		Y ← R + S + QC	NC	NC	NC	NC	U	U	U	υ
	AND	R·S		Y⊷R <sub>i</sub> AND S <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
	NAND	R·S		Y <sub>i</sub> ←R <sub>i</sub> NAND S <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
	EXOR	R⊕S		Yi←Ri EXOR Si	NC	NC	NC	NC	0	υ	0	U
	NOR	R+S		Yi←Ri NOR Si	NC	NC	NC	NC	0	U	0	υ
	OR	R+S		Yi←Ri OR Si	NC	NC	NC	NC	0	U	0	U
	EXNOR	R⊕S	]	Yi ← Ri EXNOR Si	NC	NC	NC	NC	0	0	0	U

U = Update NC = No Change

0 = Reset


1 = Set i = 0 to 15 when not specified

#### SINGLE BIT SHIFT INSTRUCTIONS

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded with ZERO, ONE,

or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 3. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN @QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 4. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN @QOVR is useful for Two's Complement multiplication.

#### SINGLE BIT SHIFT FIELD DEFINITIONS:






Figure 3. Shift Up Function




Figure 4. Shift Down Function

#### SINGLE BIT SHIFT INSTRUCTIONS

#### SINGLE BIT SHIFT

Instruction	B/W	Quad			U <sup>1</sup>	Dest <sup>1</sup>		Оро	ode			RAM	Address
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	1 QLINK QC	00000	R00  R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad			U <sup>1</sup>			Оро	code			Des	tination
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	1 QLINK QC	00000 00001	NRY NRA	Y Bus ACC

Note 1. U = Source Dest = Destination

#### Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
	SHUPZ SHUP1	Up 0 Up 1	1 = W	$Y_i \leftarrow SRC_{i-1}$ , $i = 1$ to 15; $Y_0 \leftarrow Shift$ Input	NC	NC	NC	SRC <sub>15*</sub>	0	SRC <sub>14</sub>	0	U
SHR SHNR	SHUPL	Up QLINK	0 = B	$Y_i \leftarrow SRC_{i-1}$ , $i = 1$ to 7; $Y_0 \leftarrow Shift$ Input; $Y_8 \leftarrow SRC_7$ , $Y_i \leftarrow SRC_{i-9}$ for $i = 9$ to 15	NC	NC	NC	SRC <sub>7</sub> ∗	0	SRC <sub>6</sub>	0	U
	SHDNZ SHDN1	Down 0 Down 1	1 = W	Y <sub>i</sub> -SRC <sub>i+1</sub> , i=0 to 14; Y <sub>15</sub> -Shift Input	NC	NC	NC	SRC <sub>0*</sub>	0	Shift Input	0	U
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVR	0 = B	$Y_i - SRC_{i+1}$ , $i = 0$ to 6; $Y_i - SRC_{i-7}$ , $i = 8$ to 14; $Y_{7,15} - Shift Input$	NC	NC	NC	SRC <sub>0</sub> ∗	0	Shift Input	0	U
SRC = Source							*Shifted	Output is	loaded	into the	QL	INK

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

16

#### **BIT ORIENTED INSTRUCTIONS**

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the n<sup>th</sup> bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the  $n^{th}$  bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load  $2^n$ , which loads ONE in Bit position n and ZERO in all other bit positions; Load  $\overline{2}^n$  which loads ZERO in bit position n and ONE in all other bit positions; increment by  $2^n$ , which adds  $2^n$  to the operand; and decrement by  $2^n$  which subtracts  $2^n$  from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

#### BIT ORIENTED FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 0
BOR1	B/W	Quad	n	Opcode	RAM Address
BOR2	B/W	Quad	n	Opcode	RAM Address
BONR	B/W	Quad	n	1100	Opcode

#### BIT ORIENTED INSTRUCTIONS

Instruction	B/W	Quad	n		(	Opcode		RAM	Address		
BOR1	0 = B 1 = W	11	0 to 15	1101 1110 1111	SETNR RSTNR TSTNR	Set RAM, bit n Reset RAM, bit n Test RAM, bit n	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31		
Instruction	B/W	Quad	n		(	Opcode		RAM Address			
BOR2	0 = B 1 = W	10	0 to 15	1100 1101 1110 1111	LD2NR LDC2NR A2NR S2NR	2 <sup>n</sup> → RAM 2 <sup>n</sup> → RAM RAM plus 2 <sup>n</sup> → RAM RAM minus 2 <sup>n</sup> → RAM	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31		
Instruction	B/W	Quad	n					Opcode			
BONR	0 = B 1 = W	11	0 to 15	1100			00000 00001 00010 00100 00101 00111 10000 10001 10100 10101 10110 10110	TSTNA RSTNA SETNA A2NA S2NA LD2NA LD2NA TSTND RSTND RSTND A2NDY S2NDY LD2NY LD2NY	Test ACC, bit n Reset ACC, bit n Set ACC, bit n Set ACC, bit n ACC plus 2 <sup>n</sup> _ ACC ACC minus 2 <sup>n</sup> _ ACC Z <sup>n</sup> _ ACC Z <sup>n</sup> _ ACC Z <sup>n</sup> _ ACC D, bit n Reset D, bit n Set D, bit n D plus 2 <sup>n</sup> _ Y BUS D minus 2 <sup>n</sup> _ Y Bus Z <sup>n</sup> _ Y Bus		

## BIT ORIENTED INSTRUCTIONS

## Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
BOR1	SETNR RSTNR	Set RAM Bit n Reset RAM, Bit n		$Y_i \leftarrow RAM_i$ for $i \neq n$ ; $Y_n \leftarrow 1$ $Y_i \leftarrow RAM_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC NC	NC NC	NC NC	NC NC	0	U	0	0 U
	TSTNR	Test Ram, Bit n		$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow SRC_n$	NC	NC	NC	NC	0	U	0	U
	LD2NR	2 <sup>n</sup> →RAM		$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NR	2 <sup>n</sup> → RAM	1	$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	0
BOR2	A2NR	RAM + 2 <sup>n</sup> → RAM	1	Y←RAM + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NR	RAM – 2 <sup>n</sup> → RAM	1	Y←RAM – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	TSTNA	Test ACC, Bit n		$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow ACC_n$	NC	NC	NC	NC	0	U	0	U
	RSTNA	Reset ACC, Bit n	1	$Y_i \leftarrow ACC_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETNA	Set ACC, Bit n	1	$Y_i \leftarrow ACC_i$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 <sup>n</sup> → ACC	1	Y ← ACC + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NA	ACC - 2 <sup>n</sup> → ACC	1	Y ← ACC – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	LD2NA	2 <sup>n</sup> →ACC	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NA	2 <sup>⊓</sup> → ACC	1	Y <sub>i</sub> ←1 for i≠n; Y <sub>n</sub> ←0	NC	NC	NC	NC	0	U	0	0
BONR	TSTND	Test D, Bit n	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow D_n$	NC	NC	NC	NC	0	U	0	U
	RSTND	Reset D, Bit n*	1	$Y_i \leftarrow D_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETND	Set D, Bit n*		$Y_i \leftarrow D_i$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	A2NDY	D + 2 <sup>n</sup> → Y Bus	1	Y ← D + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NDY	D-2 <sup>n</sup> →Y Bus	1	Y ← D – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	LD2NY	2 <sup>n</sup> →Y Bus	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NY	2 <sup>⊓</sup> → Y Bus	1	$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	0

SRC = Source
U = Update
NC = No Change
0 = Reset
i = 0 to 15 when not specified

\*Destination is not D Latch but Y Bus.

#### ROTATE BY n BITS INSTRUCTIONS

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 5. In the Word mode, all 16-bits are rotated up; while in the Byte mode, only the lower 8-bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

EXAMPLE: 1	n = 4, Wor	d Mode			ROTATE BY n BITS FIELD DEFINITIONS
Source Destination	0001 0011	0011 0111	0111 1111	1111 0001	15 14 13 12 9 8 5 4 0
EXAMPLE: I	n = 4, Byte	Mode 0011	0111	1111	ROTR1 B/W Quad n SRC-Dest RAM Address
Destination	0001	0011	1111	0111	ROTR2 B/W Quad n SRC-Dest RAM Address
Fig	jure 5. Ro	tate by n	Example		ROTNR B/W Quad n 1100 SRC-Dest

#### ROTATE BY n BITS INSTRUCTIONS

Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM	Address	\$
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00 R31	RAM R	ř.
Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM	Address	5
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00 R31	RAM R	
Instruction	B/W	Quad	n							U <sup>1</sup>	Dest <sup>1</sup>
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note 1: U = Source Dest = Destination

#### Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y ~ Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTR1		1 = W	Y <sub>i</sub> ←SRC <sub>(i-n)mod16</sub>	NC	NC	NC	NC	0	SRC <sub>15-n</sub>	0	U
ROTR2 ROTNR		0 = B	$Y_{i} \leftarrow SRC_{i+8} = SRC_{(i-n)mod8}$ for i = 0 to 7	NC	NC	NC	NC	0	SRC <sub>8-n</sub>	0	U

SRC = Source U = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

#### ROTATE AND MERGE INSTRUCTION

The Rotate and Merge Instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 6. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R

input. A ZERO in bit i of the mask will select the i<sup>th</sup> bit of the R input as the i<sup>th</sup> output bit, while ONE in bit i will select the i<sup>th</sup> rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 7.


#### **ROTATE AND MERGE FIELD DEFINITIONS:**

ROT SRC-

Non ROT SRC-

Mask

RAM Address



EXAMPLE: n = 4, Word Mode

15 14 13 12 9 8

Quad

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 7. Rotate and Merge Example

AND OR PF000630

Figure 6. Rotate and Merge Function

#### ROTATE AND MERGE INSTRUCTION

Instruction B/V		Quad	n			U <sup>1</sup>	R/Des	st <sup>1</sup> S <sup>1</sup>		RAM A	Address
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100	MDAI MDAR MDRI MDRA MARI MBAI	D D D D ACC BAM	ACC ACC RAM RAM RAM ACC	RAM I ACC I	00000	R00  R31	RAM Reg 00

Note 1.

U = Rotated Source R/Dest = Non-Rotated Source and Destination S = Mask

#### Y BUS AND STATUS - ROTATED MERGE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
ROTM		1=W	Y <sub>i</sub> ←(Non Rot Op) <sub>i</sub> ·(mask) <sub>i</sub> + (Rot Op) <sub>(i-n)mod 16</sub> ·(mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
HOTM		0 = B	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> + (Rot Op) <sub>(i = p)mod 8</sub> · (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

#### ROTATE AND COMPARE INSTRUCTIONS

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 8. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis


with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 9.

Rot Src-

Mask

RAM Address

#### ROTATE AND COMPARE FIELD DEFINITIONS S (MASK) 15 14 13 12 9 8



AND

#### EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 9. Rotate and Compare Examples

PF000650

Figure 8. Rotate and Compare Function

COMPARATOR (XOR)

#### ROTATE AND COMPARE INSTRUCTIONS

Instruction	B/W	Quad	n			U <sup>1</sup>	R <sup>1</sup>	S <sup>1</sup>		RAM Address				
ROTC	0=B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D BAM	ACC RAM RAM ACC	ACC	00000	R00 R31	RAM Reg 00  RAM Reg 31			

Note 1.

U = Rotated Source R = Non-Rotated Source S = Mask

AND

#### Y BUS AND STATUS - ROTATE AND COMPARE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
ROTC		1 = W	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> ⊕ (Rot Op) <sub>(i – n)mod 16</sub> · (mask) <sub>i</sub>	NC	NC	NC	NC	0	υ	0	υ
HUIC		0 = B	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> ⊕ (Rot Op) <sub>i</sub> , n) <sub>mod R</sub> · (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

#### PRIORITIZE INSTRUCTION

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 10. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 11 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.




Figure 10. Prioritize Function

# PRIORITIZE INSTRUCTION FIELD DEFINITIONS 15 14 13 12 9 8 5 4 0

B/W	Quad	Destination	Source (R)	Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/

B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination

Source (R)

B/W	Quad	Mask (S)	Source (R)	Destination

#### WORD MODE BYTE MODE\*

Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output
None	0	None	0
15	1	7	1
14	2	6	2
•		•	•
•	•		•
1	15	1	7
0	16	0	8

\*Bits 8 through 15 do not participate.

Figure 11.

#### PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destinati	on		Source (F	R)	RA	M Addre	ess/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000  11111	R00  R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Destination	on	RAM	Addres	ss/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y Bus	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad		Mask (S	 i)		Source (F	₹)	F	AM Add	dress/Dest
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad		Mask (S	<del></del>		Source (F	3)		Desti	ination
PRTNR	0 = B	11	1000 1010	PRA PRZ	ACC	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC


		ΥВ	US AND STATUS - PRIORIT	IZE INS	TRUCTI	ON					
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
PRT1 PRT2		1 = W	$Y_{i}$ —CODE (SCR <sub>n</sub> ·mask <sub>n</sub> ); $Y_{m}$ —0; $i$ = 0 to 4 and $n$ = 0 to 15 m = 5 to 15	NC	NC	NC	NC	0	υ	0	υ
PRT3 PRTNR		0 = B	$Y_{i\leftarrow}$ CODE (SCR <sub>n</sub> ·mask <sub>n</sub> ); $Y_{m\leftarrow}$ 0; $i=0$ to 3 and $n=0$ to 7 m=4 to 15	NC	NC	NC	NC	0	U	0	U
SRC = Source U = Update	NC = 0 = R	No Change eset	1 = Set i = 0 to 15 when no	ot specified							


#### **CRC INSTRUCTION**


The CRC (Cyclic-Redundancy-Check) Instructions contain one indicator: address of a RAM register to use as the check sum register. The CRC instruction provides a method for generation of the check bits in a CRC calculation. Two CRC instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 12 illustrates the method used to generate these check bits for the CRC Forward function and

Figure 13 illustrates method used for the 2CRC Reverse function. The ACC serves as a polynomial mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N and Z bits are affected and the OVR and C bits of the Status register are forced to ZERO.

#### CYCLIC-REDUNDANCY-CHECK DEFINITIONS:







### CYCLIC REDUNDANCY CHECK

Instruction	B/W	Quad				RAI	M Address
CRCF	1	10	0110	0011	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad				RAI	M Address
CRCR	1	10	0110	1001	00000	R00  R31	RAM Reg 00  RAM Reg 31

#### Y BUS AND STATUS - CYCLIC REDUNDANCY CHECK

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
CRCF		1 = W	$Y_i$ -[(CLINK $\oplus$ RAM <sub>15</sub> )·ACC <sub>i</sub> ] $\oplus$ RAM <sub>i-1</sub> for i = 15 to 1 $Y_0$ -[(CLINK $\oplus$ RAM <sub>15</sub> )·ACC <sub>0</sub> ] $\oplus$ 0	NC	NC	NC	RAM <sub>15</sub> *	0	U	0	U
CRCR		1 = W	$Y_i \leftarrow [(OLINK \oplus RAM_0) \cdot ACC_i]$ $\oplus RAM_{i+1}$ for $i = 14$ to 0 $Y_{15} \leftarrow [(OLINK \oplus RAM_0) \cdot ACC_{15}] \oplus 0$	NC	NC	NC	RAM <sub>0</sub> *	0	U	0	U

\*QLINK is loaded with the shifted out bit from the checksum register.

U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

#### STATUS INSTRUCTIONS

Status Instructions – The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 14), are to be set (forced to a ONE).

	7	6	5	4	3	2	1	0
	Flag3	Flag2	Flag1	LINK	OVR	Ν	С	Z
-		-					MPF	3-775

Figure 14. Status Byte

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN  $^\oplus$  QOVR), (QN  $^\oplus$  QOVR) + QZ, QZ +  $\overline{\rm QC}$  and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code to test the status register via T bus is similar to the code used by instruction lines  $l_1$  to  $l_4$  as shown below. Instruction lines  $l_0$  – 4 have priority over T bus for testing the

status register on CT output. See the discussion on the status register for a full description.

T <sub>4</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>	ст
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW*
0	1	0	1	С
0	1	1	0	Z + C
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

<sup>\*</sup>LOW = CT is forced LOW

#### **STATUS**

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
SVSTNR	B/W	Quad	0111	1010	Destination

#### STATUS INSTRUCTIONS

Instruction	B/W	Quad				C	pcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				C	pcode
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3
Instruction	B/W	Quad				RAM A	ddress/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31
						De	stination
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC

#### STATUS INSTRUCTIONS Instruction B/W Quad Opcode (CT) Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test C Test N Test LINK Test LINK Test Flag1 Test Flag2 Test Flag3 00000 00010 00100 00110 01000 01010 01100 01110 10000 10100 10110 TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF1 TF2 TF3 Test 11 1001 1010

IEN • test status instruction has priority over T<sub>1-4</sub> instruction.

### Y BUS AND STATUS - FOR STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SONCZ	Set OVR, N, C, Z	0 = B	Y <sub>i</sub> ←1 for i = 0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK	1		NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1	1		NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2	]		NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3	1		1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N, C, Z	0 = B	Y <sub>i</sub> ← 0 for i = 0 to 15	NC	NC	NC	NC	0	0	0	0
	RL	Reset LINK	1		NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1			NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2			NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3			0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	Y <sub>i</sub> ←Status for i - 0 to 7; Y <sub>i</sub> ←0 for i = 8 to 15	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z	1		NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW			NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C			NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test Z + C̄	1		NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N	1		NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3	1		NC	NC	NC	NC	NC	NC	NC	NC

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

<sup>\*</sup>In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

<sup>\*\*</sup>Y-Bus is Undefined.

#### NO-OP INSTRUCTION

does not change any internal registers in the Am29C116. It preserves the status register, RAM register and the ACC register. The NO-OP Instruction has a fixed 16-bit code. This instruction

#### NO OPERATION FIELD DEFINITION

15 14 13 12 98 0 1000 11 1010 00000

NOOP

#### NO-OP INSTRUCTION

Instruction	B/W	Quad			
NOOP	0	11	1000	1010	00000

#### Y BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NOOP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update
NC = No Change
0 = Reset

1 = Set

i = 0 to 15 when not specified

\*Y-Bus is undefined.

#### SUMMARY OF MNEMONICS

Instruction	Туре
-------------	------

SOR	Single Operand RAM
SONR	Single Operand Non-RAM
TOR1	Two Operand RAM (Quad 0)
TOR2	Two Operand RAM (Quad 2)
TONR	Two Operand Non-RAM
SHFTR	Single Bit Shift RAM
SHFTNR	Single Bit Shift Non-RAM
ROTR1	Rotate n Bits RAM (Quad 0)
ROTR2	Rotate n Bits RAM (Quad 1)
ROTNR	Rotate n Bits Non-RAM
BOR1	Bit Oriented RAM (Quad 3)
BOR2	Bit Oriented RAM (Quad 2)
BONR	Bit Oriented Non-RAM
ROTM	Rotate and Merge
ROTC	Rotate and Compare
PRT1	Prioritize RAM; Type 1
PRT2	Prioritize RAM; Type 2
PRT3	Prioritize RAM; Type 3
PRTNR	Prioritize Non-RAM

CRCF Cyclic Redundancy Check Forward
CRCR Cyclic Redundancy Check Reverse
NOOP No Operation

SETST Set Status
RSTST Reset Status
SVSTR Save Status RAM
SVSTNR Save Status Non-RAM
TEST Test Status

#### SOURCE AND DESTINATION

#### Single Operand

SORA	Single Operand RAM to ACC
SORY	Single Operand RAM to Y Bus
SORS	Single Operand RAM to Status
SOAR	Single Operand ACC to RAM
SODR	Single Operand D to RAM
SOIR	Single Operand I to RAM
SOZR	Single Operand 0 to RAM
SOZER	Single Operand D(0E) to RAM
SOSER	Single Operand D(SE) to RAM
SORR	Single Operand RAM to RAM
SOA	Single Operand ACC
SOD	Single Operand D
SOI	Single Operand I
SOZ	Single Operand 0
SOZE	Single Operand D(0E)
SOSE	Single Operand D(SE)
NRY	Non-RAM Y Bus
NRA	Non-RAM ACC
NRS	Non-RAM Status
NRAS	Non-RAM ACC, Status

#### Two Operand

TORAA	Two Operand RAM, ACC to ACC
TORIA	Two Operand RAM, I to ACC
TODRA	Two Operand D, RAM to ACC
TORAY	Two Operand RAM, ACC to Y Bus
TORIY	Two Operand RAM, I to Y Bus
TODRY	Two Operand D, RAM to Y Bus
TORAR	Two Operand RAM, ACC to RAM
TORIR	Two Operand RAM, I to RAM
TODRR	Two Operand D, RAM to RAM
TODAR	Two Operand D, ACC to RAM
TOAIR	Two Operand ACC, I to RAM
TODIR	Two Operand D, I to RAM
TODA	Two Operand D, ACC
TOAI	Two Operand ACC, I
TODI	Two Operand D, I

#### Single Bit Shift

SHRR Shift RAM, Store in RAM
SHDR Shift D, Store in RAM
SHA Shift ACC
SHD Shift D

#### Rotate n Bits

RTRA Rotate RAM, Store in ACC RTRY Rotate RAM, Place on Y Bus RTRR Rotate RAM, Store in RAM RTAR Rotate ACC, Store in RAM RTDR Rotate D, Store in RAM Rotate D, Place on Y Bus RTDY RTDA Rotate D, Store in ACC RTAY Rotate ACC, Place on Y Bus RTAA Rotate ACC, Store in ACC

#### Rotate and Merge

MDAI Merge Disjoint Bits of D and ACC Using I as Mask and Store in ACC MDAR Merge Disjoint Bits of D and ACC Using RAM as Mask and Store in ACC MDRI Merge Disjoint Bits of D and RAM Using I as Mask and Store in RAM Merge Disjoint Bits of D and RAM Using **MDRA** ACC as Mask and Store in RAM MARI Merge Disjoint Bits of ACC and RAM Using I as Mask and Store in RAM Merge Disjoint Bits of RAM and ACC MRAI Using I as Mask and Store in ACC

### **Rotate and Compare**

CDAI Compare Unmasked Bits of D and ACC Using I as Mask

Mnemonics copyright © 1980 Advanced Micro Devices, Inc.

CDRI	Compare Unmasked Bits of D and RAM Using I as Mask	SHDNZ	Shift Down Towards LSB with 0 Insert
CDRA	Compare Unmasked Bits of D and RAM	SHDN1	Shift Down Towards LSB with 1 Insert
ODNA	Using ACC as Mask	SHDNL	Shift Down Towards LSB with LINK Insert
CRAI	Compare Unmasked Bits of RAM and	SHDNC	Shift Down Towards LSB with Carry Insert
OHAI	ACC Using I as Mask	SHDNOV	Shift Down Towards LSB with Sign EXOR Overflow Insert
Prioritize	ACC as Dantingting for Brighton Tues 4	Loads	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 <sup>n</sup> into RAM
PR1Y	Y Bus as Destination for Prioritize Type 1	LDC2NR	Load 27 into RAM
PR1R	RAM as Destination for Prioritize Type 1	LD2NA	Load 2 <sup>n</sup> into ACC
PRT1A	ACC as Source for Prioritize Type 1	LDC2NA	Load 2n into ACC
PR1D	D as Source for Prioritize Type 1	LD2NY	Place 2 <sup>n</sup> on Y Bus
PR2A	ACC as Destination for Prioritize Type 2	LDC2NY	Place 2n on Y Bus
PR2Y	Y Bus as Destination for Prioritize Type 2		
PR3R	RAM as Source for Prioritize Type 3	Bit Oriente	d
PR3A	ACC as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PR3D	D as Source for Prioritize Type 3	SETNA	Set ACC, Bit n
PRTA	ACC as source for Prioritize Type Non-RAM	SETND	Set D, Bit n
DDTD		SONCZ	Set OVR, N, C, Z, in Status Register
PRTD PRA	D as Source for Prioritize Type Non-RAM	SL	Set LINK Bit in Status Register
PHA	ACC as Mask for Prioritize Type 2, 3, and Non-RAM	SF1	Set Flag1 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type	SF2	Set Flag2 Bit in Status Register
	2, 3, and Non-RAM	SF3	Set Flag3 Bit in Status Register
PRI	I as Mask for Prioritize Type 2, 3, and	RSTNR	Reset RAM, Bit n
	Non-RAM	RSTNA	Reset ACC, Bit n
		RSTND	Reset D, Bit n
OPCODE		RONCZ	Reset OVR, N, C, Z, in Status Register
Addition		RL	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 <sup>n</sup> to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 <sup>n</sup> to RAM	TSTNR	Test RAM, Bit n
A2NDY	Add 2 <sup>n</sup> to D, Place on Y Bus	TSTNA	Test ACC, Bit n
Subtraction	1	TSTND	Test D, Bit n
SUBR	Subtract R from S without Carry	Arithmetic	Operations
SUBRC	Subtract R from S with Carry	MOVE	Move and Update Status
SUBS	Subtract S from R without Carry	COMP	Complement (1's Complement)
SUBSC	Subtract S from R with Carry	INC	Increment
S2NR	Subtract 2 <sup>n</sup> from RAM	NEG	Two's Complement
S2NA	Subtract 2 <sup>n</sup> from ACC	HEG	1 WO 3 Complement
S2NDY	Subtract 2 <sup>n</sup> from D, Place on Y Bus	Conditional	Test
021101	Subtract 2 from 5, riace on 1 bus	TNOZ	Test (N ⊕ OVR) + Z
Logical Op	erations	TNO	Test N ⊕ OVR
	Boolean AND	TZ	Test Zero Bit
AND			Test Overflow Bit
	Boolean NAND	IOVR	
NAND	Boolean NAND Boolean EXOR	TOVR TLOW	
	Boolean NAND Boolean EXOR Boolean NOR	TLOW TC	Test for LOW
NAND EXOR NOR	Boolean EXOR Boolean NOR	TLOW TC	Test for LOW Test Carry Bit
NAND EXOR NOR OR	Boolean EXOR Boolean NOR Boolean OR	TLOW TC TZC	Test for LOW Test Carry Bit Test Z + C
NAND EXOR NOR	Boolean EXOR Boolean NOR	TLOW TC TZC TN	Test for LOW Test Carry Bit Test $Z + \overline{C}$ Test Negative Bit
NAND EXOR NOR OR	Boolean EXOR Boolean NOR Boolean OR	TLOW TC TZC TN TL	Test for LOW Test Carry Bit Test Z + Ĉ Test Negative Bit Test LINK Bit
NAND EXOR NOR OR EXNOR	Boolean EXOR Boolean NOR Boolean OR	TLOW TC TZC TN TL TF1	Test for LOW  Test Carry Bit  Test Z + C  Test Negative Bit  Test LINK Bit  Test Flag1 Bit
NAND EXOR NOR OR EXNOR	Boolean EXOR Boolean NOR Boolean OR Boolean EXNOR	TLOW TC TZC TN TL TF1 TF2	Test for LOW  Test Carry Bit  Test Z + C  Test Negative Bit  Test LINK Bit  Test Flag1 Bit  Test Flag2 Bit
NAND EXOR NOR OR EXNOR SHIFTS SHUPZ	Boolean EXOR Boolean NOR Boolean OR Boolean EXNOR  Shift Up Towards MSB with 0 Insert	TLOW TC TZC TN TL TF1 TF2 TF3	Test for LOW  Test Carry Bit  Test Z + C  Test Negative Bit  Test LINK Bit  Test Flag1 Bit

#### **APPLICATIONS**

Minimum System Cycle Time Calculations for the Am29C116




Figure 15. System Block Diagram

#### DATA PATH TIMING ANALYSIS

ſ.	Without Any	External Logic			29C116	29C116-1	29C116-2
	a.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
		RÀLU	(29C116)	IT	84	73	60
		Status Register		Setup	4	4	4
		Cycle Time:		•	100 ns	89 ns	76 ns
	b.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
		RALU	(29C116)	I-Y	79	65	57
		Data Register		Setup	4	4	4
		Čycle Time:		•	95 ns	81 ns	73 ns
	II. With A	Multiplexers for Addre	ess, N-Cou	nt, etc.			
	a.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
		Multiplexer		Sel-Y	15	15	15
		RALÜ	(29C116)	I–T	84	73	60
		Status Register		Setup	4	4	4
		Cycle Time:			115 ns	104 ns	91 ns
	b.	Pipeline Register		CP-Q	12 ns	12 ns	12 ns
		Multiplexer		Sel-Y	15	15	15
		RALÙ	(29C116)	I–Y	79	65	57
		Data Register		Setup	4	4	4
		Cycle Time:		•	110 ns	96 ns	88 ns

## The Use of an External Status Register in Reducing Microcycle Length

The standard connection of the CT pin of the Am29C116 and microcycle length calculation arising from that connection are shown below:

#### **CRITICAL PATH TIMING (FIGURE 16-1)**

Part Number	Path	Maximum Commercial Delay (ns)
Pipeline Register Am29C116-2 CC–MUX Am29C10A-1 Control Memory Pipeline Register	CP-Q I, T-CT D-W CC-Y tAA Setup	12 25 7 26 40 4
		114

While 114-ns cycle time is quite fast, it can be improved by using an external register for status testing.

#### **CRITICAL PATH TIMING (FIGURE 16-2)**

Part Number	Path	Maximum Commercial Delay (ns)
Status Reg	CP-Y	12
CC-MUX	Sel-W	15
Am29C10A-1	CC-Y	26
Control Memory	tAA	40
Pipeline Register	Setup	4
		97

The cycle time has been reduced from 114 ns to 97 ns.




Figure 16-1.




Figure 16-2.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Supply Voltage to
Ground Potential Continuous0.3 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.3 V to +V <sub>CC</sub> +0.3 V
DC Input Voltage0.3 V to +V <sub>CC</sub> +0.3 V
DC Output Current, Into LOW Outputs30 mA
DC Input Current10 mA to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

$\begin{array}{c} \text{Commercial (C) Devices} \\ \text{Ambient Temperature} \\ \text{Supply Voltage (V}_{\text{CC}}) \end{array}$	(T <sub>A</sub> ) 0 to +70°C +4.5 V to +5.5 V
Military* (M) Devices Ambient Temperature Supply Voltage (V <sub>CC</sub> )	(T <sub>A</sub> )55 to +125°C +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


\*Military Product 100% tested at  $T_A = +25$ °C, +125°C, and -55°C.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Conditions (Note 1)				Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>   I <sub>OH</sub> = -1.6 mA/-1.2 mA (COM'L/MIL)			2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		I <sub>OL</sub> = 16 mA/12 mA (COM'L/MIL)		0.5	V
V <sub>IH</sub>	Guaranteed Input Logical HIGH Voltage (Note 2)				2.0		V
V <sub>IL</sub>	Guaranteed Input Logical LOW Voltage (Note 2)					0.8	V
lıL	Input LOW Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 0.5 Volts				-10	μΑ
hн	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>CC</sub> - 0.5 V				10	μА
lozh	Off State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 2.4 Volts				10	μА
lozu	Off State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 0.5 Volts				-10	μА
			COM, F	(Note 4) CMOS V <sub>IN</sub> = V <sub>CC</sub> or GND		120	
lcc	Static Power Supply Current	V <sub>CC</sub> = Max.	T <sub>A</sub> = 0 to +70°C	(Note 4) TTL V <sub>IN</sub> = 0.5 V or 2.4 V		170	_
.00	(Note 3)	I <sub>O</sub> = 0 μA	MIL	(Note 4) CMOS V <sub>IN</sub> = V <sub>CC</sub> or GND		145	mA
			T <sub>A</sub> = -55 to +125°C	(Note 4) TTL V <sub>IN</sub> = 0.5 V or 2.4 V		200	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C No Load			8:	50 pF Typic	al

Notes: 1. V<sub>CC</sub> conditions shown as Min. or Max. refer to ±10% V<sub>CC</sub> limits.
2. These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).
3. Worst-case I<sub>CC</sub> is measured at the lowest temperature in the specified operating range.
4. Use CMOS I<sub>CC</sub> when the device is driven by CMOS circuits and TTL I<sub>CC</sub> when the device is driven by TTL circuits.
5. C<sub>PD</sub> determines the dynamic current consumption:

 $I_{CC}$  (Total) =  $I_{CC}$  (Static) + (CpD + nCL)  $\frac{f}{2}$ , where f is the clock frequency, CL output load capacitance, and n number of loads.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified (T<sub>A</sub> = 0 to +70°C,  $V_{CC}$  = 4.5 to 5.5 V,  $C_L$  = 50 pF)

#### Am29C116

#### A. Combinational Delays (nsec)

	Outputs					
Input	Y <sub>0-15</sub>	T <sub>1-4</sub>	СТ			
I <sub>0-4</sub> (ADDR)	79	84	-			
I <sub>0 - 15</sub> (DATA)	79	84	-			
I <sub>0-15</sub> (INSTR)	79	84	48			
DLE	58*	60	-			
T <sub>1-4</sub>		-	39			
CP	63	66	40			
Y <sub>0-15</sub>	62*	64	-			
ĪĒN	-	-	43			

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

#### B. Enable/Disable Times (nsec) (Disable: C<sub>L</sub> = 5 pF, 0.5-V Change on Outputs)

		Ena	Enable		able
From Input	To Output	tpzH	tpzL	tPHZ	tPLZ
ŌĒY	Y <sub>0-15</sub>	22	22	22	22
OE <sub>T</sub>	T <sub>1-4</sub>	25	25	25	25

#### C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	30
DLE	-	15
ĪĒN	22	-

#### D. Setup and Hold Times (nsec)

Input	With Respect to	,		to-LOW s ition H	old	Seti	Tran	to-HIGH nsition Ho	ld	Coi	mment										
I <sub>0-4</sub> (RAM ADDR)	СР	(t	(t <sub>s1</sub> ) 24		1) 0	-		_		Single AE (Source)	DDR										
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(	(t <sub>s2</sub> ) 5		-		-		(t <sub>h7</sub> ) 2		Two ADDR (Destination)										
I <sub>0 - 15</sub> (DATA)	CP	-				(t <sub>s8</sub> ) 65 (t <sub>h8</sub> ) 0		0													
I <sub>0 - 15</sub> (INSTR)	CP	(t	(t <sub>s3</sub> ) 38		(t <sub>s3</sub> ) 38		(t <sub>s3</sub> ) 38		(t <sub>s3</sub> ) 38		(t <sub>s3</sub> ) 38		(t <sub>S3</sub> ) 38		3) 17	(t <sub>s9</sub> ) (	65	(t <sub>h9</sub> )	2		
IEN HIGH	CP	(t	(t <sub>s4</sub> ) 10 -		_	-		(th10	) 2	Disable											
TEN LOW	CP	-	(t <sub>S5</sub> ) 20	-	(t <sub>h5</sub> ) 1	(t <sub>s11</sub> ) 22	-	(t <sub>h11</sub> ) 1**	-	Enable	Immediate first cycle										
SRE	CP		1		_	(t <sub>s12</sub> )	17	(th12	) 0												
Υ	CP	-			-	(t <sub>s13</sub> )	44	(t <sub>h13</sub>	) 0												
Υ	DLE	(t	<sub>s6</sub> ) 10	(th	6) 6	-		_													
DLE	СР		-		_	(t <sub>s14</sub> )	45	(t <sub>h14</sub>	) 0												

<sup>\*\*</sup> Status register and accumulator destination only.

#### SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Cont'd.)

#### Am29C116-1

#### A. Combinational Delays (nsec)

	Outputs					
input	Y0 - 15	T <sub>1-4</sub>	СТ			
I <sub>0-4</sub> (ADDR)	65	73	-			
I <sub>0 - 15</sub> (DATA)	65	73				
I <sub>0 - 15</sub> (INSTR)	65	73	30			
DLE	55*	55	-			
T <sub>1-4</sub>	_	-	27			
CP	60	66	37			
Y <sub>0-15</sub>	53*	53	-			
ĪĒN	-	-	25			

Y<sub>0-15</sub> must be stored in the Data Latch and its source disabled before the delay to Y<sub>0-15</sub> as an output can be measured.
\*Guaranteed indirectly by other tests.

## B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \, pF$ , 0.5-V Change on Outputs)

		Ena	Enable		able
From Input	To Output	t <sub>PZH</sub> t <sub>PZL</sub>		tPHZ	<b>t</b> PLZ
ŌĒY	Y <sub>0-15</sub>	22	22	22	22
OET	T <sub>1-4</sub>	22	22	22	22

#### C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	30
DLE	-	15
ĪĒÑ	20	-

#### D. Setup and Hold Times (nsec)

			HIGH-to-LOW Transition			LOW-to-HIGH Transition															
Input	With Respect to		Setup	Н	old	Setu	ηp	Ho	d	Col	nment										
I <sub>0-4</sub> (RAM ADDR)	СР	(t <sub>S1</sub> ) 13		(t <sub>h</sub>	1) 0	_		-		Single AE (Source)	DDR										
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>s2</sub> ) 5 –		-		(t <sub>h7</sub> ) 0		Two ADDR (Destination)													
I <sub>0-15</sub> (DATA)	СР			(t <sub>S8</sub> )	60	(t <sub>h8</sub> ) 0															
l <sub>0-15</sub> (INSTR)	СР	(t	(t <sub>s3</sub> ) 24		(t <sub>s3</sub> ) 24		(t <sub>S3</sub> ) 24		(t <sub>S3</sub> ) 24		(t <sub>S3</sub> ) 24		(t <sub>s3</sub> ) 24 (t <sub>h3</sub> ) 12		) 12	(t <sub>s9</sub> )	60	(t <sub>h9</sub> )	0		
IEN HIGH	CP	(	(t <sub>s4</sub> ) 5		-		-		) 2	Disable											
IEN LOW	CP	-	(t <sub>S5</sub> ) 5	-	(t <sub>h5</sub> ) 1	(t <sub>s11</sub> ) 10	-	(t <sub>h11</sub> ) 1**	-	Enable	Immediate first cycle										
SRE	СР		-		_	(t <sub>s12</sub> )	12	(t <sub>h12</sub>	0												
Υ	CP		_		_	(t <sub>s13</sub> )	42	(t <sub>h13</sub>	0 (												
Y	DLE	(	t <sub>s6</sub> ) 6	(t <sub>h</sub>	6) 5	-		_													
DLE	CP		_		_	(t <sub>s14</sub> )	43	(t <sub>h14</sub>	0												

<sup>\*\*</sup> Status register and accumulator destination only.

### SWITCHING CHARACTERISTICS over COMMERCIAL operating range

#### Am29C116-2

#### A. Combinational Delays (nsec)

	Outputs					
Input	Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ			
I <sub>0-4</sub> (ADDR)	57	60	-			
I <sub>0 - 15</sub> (DATA)	57	60	_			
I <sub>0-15</sub> (INSTR)	57	60	25			
DLE	45*	45	-			
T <sub>1-4</sub>	-	-	25			
CP	50	55	29			
Y <sub>0-15</sub>	45*	45	-			
IEN	_	-	25			

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

## B. Enable/Disable Times (nsec) (Disable: $C_L = 5$ pF, 0.5-V Change on Outputs)

		Ena	Enable		able
From Input	To Output	tpzH	tpzL	tpHZ	t <sub>PLZ</sub>
ŌĒY	Y <sub>0 ~ 15</sub>	22	22	22	22
OET	T <sub>1-4</sub>	22	22	22	22

#### C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	30
DLE	-	15
ĪĒN	20	_

#### D. Setup and Hold Times (nsec)

Input	With Respect to	HIGH-to-LOW Transition Setup Hold			LOW-to-HIGH Transition Setup Hold				Comment		
I <sub>0-4</sub> (RAM ADDR)	CP	(t <sub>s1</sub> ) 13		(t <sub>h1</sub> ) 0		-		-		Single ADDR (Source)	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>s2</sub> ) 5		-		-		(t <sub>h7</sub> ) 0		Two ADDR (Destination)	
I <sub>0 - 15</sub> (DATA)	CP	_		-		(t <sub>s8</sub> ) 50		(th8) 0			
I <sub>0 - 15</sub> (INSTR)	CP	(t <sub>s3</sub> ) 22		(th3) 10		(t <sub>s9</sub> ) 50		(th9) 0			
IEN HIGH	СР	(t <sub>94</sub> ) 5		-		-		(t <sub>h10</sub> ) 2		Disable	
IEN LOW	CP	_	(t <sub>S5</sub> ) 5	-	(t <sub>h5</sub> ) 1	(t <sub>s11</sub> ) 10	-	(t <sub>h11</sub> ) 1**	-	Enable	Immediate first cycle
SRE	CP	_		-		(t <sub>s12</sub> ) 12		(t <sub>h12</sub>	0		
Υ	CP	-		_		(t <sub>s13</sub> ) 39		(t <sub>h13</sub>	0 (		
Υ	DLE	(t <sub>s6</sub> ) 6		(th6) 5		-		_			
DLE	CP	-		_		(t <sub>s14</sub> )	43	(th14)	) 0		

<sup>\*\*</sup> Status register and accumulator destination only.

**SWITCHING CHARACTERISTICS** over **MILITARY** operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) ( $T_A = -55$  to  $+125^{\circ}C$ ,  $V_{CC} = 4.5$  to 5.5 V,  $C_L = 50$  pF).

### Am29C116

### A. Combinational Delays (nsec)

	Outputs								
input	Y <sub>0-15</sub>	T <sub>1-4</sub>	СТ						
I <sub>0-4</sub> (ADDR)	100	103	-						
I <sub>0-15</sub> (DATA)	100	103	-						
I <sub>0 - 15</sub> (INSTR)	100	103	50						
DLE	68*†	70	_						
T <sub>1-4</sub>			46						
CP	76	83	48						
Y <sub>0-15</sub>	70*†	72	-						
ĪĒN	-	-	50						

Y<sub>0-15</sub> must be stored in the Data Latch and its source disabled before the delay to Y<sub>0-15</sub> as an output can be measured.
\*Guaranteed indirectly by other tests.

### B. Enable/Disable Times (nsec) (Disable: C<sub>L</sub> = 5 pF, 0.5-V Change on Outputs)

		Enable Disable				
From Input	To Output	<sup>t</sup> PZH	tpzL	tPHZ	t <sub>PLZ</sub>	
ŌĒY	Y <sub>0-15</sub>	25	25	25	25	
OE <sub>T</sub>	T <sub>1-4</sub>	30	30	30	30	

### C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	33	50
DLE	-	20
ĪĒN	33	-

### D. Setup and Hold Times (nsec)

		HIGH-to-LOW Transition				LOW-to-HIGH Transition					4		
Input	With Respect to	•	Setup		Setup Hold		old	Set	Setup		d	Coi	nment
I <sub>0-4</sub> (RAM ADDR)	CP	(t	(t <sub>S1</sub> ) 24		(t <sub>S1</sub> ) 24 (t <sub>h1</sub> ) 1		1) 1	_	_			Single ADDR (Source)	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t	(t <sub>S2</sub> ) 10		(t <sub>s2</sub> ) 10		-		-		3	Two ADDR (Destination)	
I <sub>0-15</sub> (DATA)	СР		-				(t <sub>s8</sub> )	(t <sub>s8</sub> ) 78 (t <sub>h8</sub> ) 3		3	1		
I <sub>0-15</sub> (INSTR)	CP	(t,	(t <sub>s3</sub> ) 57 (t <sub>h3</sub> ) 17		(t <sub>s9</sub> )	78	(t <sub>h9</sub> )	3					
IEN HIGH	CP	(t	<sub>s4</sub> ) 10		_	-		(t <sub>h10</sub> ) 2		Disable			
ÎEN LOW	CP	-	(t <sub>S5</sub> ) 20	-	(t <sub>h5</sub> ) 3	(t <sub>s11</sub> ) 28	-	(t <sub>h11</sub> ) 3**	-	Enable	Immediate first cycle		
SRE	CP		-	-	_	(t <sub>s12</sub> )	19	(t <sub>h12</sub>	1				
Y	CP	-			-	(t <sub>s13</sub> )	53	(t <sub>h13</sub> )	2				
Y	DLE	(t <sub>s6</sub> ) 11		(t <sub>s6</sub> ) 11 (t <sub>h6</sub> ) 7		_		-					
DLE	CP		-		-	(t <sub>s14</sub> )	54	(t <sub>h14</sub> )	0				

<sup>\*\*</sup>Status register and accumulator destination only.

<sup>†</sup> Not included in Group A tests.

### SWITCHING CHARACTERISTICS over MILITARY operating range (Cont'd.)

### Am29C116-1

### A. Combinational Delays (nsec)

	Outputs								
Input	Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ						
I <sub>0-4</sub> (ADDR)	75	75	-						
I <sub>0 - 15</sub> (DATA)	75	75	-						
I <sub>0 - 15</sub> (INSTR)	75	75	29						
DLE	62*†	62	-						
T <sub>1-4</sub>		_	29						
CP	67	75	39						
Y <sub>0-15</sub>	60*†	60	-						
IEN	-	-	29						

Y<sub>0-15</sub> must be stored in the Data Latch and its source disabled before the delay to Y<sub>0-15</sub> as an output can be measured.
\*Guaranteed indirectly by other tests.

# B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \ pF$ , 0.5-V Change on Outputs)

		Ena	ble	Dis	able
From Input	To Output	tpzH	tpzL	t <sub>PHZ</sub>	tpLZ
ŌĒγ	Y <sub>0 - 15</sub>	25	25	20	20
OET	T <sub>1-4</sub>	25	25	16	16

### C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	25	15
DLE	-	15
ĪĒŇ	15	-

### D. Setup and Hold Times (nsec)

			HIGH-t	o-LOW sition				to-HIGH nsition							
Input	With Respect to	5	Setup	He	old	Setu	p	Hold		Comment					
I <sub>0-4</sub> (RAM ADDR)	СР	(t <sub>s</sub>	(t <sub>s1</sub> ) 12		1) 1	-		-		Single AE (Source)	DDR				
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(1	(t <sub>S2</sub> ) 7 –		-	-		(t <sub>h7</sub> ) 0		Two ADDR (Destination)					
I <sub>0-15</sub> (DATA)	CP		(t <sub>s8</sub> ) 65 (t <sub>h8</sub> )		0										
I <sub>0-15</sub> (INSTR)	CP	(t <sub>e</sub>	s3) 27	(t <sub>h3</sub>	) 12	(t <sub>s9</sub> ) (	55	(t <sub>h9</sub> ) 2							
ĪĒN HIGH	CP	(1	<sub>\$4</sub> ) 5		_	_		(th10) 2		Disable					
IEN LOW	СР	-	(t <sub>S5</sub> ) 7	-	(t <sub>h5</sub> ) 3	(t <sub>S11</sub> ) 12	-	(t <sub>h11</sub> ) 3**	-	Enable	Immediate first cycle				
SRE	СР		_	_		(t <sub>s12</sub> )	12	(t <sub>h12</sub>	) 1						
Υ	CP		-	-		-		(t <sub>s13</sub> )	53	(t <sub>h13</sub>	) 0				
Υ	DLE	(1	l <sub>s6</sub> ) 7	(t <sub>h6</sub> ) 3		(t <sub>h6</sub> ) 3		(th6) 3		(t <sub>h6</sub> ) 3 -		-			
DLE	CP		-		_	(t <sub>s14</sub> )	54	(t <sub>h14</sub>	) 0						

<sup>\*\*</sup>Status register and accumulator destination only.

<sup>†</sup> Not included in Group A tests.

### SWITCHING CHARACTERISTICS over MILITARY operating range (Cont'd.)

### Am29C116-2

### A. Combinational Delays (nsec)

	Outputs								
Input	Y <sub>0 - 15</sub>	T1-4	CT						
I <sub>0-4</sub> (ADDR)	65	65	-						
I <sub>0 - 15</sub> (DATA)	65	65	-						
l <sub>0-15</sub> (INSTR)	65	65	26						
DLE	52*†	52	-						
T <sub>1-4</sub>	-	-	26						
CP	57	65	33						
Y <sub>0-15</sub>	52*†	52	-						
ĪĒN	-	-	26						

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

# B. Enable/Disable Times (nsec) (Disable: $C_L = 5 \ pF$ , 0.5-V Change on Outputs)

		Ena	ble	Disable		
From Input	To Output	tpzH	tpzL	t <sub>PHZ</sub>	tPLZ	
<del>OE</del> Y	Y <sub>0-15</sub>	22	22	18	18	
OE <sub>T</sub>	T <sub>1-4</sub>	22	22	15	15	

### C. Clock and Pulse Requirements (nsec)

Input	Min. LOW Time	Min. HIGH Time
CP	20	15
DLE	-	15
ĪĒN	15	_

### D. Setup and Hold Times (nsec)

Input	With Respect to	;		to-LOW sition He	old		LOW-to-HIGH Transition Setup Hold		ld	Cor	nment		
I <sub>0-4</sub> (RAM ADDR)	CP	(t	(t <sub>s1</sub> ) 12		(t <sub>s1</sub> ) 12 (t <sub>h1</sub> ) 1		_		-		Single AD (Source)	DR	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(	(t <sub>s2</sub> ) 7		(t <sub>s2</sub> ) 7				(t <sub>h7</sub> ) 0		Two ADDR (Destination)		
I <sub>0-15</sub> (DATA)	СР		-				_	(t <sub>s8</sub> ) 56 (t <sub>h8</sub> ) 0		0		***	
I <sub>0-15</sub> (INSTR)	CP	(t	(t <sub>s3</sub> ) 25		(t <sub>s3</sub> ) 25		(t <sub>h3</sub> ) 12		56	(t <sub>h9</sub> )	2		***************************************
IEN HIGH	CP	(	t <sub>s4</sub> ) 5		-		_		2	Disable			
IEN LOW	CP	-	(t <sub>s5</sub> ) 7	-	(t <sub>h5</sub> ) 3	(t <sub>s11</sub> ) 10		(t <sub>h11</sub> ) 3**	_	Enable	Immediate first cycle		
SRE	CP		_		_		-		10	(t <sub>h12</sub> )	) 1		
Υ	СР	-			_	(t <sub>s13</sub> )	45	(t <sub>h13</sub> )	0.				
Y	DLE	(	(t <sub>s6</sub> ) 7		(t <sub>s6</sub> ) 7 (t <sub>h6</sub> ) 3		_		-				
DLE	CP		-		_	(t <sub>S14</sub> )	46	(t <sub>h14</sub> )	0 (				

<sup>\*\*</sup>Status register and accumulator destination only.

<sup>†</sup> Not included in Group A tests.

### Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown in the data sheet.

- Ensure the part is adequately decoupled at the test head.
   Large changes in V<sub>CC</sub> current as the device switches may cause erroneous function failures due to V<sub>CC</sub> changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an output transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach  $V_{IL}$  or  $V_{IH}$  until the noise has settled. AMD recommends using  $V_{IL}\leqslant 0$  V and  $V_{IH}\geqslant 3.0$  V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements (I<sub>OH</sub>, I<sub>OL</sub>, for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.


### 7. Threshold Testing


The noise associated with automatic testing (due to the long inductive cables), and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for  $\underline{each}$  input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at  $V_{\rm IL}$  Max. and  $V_{\rm IH}$  Min.

### 8. AC Testina


Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.






### **Double Address Access Timing**



### **Immediate Instruction Cycle Timing**

### **SWITCHING TEST CIRCUITS**



### A. Three-State Outputs

### **B. Normal Outputs**


- Notes: 1. C<sub>L</sub> = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture.

  - 2. S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub> are closed during function tests and all AC tests except output enable tests.
    3. S<sub>1</sub> and S<sub>3</sub> are closed while S<sub>2</sub> is open for tp<sub>ZL</sub> test.
    S<sub>1</sub> and S<sub>2</sub> are closed while S<sub>3</sub> is open for tp<sub>ZL</sub> test.
    4. C<sub>L</sub> = 5.0 pF for output disable tests.


# TIMING INPUT Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense. 2. Cross hatched area is don't care condition. Enal Setup, Hold, and Release Times

# LOW HIGH-LOW PULSE 1.5 V HIGH-LOW-HIGH PULSE 1.5 V WFR02790

### **Pulse Width**



**Propagation Delay** 




WFR02980


Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH. 2. S<sub>1</sub>, S<sub>2</sub> and S<sub>3</sub> of Load Circuit are closed

### **Enable and Disable Times**

except where shown.


### INPUT/OUTPUT CIRCUIT DIAGRAMS








 $C_l \approx 5.0$  pF, all inputs

 $C_{\text{O}} \approx 5.0$  pF, all outputs









### ADVANCED MICRO DEVICES' NORTH AMERICAN SALES OFFICES

ALABAMA (205) 882-9122 ARIZONA (602) 242-4400 CALIFORNIA, Culver City (213) 645-1524 Newport Beach (714) 752-6262 San Diego (619) 560-7030 San Jose (408) 249-7766 Santa Clara (408) 727-3270 Woodland Hills (818) 992-4155 CANADA, Ontario, Kanata (613) 592-0060 Willowdale (416) 224-5193 COLORADO (303) 741-2900 CONNECTICUT (203) 264-7800 FLORIDA, Clearwater (813) 530-9971 F1 Lauderdale (305) 776-2001 Melbourne (305) 729-0496 Orlando (305) 859-0831 GEORGIA (404) 449-7920 ILLINOIS, Chicago (312) 773-4422 Naperville (312) 505-9517	KANSAS (913) 451-3115 MARYLAND (301) 796-9310 MASSACHUSETTS (617) 273-3970 MINNESOTA (612) 938-0001 MISSOURI (913) 451-3115 NEW JERSEY (201) 299-0002 NEW YORK, Liverpool (315) 457-5400 Poughkeepsie (914) 471-8180 Woodbury (516) 364-8020 NORTH CAROLINA (919) 878-8111 OHIO (614) 891-6455 Dayton (513) 499-470 OREGON (503) 245-0080 PENNSYLVANIA, Allentown (215) 398-8006 Willow Grove (215) 657-3101 TEXAS, Austin (512) 346-7830 Dallas (214) 934-9099 HOuston (713) 785-9001 WASHINGTON (206) 455-3600	
, ,	,	
ADVANCED MICRO DEVICES' INTERNATIONAL SALES OFFICES		
BELGIUM,	KOREA, Seoul <u>TEL</u> 82-2-784-7598	
Bruxelles	FAX 82-2-784-8014 LATIN AMERICA.	
TLX 61028	Ft. Lauderdale (305) 484-8600	
FRANCE,	FAX (305) 485-9736 TLX 5109554261 AMDFTL	
Paris	NORWAY,	
TLX 263282	Hovik	
WEST GERMANY, Hannover area TEL (05143) 50 55	FAX(02) 591959 TLX 79079	
FAX (05143) 55 53	ILX 79079	
TLX	SINGAPORE TEL 65-2257544	
München (089) 41 14-0	FAX 2246113 TLX RS55650 MMI RS	
FAX (089) 406490 TLX 523883	TLA h555050 MINI h5	
Stuttgart TEL (0711) 62 33 77	SWEDEN, Stockholm TEL (08) 733 03 50	
FAX (0711) 625187 TLX 721882	FAX (08) 733 22 85 TLX	
HONG KONG.	TLA 11602	
Kowloon	TAIWAN TLX 886-2-7122066	
FAX 852-123-4276 TLX 504260AMDAPHX	FAX 886-2-7122017 UNITED KINGDOM.	
	Manchester area TEL (0925) 828008	
ITALY, Milano TEL (02) 3390541	FAX (0925) 827693	
(02) 3533241 FAX (02) 3498000	TLX	
TLX (02) 3498000	FAX (0483) 756196	
JAPAN,	TLX 859103	
Kanagawa		
Tokyo TEL (03) 345-8241		
FAX (03) 342-5196		
TLX J24064AMDTKOJ Osaka		
Osaka 1EL 06-243-3250 FAX 06-243-3253		
17.01 00-240-0230		

### **NORTH AMERICAN REPRESENTATIVES**

CALIFORNIA	KENTUCKY
I <sup>2</sup> INC OEM (408) 988-3400	ELECTRONIC MARKETING
DISTI (408) 498-6868	CONSULTANTS, INC (317) 253-1668
CANADA	MICHIGAN
Burnaby, B.C.	SAI MARKETING CORP (313) 750-1922
DAVÉTEK MARKETING (604) 430-3680	MISSOURI
Calgary, Alberta	LORENZ SALES (314) 997-4558
VĬTÉL ELECTRONICS (403) 278-5833	NEBRASKA
Kanata, Ontario	LORENZ SALES
VITEL ELECTRONICS (613) 592-0090	NEW MEXICO
Mississauga, Ontario	THORSON DESERT STATES (505) 293-8555
VITAL ELECTRONICS (416) 676-9720	NEW YORK
Quebec	NYCOM, INC (315) 437-8343
VITEL ELECTRONICS (514) 636-5951	OHIO
IDAHO	Centerville
INTERMOUNTAIN TECH MKGT (208) 888-6071	DOLFUSS ROOT & CO (513) 433-6776
INDIANA	Columbus
ELECTRONIC MARKETING	DOLFUSS ROOT & CO (614) 885-4844
CONSULTANTS, INC (317) 253-1668	Strongsville
IOWA	DOLFUSS ROOT & CO (216) 238-0300
LORENZ SALES (319) 377-4666	PENNSYLVANIA
KANSAS	DOLFUSS ROOT & CO (412) 221-4420
LORENZ SALES (913) 384-6556	UTAH
	R <sup>2</sup> MARKETING (801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

