Am2968A

Dynamic Memory Controller (DMC) for 256K DRAMS

PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- Provides control for 16K, 64K, and 256K dynamic RAMs
 Outputs disastly drive up to 88 DRAMs, with a guestient.
- Outputs directly drive up to 88 DRAMs, with a guaranteed worst-case limit on the undershoot
- Highest-order two address bits select one of four banks of RAMs
- Separate output enable for multi-channel access to memory on surface-mount packages
- Supports scrubbing operations and other specialty access modes
- Upgrade path to Am29368 1M DMC

GENERAL DESCRIPTION

The Am2968A Dynamic Memory Controller (DMC) is intended to be used with today's high performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array, using its two 9-bit address latches to hold the Row and Column addresses for any DRAM up to 256K. These latches, and the two Row/Column refresh address counters, feed into a 9-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch for the two high-order address bits is provided to select one each of the four RASi and CASi outputs.

The Am2968A has two basic modes of operation, read/write and refresh. In refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the Row Counter is used, generating up to 512 addresses to refresh a 512-cycle-refresh 256K DRAM. When memory scrubbing is being performed, both the Row and Column counters are used to perform read-modify-write cycles. In this mode all $\overline{\rm RAS}_{\rm i}$ outputs will be active while only one $\overline{\rm CAS}_{\rm i}$ is active at a time.

BLOCK DIAGRAM



Publication # Rev. Amendmen
04564 C /0
Issue Date: November 1986


RELATED AMD PRODUCTS

Part No.	Description						
Am29368	m29368 1M Dynamic Memory Controller						
Am2960A	16-Bit Error Detection and Correction Unit						
Am29C60 16-Bit CMOS EDC							
Am2961	EDC Bus Buffer (Inverting)						
Am2962	EDC Bus Buffer (Non-Inverting)						
Am2969	Memory Timing Controller with EDC Control						
Am2970	Memory Timing Controller						
Am2971	Programmable Event Generator						
Am29827/28	High-Performance Buffers with Three-State Outputs (Non-Inverting)						
Am29845	Octal High-Performance Bus Interface Latch (Inverting)						
Am29846	Octal High-Performance Bus Interface Latch						

CONNECTIONS DIAGRAMS Top View

DIPs*


LCC**



^{*}Also available in 48-Pin Flatpack. Pinout identical to DIP package.

^{**}Also available in 68-Pin PLCC. Pinout identical to LCC package.

LOGIC DIAGRAM



Die Size: 0.205" x 0.256"

Gate Count: 300

Parameter	CERDIP	PDIP	LCC	PLCC	Units
$ heta_{\sf JA}$	37	55	31	35	°C/Watt
$\theta_{\sf JC}$	10	N/A	6	N/A	C/Wall

^{*} Available only on surface mount packages.

ORDERING INFORMATION

Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range

E. Optional Processing



Valid Combinations					
AM2968A	PC, PCB, DE, DEB, DC, DCB, JC, JCB, LC, LCB, XC				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations								
AM2968A	/BXC, /BUC, /BYC							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of 1, 2, 3, 9, 10, 11

PIN DESCRIPTION

An - A₁₇ Address Inputs (Input (18))

 A_0 – A_8 are latched in as the nine-bit Row Address for the RAM. These inputs drive Q_0 – Q_8 when the Am2968A is in the Read/Write mode and MSEL is LOW. A_9 – A_{17} are latched in as the Column Address, and will drive Q_0 – Q_8 when MSEL is HIGH and the DMC is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal.

SEL₀₋₁ Bank Select (input (2))

These two inputs are normally the two higher-order address bits, and are used in the Read/Write mode to select which bank of memory will be receiving the $\overline{\text{RAS}}_i$ and $\overline{\text{CAS}}_i$ signals after RASI and CASI go HIGH.

LE Latch Enable (Input (1))

This active-HIGH input causes the Row, Column, and Bank Select latches to become transparent, allowing the latches to accept new input data. A LOW input on LE latches the input data, assuming it meets the setup and hold time requirements.

MSEL Multiplexer Select (Input (1))

This input determines whether the Row or Column Address will be sent to the memory address inputs. When MSEL is HIGH the Column Address is selected, while the Row Address is selected when MSEL is LOW. The address may come from either the address latch or refresh address counter depending on MCn 1.

CS Chip Select (Input (1))

This active-LOW input is used to select the DMC. When $\overline{\text{CS}}$ is active, the Am2968A operates normally in all four modes. When $\overline{\text{CS}}$ goes HIGH, the device will not enter the Read/Write mode. This allows more than one Am2968A DMC to control the same memory, thus providing an easy method for expanding the memory size.

OE Output Enable (Input (1))

This active-LOW input enables/disables the output signals. When $\overline{\text{OE}}$ is HIGH, the outputs of the DMC enter the high-impedance state. $\overline{\text{OE}}$ is only available on the surface-mount packages.

MC₀₋₁ Mode Control (Input (2))

These inputs are used to specify which of the four operating modes the DMC should be using. The description of the four operating modes is given in Table 1.

Q₀₋₈ Address Outputs (Outputs (9))

These address outputs will feed the DRAM address inputs, and provide drive for memory systems up to 500 picofarads in capacitance.

RASI Row Address Strobe (Input (1))

During normal memory cycles, the decoded $\overline{AAS_i}$ output $(\overline{RAS_0}, \overline{RAS_1}, \overline{RAS_2}, \text{ or } \overline{RAS_3})$ is forced LOW after receipt of RASI. In either Refresh mode, all four $\overline{RAS_i}$ outputs will go LOW following RASI going HIGH.

RAS₀₋₃ Row Address Strobe (Output (4))

Each one of the Row Address Strobe outputs provides a $\overline{\mathsf{RAS}}_i$ signal to one of the four banks of dynamic memory. Each will go LOW only when selected by SEL_0 and SEL_1 and only after RASI goes HIGH. All four go LOW in response to RASI in either of the Refresh modes.

CASI Column Address Strobe (Input (1))

This input going active will cause the selected $\overline{\text{CAS}}_i$ output to be forced LOW.

CAS₀₋₃ Column Address Strobe (Output (4))

During normal Read/Write cycles the two select bits (SEL₀, SEL₁) determine which $\overline{CAS_i}$ output will go active following CASI going HIGH. When memory scrubbing is performed, only the $\overline{CAS_i}$ signal selected by CNTR₀ and CNTR₁ will be active (see $\overline{CAS_i}$ Output Function Table). For non-scrubbing cycles, all four $\overline{CAS_i}$ outputs remain HIGH.

FUNCTIONAL DESCRIPTION

Architecture

The Am2968A provides all the required data and refresh addresses needed by the dynamic RAM memory. In normal

operation, the Row and Column addresses are multiplexed to the dynamic RAM by using MSEL, with the corresponding RAS_i and CAS_i signals activated to strobe the addresses into the RAM. High capacitance drivers on the outputs allow the DMC to drive four banks of 16-bit words, including a 6-bit checkword, for a total of 88 DRAMs.

Table 1. MODE CONTROL FUNCTION TABLES

MC ₁	MC ₀	Operating Mode
0	0	Refresh without Scrubbing. Refresh cycles are performed with only the Row Counter being used to generate addresses. In this mode, all four RASi outputs are active while the four CASi signals are kept HIGH.
0	1	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the Row and Column counters generating the addresses. MSEL is used to select between the Row and Column counter. All four RAS, go active in response to RASI, while only one CAS, output goes LOW in response to CASI. The Bank Counter keeps track of which CAS, output will go active. This mode is also used on system power-up so that the memory can be written with a known data pattern.
1	0	Read/Write. This mode is used to perform Read/Write cycles. Both the Row and Column addresses are latched and multiplexed to the address output lines using MSEL. SEL ₀ and SEL ₁ are decoded to determine which RAS _i and CAS _i will be active.
1	1	Clear Refresh Counter. This mode will clear the three refresh counters (Row, Column, and Bank) on the HIGH-to-LOW transition of RASI, putting them at the start of the refresh sequence. In this mode, all four RASI, are driven LOW upon receipt of RASI so that DRAM wake-up cycles may be performed.

ADDRESS OUTPUT FUNCTION TABLE (Cont'd.)

CS	MC ₁	MC ₀	MSEL	Mode	MUX Output		
	0 0		Х	Refresh without Scrubbing	Row Counter Address		
	0	1	1	Refresh with Scrubbing	Column Counter Address		
0	"	'	0	Heiresh with Scrubbing	Row Counter Address		
· 1	1	0	1	Read/Write	Column Address Latch		
	' '	١	0	Head/ Write	Row Address Latch		
	1	1	Х	Clear Refresh Counter	Zero		
	0	0	X	Refresh without Scrubbing	Row Counter Address		
	0				1	D. C. I. D. C. III.	Column Counter Address
1	'	'	0	Refresh with Scrubbing	Row Counter Address		
	1	0	Х	Read/Write	Zero		
	1	1	Х	Clear Refresh Counter	Zero		

RAS OUTPUT FUNCTION TABLE

RASI	cs	MC ₁	MC ₀	SEL ₁	SEL ₀	Mode	RAS ₀	RAS ₁	RAS ₂	RAS ₃
0	Х	X	Х	Х	Х	X	1	1	1	1
		0	0	X	X	Refresh without Scrubbing	0	0	0	0
		0	1	Х	Х	Refresh with Scrubbing	0	0	0	0
				0	0		0	1	1	1
	0	١.	0	0	1	Read/Write	1	0	1	1
		'	"	1	0		1	1	0	1
1				1	1		1	1	1	0
		1	1	Х	X	Clear Refresh Counter	0	0	0	0
		0	0			Refresh without Scrubbing	0	0	0	0
	4	0 1	1			Refresh with Scrubbing	0	0	0	0
	'	1	0	0 X X		Read/Write	1	1	1	1
		1	1			Clear Refresh Counter	0	0	0	0

CAS OUTPUT FUNCTION TABLE

	Inputs							Outputs			
CASI	CS	MC ₁	MC ₀	SEL ₁	SEL ₀	CNTR ₁	CNTR ₀	CAS ₀	CAS ₁	CAS ₂	CAS ₃
·		0	0	Х	Х	Х	Х	1	1	1	1
						0	0	0	1	1	1
		0	1	х	x	0	1 1	0	1	1	
		"	'	^	_ ^	1	0	0 1 1		0	1
	0					1	1	1	1	1	0
	0			0	0			0	1	1	1
		1	0	0	1	х	x	1	0	1	1
				1	0			1	1	0	1
1				1	1			1	1	1	0
		1	1	Х	Х	X	Х	1	1	1	1
		0	0	Х	Х	Х	Х	1	1	1	1
						0	0	0	1	1	1
		0	1	×	×	0	1	1	0	1	1
	1	"	'	^	^	1	0	1	1	0	1
						1	1	1	1	1	0
		1	0	×	×	×	×	1	1	1	1
		1	1	_ ^	_ ^	_ ^	_ ^			<u>'</u>	'
0	Х	Х	Х	Х	Х	Х	Х	1	1	1	1

Input Latches

For those systems where addresses and data are multiplexed onto a single bus, the DMC has latches to hold the address information. The twenty input latches (Row, Column, and Bank Select) are transparent when Latch Enable (LE) is HIGH and will latch the input data meeting setup and hold time requirements when LE goes LOW. For systems where the processor has separate address and data buses, LE may be permanently enabled HIGH.

Refresh Counters

The two 9-bit refresh counters make it possible to support 128, 256, and 512 line refresh. External control over which type of refresh is to be performed allows the user maximum flexibility when choosing the refreshing scheme. Transparent (hidden), burst, synchronous or asynchronous refresh modes are all possible.

The refresh counters are advanced at the HIGH-to-LOW transition of RASI. This assures a stable counter output for the next refresh cycle.

Refresh with Error Correction


The Am2968A makes it possible to correct single-bit errors in parallel with performing dynamic RAM refresh cycles. This "scrubbing" of memory can be done periodically as a back-

ground routine when the memory is not being used by the processor. In a memory scrubbing cycle (MC_{1,0} = 01), the Row Address is strobed into all four banks with all four $\overline{\text{RAS}}_i$ outputs going LOW.

The Column Address is strobed into a single bank with the activated $\overline{\text{CAS}}_i$ output being selected by the Bank Counter. This type of cycle is used to simultaneously refresh the addressed row in all banks and read and correct (if necessary) one word in memory; thereby reducing the overhead associated with Error Detection and Correction. When doing refresh with memory scrubbing, both the Row and Column counters are multiplexed to the dynamic RAM address lines by using MSEL. Using the Refresh with Memory Scrubbing mode implies the presence of an error correcting facility such as the Am2960A EDC unit. When doing refresh without scrubbing, all four $\overline{\text{RAS}}_i$ still go LOW but the $\overline{\text{CAS}}_i$ outputs are all driven HIGH so as not to activate the output lines of the memory.

Decoupling

Due to the high switching speeds and high drive capability of the Am2968A, it is necessary to decouple the device for proper operation. $1\mu F$ multilayer ceramic capacitors are recommended for decoupling (see Figure 1a). It is important to mount the capacitors as close as possible to the power pins (V_{CC}, GND) to minimize lead inductance and noise. A ground plane is recommended.



Figures 1a
Decoupling Connection Diagrams

VONP

The guaranteed maximum undershoot voltage of the Am2968A is -0.5 volts. V_{ONP} is measured with respect to

ground (Fig. 1b). Note that the ground of the capacitive load must be the same as for the V_{CC} pin(s).





Figure 1b

The RAM Driver symmetrical output design offers significant improvement over a standard Schottky output by providing a balanced drive output impedance ($\approx\!25\Omega$ both HIGH and LOW), and by pulling up to MOS VOH levels. External resistors, not required with the RAM Driver, protect standard Schottky drivers from error causing undershoot but also slow

the output rise by adding to the internal R.

The RAM Driver is optimized to drive LOW at maximum speed based on safe undershoot control and to drive HIGH with a symmetrical speed characteristic. This is an optimum approach because the dominant RAM loading characteristic is input capacitance.

TYPICAL OUTPUT DRIVER



APPLICATIONS

Timing Control

To obtain optimum performance and maximum design flexibility, the timing and control logic for the memory system has been kept a separate function. For systems implementing Error Detection and Correction, the Am2969 Memory Timing

Controller (MTC) provides all the necessary control signals for the Am2968A, Am2961/62 EDC Bus Buffers, and the Am2960A EDC unit (See Figure 2a). Systems not using EDC, can use the Am2970 MTC to provide the control for the Am2968A (See Figure 2b). Both the Am2969 and Am2970 Memory Timing Controllers use a Am2971 PEG or delay lines to provide the most accurate timing reference from which the control signals are derived.




Figure 2a. One Megaword Dynamic Memory with Error Detection and Correction





Figure 2b. One Megaword Dynamic Memory

Memory Expansion

With a 9-bit address path, the Am2968A can control up to one megaword memory when using 256K dynamic RAMs. If a larger memory size is desired, the DMC's chip select (CS)

makes it easy to double the memory size by using two Am2968As. Memory can be increased in one megaword increments by adding another DMC unit. A four-megaword memory system implementing EDC is shown in Figure 3.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs For High Output State0.5 V to +V _{CC} max
DC Input Voltage0.5 V to +5.5 V DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
TA (Ambient)	0 to +70°C
V _C C	5.0 V ±10%
Min	4.50 V
Max	5.50 V
Military* (M) Devices or Extended	Commercial (E) Devices
T _C (Case)	55 to +125°C
V _{CC}	5.0 V ±10%
Min	4.50 V
Max	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified; included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted


Parameters	Descriptions	Test Cond	Test Conditions (Note 1)				Units
Voн	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	СОММ	2.7			Volts
OII		I _{OH} = -1 mA	MIL	2.5			
		V _{CC} = Min.,	I _{OL} = 1 mA			0.5	Volts
V _{OL}	Output LOW Voltage	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12 mA			0.8	Voits
V _{IH}	Input HIGH Level	Guaranteed input log	ical-HIGH voltage	2.0			Volts
V _{IL}	Input LOW Level	Guaranteed input log for all inputs	Guaranteed input logical-LOW voltage for all inputs				Volts
VI	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18	mA			-1.2	Volts
IιL	Input LOW Current	V _{CC} = Max., V _{IN} = 0.4 V					μΑ
lн	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.4 V				20	μΑ
lį	Input HIGH Current	V _{CC} = Max., V _{IN} = 5.5 V				100	μΑ
lozh	Off-State Current	V _O = 2.4 V				50	μΑ
lozL	Off-State Current	V _O = 0.4 V				-50	μΑ
loL	Output Sink Current	V _{OL} = 2.0 V		45			mA
Isc	Output Short-Circuit Current	V _{CC} = Max. (Note 2)	V _{CC} = Max. (Note 2)			-275	mA
			25°C, 5 V		230		
Icc	Power Supply Current	V _{CC} = Max.	0°C to +70°C			280	mA
			-55°C to 125°C			295	

Notes: 1. For conditions shown as Min or Max, use the appropriate value specified under Operating Range for the applicable device type.

^{*}Military Product 100% tested at $T_C = 25$ °C, +125°C, and -55°C.


^{2.} Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

KEY TO SWITCHING WAVEFORMS



KS000010


SWITCHING TEST WAVEFORMS



Setup, Hold, and Release Times

Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross-hatched are "don't care" condition.



SWITCHING TEST CIRCUITS



*tpd specified at CL = 50, 150 and 500pF

Figure 4. Capacitive Load Switching

Figure 5. Three-State Enable/Disable (for Surface-mount packages only)

SWITCHING TEST WAVEFORM (Cont'd.)





Figure 6. Output Drivers Levels



Note: Decoupling is needed for all AC tests

Figure 7. Three-State Control Levels (for Surface-mount packages only)

GENERAL TEST NOTES

Incoming test procedures on this device should be carefully planned, taking into account the complexity and power levels of the part. The following notes may be useful.

- Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground

- cable may allow the ground pin at the device to rise by 100's of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL} ≤ 0 V and V_{IH} ≥ 4 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- Automatic tester hardware and handler add additional round trip A.C. delay to test measurements. Actual propagation delay testing may incorporate a correlation factor to negate the additional delay.

		Test			COMMERCIAL AND MILITARY			
Para	meter	Description	Conditi		Тур.	Min.	Max.	Units
1	t _{PD}	A _i to Q _i Delay			12	3	20	ns
2	t _{PD}	RASI to RASi	7		10	3	18	ns
3	t _{PD}	CASI to CASi			8	3	17	ns
4	t _{PD}	MSEL to Qi	1		12	3	20	ns
5	t _{PD}	MC _i to Q _i			15	5	24	ns
6	t _{PD}	LE to RASi			15		25	ns
7	t _{PD}	LE to CASi			14		24	ns
8	t _{PD}	MC _i to RAS _i			14	3	21	ns
9	t _{PD}	MC _i to CAS _i			12	3	19	ns
10	t _{PD}	LE to Qi			15	5 ,	25	ns
11	tpWL	RASI, CASI		€ 1	10	20		ns
12	tpwH	RASI, CASI			10	20		ns
13	ts	A _i to LE	Fig. 4 ar	nd 6	1 1 5 5	5		ns
14	tH	A _i to LE			1	5		ns
15	t _{PD}	CS to Q _i			16		23	ns
16	t _{PD}	CS to RASi			12		20	ns
17	t _{PD}	CS to CASi			11		19	ns
18	t _{PD}	SELi to RASi		w.e.	12		20	ns
19	tpD	SEL _i to CAS _i			11		18	ns
20	ts	SELi to LE	7.6%		1	5		ns
21	tH	SELi to LE			1	5		ns
22	tskew	Q _i to RAS _i (MC _i = 10)			10		17	ns
23	tSKEW	Q_i to \overline{RAS}_i (MC _i = 00,01)			10	-	17	ns
24	tSKEW	Q _i to RAS _i			2		10	ns
25	tskew	Q _i to CAS _i			12		17	ns
26	t _H	MC ₁ to RASI	C _L = 50	pF		5		ns
27	ts	CS to RASI	C _L = 50	pF		5		ns
28	ts	SEL ₁ to RASI	C _L = 50	pF		5		ns
	t _{PLZ}	Output Disable Time	Fig. F. and 7	S = 1	15		22	ns
	t _{PHZ}	From LOW, HIGH (Note 1)	Fig. 5 and 7	S = 2	13		20	ns
	tpzL	Output Enable Time		S = 1	13		19	ns
	tpzH	From LOW, HIGH (Note 1)	Fig. 5 and 7	S = 2	14		21	ns
†	VONP	Output Undershoot Voltage	Fig. 4 ar	nd 6	0		-0.5	V
		ate (OE) applies only to surface-mount p		· · ·				•

Note: 1. Three-state (\overline{OE}) applies only to surface-mount packages.

^{† =} Not included in Group A testing

SWITCHING CHARACTERISTICS over operating range for $C_L = 150$ pF; included in Group A, Subgroup 9, 10, 11 tests unless otherwise noted


			Test			CIAL AND FARY	
Parameter		Description	Conditions	Тур.	Min.	Max.	Units
1	t _{PD}	A _i to Q _i Delay		16	9	24	ns
2	t _{PD}	RASI to RASi		15	9	23	ns
3	t _{PD}	CASI to CASi		14	9	22	ns
4	tpD	MSEL to Qi	1	17	9	26	ns
5	t _{PD}	MC _i to Q _i	1	18	10	28	ns
6	t _{PD}	LE to RASi		20	V (A)	28	ns
7	t _{PD}	LE to CASi		19	100-100	27	ns
8	t _{PD}	MC _i to RAS _i		19	9	25	ns
9	t _{PD}	MC _i to CAS _i		1.7	9	23	ns
10	t _{PD}	LE to Q _i	(A)	20	10	27	ns
11	tpwL	RASI, CASI		10	20		ns
12	tpwH	RASI, CASI		10	20		ns
13	ts	A _i to LE	Fig. 4 and 6	1	5		ns
14	t _H	A _i to LE		1	5		ns
15	t _{PD}	CS to Q _i		19		27	ns
16	t _{PD}	CS to RASi		14		22	ns
17	t _{PD}	CS to CASi		14		22	ns
18	t _{PD}	SEL _i to RAS _i		15		23	ns
19	tpD	SELi to CASi]	14		22	ns
20	ts	SELi to LE	1	1	5		ns
21	tH	SELi to LE		1	5		ns
22	tskew	Q _i to RAS _i (MC _i = 10)		10		15	ns
23	tskew	Q_i to \overline{RAS}_i (MC _i = 00,01)		10		17	ns
24	tskew	Q _i to RAS _i		2		8	ns
25	tSKEW	Q _i to CAS i		15		17	ns
26	tH	MC1 to RASI	C _L = 150 pF		5		ns
27	ts	CS to RASI	C _L = 150 pF		5		ns
28	ts	SEL ₁ to RASI	C _L = 150 pF		5		ns
†	VONP	Output Undershoot Voltage		0		-0.5	٧

 $[\]dagger$ = Not included in Group A tests

SWITCHING CHARACTERISTICS over operating range for $C_L = 500$ pF. Included in Group A, Subgroup 9, 10, 11 tests unless otherwise noted

			Test			CIAL AND TARY	
Parameter		Description	Conditions	Тур.	Min.	Max.	Units
1	t _{PD}	A _i to Q _i Delay		29	12	40	ns
2	t _{PD}	RASI to RASi		28	12	40	ns
3	t _{PD}	CASI to CASi		26	12	37	ns
4	t _{PD}	MSEL to Qi		29	12	42	ns
5	t _{PD}	MC _i to Q _i		30	12	44	ns
6	t _{PD}	LE to RASi		32		46	ns
7	t _{PD}	LE to CAS _i		31		45	ns
8	t _{PD}	MC _i to RAS _i		30	12	40	ns
9	t _{PD}	MC _i to CAS _i		28	12	40	ns
10	t _{PD}	LE to Q _i		32	12	46	ns
11	tpwL	RASI, CASI		10	20		ns
12	tpwH	RASI, CASI		10	20		ns
13	ts	A _i to LE	Fig. 4 and 6	1	5		ns
14	tH	A _i to LE		1	5		ns
15	t _{PD}	CS to Q _i		30		45	ns
16	t _{PD}	CS to RASi		27		40	ns
17	t _{PD}	CS to CAS _i		26		38	ns
18	t _{PD}	SEL _i to RAS _i		31		42	ns
19	t _{PD}	SEL _i to CAS _i		28		41	ns
20	ts	SELi to LE	, e ^r	1	5		ns
21	tн	SEL _i to LE		1	5		ns
22	tskew	Q_i to \overline{RAS}_i (MC _i = 10)		10		18	ns
23	tskew	Q_i to \overline{RAS}_i (MC _i = 00,01)		10		18	ns
24	tskew	Q _i to RAS _i		2		8	ns
25	tskew	Q _i to CAS _i		15		20	ns
26	tH	MC ₁ to RASI	C _L = 500 pF		5		ns
27	ts	○CS to RASI	C _L = 500 pF		5		ns
28	ts	SEL ₁ to RASI	C _L = 500 pF		5		ns
†	VONP	Output Undershoot Voltage		0		-0.5	V

^{† =} Not included in Group A tests



MEMORY CYCLE TIMING

The relationship between DMC specifications and system timing requirements are shown in Figure 8. T₁, T₂ and T₃ represent the minimum timing requirements at the DMC inputs to guarantee that RAM timing requirements are met and that maximum system performance is achieved.

The minimum requirement for T₁, T₂ and T₃ are as follows:


T₁ Min. = t_{ASR} + t₂₂

 T_2 Min. = $t_{RAH} + t_{24}$

 T_3 Min. = $T_2 + t_{25} + t_{ASC}$

See RAM data sheet for applicable values for $t_{\mbox{\scriptsize RAH}},\,t_{\mbox{\scriptsize ASC}}$ and $t_{\mbox{\scriptsize ASR}}.$

Figure 8. Memory Cycle Timing a. Specifications Applicable to Memory Cycle Timing ($MC_i = 1, 0$)




(22) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST RASI TO RAS, DELAY AND THE SLOWEST A, TO Q, DELAY ON ANY SINGLE DEVICE

QUARANTEED MAX DIFFERENCE BETWEEN FASTEST MSEL TO O, DELAY AND THE SLOWEST RASI TO RAS, DELAY ON ANY SINGLE DEVICE

(25) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST CASI TO CAS, DELAY AND THE SLOWEST MSEL TO Q, DELAY ON ANY SINGLE DEVICE

WF003281






T₄ minimum is calculated as follows:

The timing relationships for refresh are shown in Figure 9.

 T_4 Min. = $t_{ASR} + t_{23}$

Figure 9. Refresh Cycle Timing


a. Specifications Applicable to Refresh Cycle Timing ($MC_i = 00, 01$)



- (22) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST RASI TO $\overline{\text{RAS}}_i$ DELAY AND THE SLOWEST A; to Q; DELAY ON ANY SINGLE DEVICE
- (23) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST RASI TO RAS, DELAY AND THE SLOWEST MC, TO Q, DELAY ON ANY SINGLE DEVICE
- GUARANTEED MAX DIFFERENCE BETWEEN FASTEST MSEL TO Q. DELAY AND THE SLOWEST RASI TO RAS, DELAY ON ANY SINGLE DEVICE 24)
- (25) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST CASI TO CAS, DELAY AND THE SLOWEST MSEL TO Q, DELAY ON ANY SINGLE DEVICE

WF003271


b. Desired Timing: Refresh with Scrubbing



REFRESH CYCLE TIMING

Figure 9. Refresh Cycle Timing (Cont'd.)

c. Desired Timing: Refresh without Scrubbing




NANOSECONDS VERSUS PICOFARADS

To help calculate how the AC performance of the DMC will vary for capacitive loads other than 50, 150, and 500pF refer to the table below.


Example: For a system capacitive load of 250pF, add the delay associated with 100pF from the table to the AC specs done at 150pF.


Change in Propagation Delay versus Loading Capacitance (TYPICAL)



LCR00011

INPUT/OUTPUT CURRENT DIAGRAM







IC000791

PHYSICAL DIMENSIONS


PD 048




SD 048




PL 068




PHYSICAL DIMENSIONS (Cont'd.) CFT048



CLT068





ADVANCED MICRO DEVICES U.S. SALES OFFICES

(314) 27	75-4415
(==:, ==	
(315) 45	57-5400
(614) 89	91-6455
	98-8006
(2.5)	
(512) 34	46-7830
	· · · -
	TTS (617) 22 (612) 93 (713) 78 (713) 78 (206) 44 (713) 78 (206) 44 (206) 44 (206) 44 (206) 44 (206) 44 (206) 44 (206) 44 (206) 44 (206) 44 (414) 78

INTERNATIONAL SALES OFFICES

BELGIUM,	
Bruxelles TEL: . (02) 771 99 93	HONG KONG,
FAX: (02) 762-3716	
TLX: 61028	
CANADA, Ontario,	TI Y: 50426
	TLX:
Kanata TEL: (613) 592-0090	TIALT, WIIIano IEL (02) 3390341
Willowdale TEL: (416) 224-5193	FAX: (02) 3498000
FAX: . (416) 224-0056	
FRANCE,	JAPAN, Tokyo TEL: (03) 345-8241
Paris TEL: (01) 45 60 00 55	
FAX: (01) 46 86 21 85	TLX: J24064AMDTKOJ
TLX: 202053F	LATIN AMERICA,
GERMANY.	Ft. Lauderdale TEL: (305) 484-8600
Hannover area TEL: (05143) 50 55	FAX: (305) 485-9736
FAX: (05143) 55 53	
TLX: 925287	
München	5WEDEN, Stockholli TEL (00) 733 03 30
FAX: (089) 406490	
<u>TL</u> X: 523883	
Stuttgart TEL:	Manchester area TEL: (0925) 828008
(0711) 62 33 77	FAX: (0925) 827693
FAX: (0711) 625187	TLX: 628524
TLX:	London area TEL: (04862) 22121
	FAX: (04862) 22179
	TI X: 859103

NORTH AMERICAN REPRESENTATIVES

CALIFORNIA		NEW MEXICO	
1 ² INC OEM (40	00) 000 0400	THORSON DESERT STATES	(EOE) 202 DEEE
			(505) 293-6555
DISTI (40	08) 496-6868	NEW YORK	
IDAHO `	•	NYCOM, INC	(315) 437-8343
INTERMOUNTAIN TECH MKGT (20	10) 000 6071	OHIO	(0.0)
	J6) 666-607 I	Z 1 1 1 E	
INDIANA		Dayton	
SAI MARKETING CORP	17) 241-9276	DOLFUSS ROOT & CO	(513) 433-6776
IOWA	,	Strongsville	()
	10) 077 1000		(040) 000 0000
LORENZ SALES (3 ⁻	19) 377-4666	DOLFUSS ROOT & CO	(216) 238-0300
MICHIGAN		PENNSYLVANIA	
SAI MARKETING CORP (3:	13) 227-1786	DOLFUSS ROOT & CO	(412) 221-4420
	10) 221-1700		(412) 221 4420
NEBRASKA		UTAH	
LORENZ SALES	02) 475-4660	R ² MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.