


Bus Interface Products

1988 Data Book

Advanced Micro Devices





Advanced Micro Devices

Bus Interface Products Data Book

© 1987 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The performance characteristics listed in this technical manual are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry.

For specific testing details contact your local AMD sales representative.

The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306





"Increasing integration and performance on the system level now require corresponding improvements in bus interface. AMD's Am29C800 and Am29800A families meet this challenge, offering the designer innovative solutions to his interface needs. We are confident that you will find these devices suitable for your most demanding applications."

Fred J. Roeder Vice-President and Managing Director Logic Products Division

Ful J. Roeder





CONTENTS

NUMERICAL DEVICE INDEX	
INTRODUCTION	1
Am29C800/Am29800A GENERAL PRODUCT INFORMATION	
Switching Test Circuit/Switching Test Waveforms	
Test Philisophy and Methods	
Capacitive Loading for AC Testing	
Threshold Testing	4
AC Testing	
Output Short-Circuit Current Testing	4
Am29800 Typical Capacitance Values	
Typical Switching Speeds vs. Load Capacitance	4
Typical Switching Speeds vs. Number of Outputs Switching	5
ESD Protection	
Simultaneous Switching Considerations	
Description of the Problem	
Effects of Ground and V _{CC} Bounce	
System Design Considerations	
Summary	
Am29C800 Power Dissipation Considerations	
Introduction	
Definition of Terms	
Power Supply Current Components	
Back to Basics	
Total Power Supply Current (An Example)	
Summary	
Am29C800 Typical I _{CCD} vs. Frequency Plots	
PRODUCT SPECIFICATIONS	
Am29C800 High-Performance CMOS Bus Interface Family	
Am29C821/Am29C823 and Am29C921/Am29C923 High-Performance CMOS Bus Interface Registers	9
Am29C827/Am29C828 and Am29C927/Am29C928 High-Performance CMOS Bus Buffers	16
Am29C833/Am29C853/Am29C855 and Am29C933/Am29C953/Am29C955 High-Performance	
CMOS Parity Bus Transceivers	22
Am29C841/Am29C843 and Am29C941/Am29C943 High-Performance CMOS Bus Interface Latches	
Am29C861/Am29C863 and Am29C961/Am29C963 High-Performance CMOS Bus Transceivers	
Am29C818 CMOS Pipeline Register with SSR Diagnostics	
Am29800A High-Performance Bipolar Bus Interface Family	
Am29821A/Am29823A/Am29825A and Am29921A/Am29923A/Am29925A High-Performance	
Bus Interface Registers	56
Am29827A/Am29828A High-Performance Buffers	
Am29833A/Am29853A/Am29855A High-Performance Parity Bus Transceivers	
Am29841A/Am29843A/Am29845A and Am29941A/Am29943A/Am29945A High-Performance	, _
Bus Interface Latches	83
Am29861A/Am29863A High-Performance Bus Transceivers	
Am29818A Pipeline Register with SSR Diagnostics	
DEVICE GATE COUNTS	
PACKAGE OUTLINES	



NUMERICAL DEVICE INDEX

Am29818A	Bipolar Pipeline Register with SSR Diagnostics	101
Am29C818	CMOS Pipeline Register with SSR Diagnostics	. 47
Am29821A	High-Performance Bipolar 10-Bit Bus Interface Register	. 56
Am29C821	High-Performance CMOS 10-Bit Bus Interface Register	9
Am29823A	High-Performance Bipolar 9-Bit Bus Interface Register	. 56
Am29C823	High-Performance CMOS 9-Bit Bus Interface Register	9
Am29825A	High-Performance Bipolar 8-Bit Bus Interface Register	. 56
Am29827A	High-Performance Bipolar 10-Bit Noninverting Bus Buffer	66
Am29C827	High-Performance CMOS 10-Bit Noninverting Bus Buffer	. 16
Am29828A	High-Performance Bipolar 10-Bit Inverting Bus Buffer	
Am29C828	High-Performance CMOS 10-Bit Inverting Bus Buffer	
Am29833A	High-Performance Bipolar Parity Bus Transceiver — Register Option High-Performance CMOS Parity Bus Transceiver — Register Option	. 72
Am29C833		
Am29841A	High-Performance Bipolar 10-Bit Bus Interface Latch	
Am29C841	High-Performance CMOS 10-Bit Bus Interface Latch	
Am29843A	High-Performance Bipolar 9-Bit Bus Interface Latch	
Am29C843	High-Performance CMOS 9-Bit Bus Interface Latch	
Am29845A	High-Performance Bipolar 8-Bit Bus Interface Latch	83
Am29853A	High-Performance Bipolar Parity Bus Transceiver — Latch Option	72
Am29C853	High-Performance CMOS Parity Bus Transceiver — Latch Option High-Performance Bipolar Parity Bus Transceiver — Latch Option	22
Am29855A	High-Performance Bipolar Parity Bus Transceiver — Latch Option	72
Am29C855	High-Performance CMOS Parity Bus Transceiver — Latch Option	22
Am29861A	High-Performance Bipolar 10-Bit Bus Transceiver	
Am29C861	High-Performance CMOS 10-Bit Bus Transceiver	
Am29863A	High-Performance Bipolar 9-Bit Bus Transceiver	
Am29C863	High-Performance CMOS 9-Bit Bus Transceiver	40
Am29921A	High-Performance Bipolar 10-Bit Bus Interface Register	
	(Center-V _{cc} -and-GND Pinout)	56
Am29C921	High-Performance CMOS 10-Bit Bus Interface Register	_
A 00000 A	(Center-V _{CC} -and-GND Pinout)	9
Am29923A	High-Performance Bipolar 9-Bit Bus Interface Register	
A-m20C022	(Center-V _{CC} -and-GND Pinout)	20
Am29C923	High-Performance CMOS 9-Bit Bus Interface Register	^
Am29925A	(Center-V _{CC} -and-GND Pinout)	9
A11129925A	(Center-V _{CC} -and-GND Pinout)	56
Am29C927	High-Performance CMOS 10-Bit Noninverting Bus Buffer	30
A111290921	(Center-V _{CC} -and-GND Pinout)	16
Am29C928	High Performance CMOS 10 Bit Inverting Rue Buffer	10
A11129C920	High-Performance CMOS 10-Bit Inverting Bus Buffer (Center-V _{CC} -and-GND Pinout)	16
Am29C933	High-Performance CMOS Parity Bus Transceiver — Register Option	10
A11290900	(Center-V _{CC} -and-GND Pinout)	22
Am29941A	High-Performance Bipolar 10-Bit Bus Interface Latch	83
Am29C941	High-Performance CMOS 10-Rit Rus Interface Latch	
WII2000-11	(Center-V _{CC} -and-GND Pinout)	33
Am29943A	High-Performance Bipolar 9-Bit Bus Interface Latch	83
Am29C943	High-Performance CMOS 9-Bit Bus Interface Latch	
	(Center-V _{CC} -and-GND Pinout)	33
Am29945A	High-Performance Bipolar 8-Bit Bus Interface Latch	
Am29C953	High-Performance CMOS Parity Bus Transceiver — Latch Option	
	(Center-V _{CC} -and-GND Pinout)	22
Am29C955	High-Performance CMOS Parity Bus Transceiver — Latch Option	
	(Center-V _{CC} -and-GND Pinout)	22
Am29C961	High-Performance CMOS 10-Bit Bus Transceiver	
	(Center-V _{CC} -and-GND Pinout)	40
Am29C963	High-Performance CMOS 9-Bit Bus Transceiver	
	(Center-V _{cc} -and-GND Pinout)	40

INTRODUCTION

This document contains product specifications for two series of high-performance bus interface devices — the CMOS Am29C800 Family and the Bipolar Am29800A Family. Together these families provide interface solutions for many system applications, offering a variety of interface functions in 8-, 9-, and 10-bit data paths.

The Am29C800 High-Performance CMOS Bus Interface Family provides bipolar-compatible speed performance at a fraction of the static power consumption. This series consists of CMOS registers, latches, buffers, transceivers, parity transceivers, and pipeline registers, all of which are pin-for-pin compatible with their bipolar Am29800A counterparts. Produced with AMD's exclusive CS-11 CMOS process, the Am29C800s feature 24-mA output drive current over the commercial and military operating ranges. In addition, the DC and AC electrical parameters are specified in accordance with the most current recommendations of the JEDEC JC40.2 committee, which is preparing a standard for FCT-compatible CMOS specifications.

The Am29800A High-Performance Bipolar Bus Interface Family is a performance upgrade of AMD's industry-standard Am29800 Family. The new Am29800As offer higher speed and lower power consumption than their predecessors, while maintaining an output drive current of 48 mA (commercial) and 32 mA (military). Am29800A functions include registers, latches, buffers, transceivers, parity transceivers, and pipeline registers, all of which are pin-for-pin compatible with the

Am29800s, as well as the Am29C800s. The Am29800As are produced with AMD's patented IMOX bipolar process, which provides the speed and drive capability necessary for today's high-performance systems.

The Am29C800s and the Am29800As are available in a wide varjety of package options, including 24-pin slim plastic and ceramic DIPs, 24-pin ceramic flatpacks, and 28-pin plastic leaded and ceramic leadless chip carriers. 24-pin plastic small outline packages are planned as future offerings; physical dimensions for each of these package types can be found in the Package Outline section at the end of this data book.

For selected members of the Am29C800 and Am29800A Families, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. This pinout is achieved by rotating the die 90 degrees inside the DIP package. The bipolar (Am29800A) devices with this "rotated" pinout will be designated Am29900A, and the CMOS (Am29C800) devices with this pinout will be called Am29C900. For specific pinouts and ordering part numbers, see the individual data sheets.

Information common to each of the devices in the Am29C800 and Am29800A families, such as test circuits, waveforms, propagation delay graphs, ESD data, and capacitance data appears at the beginning of the data book. Individual data sheets follow.


For more information, please contact the nearest AMD sales office or representative.

Am29C800/Am29800A GENERAL PRODUCT INFORMATION

SWITCHING TEST CIRCUIT

THREE-STATE OUTPUTS


SWITCH POSITIONS FOR PARAMETER TESTING




Parameter	S Position
t _{PLH}	OPEN
t _{PHL}	OPEN
t _{HZ}	OPEN
t _{ZH}	OPEN
t _{LZ}	CLOSED
t _{ZL}	CLOSED


Note: Switch is closed for tests on open-collector and open-drain outputs.

SWITCHING TEST WAVEFORMS




Enable and Disable Times






Propagation Delay for Buffers, Transceivers, and Latches in the Transparent Mode

(Am29827A, Am29828A, Am29861A, Am29863A, Am29841A, Am29843A, Am29845A, Am29833A, Am29853A, Am29855A, Am29C827, Am29C828, Am29C861, Am29C863, Am29C841, Am29C843, Am29C833, Am29C853, Am29C855)



Switching Parameters for Circuits with Latches

(Am29841A, Am29843A, Am29845A, Am29853A, Am29855A Am29C841, Am29C843, Am29C853, Am29C855)



Switching Parameters for Circuits with Registers

(Am29821A, Am29823A, Am29825A, Am29833A Am29C821, Am29C823, Am29C833)

TEST PHILOSOPHY AND METHODS

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic testing environment. The specifics of what philosophies are applied to which test are shown in the data sheet and the data sheet reconciliations that follow.

Capacitive Loading for AC Testing

Automatic test equipment (ATE) and its associated hardware has stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" that measure the propagation delays into the high-impedance state, and are usually specified at a load capacitance of 5.0 pF. In these cases, the ATE test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to determine the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical ATE is not capable of switching loads in mid-test, it is impractical to make measurements at both capacitances, even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is determined from engineering correlations based on data taken with a bench setup and the knowledge that certain DC tests are performed in order to facilitate this correlation.

AC loads specified in the data sheet are used for bench testing. Automatic tester loads, which simulate the data sheet loads, may be used during production testing.

Threshold Testina

The noise associated with automatic testing, the long inductive cables, and the high gain of devices near threshold frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed system. To minimize this problem, thresholds are tested at least once for each input pin.

Thereafter, "hard" HIGH and LOW levels are used for other tests. Generally, this means that function and AC testing are performed at "hard" input levels.

AC Testing

Some AC parameters cannot be measured accurately on automatic testers because of tester limitations. In these cases, the parameter in question is tested by correlating the tester data to bench data.

Certain AC tests are guaranteed by correlating to other tests that have already been performed. In these cases, the redundant tests are not performed.

Output Short-Circuit Current Testing

When performing I_{SC} tests on devices containing latches or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements, which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage (V_{output}) that is slightly above ground. The V_{CC} is raised by the same amount so that the result is identical to the $V_{OUT} = 0$, $V_{CC} = Max$. case.


Am29800 TYPICAL CAPACITANCE VALUES


The following table shows typical zero bias capacitance values for ceramic packages.

Device Family	Output to GND		Input to GND	input to V _{cc}		
Am29C800	10 pF	10 pF	5 pF	5 pF		
Am29800A	15 pF	15 pF	10 pF	10 pF		

TYPICAL SWITCHING SPEEDS vs. LOAD CAPACITANCE

AC delays in the Am29800 data sheets are specified for unloaded outputs only. The following graphs show the typical effects of increased capacitive loads on propagation delays. Note that these graphs display typical derating, over the entire $V_{\rm CC}$ and temperature range.






TYPICAL SWITCHING SPEEDS vs. NUMBER OF OUTPUTS SWITCHING

Some degradation of propagation delay is normally experienced when several outputs switch simultaneously. By indus-

try convention, data sheet limits are specified for only one output switching. To assist the system designer, we offer the following graphs to estimate speed degradation in the Am29800 Family.



Note that these graphs are to be used as design guidelines and should not be used to generate specification limits.

The measurements for deriving this graph were done on a carefully built AC jig in a noise-free environment. All outputs were loaded according to data sheet specifications, and in the case of buffers and transceivers, all inputs were switched simultaneously from the same signal source.

It is important to note that conditions external to the device can also contribute to the speed degradation. For example, inductance of PC board traces, inefficient GROUND and $V_{\rm CC}$ planes, and inadequate bypassing can cause significant GROUND and $V_{\rm CC}$ bounce which will in turn degrade AC delay when several bits are switched simultaneously. In the case of buffers and transceivers, input signal skew will cause a sustained disturbance of internal threshold due to a protracted GROUND bounce within the device. This can result in further degradation of AC delays. These conditions are application-specific. Therefore, if the system designer sees speed degradation much in excess of the guidelines given, a closer look should be taken at board layout and the application.

ESD PROTECTION

All Am29C800 and Am29800A devices are protected from ESD damage up to 2000 V.

SIMULTANEOUS SWITCHING CONSIDERATIONS

High current drive, short propagation delays, and fast logic level transitions at the output are the characteristics of TTL-compatible high-speed bus interface circuits, such as those in the Am29C800 and Am29800A family of products. When they are used in high-performance systems, simultaneous switching of several outputs is a common occurence. During such switching, noise is generated due to rapid changes in the drive currents (di/dt) and their interaction with the parasitic inductance (L) of the bonding wires and package leads associated with the $V_{\rm CC}$, GROUND, and output terminals. This section describes the nature of this noise, its impact on circuit behavior, and the measures that can be taken by the IC vendor and the system designer to minimize the effects of this noise.

Description of the Problem

The problem is best described with reference to a simplified first-order equivalent circuit of the output of a high-speed bus interface device. Switches S1 and S2 represent active pull-up and pull-down structures. L1, L2, and L3 represent the parasitic lumped inductances associated with the $V_{\rm CC}$, GROUND, and output terminals of the device. The output switches are designed to carry high currents so that fast TTL logic level transitions can occur at the output in the presence of heavy capacitance loading.




Figure 1. Equivalent Circuit of Bus Interface Output

During the switching of an output, rapid changes occur in the current levels in the $V_{\rm CC}$, GROUND, and output leads due to the load charging current and the "overlap" current through switches S1 and S2 if these switches turn on simultaneously for a short time. The resulting di/dt and its interaction with L1 and L2 disturb the static voltage levels at the device $V_{\rm CC}$ and GROUND pads. This superimposed noise at the internal power supply nodes is commonly referred to as the "V_{CC} and GROUND BOUNCE." Since the magnitude of this noise is a function of di/dt, it is higher when several outputs switch simultaneously.

As an example, consider a 24-lead ceramic DIP package with a GND pin (pin #12) inductance of 15 nH. A di/dt of 50 mA/ns caused by simultaneous switching of multiple outputs will result in a GROUND bounce of 15 x 50 = 750 mV magnitude. Note that parasitic effects external to the package are ignored in this calculation.

Effects of Ground and Vcc Bounce

The total magnitude of the $V_{\rm CC}$ and GROUND noise caused by di/dt and parasitic inductances is a function of circuit configuration, package characteristics, and PC board layout external to the device. Depending on the magnitude of the bounce, one or more of the following effects may occur in a system environment:

- When several outputs are switching simultaneously, the static logic level of an unswitched output may be disturbed, and may cross the input logic recognition level (V_{IH} or V_{IL}) of the circuits connected to that output.
- Non-monotonic transitions may occur at the switched outputs due to violation of noise immunity within the circuit.
- Circuits with storage elements, such as latches and flipflops, may experience loss of data due to false clocking or latching of erroneous data.
- 4. A protracted disturbance of voltage levels at internal nodes may cause significant degradation of propagation delays when several outputs are switched simultaneously.

System Design Considerations

The following guidelines will help the system designer minimize the adverse effects of $V_{\rm CC}$ and GROUND bounce when using high-speed interface devices in a high-performance system.

- 1. GROUND and $V_{\rm CC}$ planes must be used to minimize parasitic effects. Wire-wrap boards will exacerbate the noise problem.
- Use of sockets or device carriers must be avoided since these will add to the parasitic inductance and increase power supply noise.
- It is recommended that each device be bypassed directly at the power pins with a high-frequency bypass capacitor in addition to the normal bypassing scheme.
- Simultaneous switching of several control lines coincident with the switching of multiple outputs should be avoided.
- 5. Use of a package type that has lower pin parasitics will help minimize the effects of power supply and ground noise. AMD offers surface mount devices (in PLCC, LCC, and SO) and "rotated-die" devices (Am29C900, Am29900A) which

- reduce the lead inductance associated with the $\mbox{\ensuremath{V_{CC}}}$ and GND pins.
- If possible, system timing can be adjusted to allow for settling time before reading the data on the bus.
- External series damping resistors can be used on the outputs that are subjected to simultaneous switching. This will slow down the transition times and reduce di/dt effects.
- By reducing the loading on the circuits that drive sensitive control lines such as CLOCK, CLEAR, PRESET, and LATCH ENABLE, noise immunity can be improved at these inputs.

Summary

Package lead inductance and other parasitics contribute to the noise induced in high-speed, high-drive integrated circuits. This noise gets worse if multiple outputs are switched simultaneously and can cause performance degradation. The system designer should be aware of the problems associated with high-speed switching and should carefully evaluate the application and system considerations.

Am29C800 POWER DISSIPATION CONSIDERATIONS

Introduction

CMOS bus interface devices (8, 9, and 10 bits wide) are rapidly invading the arena previously dominated by bipolar devices. This is because CMOS technology has made sufficient progress to provide an alternative to bipolar in terms of both highspeed and high-drive. In addition, at low data rates, CMOS devices offer much lower power dissipation when compared with their bipolar counterparts. However, there are some overzealous claims made with regard to this "power advantage." Statements such as "stingy CMOS consumes negligible power when driving high-speed buses" are too general and can be misleading. This report explains the basics of switching in CMOS circuits and provides guidelines for calculating power dissipation in CMOS parallel interface circuits.

Definition of Terms

I_{CC(Q)} - Quiescent power supply current

I_{CC(T)} - Power supply current component per input at TTL HIGH level

 $I_{CC(D)}$ - Dynamic power supply current expressed in μ A/MHz/bit

f - Equivalent toggle frequency at the output

C_L - Load capacitance per output

C_i – Lumped equivalent circuit capacitance per bit

Power Supply Current Components

A CMOS circuit operating in a TTL environment has three power supply current (I_{CC}) components. The total I_{CC} , when multiplied by V_{CC} , will determine the total power dissipated in the device.

The first component is the quiescent current $I_{\text{CC(O)}}$. This is the leakage current through the device when all inputs are tied to either V_{CC} rail or GND, and all outputs are open (no load). This current is typically in the microamps region, and represents STAND-BY (or quiescent) power dissipation. Its contribution to the total power dissipation is insignificant at high data rates.

The second component is $I_{\rm CC(T)}$, the current in TTL-compatible input stages. Because of the difference in threshold for N-channel and P-channel devices, each input stage offers a DC path from $V_{\rm CC}$ to GND. This $I_{\rm CC}$ component is a function of input voltage applied. Figure 2 shows a typical $I_{\rm CC(T)}$ characteristic as a function of $V_{\rm IN}$.




Figure 2. Typical $I_{CC(T)}$ as a Function of V_{IN}

Considering ''realistic'' worst-case conditions, $I_{\rm CC(T)}$ is normally specified at $V_{\rm IN}=3.4$ V. Its value is given on a per input basis. To determine the total $I_{\rm CC(T)}$ per device, one needs to know the number of inputs and the duty cycle for those inputs in HIGH state.

Note that the $I_{CC(T)}$ component applies to CMOS circuits operating in a TTL environment and driven by bipolar TTL circuits. In an all-CMOS environment, the driving signals (input signals) to such interface circuits will be close to V_{CC} rail or GND. In such cases $I_{CC(T)}$ is not applicable.

The third component is the dynamic power supply current — $I_{\text{CC(D)}}$. This current represents the power dissipated in the device in order to charge and discharge internal node capacitances in the device as well as any external load connected to the outputs. This component is a function of operating frequency and load capacitance, and dominates the total I_{CC} at high data rates. Therefore it is discussed in further detail in the following sections.

Back to Basics

Consider a simple buffer gate. Figure 3-1 shows the lumped equivalent capacitance of the circuit internal to the device. This capacitance C_l is charged rail-to-rail at frequency f. When the gate has load C_L at the output as shown in Figure 3-2, this load is also charged rail-to-rail.




Figure 3-1. Unloaded Buffer




Figure 3-2. Buffer with Load C_L

Basic theory leads us to the equation $P = f CV_{CC}^2$ where P is the dynamic power dissipation in the gate. Since $P = IV_{CC}$ where I is the average current in the V_{CC} line, we get:

$$I = f CV_{CC} - - - - - - (1)$$

Equation (1) shows that there is a linear relationship between I and frequency. By obtaining values of I for different values of f, one can derive a normalized expression for current I per MHz. For the unloaded case, this equation is:

$$I_{CC(D)} = C_i V_{CC} \mu A/MHz/bit - - - - (2)$$

where V_{CC} is in volts and C_i is in pF. Equation (2) enables us to obtain the value of C_i per bit if $I_{CC(D)}$ is known at a given V_{CC} . For example, if $I_{CC(D)} = 200~\mu\text{A/MHz/bit}$ at $V_{CC} = 5~\text{V}$, then:

$$C_i = 200/5 = 40 \text{ pF/bit}$$

If the output has a load C_L , it is effectively added to C_i , and $I_{CC(D)}$ will be higher as a result (see equation 2). If C_i is estimated, $I_{CC(D)}$ for a loaded case can be computed by using the formula:

$$I_{CC(D)}$$
 @ $C_L = I_{CC(D)} \frac{C_L + C_i}{C_i}$

For the example just given

$$I_{CC(D)}$$
 @ 50 pF = 200 $\frac{50 + 40}{40}$ = 450 μ A/MHz/bit

$$I_{CC(D)}$$
 @ 300 pF = 200 $\frac{300 + 40}{40}$ = 1.7 mA/MHz/bit

To get a good feel for the numbers, consider a 10-bit buffer, with 300-pF load on each output, running at an "average" 5 MHz rate. The dynamic I_{CC} component will be:

$$I_{CC(D)} = 10$$
 bits x 1.7 mA/bit x 5 MHz = 85 mA

The term "average" rate used in the example above needs some explanation. Since the dynamic $I_{\rm CC}$ is attributed to signal transitions, its value is highest when all outputs have a 1010... pattern at the data rate. However, such a pattern on a continuous basis is not realistic because it does not contain any information, except, of course, in a clock driver application. Therefore, to obtain a "realistic" worst-case $I_{\rm CC(D)}$, one needs to estimate an average rate based on expected number of transitions. This average rate is lower than the data rate.

Total Power Supply Current (An Example)

For any given condition, the total I_{CC} is given by:

$$I_{CC}$$
 (total) = $I_{CC(Q)} + I_{CC(T)} + I_{CC(D)}$

Consider the following specification for the 10-bit buffer used in the last example:

 $l_{CC(Q)}$ = 150 μ A - Data Inputs = 1.5 mA/input @ 3.4 V - Control Inputs = 3.0 mA/input @ 3.4 V

 $I_{CC(D)}$ — Unloaded = 0.2 mA/MHz/bit

To find the total $I_{\rm CC}$ at a data rate of 10 MHz (50% duty cycle) when all outputs have 50-pF load:

1. $I_{CC(Q)} = 0.15 \text{ mA}$

2. $I_{CC(T)}$ = 10 bits x 1.5 mA per bit x 0.5 = 7.5 mA*

* Control inputs (such as $\overline{\text{OE}}$) are assumed to be at logic LOW; therefore their contribution to $I_{\text{CC}(T)}$ is ignored. 50 + 40

3. $I_{CC(D)}$ @ 50 pF = 0.2 $\frac{50 + 40}{40}$ = 0.45 mA/MHz

(see example shown earlier)

Therefore:

 $I_{\text{CC(D)}}$ for the device = 10 bits x 0.45 per bit x 10 MHz = 45 mA

Total $I_{CC} = 0.15 + 7.5 + 45 = 52.65$ mA


Summary

A system designer needs to consider all components of power supply current, and calculate the total $I_{\rm CC}$ based on the frequency of operation and loading. This is particularly important if CMOS parallel interface devices are used in high-speed bus applications.


Am29C800 TYPICAL I_{CCD} vs. FREQUENCY PLOTS

For CMOS devices, $I_{\rm CC}$ is very dependent on the frequency of operation. The graphs below show the increase in dynamic $I_{\rm CC}$ as frequency increases. These graphs represent typical performance over the $V_{\rm CC}$ and temperature operating ranges and are not included in production testing.

Am29C821/Am29C823 Am29C841/Am29C843 Am29C827/Am29C828



Am29C861/Am29C863 Am29C833/Am29C853/Am29C855



OP002480

Am29C821/Am29C823 Am29C921/Am29C923

High-Performance CMOS Bus Interface Registers

DISTINCTIVE CHARACTERISTICS

- High-speed parallel positive edge-triggered registers with D-type flip-flops
 - CP-Y propagation delay = 8 ns typical
- Low standby power
- JEDEC FCT-compatible specs

- IOI = 24 mA, Commercial and Military
- Extra-wide (9- and 10-bit) data paths
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION

The Am29C821 and Am29C823 CMOS Bus Interface Registers are designed to eliminate the extra devices required to buffer stand alone registers and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800 registers are produced with AMD's exclusive CS-11 CMOS process, and feature typical propagation delays of 8 ns, as well as an output current drive of 24 mA.


The Am29C821 is a buffered, 10-bit version of the popular '374/'534 function. The Am29C823 is a 9-bit buffered

register with Clock Enable (EN) and Clear (CLR) — ideal for parity bus interfacing in high-performance microprogrammed systems.


The Am29C821 and Am29C823 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. The ordering part numbers for CMOS registers with this pinout are the Am29C921 and Am29C923; their pinouts are shown later in this data sheet.

BLOCK DIAGRAMS

Am29C821




Am29C823



BD005481


Publication # Rev. Amendment
07135 C /0
Issue Date: January 1988

CONNECTION DIAGRAMS Top View




LOGIC SYMBOLS

Am29C821



Am29C823



FUNCTION TABLES

Am29C821

1	nput	3	Internal	Outputs	
ŌĒ	Di	СР	Qi	Yi	Function
H	L H	† †	H	Z Z	Hi-Z
L	L H	† †	H L	L H	Load

Am29C823

	Inputs		Inputs Internal						
ŌĒ	CLR	EN	Di	СР	Qi	Yi	Function		
Н	H	L L	L	† †	H L	Z Z	Hi-Z		
H	L	X X	X X	X X	H	Z L	Clear		
H L	H	Н	X X	X X	NC NC	Z NC	Hold		
HHLL	1111	ل ل ل ل ل	LHLH	† † †	H L H L	Z Z L H	Load		

H = HIGH

L = LOW

X = Don't Care

NC = No Change


↑ = LOW-to-HIGH Transition

Z = High Impedance

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid C	combinations
AM29C821	PC, PCB, DC, DCB,
AM29C823	DE, SC, JC, LC
AM29C921	PC, PCB, DC, DCB,
AM29C923	DE

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations					
AM29C821	/DLA /DKA /DOA				
AM29C823	/BLA, /BKA, /B3A				
AM29C921	/BLA				
AM29C923	/DLA				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C821/Am29C823

D_i Data Input (Input)

Di are the register data inputs.

Clock Pulse (Input, LOW-to-HIGH Transition)

Clock Pulse is the clock input for the registers. Data is entered into the registers on the LOW-to-HIGH transitions.

Y_i Data Outputs (Output)

Yi are the three-state outputs.

OE Output Enable (Input, Active LOW)

When the \overline{OE} input is HIGH, the Y_i outputs are in the high-impedance state. When \overline{OE} is LOW, the register data is present at the Y_i outputs.

Am29C823 only:

EN Clock Enable (Input, Active LOW)

When $\overline{\text{EN}}$ is LOW, data on the D_i inputs are transferred to the $\overline{\text{Q}}_i$ outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the $\overline{\text{Q}}_i$ outputs do not change state, regardless of the data or clock input transitions.

CLR Clear (Input, Active LOW)

When $\overline{\text{CLR}}$ is LOW, the internal register is cleared. When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the $\overline{\text{O}_i}$ outputs are HIGH. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the register.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential)
Continuous0.5 V to +7.0 \	1
DC Output Voltage0.5 V to V _{CC} + 0.5 \	/
DC Input Voltage0.5 V to V _{CC} + 0.5 \	/
DC Output Diode Current: Into Output+50 mA	١
Out of Output50 mA	٩
DC Input Diode Current: Into Input +20 mA	١
Out of Input20 mA	٩
DC Output Current per Pin: ISink+48 mA (2 x IOL)
ISource30 mA (2 x IOH)
Total DC Ground Current (n x loL + m x lcct) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Total DC V_{CC} Current (n x l_{OH} + m x l_{CCT}) mA (Note 1)

OPERATING RANGES

Commercial (C) Devices
Temperature (T _A) 0 to +70°C
Supply Voltage (V _{CC}) +4.5 V to +5.5 V
Military (M) and Extended Commercial (E) Devices
Temperature (T _A)
Supply Voltage (V _{CC}) +4.5 V to +5.5 V
On any time and a state of the

Operating ranges define those limits between which the functionality of the device is quaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test	Conditions		Min.	Max.	Units				
VOH	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}					Volts				
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24 mA			0.5	Volts				
V _{IH}	Input HIGH Voltage	Guaranteed Input Logic Voltage for All Inputs (I			2.0		Volts				
V _{IL}	Input LOW Voltage		Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)				Volts				
Vi	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18 mA				-1.2	Volts				
	Input LOW Current	Input LOW Current V _{CC} = 5.5 V, V _{IN} = GND					V _{CC} = 5.5 V, V _{IN} = GND			-10	μΑ
'IL	Imput 25 W Surrent	V _{CC} = 5.5 V, V _{IN} = 0.4 V				-5] "``				
Iн	Input HIGH Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7$	C = 5.5 V, V _{IN} = 2.7 V			5	μΑ				
111	mpat river carroin	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5$	V			10] ~.				
lozh	Output Off-State Current	V _{CC} = 5.5 V, V ₀ = 5.5 \	or 2.7 V (Note	3)		+10	μΑ				
lozL	(High Impedance)	V _{CC} = 5.5 V, V ₀ = 0.4 \	or GND (Note	3)		-10	μΑ				
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V}$	(Note 4)		-60		mA				
lan			V _{IN} = V _{CC} or	MIL	,	160					
loca	VEEV	V _{CC} = 5.5 V	GND	COM'L		120	μA				
	Static Supply Current	Outputs Open		Data Input		1.5					
ССТ			V _{IN} = 3.4 V	OE, CLR, CP, EN		3.0	mA/E				
lccp†	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)			275	μΑ/ΜΗ Bit					

Notes: 1. n = number of outputs, m = number of inputs.

- 2. Input thresholds are tested in combination with other DC parameters or by correlation.
- 3. Off-state currents are only tested at worst-case conditions of $V_{OUT} = 5.5 \text{ V}$ or 0.0 V.
- Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITHCING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				COMM	ERCIAL	MILI	TARY	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
^t PLH	Propagation Delay Clock to Y	'i			12		14	ns
^t PHL	(OE = LOW)			1	12		14	ns
ts	Data to CP Setup Time			4		6		ns
tн	Data to CP Hold Time			2		3		ns
ts	Enable (EN L) to CP Setu	Enable (EN 1) to CP Setup Time Enable (EN 1) to CP Setup Time Enable (EN 1) Hold Time		4		6		ns
ts	Enable (EN _) to CP Setu			4		6		ns
tн	Enable (EN) Hold Time			2		3		ns
t _{PHL}	Propagation Delay, Clear to Y	Propagation Delay, Clear to Yi			13		15	ns
^t REC	Clear (CLR _) to CP Setu	Clear (CLR _) to CP Setup Time		4		6		ns
tpwH	Clock Pulse Width	HIGH		7		11		ns
tpwL	Clock Fulse Width	LOW		7		11		ns
tpwL	Clear Pulse Width	LOW		7		11		ns
^t zH					12		14	ns
tzL	Output Enable Time OE L	to Yi			12		14	ns
tHZ					12		14	ns
tLZ	Output Disable Time OE	to Yi			12		14	ns

^{*}See Test Circuit and Waveforms.

Am29C827/Am29C828 Am29C927/Am29C928

High-Performance CMOS Bus Buffers

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS buffers and inverters
 - D-Y delay = 7 ns typical
- Low standby powerJEDEC FCT-compatible specs

- I_{OL} = 24 mA, Commercial and Military
- 200-mV typical hysteresis on data input ports
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION


The Am29C827 and Am29C828 CMOS Bus Buffers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. Both devices feature 10-bit wide data paths and NORed output enables for maximum control flexibility. The Am29C827 has non-inverting outputs, while the Am29C828 has inverting outputs. Each device has data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C827 and Am29C828 are produced with AMD's exclusive CS-11 CMOS process, and feature typical propagations.

gation delays of 7 ns, as well as an output current drive of 24 mA.

The Am29C827 and Am29C828 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. The ordering part numbers for CMOS buffers with this pinout are the Am29C927 and Am29C928; their pinouts are shown later in this data sheet.


BLOCK DIAGRAMS

Am29C827 (Noninverting)



BD001092


Am29C828 (Inverting)



BD001093


CONNECTION DIAGRAMS Top View

Am29C827/Am29C828




Am29C927/ Am29C928

DIPs




LOGIC SYMBOLS

Am29C827



Am29C828



FUNCTION TABLES

Am29C827

	Inputs		Outputs	
OE ₁	OE ₂	Di	Yi	Function
L	L	Н	Н	Transparent
L	L	L	L	Transparent
Х	Н	Х	Z	Hi-Z
Н	Х	Х	Z	Hi-Z

Am29C828

	Inputs		Outputs	
OE ₁	OE ₁ OE ₂		OE ₂ D _i Y _i	
L	L	Н	L	Transparent
L	L	L	н	Transparent
Х	Н	Х	Z	Hi-Z
Н	Х	Х	Z	Hi-Z

H = HIGH L = LOW X = Don't Care

Z = Hi-Z


^{*}Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.

^{**}Also available in 28-Pin PLCC; pinout identical to LCC.

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations										
AM29C827	PC, PCB, DC, DCB, DE, SC, JC, LC									
AM29C828	DE, SC, JC, LC									
AM29C927	PC, PCB, DC, DCB,									
AM29C928	DE									

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: **a. Device Number**

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations										
AM29C827	(DLA (DKA (DOA									
AM29C828	/BLA, /BKA, /B3A									
AM29C927	/BLA									
AM29C928	7000									

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C928 CMOS 10-Bit Inverting Buffer (Center-V_{CC}-and-GND Pinout)

OE_i Output Enables (Input, Active LOW)

When \overline{OE}_1 and \overline{OE}_2 are both LOW, the outputs are enabled. When either one or both are HIGH, the outputs are in the Hi-Z state.

D_i Data Inputs (Input)
D_i are the 10-bit data inputs.

Y_i Data Output (Output)

Yi are the 10-bit data outputs.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
Continuous
DC Output Voltage0.5 V to V _{CC} + 0.5 V
DC Input Voltage0.5 V to V _{CC} + 0.5 V
DC Output Diode Current: Into Output +50 mA
Out of Output50 mA
DC Input Diode Current: Into Input + 20 mA
Out of Input20 mA
DC Output Current per Pin:
ISINK + 48 mA (2 x I _{OL})
ISOURCE
Total DC Ground Current .(n x IOL + m x ICCT) mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Temperature (T _A) 0 to +70°C
Supply Voltage (V_{CC}) + 4.5 V to + 5.5 V
Military (M) and Extended Commercial (E) Devices
Temperature (T _A)55 to +125°C
Supply Voltage (V_{CC}) +4.5 V to +5.5 V
Operating ranges define those limits between which the

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description							
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}					Volts	
VOL .	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24 mA			0.5	Volts	
V _{IH}	Input HIGH Voltage	Guaranteed Input Log Voltage for All Inputs			2.0		Volts	
V _{IL}	Input LOW Voltage	Guaranteed Input Log Voltage for All Inputs				0.8	Volts	
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -1	8 mA			-1.2	Volts	
	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = GI	$V_{CC} = 5.5 \text{ V}, V_{IN} = GND$					
-12		$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4$	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$					
liн	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.	V _{CC} = 5.5 V, V _{IN} = 2.7 V				μΑ	
-111		$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$	5 V			10] ["	
lozн	Output Off-State Current	$V_{CC} = 5.5 \text{ V}, V_0 = 5.5$	V or 2.7 V (Note	∋ 3)		+10	μΑ	
lozl	(High Impedance)	$V_{CC} = 5.5 \text{ V}, V_0 = 0.4$	V or GND (Note	3)		-10	μΑ	
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V}$	(Note 4)		-60		mA	
loos			V _{IN} = V _{CC}	MIL		160		
Icca	Static Supply Current	V _{CC} = 5.5 V	or GND	COM'L		120	μΑ	
1	Static Supply Current	Outputs Open	V 2.4 V	Data Input		1.5	mA/Bit	
ГССТ			$V_{IN} = 3.4 \text{ V}$ $\overline{OE_1}$, $\overline{OE_2}$			3.0	ma/Bit	
ICCD†	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)				275	μΑ/ΜΗz Bit	

Notes: 1. n = number of outputs, m = number of inputs.

2. Input thresholds are tested in combination with other DC parameters or by correlation.

3. Off-state currents are only tested at worst-case conditions of $V_{OUT} = 5.5 \text{ V}$ or 0.0 V.

4. Not more than one output should be shorted at a time. Duration should not exceed 100 milliseconds.

5. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

⁺ Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			COMM	COMMERCIAL		TARY	
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
t _{PLH}	Data (Di) to Output (Yi)			10		12	ns
t _{PHL}	Am29C827 (Noninverting)	į		10		12	ns
tpLH	Data (Di) to Output (Yi)	C _L = 50 pF		10		12	ns
tpHL	Am29C828 (Inverting)			10		12	ns
^t zH	Output Enable Time OE to Yi	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$		13		15	ns
tzL	Output Enable Time OE to 1			13		15	ns
tHZ	Output Disable Time OE to Yi	1		13		15	ns
tLZ	Output Disable Time OE to 1			13		15	ns

^{*}See Test Circuit and Waveforms.

Am29C833/Am29C853/Am29C855 Am29C933/Am29C953/Am29C955

High-Performance CMOS Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- · High-speed CMOS bidirectional bus transceivers
 - T-R delay = 6 ns typical
 - R-Parity delay = 9 ns typical
- Error flag with open-drain output
- Generates odd parity for all-zero protection
- Low standby power

- Am29C855 adds new functionality
- 200-mV typical input hysteresis on input data ports
- I_{OL} = 24 mA, Commercial and Military
- JEDEC FCT-compatible specs
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION

The Am29C833, Am29C853, and Am29C855 are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the $\overline{\rm ERR}$ flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS-11 CMOS process, and features a typical propagation delay of 6 ns, as well as an output current drive of 24 mA.


In the Am29C833, the error flag is clocked and stored in a register which is read at the open-drain \overline{ERR} output. The \overline{CLR} input is used to clear the error flag register. In the Am29C853, a latch replaces this register, and the \overline{EN} and \overline{CLR} controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C853 and Am29C833, parity logic defaults to the

transmit mode, so that the ERR pin reflects the parity of the R port. The Am29C855, a variation of the Am29C853, is designed so that when both output enables are HIGH, the ERR pin retains its current state.

The output enables, $\overline{\text{OER}}$ and $\overline{\text{OET}}$, are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both $\overline{\text{OER}}$ and $\overline{\text{OET}}$ simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833, Am29C853, and Am29C855 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center V_{CC} and GND pins, reduces the lead inductance of the V_{CC} and GND pins. The ordering part numbers for CMOS parity transceivers with this pinout are the Am29C933, Am29C953, and Am29C955; their pinouts are shown later in this data sheet.


SIMPLIFIED BLOCK DIAGRAM




BD005541

Publication # Rev. Amendmen
07323 B /0
Issue Date: January 1988

BLOCK DIAGRAMS* Am29C833




Am29C853



BLOCK DIAGRAMS (Cont'd.) Am29C855 Ri PARITY MUX 19 9-BIT PARITY TREE ERR OPEN DRAIN EN CLR BD005562

CONNECTION DIAGRAMS Top View



FUNCTION TABLES

Am29C833 (Register Option)

3	Inputs Outputs												
Allikacasay Allikac	OET	ŌĒR	CLR	CLK	Rį	Sum of H's of R _i	Tį	Sum of H's (T _I + Parity)	Rį	Tį	Parity	ERR	Function
1143033	L L L	TITI	X X X	X X X	H L L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	HLL	TTT	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
[]	111		TIII	† † †	NA NA NA NA	NA NA NA	HLLL	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA NA	H L H L	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
	X H H H	X H H H	ר ברבב	X X X	X X L H	X X X ODD EVEN	X X X X	X X X X	X Z Z Z Z	X Z Z Z Z	X Z Z Z Z	H • HH-	Clear error flag register. Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
	 L L	L L	X X X	X X X	: H H L L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	HLHL	NA NA NA NA	Forced-error checking.

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29C833

Inp	uts	internal to Device	Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR _{n - 1}	ERR	Function
Н	1	Н	Н	Н	Sample
н	1	X	L	L	(1's
Н	1	↑ L X		L	Capture)
L	Х	Х	х	Н	Clear

Note: OET is HIGH and OER is LOW.

H = HIGH L = LOW ↑ = LOW-to-HIGH Transition of Clock X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last
Receive Cycle

FUNCTION TABLES (Cont'd.)

Am29C853 (Latch Option)

Inputs Outputs												
ŌĒŦ	ŌĒR	CLR	EN	Ri	Sum of H's of R _i	Tį	Sum of H's (T _i + Parity)	Rį	Ti	Parity	ERR	Function
L L L	H H H	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	H H L	L H L H	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
н н н	L L L	L L L	L L L	NA NA NA NA	NA NA NA	H	ODD EVEN ODD EVEN	H H L	NA NA NA NA	NA NA NA	H L H L	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
н н н	L L L	1111	L L L	NA NA NA NA	NA NA NA	HHLL	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA	H L H L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	Н	Н	NA	NA	×	х	х	NA	NA	*	Store the state of error flag latch.
Х	Х	L	Н	Х	Х	Х	X	Х	NA	NA	Н	Clear error flag latch.
H H H	H	H L X	HLL	X X L H	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	יודי	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L	L L L	X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA	NA NA NA NA	HHLL	רברב	NA NA NA NA	Forced-error checking

Am29C855 (Latch Option)

OET	OER	CLR	EN	Rį	Sum of H's of R _i	Tį	Sum of L's (T _i + Parity)	Rį	Tį	Parity	ERR	Function
L L L	111	X X X	X X X	HLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HLL	エーエー	* * *	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L		L L L	NA NA NA NA	NA NA NA NA	H H L L	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	IIII		NA NA NA NA	NA NA NA NA	H H L L	ODD EVEN ODD EVEN	IIJJ	NA NA NA NA	2 2 2 2 2 2 3 4 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	t L t	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	Н	Н	NA	NA	Х	×	Х	NA	NA	*	Store the state of error flag latch.
X	X	٦	H	×	Х	Х	X	×	NA	NA	Ι	Clear error flag latch.
H	H	H	ΞΞ	×	×	X	X	ż	Z Z	Z Z	H	Both transmitting and receiving paths are disabled.
L L L	L L L	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA	H H L	HLHL	*	Forced-error checking.

H = HIGH L = LOW X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last
Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE Error Flag Output

Am29C853/Am29C855


Inputs		Internal to Device	Outputs Pre-state	Output	
EN	CLR	Point "P"	ERR _{n - 1}	ERR	Function
L	L L	L H	X X	L H	Pass
L	H H	L X H	X L	LLH	Sample (1's Capture)
Н	L	Х	Х	Н.	Clear
H H	H H	X X	L	L H	Store

Note: OET is HIGH and OER is LOW.

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations				
AM29C833				
AM29C853	PC, PCB, DC, DCB, DE, SC, JC, LC			
AM29C855	22, 65, 65, 25			
AM29C933	PC, PCB, DC, DCB, DE			
AM29C953				
AM29C955				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations				
AM29C833				
AM29C853	/BLA, /BKA, /B3A			
AM29C855				
AM29C933				
AM29C953	/BLA			
AM29C955				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C833/Am29C853/Am29C855

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with $\overline{\text{OER}}$ HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

Ri Receive Port (Input/Output, Three-State)

R_i are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_i Transmit Port (Input/Output, Three-State)

 $T_{\rm i}$ are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the T_i and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29C833 Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. $\overline{\text{ERR}}$ goes LOW when the comparison indicates a parity error. $\overline{\text{ERR}}$ stays LOW until the register is cleared.

CLR Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK Clock (Input. Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853/Am29C855 Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. \overline{ERR} goes LOW when the comparison indicates a parity error. \overline{ERR} stays LOW until the latch is cleared. In the Am29C855, the error flag will retain its previous state when \overline{OET} and \overline{OER} are HIGH.

CLR Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential
Continuous
DC Output Voltage0.5 V to V _{CC} + 0.5 V
DC Input Voltage0.5 V to V _{CC} + 0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+48 mA (2 x IOL)
ISOURCE 30 mA (2 x IOH)
Total DC Ground Current $.(n \times I_{OL} + m \times I_{CCT})$ mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage	+ 4.5 V to + 5.5 V
Military (M) Devices	
Temperature (T _A)	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Conditions					Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = 4.5 \text{ V}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				2.4		Volts	
V _{OL}	Output LOW Voltage	$V_{CC} = 4.5 \text{ V}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		IOL =	24 mA			0.5	Volts
				1.	Am29C853 Am29C855	All Inputs	2.0		V
VIH	Input HIGH Voltage	Guaranteed Inpu		ļ		CLR	3.0		V
	, and a straight (Am29C83			Remaining Inputs	2.0		V	
V _{IL}	Input LOW Voltage		Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)					0.8	Volts
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN}	= - 18 r	nA				-1.2	Volts
l _{IL}	Input LOW Current	V _{CC} = 5.5 V		V _{IN} =	0.0 V) V		-10	μΑ
'IL	Input 2011 Garron	Input Only		V _{IN} =	0.4 V			-5	ļ ",,
I _{IH}	Input HIGH Current	V _{CC} = 5.5 V		V _{IN} =	2.7 V			5	μΑ
'III	mpar riii arrii arriin	Input Only		V _{IN} =	5.5 V			10	
lozu		V _{CC} = 5.5 V		V _{OUT} = 2.7 V			15	μΑ	
lozh	Output Off-State Current	I/O Port		V _{OUT} = 5.5 V V _{OUT} = 0.4 V				20	
lozL	(High Impedance)	V _{CC} = 5.5 V						15	μΑ
·02L		I/O Port			= 0.0 V			-20	
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0$	= 0 V (Note 3			-60		mA
Icco	V _{IN}		VIN =	= V _{CC} or MIL				160	μΑ
		V _{CC} = 5.5 V	Voc = 5.5 V		CON			120	, ,
	Static Supply Current	Outputs Open	1		R _i , T _i , Parity			3.0	
ГССТ			V _{IN} = :		CLR, EN, OET, OER			1.5	mA/Bit
Įcc¤†	Dynamic Supply Current	V _{CC} = 5.5 V (No	V _{CC} = 5.5 V (Note 4)					400	μΑ/Bit/ MHz

Notes: 1. n = number outputs, m = number of inputs.

^{2.} Input thresholds are tested in combination with other DC parameters or by correlation.

Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				co	M'L	М	IL	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
t _{PLH}		_			15		18	ns
t _{PHL}	Propagation Delay R _i to T _i , T _i to F	٦ _i .			15		18	ns
^t PLH					19		23	ns
t _{PHL}	Propagation Delay R _i to Parity				19		23	ns
^t ZH	Output Enable Time OER, OET to	R _i , T _i and			15		18	ns
tZL	Parity				15		18	ns
tHZ	Output Disable Time OER, OET to	R _i , T _i and			15		18	ns
tLZ	Parity				15		18	ns
· ts	T _i , Parity to CLK Setup Time (Not	e 1)		18		21		ns
tH	T _i , Parity to CLK Hold Time (Note	1)	C _L = 50 pF	0		2		ns
t _{REC}	Clear (CLR) to CLK Setup Ti	me (Note 2)	$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$	15		18		ns
tpwH	Clock Pulse Width (Note 1)	HIGH	1	6		9		ns
tpwL	Clock Pulse Width (Note 1)	LOW		6		9		ns
t _{PWL}	Clear Pulse Width	LOW		6		9		ns
tpHL	Propagation Delay CLK to ERR (N	lote 1)			15		18	ns
tPLH	Propagation Delay CLR to ERR]		20		23	ns
t _{PLH}	Propagation-Delay Ti, Parity to ER	R]		29		33	ns
t _{PHL}	(PASS Mode Only) Am29C853/854				25		28	ns
tPLH					22		25	ns
tpHL	Propagation Delay OER to Parity				22		25	ns

^{*}See test circuit and waveforms.

Notes: 1. For Am29C853/Am29C855, replace CLK with EN.
2. Applies only to Am29C833.

Am29C841/Am29C843 Am29C941/Am29C943

High-Performance CMOS Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches
 - D-Y propagation delay = 7 ns typical
- Low standby power
- IOL = 24 mA, Commercial and Military

- JEDEC FCT-compatible specs
- Extra-wide (9- and 10-bit) data paths
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION

The Am29C841 and Am29C843 CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800 latches are produced with AMD's exclusive CS-11 CMOS process, and feature typical propagation delays of 7 ns, as well as an output current drive of 24 mA


The Am29C841 is a buffered, 10-bit version of the popular '373 function. The Am29C843 is a 9-bit buffered latch with

Preset (PRE) and Clear (CLR) — ideal for parity bus interfacing in high-performance microprogrammed systems.


The Am29C841 and Am29C843 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center V_{CC} and GND pins, reduces the lead inductance of the V_{CC} and GND pins. The ordering part numbers for CMOS latches with this pinout are the Am29C941 and Am29C943; their pinouts are shown later in this data sheet.

BLOCK DIAGRAMS

Am29C841




Am29C843



Publication # Rev. Amendment
07137 C /0
Issue Date: January 1988


CONNECTION DIAGRAMS Top View



LOGIC SYMBOLS

Am29C841

ŌĒ ·



FUNCTION TABLES

LS000463

Am29C841

	Inputs Internal Outputs OE LE D _i Q̄ _i Ȳ _i		Inputs Internal Outputs				
ŌĒ			Function				
Н	Х	Х	Х	Z	Hi-Z		
Н	Н	L	Н	Z	Hi-Z		
Н	Н	Н	L	Z	Hi-Z		
Н	L	х	NC	Z	Latched (Hi-Z)		
L	Н	L	Н	L	Transparent		
L	Н	Н	L	н	Transparent		
L	L	Х	NC	NC	Latched		

Am29C843

		Inputs			Internal	Outputs	
CLR	PRE	ŌĒ	LE	Di	Qi	Yi	Function
Н	Н	Н	Х	Х	Х	Z	Hi-Z
Н	Н	Н	Н	Н	L	Z	Hi-Z
Н	Н	Н	Н	L	Н	Z	Hi-Z
Н	н	н	L	х	NC	z	Latched (Hi-Z)
Н	Н	L	Н	Н	L	Н	Transparent
Н	Н	L	Н	L	Н	L	Transparent
Н	Н	L	L	Х	NC	NC	Latched
Н	L	L	Х	Х	L	Н	Preset
L	Н	٦	Х	Х	Н	L	Clear
L	L	٦	Х	Х	Н	Н	Preset
L	·H	н	L	х	L	Z	Latched (Hi-Z)
Н	L	н	L	х	L	Z	Latched (Hi-Z)

H = HIGH


NC = No Change Z = High Impedance

L = LOW X = Don't Care

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Com	binations
AM29C841	PC, PCB, DC, DCB, DE, SC, JC,
AM29C843	LC
AM29C941	PC, PCB, DC,
AM29C943	DCB, DE

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations							
AM29C841	(DLA /DVA /DOA						
AM29C843	/BLA, /BKA, /B3A						
AM29C941	/BLA						
AM29C943	/BLA						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C841/Am29C843

D_i Data Inputs (Input)

Di are the latch data inputs.

Yi Data Outputs (Output)

Yi are the three state data outputs.

LE Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

OE Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When \overline{OE} is HIGH, the Y_i outputs are in the high impedance state.

Am29C843 Only

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if \overline{OE} is LOW. PRE overrides the \overline{CLR} pin. PRE will set the latch independent of the state of \overline{OE} .

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the outputs are LOW if OE is LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential
117
Continuous
DC Output Voltage0.5 V to V _{CC} + 0.5 V
DC Input Voltage0.5 V to +V _{CC} + 0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+48 mA (2 x IOL)
ISOURCE 30 mA (2 x I _{OH})
Total DC Ground Current .(n x I _{OL} + m x I _{CCT}) mA (Note 1)
Total DC V_{CC} Current (n x I_{OH} + m x I_{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Temperature (T _A) 0 to +70°C
Supply Voltage (VCC) +4.5 V to +5.5 V
Military (M) and Extended Commercial (E) Devices
Temperature (T _A)55 to +125°C
Supply Voltage (V _{CC}) +4.5 V to +5.5 V
Operating ranges define those limits between which the

functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Tes	st Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}					Volts
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24 mA			0.5	Volts
V _{IH}	Input HIGH Voltage	Guaranteed Input Log Voltage for All Inputs			2.0		Volts
V _{IL}	Input LOW Voltage		Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)				Volts
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -1	V _{CC} = 4.5 V, I _{IN} = -18 mA			-1.2	Volts
	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = GI	V _{CC} = 5.5 V, V _{IN} = GND			-10	μА
IIL	Imput LOW Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4$	V _{CC} = 5.5 V, V _{IN} = 0.4 V				-5 µA
1	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.	7 V			5	
ІІН	Input High Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$	5 V			10	μΑ
lоzн	Output Off-State Current	$V_{CC} = 5.5 \text{ V}, V_0 = 5.5$	V or 2.7 V (Note	9 3)		+ 10	μΑ
lozL	(High Impedance)	$V_{CC} = 5.5 \text{ V}, V_0 = 0.4$	V or GND (Note	3)		-10	μΑ
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V}$	/ (Note 4)		-60		mA
lana			V _{IN} = V _{CC} or	MIL		160	μΑ
Icca		V _{CC} = 5.5 V	GND	COM'L		120	μΛ
	Static Supply Current	Outputs Open		Data Input		1.5	
ГССТ			V _{IN} = 3.4 V			3.0	mA/Bit
I _{CCD} †	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)				275	μΑ/MHz Bit

Notes: 1. n = number of outputs, m = number of inputs.

^{2.} Input thresholds are tested in combination with other DC parameters or by correlation.

Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.
 Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.

Not more than one output shorted at a time. Duration should not exceed 100 millises
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

⁺ Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				COMM	ERCIAL	MILI	TARY	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
tpLH					11		14	ns
t _{PHL}	Data (D _i) to Output Y_i (LE = HI	GH)			11		14	ns
ts	Data to LE Setup Time]	3		3		ns
t _H	Data to LE Hold Time]	4		4		ns
tpLH	Latch Enable (LE) to Yi				12		14	ns
t _{PHL}	Laten Enable (EE) to 11	Laten Enable (LE) to 1			12		14	ns
t _{PLH}	Propagation Delay.				13		15	ns
tphL	Preset to Yi				13		15	ns
t _{REC}	Preset (PRE _) to LE Setup	Time		4		4		ns
tpLH	Propagation Delay,		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$		12		14	ns
tpHL	Clear to Yi		$R_1 = 500 \Omega$		12		14	ns
t _{REC}	Clear (CLR _) to LE Setup	Time		3		3		ns
tpwH	LE Pulse Width	HIGH		6		9		ns
t _{PWL}	Preset Pulse Width	LOW	1	8		12		ns
tpwL	Clear Pulse Width	LOW		8		12		ns
tzH	Output Enable Time OE to	0			12		14	ns
tzL	Output Enable Time OE L to Yi				12		14	ns
tHZ	Output Disable Time OE J to	2 V:			12		14	ns
tLZ	Culput Disable Time OE _ 10	ווי ט			12		14	ns

^{*}See Test Circuit and Waveforms.

Am29C861/Am29C863 Am29C961/Am29C963

High-Performance CMOS Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 T-R delay = 7 ns typical
- Low standby power
- JEDEC FCT-compatible specs

- IOL = 24 mA, Commercial and Military
- 200-mV typical hysteresis on data input ports
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins


GENERAL DESCRIPTION

The Am29C861 and Am29C863 CMOS Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. The Am29C861 is a 10-bit bidirectional transceiver; the Am29C863 is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C861 and Am29C863 are produced with AMD's exclusive CS-11 CMOS process, and features a typical propagation delay of 7 ns, as well as an output current drive of 24 mA.


The Am29C861 and Am29C863 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center V_{CC} and GND pins, reduces the lead inductance of the V_{CC} and GND pins. The ordering part numbers for CMOS transceivers with this pinout are the Am29C961 and Am29C963; their pinouts are shown later in this data sheet.

BLOCK DIAGRAMS

Am29C861




Am29C863




Publication # Rev. Amendment C /0
Issue Date: January 1988


CONNECTION DIAGRAMS Top View



LOGIC SYMBOLS

Am29C861





LS000382

FUNCTION TABLES

Am29C861

	Inp	uts		Out	puts	
OET	OER	Ri	Ti	Ri	Ti	Function
L	Н	L	N/A	N/A	L	Transmit
L	Н	Н	N/A	N/A	Н	Transmit
Н	L	N/A	L	L	N/A	Receive
Н	L	N/A	Н	Н	N/A	Receive
Н	Н	х	×	Z	Z	Hi-Z

Am29C863

		Inp	Out	puts				
OET ₁	OET ₂	OER ₁	OER ₂	Ri	Ti	Ri	Ti	Function
L	L	Н	Х	L	N/A	N/A	L	Transmit
L	L.	×	Н	L	N/A	N/A	L	Transmit
Н	X	L	L	N/A	L	L	N/A	Receive
Х	Н	L	L	N/A	L	L	N/A	Receive
L	L	Н	Х	Н	N/A	N/A	Н	Transmit
L	L	×	Н	Н	N/A	N/A	Н	Transmit
Н	Х	L	L	N/A	Н	Н	N/A	Receive
Х	Н	L	L	N/A	Н	Н	N/A	Receive
Н	х	Н	Х	X	Х	Z	Z	Hi-Z
Х	Н	X	Н	×	х	Z	Z	Hi-Z

H = HIGH L = LOW Z = High Impedance


X = Don't Care N/A = Not Applicable

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

Am29C963 CMOS 9-Bit Transceiver (Center-V_{CC}-and-GND Pinout)

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM29C861	PC, PCB, DC, DCB,				
AM29C863	DE, SC, JC, LC				
AM29C961	PC, PCB, DC,				
AM29C963	DCB, DE				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations						
AM29C861	/DLA /DVA /DOA					
AM29C863	/BLA, /BKA, /B3A					
AM29C961	/BLA					
AM29C963] /BLA					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C861

OER Output Enable-Receive (Input, Active LOW) When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R_i are outputs, T_i are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R_i are inputs, T_i are output).

R_i Receive Port (Input/Output)

R_i are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output)

 $T_{\rm i}$ are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Am29C863

OER₁ Output Enables-Receive (Input, Active LOW) When both OER₁ and OER₂ are LOW while OET₁ or OET₂ (or both) are HIGH, the device is in the Receive mode (R_i are outputs, T_i are inputs).

OET_i Output Enables-Transmit (Input, Active LOW)
When both OET₁ and OET₂ are LOW while OER₁ or OER₂
(or both) are HIGH, the device is in the Transmit mode (R_i are inputs, T_i are outputs).

Ri Receive Port (Input/Output)

R_i are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output)

 $T_{\rm i}$ are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential
Continuous
DC Output Voltage0.5 V to $V_{CC} + 0.5 V$
DC Input Voltage0.5 V to V _{CC} + 0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+48 mA (2 x IOL)
ISOURCE 30 mA (2 x I _{OH})
Total DC Ground Current .(n x I _{OL} + m x I _{CCT}) mA (Note 1)
Total DC V_{CC} Current (n x I_{OH} + m x I_{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) and Extended Commercial	(E) Devices
Temperature (T _A)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is quaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbols	Parameter Description		Test Conditions			Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _I	V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _{IL}		I _{OH} = -15 mA			Volts	
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _I	L	I _{OL} = 24 m/	4		0.5	Volts	
VIH	Input HIGH Voltage	Guaranteed Inp Voltage for All				2.0		Volts	
VIL	Input LOW Voltage	Guaranteed Inp Voltage for All					0.8	Volts	
VI	Input Clamp Voltage	V _{CC} = 4.5 V, III	V _{CC} = 4.5 V, I _{IN} = -18 mA				-1.2	Volts	
1	Input LOW Current	V _{CC} = 5.5 V In	V _{CC} = 5.5 V Input V		V _{IN} = 0.0 V		-10	μΑ	
L	input LOVV. Current	Only		V _{IN} = 0.4 V			-5	μΛ	
Iн	Input HIGH Current	TVCC 5.5 v mpar		V _{IN} = 2.7 V			5	μΑ	
חוי	input that curent			V _{IN} = 5.5 V			10		
lozн		V _{CC} = 5.5 V			15	μΑ			
·OZH	Output Off-State Current						20	μΑ	
lozL	(High Impedance)			001			-15		
-02L		I/O Port	I/O Port V _{OUT} = 0.0 V			-20	,		
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, \text{ V}_{CC}$	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V (Note 3)}$		-60		mA		
Icca			VIN	= V _{CC} or	MIL		160	μΑ	
		V _{CC} = 5.5 V,	GND		COM'L		120	, , ,	
Ісст	Static Supply Current	Outputs Open			Data Input		1.5		
		VIN		= 3.4 V	OER ₁ , OER ₂ , OET ₁ , OET ₂		3.0	mA/Bit	
ICCD†	Dynamic Supply Current	V _{CC} = 5.5 V (Note 4)				400	μΑ/ MHz/Bit		

Notes: 1. n = number of outputs, m = number of inputs.

^{2.} Input thresholds are tested in combination with other DC parameters or by correlation.

^{3.} Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.

^{4.} Measured at a frequency \leq 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			СОММ	ERCIAL	MILI		
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
t _{PLH}	Propagation Delay from	$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		10		12	ns
tpHL	R _i to T _i or T _i to R _i Am29861A/Am29863A (Non-inverting)			10		12	ns
t _{ZH}	Output Enable Time OET to			14		16	ns
t _{ZL}	T _i or OER to R _i			14		16	ns
tHZ	Output Disable Time OET to			14		16	ns
tLZ	T _i or OER to R _i			14		16	ns

^{*}See Test Circuit and Waveforms.

Am29C818

CMOS Pipeline Register with SSRTM Diagnostics

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- High-speed noninverting 8-bit parallel register for any data path or pipelining application
- WCS (Writable Control Store) pipeline register
 - Load WCS from serial register
 - Read WCS via serial scan
- Alternate sourced as SN74ACT818

- High-speed 8-bit "shadow register" with serial shift mode for Serial Shadow Register (SSR) Diagnostics
 - Controllability: serial scan in new machine state
 - Observability: serial scan out diagnostics routine results
- · Low standby power

GENERAL DESCRIPTION


The Am29C818 is a high-speed, general-purpose pipeline register with an on-board shadow register for performing Serial Shadow Register (SSR) Diagnostics and/or Writable Control Store loading.

The D-to-Y path provides an 8-bit parallel data path pipeline register for *normal* system operation. The shadow register can load parallel data to or from the pipeline register and can output data through the D input port (as in WCS loading).

The 8-bit shadow register has multiplexer inputs that select parallel inputs from the Y-port or adjacent bits in the shadow register to operate as a shift register. In the serial

shift mode, SDI is shifted into the '0' location of the Shadow register and the contents of '7' location appear at the SDO output. This register can then participate in a serial loop throughout the system where normal data, address, status and control registers are replaced with Am29C818 Diagnostic Pipeline Registers. The loop can be used to scan in a complete test routine starting point (data, address, etc.). Then after a specified number of clock cycles, the data clocked out can be compared to the expected results. WCS loading can be accomplished using the same technique. An instruction word can be serially shifted into the shadow register and written into the WCS RAM by enabling the D output.


BLOCK DIAGRAM



IMOX and SSR are trademarks of Advanced Micro Devices, Inc.

Publication # Rev. Amendment
09323 B /0
Issue Date: January 1988

CONNECTION DIAGRAMS Top View



- *Also available in 24-Pin Flatpack and Small Outline package; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

ORDERING INFORMATION


Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

b. Speed Option (if applicable)

Am29C818 CMOS Pipeline Register with SSR Diagnostics

- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations AM29C818 PC, PCB, DC, DCB, DE, SC, JC, LC

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Co	mbinations
AM29C818	/BLA, /BKA, /B3A

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Parallel Data Inputs (Input/Output) Do - D7

Parallel data input to the pipeline register or parallel data output from the shadow register (see Function Table for control modes).

DCLK **Diagnostics Clock (Input)**

Diagnostics/WCS clock for loading shadow register (serial or parallel modes - see Function Table).

MODE **Mode Control (Input)**

Control input for pipeline register multiplexer and shadow register control (see Function Table).

OEY Y-Port Output Enable (Input: Active LOW) Active LOW output enable for Y-port.

PCLK Pipeline Register Clock (Input)

Pipeline register clock input loads D-port or shadow register contents on LOW-to-HIGH transition.

SDI Serial Data Input (Input)

Input to shadow register (see Function Table).

Serial Data Input (Output)

Output from shadow register.

Y₀ - Y₇ Parallel Data Outputs (Input/Output)

Data outputs from the pipeline register and parallel inputs to the shadow register.

FUNCTIONAL DESCRIPTION

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DCLK, MODE and SDI determines what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. MODE selects whether

the data source is the data input or the shadow register output. Because of the independence of the clock inputs data can be shifted in the shadow register via DCLK and loaded into the pipeline register from the data input via PCLK simultaneously. As long as no setup or hold times are violated, this simultaneous operation is legal.

	Inp	uts		Outputs			
SDI	MODE	DCLK	PCLK	SDO		Pipeline Register	Operation
х	L	t	х	S ₇	S _i ←S _{i−1} S ₀ ←SDI	NA	Serial Shift; D ₇ - D ₀ Disabled
Х	L	Х	Ť	S ₇	NA	P _i ← D _i	Normal Load Pipeline Register
L	Н	t	Х	ŞDI	S _i ←Y _i	NA	Load Shadow Register from Y; D7 - D0 Disabled
Х	Н	Х	Ť	SDI	NA	Pi←Si	Load Pipeline Register from Shadow Register
Н	Н	1	Х	SDI	Hold*	NA	Hold Shadow Register; D ₇ - D ₀ Enabled*

^{*}Although not shown, Hold is implemented by gating DCLK internally.

FUNCTION TABLE DEFINITIONS

INPUTS

H = HIGH

L = LOW

X = Don't Care

= LOW-to-HIGH transition

OUTPUTS

S7 - S0 Shadow Register outputs P7 - P0

Pipeline Register outputs


D7 - D0 Data I/O port

- Y₀ Y I/O port


Not applicable output is not a function of the

specified input combinations.

BLOCK DIAGRAM



SHADOW REGISTER



An Introduction to Serial Shadow Register (SSR) Diagnostics

Diagnostics

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware-related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals - address, data, control and status - to exercise all portions of the system under test. These two capabilities – observability and controllability – provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs, and determine whether the system is functioning correctly.

Testing Combinational and Sequential Networks

The problem of testing a combinational logic network is well understood (Figure 1). Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set at test vectors will discover.




Figure 1. Combinational Logic Network

A sequential network (Figure 2) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best, and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.




Figure 2. Sequential Network

Serial Shadow Register Diagnostics

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 3 shows the method by which serial shadow register diagnostics accomplishes these two functions.




Figure 3. SSR Diagnostics Diagram

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PLCK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled (Figure 4). This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.




Figure 4. SSR Diagnostics Logical Path

A Typical Computer Architecture with SSR Diagnostics

When normal pipeline registers are replaced by SSR diagnostics pipeline registers system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable. Figure 5 shows a typical computer system using the Am29C818.

Serial paths have been added to all the important state registers (macro instruction, data, status, address, and micro instruction registers). This extra path will make it easier to diagnose system failures by breaking the feed-back paths and turning sequential state machines into combinatorial logic

blocks. For example, the status outputs of the ALU may be checked by loading the micro instruction register with the necessary micro instruction. The desired ALU function is then executed and the status outputs captured in the status register. The status bits can then be serially shifted out and checked for validity.

A single diagnostic loop was shown in Figure 5 for simplicity, but several loops can be employed in more complicated systems to reduce scan time. Additionally, the Am29C818's can be used to sample intermediate test points not associated with normal state information. These additional test points can further ease diagnostics, testability and debug.




Figure 5. Typical System Configuration

Use of the Am29C818 Pipeline Register in Writable Control Store (WCS) Designs

The Am29C818 SSR diagnostics/WCS Pipeline Register was designed specifically to support writable control store designs. In the past, designers of WCS based systems needed to use an excessive amount of support circuitry to implement a WCS. As shown in Figure 7, additional input and output buffers are necessary to provide paths from the parallel input data bus to the memory, and from the instruction register to the output data bus. The input port is necessary to write data to the control store, initializing the micromemory. The output port provides the access to the instruction register, indirectly allowing the RAM to be read. Additionally, access to the instruction register is useful during system debugging and system diagnostics.

The Am29C818 supports all of the above operations (and more) without any support circuitry. Figure 6 shows a typical WCS design with the Am29C818. Access to memory is now possible over the serial diagnostics port. The instruction register contents may be read by serially shifting the information out on the diagnostics port. Additionally, the instruction register may be written from the serial port via the shadow register. This simplifies system debug and diagnostics operations considerably.

Conclusion

Serial Shadow Register diagnostics provides the observability and controllability necessary to take any sequential network and turn it into a combinational network. This provides a method for pin-pointing digital system hardware failures in a systematic and well-understood fashion.







Figure 6. Am29C818-Based WCS Application



53

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Output Voltage0.5 V to V _{CC} +0.5 V
DC Input Voltage0.5 V to V _{CC} +0.5 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+48 mA (2 x IOL)
ISOURCE 30 mA (2 x I _{OH})
Total DC Ground Current .(n x I _{OL} + m x I _{CCT}) mA (Note 1)
Total DC V_{CC} Current (n x I_{OH} + m x I_{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (TA)	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) and Extended Commercia	I (E) Devices
Temperature (T _A)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
_	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Conditions				Units
VoH	Output HIGH Voltage	$V_{CC} = 4.5 \text{ V} V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -15 \text{ mA}$			2.4		Volts
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24 mA	,		0.5	Volts
VIH	Input HIGH Voltage	Guaranteed Input Logic	al HIGH Voltage for All I	nputs (Note 2)	2.0		
V _{IL}	Input LOW Voltage	Guaranteed Input Logic	al LOW Voltage for All I	nputs (Note 2)		0.8	Volts
V _{IC}	Input Clamp Voltage	$V_{CC} = 4.5 \text{ V},$ $I_{IN} = -18 \text{ mA}$				-1.2	Volts
	Input LOW Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = GNC$	$V_{CC} = 5.5 \text{ V}, V_{IN} = \text{GND}$			-10	μΑ
11L	par zarron,	V _{CC} = 5.5 V, V _{IN} = 0.4 V				-5	
lн	Input HIGH Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7 \text{ V}$				5	μΑ
3111		V _{CC} = 5.5 V, V _{IN} = 5.5 V				10]
I		V _{CC} = 5.5 V	V _O = 2.4 V	V _O = 2.4 V		15	
lozн	Output Off-State Current	VCC - 5.5 V	$V_O = V_{CC}$			20	μΑ
lo-	(High Impedance)			$V_{O} = 0.4 \text{ V}$		-15	
lozl		VCC = 5.5 V	$V_{CC} = 5.5 \text{ V}$ $V_O = \text{GND}$			-20	μΑ
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _{OUT} = 0 V (Note 3)			-60		mA
lana			V _{IN} = V _{CC} or GND	MIL			
Icco	Static Supply Current	V _{CC} = 5.5 V	AIM - ACC OL GIAD	COM'L			μΑ
looz	1 '''	Outputs Open	V _{IN} = 3.4 V				mA/Bit
CCT	ССТ	VIN - 3.4 V				IIIA/BIL	
iccpt	Dynamic Supply Current	V _{CC} = 5.5 V (Note 4)			μΑ/ MHz/Bit		

n = number of outputs, m = number of inputs.

2. Input thresholds are tested in combination with other DC parameters or by correlation.

Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		СОММ	ERCIAL	MILI	TARY]
		Test Conditions	Min.	Max.	Min.	Max.	Units
	PCLK → Y _x			12		14	ns
t _{PLH}	MODE - SDO			12		14	ns
and t _{PHL}	SDI → SDO			12		14	ns
	DCLK SDO			12		14	ns
	D _x → PCLK		4		6		ns
	MODE → PCLK		6		8		ns
	Y _x →DCLK		6		8		ns
ts	MODE DCLK		6		8		ns
	SDI → DCLK		6		8		ns
	DCLK → PCLK		20		20		ns
	PCLK → DCLK		20		20		ns
	D _x → PCLK		2		2		ns
	MODE → PCLK	See Test	2		2		ns
t _H	Y _x →DCLK	Output Load	2		2		ns
	MODE → DCLK	Conditions	2		2		ns
	SDI - DCLK	7	2		2		ns
	OEY → Y _x			12		14	ns
t _{LZ}	DCLK → D _x			14		16	ns
	OEY → Y _x	7		12		14	ns
tHZ	DCLK → D _x			14		16	ns
	OEY → Y _x			14		16	ns
t _{ZL}	DCLK → D _x	7		18		20	ns
	ŌEY → Y _X			14		16	ns
tzH	DCLK - D _x			18		20	ns
	PCLK (HIGH and LOW)	7	8		10		ns
tpw	DCLK (HIGH and LOW)	7	8		10		ns

Am29821A/Am29823A/Am29825A Am29921A/Am29923A/Am29925A

High-Performance Bus Interface Registers

DISTINCTIVE CHARACTERISTICS

- High-speed parallel positive edge-triggered registers with D-type flip-flops
 - CP-Y tpD = 6 ns typical
- Buffered common Clock Enable (EN) and asynchronous Clear input (CLR)
- Three-state outputs glitch free during power-up and down. Outputs have Schottky clamp to ground
- IOL: 48 mA Commercial, 32 mA Military
- Higher speed, lower power versions of the Am29821, Am29823, & Am29825
- Am29900A DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION

The Am29821A, Am29823A, and Am29825A Buffered Registers are designed to eliminate the extra devices required to buffer stand alone registers and to provide extra data width for address/data paths or buses carrying parity. The Am29800A registers are produced with AMD's exclusive IMOX* bipolar process, and feature typical propagation delays of 6 ns, as well as high-capacitive drive capability.


The Am29821A is a buffered, 10-bit version of the popular '374/'534 functions. The Am29823A is a 9-bit wide buffered register with Clock Enable ($\overline{\text{EN}}$) and Clear ($\overline{\text{CLR}}$)—ideal for parity bus interfacing in high-performance microprogrammed systems. The Am29825A. an 8-bit buffered

register, has all the 9-bit controls plus multiple enables $(\overline{OE}_1, \overline{OE}_2, \overline{OE}_3)$ to allow multi-user control of the interface; e.g., \overline{CS} , DMA, and RD/ \overline{WR} . The device is ideal for use as an output port requiring high I_{OL}/I_{OH} .

The Am29800A registers are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. The ordering part numbers for registers with this pinout are the Am29921A, Am29923A, and Am29925A; their pinouts are shown later in this data sheet.

BLOCK DIAGRAMS**

Am29821A




Publication # Rev. Amendment
07138 C /0
Issue Date: January 1988

^{*}IMOX is a trademark of Advanced Micro Devices, Inc.

^{**}See following page for additional Block Diagrams.


BLOCK DIAGRAMS (Cont'd.)


Am29823A



BD005512


Am29825A







LOGIC SYMBOLS

Am29821A





Am29825A



FUNCTION TABLES

Am29821A

Inputs		Internal Outputs			
ŌĒ	Di	СР	Qi	Yi	Function
H	L	† †	H	Z Z	Hi-Z
L	L H	†	H	L H	Load

H = HIGH L = LOW

↑ = LOW-to-HIGH Transition Z = High Impedance

FUNCTION TABLES (Cont'd.)

Am29823A

	Inputs				Internal	Outputs	
ŌĒ	CLR	EN	Dį	СР	Qi	. Yi	Function
H	H	L	L	† †	H	Z Z	Hi-Z
H	L L	X	X	X	H H	Z L	Clear
H	II	H	X	X	NC NC	Z NC	Hold
H	# # # # # # # # # # # # # # # # # # #	بالالال	LHLH	† † †	ILIL	Z Z L H	Load

Am29825A

Inputs				internal	Outputs		
OE*	CLR	EN	Di	СР	Qi	Yį	Function
L	H	L	H	† †	ГH	Z Z	Hi-Z
L H	L	X	X	X	H	Z L	Clear
L	H	H	X	X	NC NC	Z NC	Hold
L H H	TITI		H	† † †	HLHL	Z Z L H	Load

^{*}OE is an Active-HIGH internal signal produced as follows:

ŌĒ₁	ŌĒ ₂	ŌE ₃	OE
Н	Х	х	L
Х	Н	х	L
X	×	н	L
L	L	L	Н


H = HIGH L = LOW X = Don't Care

NC = No Change † = LOW-to-HIGH Transition Z = High Impedance

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations						
AM29821A						
AM29823A	PC, PCB, DC, DCB, DE, SC, JC, LC					
AM29825A	7 52, 50, 50, 20					
AM29921A						
AM29923A	PC, PCB, DC, DCB, DE					
AM29925A	1					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Cor	mbinations
AM29821A	
AM29823A	/BLA, /BKA, /B3A
AM29825A	
AM29921A	
AM29923A	/BLA
AM29925A	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

D_i Data Input (Input)

Di are the register data inputs.

Yi Data Outputs (Output)

Yi are the three-state data outputs.

CP Clock Pulse (Input, LOW-to-HIGH Transition)

Clock Pulse is the clock input for the registers. Data is entered into the registers on LOW-to-HIGH transitions.

Am29821A Only

OE Output Enable (Input, Active LOW)

When the \overline{OE} input is HIGH, the Y_i outputs are in the high-impedance state. When \overline{OE} is LOW, the register data is transferred to the Y_i outputs.

Am29823A Only

EN Clock Enable (Input, Active LOW)

When the \overline{EN} input is LOW, data on the D_i inputs are transferred to the \overline{Q}_i outputs on the LOW-to-HIGH clock transition. When \overline{EN} is HIGH, the \overline{Q}_i outputs do not change state, regardless of data or clock input transitions.

CLR Clear (Input, Active LOW)

When $\overline{\text{CLR}}$ is LOW, the internal register is cleared. When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the Y_i outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the register.

OE Output Enable (Input, Active LOW)

When the \overline{OE} input is HIGH, the Y_i outputs are put in the high-impedance state. When \overline{OE} is LOW, the register data is passed to the Y_i outputs.

Am29825A Only

EN Clock Enable (Input, Active LOW)

When the $\overline{\text{EN}}$ input is LOW, data on the D_i inputs are transferred to the \overline{Q}_i outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the \overline{Q}_i outputs do not change state, regardless of data or clock input transitions.

CLR Clear (Input, Active LOW)

When $\overline{\text{CLR}}$ is LOW, the internal register is cleared. When $\overline{\text{CLR}}$ is LOW and all $\overline{\text{OE}}_i$ are LOW, the Y_i outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the register.

OE Output Enables (Input, Active LOW)

When \overline{OE}_1 , \overline{OE}_2 , and \overline{OE}_3 are all LOW, register data is passed to the Y_i outputs. If any or all \overline{OE}_i are HIGH, the Y_i outputs are put in a high-impedance state.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Outputs
for High Output State0.5 V to 5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature (T _A) Supply Voltage (V _{CC})	
Military (M) and Extended Commercial (Temperature (T _C)	55 to +125°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A. Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description			Min.	Max.	Units
	0	V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		
VOH	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -24 mA	2.0		Volts
VOL	Output LOW Voltage	V _{CC} = 4.5 V	MIL, IOL = 32 mA		0.5	Volts
VOL	Output EOVV Voltage	VIN = VIH or VIL	COM'L, I _{OL} = 48 mA		0.5	VOIIS
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical Voltage for All Inputs (No		2.0		Volts
VIL	Input LOW Voltage	Guaranteed Input Logical Voltage for All Inputs (No			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18 mA			-1.2	Volts
l _{IL}	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V			-500	μΑ
lін	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7 V			50	μΑ
l _l	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V			100	μΑ
lozL	Output Off-State Current		V _O = 0.4 V		-50	μΑ
lozн	(High Impedance)	V _{CC} = 5.5 V	V _O = 2.7 V		50	
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _{OUT} = 0 V	(Note 2)	-75	-250	mA
l _{OFF}	Bus Leakage Current	V _{CC} = 0 V, V _{OUT} = 2.9 V			100	μΑ
			Outputs LOW	100		
		Am29821A/Am29921A	Outputs HIGH		88	mA
			Outputs Hi-Z	97		
loo	Supply Current		Outputs LOW		100	
lcc	(Note 3)	Am29823A/Am29823A	Outputs HIGH		88	mA
			Outputs Hi-Z		96	
		Am29825A/Am29925A	Outputs LOW		94	mA
		AIII29020A/AIII29920A	Outputs HIGH		84] ""
			Outputs Hi-Z		92]

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.
 Clock input, CP, is HIGH after clocking in data. Parameter tested with V_{CC} = Max. and outputs unloaded.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

		Parameter Description		COMM	ERCIAL	MILITARY		
Parameter Symbol				Min.	Max.	Min.	Max.	Units
tpLH	Propagation Delay Clock to Yi			3.5	8	3.5	9	ns
^t PHL	(OE = LOW)			3.5	10	3.5	11.5	ns
ts	Data to CP Setup Time			4		5		ns
tн	Data to CP Hold Time	Data to CP Hold Time Enable (EN L) to CP Setup Time		2		2		ns
ts	Enable (EN L) to CP Setup			6		7		ns
ts	Enable (EN _) to CP Setup	Enable (EN _) to CP Setup Time		4		5		ns
tн	Enable (EN) Hold Time		CL = 50 pF	2		2		ns
tpHL	Propagation Delay, Clear to Yi		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		14		15	
t _{REC}	Clear (CLR _) to CP Setup	Time	1,2 555 23	6		8		ns
t _{PWH}		HIGH	*	7		8		ns
tpwL	Clock Pulse Width	LOW		7		8		ns
tpwL	Clear Pulse Width	LOW		6		7		ns
^t zH					11		12	ns
tzL	Output Enable Time OE L to	γį			12		13	ns
tHZ		.,			8		9	ns
tLZ	Output Disable Time OE 📗 t	O Yi			8		9	ns

^{*}See Test Circuit and Waveforms.

High-Performance Buffers

DISTINCTIVE CHARACTERISTICS

- High-speed buffers and inverters
 tpD = 5.0 ns Typical
- 200-mV minimum input hysteresis on input data ports
- Three-state outputs glitch-free during power-up and power-down
- IOL: 48 mA Commercial, 32 mA Military
- Higher speed, lower power versions of the Am29827/Am29828


GENERAL DESCRIPTION

The Am29827A and Am29828A Bus Buffers provide highperformance bus interface buffering for wide address/data paths or buses carrying parity. Both devices feature a 10-bit wide data path and NORed output enables for maximum control flexibility. The Am29827A has non-inverting outputs, while the Am29828A has inverting outputs. Each device features data inputs with 200-mV minimum input hysteresis to provide improved noise immunity. The Am29827A and Am29828A are produced with AMD's proprietary IMOX* bipolar process, and feature typical propagation delays of 5 ns. Package options include DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

Each member of the Am29800A/Am29900A Bus Interface Family is designed to drive high-capacitive loads while providing low-capacitive bus loading at both inputs and outputs.


BLOCK DIAGRAMS

Am29827A



BD001092

Am29828A



BD001093

Publication # Rev. Amendment C /0 Issue Date: January 1988


CONNECTION DIAGRAMS Top View

Am29827A/Am29828A

DIPs*

LCC**






- *Also available in 24-Pin Flatpack and Small Outline Package; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29827A

$\begin{array}{c|c} D_i & \hline \\ \hline OE_1 & \hline \\ \hline OE_2 & \hline \\ \\ \\ LS000391 \end{array}$

Am29828A



FUNCTION TABLES

Am29827A

	Inputs		Outputs	
ŌE ₁	ŌE ₂	Di	Yį	Function
L	L	Н	Н	Transparent
L	L	L	L	Transparent
Х	Н	Х	Z	Hi-Z
Н	Х	Х	Z	Hi-Z

Am29828A

	Inputs		Outputs	
ŌE ₁	ŌE ₂	Di	Yi	Function
L	L	Н	L	Transparent
L	L	L	н	Transparent
Х	Н	Х	Z	Hi-Z
Н	Х	Х	Z	Hi-Z

H = HIGH

L = LOW


X = Don't Care

Z = High Impedance

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations									
AM29827A	PC, PCB, DC, DCB, DE, SC, JC, LC								
AM29828A	DE, SC, JC, LC								

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Cor	mbinations
AM29827A	/BLA. /BKA. /B3A
AM29828A	/BLA, /BKA, /BJA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

OEi Output Enables (Input, Active LOW)

When both Output Enables are LOW, the outputs are enabled. When either one or both are HIGH, the outputs are Hi-Z.

D_i Data Inputs (Input)

Di are the 10-bit data inputs.

Yi Data Outputs (Output)

Yi are the 10-bit data outputs.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Outputs
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
Output Current, into Outputs 100 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (TA)	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) and Extended Commercia	I (E) Devices
Temperature (T _C)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test (Conditions	Min.	Max.	Units
		V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		
V _{OH}	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -24 mA	2.0		\ \
		V _{CC} = 4.5 V	MIL, I _{OL} = 32 mA		0.5	
V _{OL}	Output LOW Voltage	VIN = VIH or VIL	COM'L, I _{OL} = 48 mA		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical for All Inputs (Note 1)	HIGH Voltage	2.0		V
		Guaranteed Input	COM'L		0.8	.,
V _{IL}	Input LOW Voltage	Logical LOW Voltage for All Inputs (Note 1)	MIL		0.7	V
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18 m	iA		-1.2	V
V _{HYST}	Input Hysteresis			200		mV
IIL	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V			-0.5	mA
l _{iH}	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7 V			50	μΑ
I _I	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V			100	μΑ
lozн	Output Off-State Current	$V_{CC} = 5.5 \text{ V}, V_0 = 2.7 \text{ V}$			50	μΑ
lozL	(High Impedance)	$V_{CC} = 5.5 \text{ V}, V_0 = 0.4 \text{ V}$			-50	μΑ
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _{OUT} = 0 V	(Note 2)	-75	-250	mA
l _{OFF}	Bus Leakage Current	V _{CC} = 0 V, V _{OUT} = 2.9 V			100	μΑ
			Outputs LOW		80	
Icc	Supply Current	V _{CC} = 5.5 V	Outputs HIGH		55	mA
		Outputs Unloaded	Outputs Hi-Z		70]

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

^{2.} Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			COMM	ERCIAL	MILI	TARY	
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
^t PLH	Data (D _i) to Output (Y _i)			8		9	ns
^t PHL	Am29827A (Noninverting)			8		9	ns
t _{PLH}	Data (Di) to Output (Yi)	C _L = 50 pF		7		8	ns
tpHL	Am29828A (Inverting)			9		10	ns
^t zH		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		11		12	ns
^t ZL	Output Enable Time OE to Yi	1.2 000 12		12		13	ns
tHZ				10		10	ns
tLZ	Output Disable Time OE to Yi			10		10	ns

^{*}See Test Circuit and Waveforms.

Am29833A/Am29853A/Am29855A

Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed bidirectional bus transceivers for processor organized devices
 - T-R delay = 6 ns typical
 - Ri-Parity delay = 9 ns typical
- Error flag with open-collector output
- Generates odd parity for all-zero protection
- 200-mV minimum input hysteresis (Commercial) on input data ports
- · High drive capability:
 - 48 mA Commercial IOL
 - 32 mA Military IOL
- Higher speed, lower power versions of the Am29833 & Am29853
- Am29855A adds new functionality

GENERAL DESCRIPTION

The Am29833A, Am29853A, and Am29855A are high-performance parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with an $\overline{\text{ERR}}$ flag showing the result of the parity test

In the Am29833A, the error flag is clocked and stored in a register which is read at the open-collector \overline{ERR} output. The \overline{CLR} input is used to clear the error flag register. In the Am29853A, a latch replaces this register, and the \overline{EN} and \overline{CLR} controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29853A and Am29833A, the parity logic defaults to


the transmit mode, so that the \overline{ERR} pin reflects the parity of the R port. The Am29855A, a variation of the Am29853A, is designed so that when both output enables are HIGH, the \overline{ERR} pin retains its current state.

The output enables, $\overline{\text{OER}}$ and $\overline{\text{OET}}$, are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both $\overline{\text{OER}}$ and $\overline{\text{OET}}$ simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

Each of these devices is produced with AMD's proprietary IMOX* bipolar process, and features typical propagation delays of 6 ns, as well as high-capacitive drive capability. Package option s include DIPs, PLCCs, LCCs, SOICs, and Flatoacks.


SIMPLIFIED BLOCK DIAGRAM

Parity Transceivers




BLOCK DIAGRAMS*

Am29833A




Am29853A



^{*}See following page for additional Block Diagrams.


BLOCK DIAGRAMS (Cont'd.) Am29855A




BD005560

CONNECTION DIAGRAMS Top View

Am29833



Am29853/Am29855



- *Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

FUNCTION TABLES

Am29833A (Register Option)

}	Inputs Outputs											
OET	ŌER	CLR	CLK	Rį	Sum of H's of R _i	Tį	Sum of H's (T _i + Parity)	Rį	T _i	Parity	ERR	Function
L L	H H H	X X X	X X X	HLLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	HLLL	エーエー	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Recieve path is disabled.
H H H H	L L L	1111	† † †	NA NA NA NA	NA NA NA NA	H H L	ODD EVEN ODD EVEN	H	NA NA NA NA	NA NA NA	H L H L	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
Х	х	L	х	Х	х	х	x	х	Х	Х	Н	Clear error flag register.
H	H	H	X	×	×	×	X	Z	Z Z	Z Z	н	Both transmitting and receiving paths are disabled.
H H L L	HHLLLL	HHXXXX	† † X X X X	JIIIJJ	ODD EVEN ODD EVEN ODD EVEN	X X NA NA NA	X X NA NA NA	Z Z NA NA NA	Z Z H H L	Z Z H L H	H L NA NA NA NA	Parity logic defaults to transmit mode. Forced-error checking.

ODD = Odd Number Even = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29833A

Inp	uts	internal to Device	Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR _{n - 1}	ERR	Function
H	† † †	H X L	H L X	H L L	Sample (1's Capture)
L	Х	Х	Х	Н	Clear

Note: OET is HIGH and OER is LOW.

H = HIGH L = LOW † = LOW-to-HIGH Transition of Clock X = Don't Care

Z = High Impedance
NA = Not Applicable
* = Store the Error State of the Last
Receive Cycle

FUNCTION TABLES (Cont'd.)

Am29853A (Latch Option)

				Inputs				Outputs				
OET	ŌER	CLR	EN	Rį	Sum of H's of R _i	Tį	Sum of H's (T _i + Parity)	Ri	Ti	Parity	ERR	Function
L L L	H H H	X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	LHLH	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L	L L L		NA NA NA NA	NA NA NA NA	H H L L	ODD EVEN ODD EVEN	TLT	NA NA NA NA	NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	1111		NA NA NA NA	NA	HILL	ODD EVEN ODD EVEN	TLT	NA NA NA NA	NA NA NA	LILI	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	н	Н	NA	NA	х	×	×	NA	NA	*	Store the state of error flag latch.
Х	Х	L	Н	Х	х	Х	×	Х	NA	NA	Н	Clear error flag latch.
H H H H	H H H	H L X	HLLL	X L H	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	• H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode
L L L	L L L	X X X	X X X	エエーー	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L L	HL	NA NA NA NA	Forced-error checking.

Am29855A (Latch Option)

				Inputs					Out	puts		
OET	OER	CLR	EN	Rį	Sum of H's of R _i	Τį	Sum of L's (T _i + Parity)	Rį	Τį	Parity	ERR	Function
L L L	H H H	X X X	X X X	HLLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	LHLH	*	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L	L L L	L L L	NA NA NA NA	NA NA NA NA	H	ODD EVEN ODD EVEN	HLL	NA NA NA NA	NA NA NA NA	H	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	TITI		NA NA NA NA	NA NA NA NA	HHLL	ODD EVEN ODD EVEN	HHUU	NA NA NA	NA NA NA		Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	Н	Н	NA	NA	×	X	х	NA	NA	*	Store the state of error flag latch.
Х	X	L	H	Х	Х	X	X	X	NA	NA	н	Clear error flag latch.
H	H	H L	H	X X	×	X	X X	Z Z	Z Z	Z Z	н	Both transmitting and receiving paths are disabled.
L L L	L L L	X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	H L H L	*	Forced-error checking.

H = HIGH L = LOW ↑ = LOW-to-HIGH transition of clock X = Don't Care

Z = High impedance
NA = Not applicable
* = Store the Error state of the last
Receive cycle

Odd = Odd number Even = Even number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE Error Flag Output

Am29853A/Am29855A


inp	uts	Internal to Device	Outputs Pre-state	Output	-
EN	CLR	Point "P"	ERR _{n-1}	ERR	Function
L L	L L	L H	X X	L H	Pass
L L L	H H H	L X H	X L H	L L H	Sample (1's Capture)
Н	L	Х	Х	Н	Clear
ΙI	H	X X	ıπ	L H	Store

Note: OET is HIGH and OER is LOW.

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM29833A					
AM29853A	PC, PCB, DC, DCB, DE, SC, JC, LC				
AM29855A	52, 66, 66, 26				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. **Device Number**

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations						
AM29833A						
AM29853A	/BLA, /BKA, /B3A					
AM29855A						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29833A, Am29853A/Am29855A

OER Output Enable-Receive (Input, Active LOW) When LOW in conjunction with OET HIGH, the devices a

When LOW in conjunction with $\overline{\text{OET}}$ HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with $\overline{\text{OER}}$ HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

R_i Receive Port (Input/Output, Three-State)

R_i are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output, Three-State)

T_i are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Ti and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29833A Only

ERR Error Flag (Output, Open Collector)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLR Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29853A/Am29855A Only

ERR Error Flag (Output, Open Collector)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29855A, the error flag will retain its previous state when OET and OER are HIGH.

CLR Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied –55 to +125°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Voltage Applied to Output
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

commercial (c) bornece	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) Devices	
Temperature (T _C)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Conditions		Min.	Max.	Units
			V _{CC} = 4.5 V I _{OH} = -15 mA				
VoH	Output HIGH Voltage (Except ERR)	VIN = VIH or V	lL .	I _{OH} = -24 mA	2.0		\ \
			ERR	I _{OL} = 48 mA		0.5	
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V	All Other Outputs	I _{OL} = 32 mA MIL		0.5	v
		V _{IN} = V _{IH} or V _{IL}		I _{OL} = 48 mA COM'L		0.5	
V _{IH}	Input HIGH Voltage	Guaranteed In (Note 1)	put Logical HI	GH Voltage for All Inputs	2.0		٧
		Guaranteed In		COM'L		0.8	
V _{IL}	Input LOW Voltage	LOW Voltage for All Inputs (Note 1)		MIL	0.7		V
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I	V _{CC} = 4.5 V, I _{IN} = -18 mA			-1.2	٧
V _{HYST}	Hysteresis for Inputs Ri, Ti			COM'L	200		mV
*11131	Trycores on the market right			MIL	150]
İZL	I/O Port LOW Current	V _{CC} = 5.5 V, \	/ _{IN} = 0.4 V			- 550	μΑ
liL	Input LOW Current	V _{CC} = 5.5 V, \	/ _{IN} = 0.4 V			-0.5	mA
liн П	Input HIGH Current	V _{CC} = 5.5 V, \	/ _{IN} = 2.7 V			50	μΑ
l _l	Input HIGH Current	V _{CC} = 5.5 V V _{IN} = 5.5 V				100	μА
I _{ZH}	I/O Port HIGH Current	V _{CC} = 5.5 V, \	/IN = 2.7 V			100	μΑ
I _{ZI}	I/O Port HIGH Current	V _{CC} = 5.5 V, \	/ _{IN} = 5.5 V			150	μΑ
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V (Note 2)	V _{CC} = 5.5 V, V _{OUT} = 0.0 V (Note 2)		- 75	- 250	mA
loff	Bus Leakage Current	V _{CC} = 0 V, V _C	OUT = 2.9 V			100	μΑ
				Ouputs LOW		180	
Icc	Power Supply Current	V _{CC} = 5.5 V Outputs Unload	ded	Outputs HIGH	155		mA
		55.55.0		Outputs Hi-Z		170	l

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				СО	M'L	М	IL	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
t _{PLH}	Barrellian Balan Barrellian B				10		14	ns
t _{PHL}	Propagation Delay R _i to T _i , T _i to R _i				10		14	ns
tPLH			•		15		20	ns
t _{PHL}	Propagation Delay R _i to Parity				15		20	ns
^t ZH	Output Enable Time OER, OET to F	R _i , T _i and		12		16		ns
^t ZL	Parity				12		16	ns
tHZ	Output Disable Time OER, OET to Ri, Ti and			12		16		ns
tLZ	Parity				12		16	ns
ts	T _i , Parity to CLK Setup Time (Note 1)			12		16		ns
tн	T _i , Parity to CLK Hold Time (Note 1	T _i , Parity to CLK Hold Time (Note 1)		0		0		ns
t _{REC}	Clear (CLR _) to CLK Setup Tim	e (Note 2)	$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$	15		20		ns
tpwH	Clock Pulse Width (Note 1)	HIGH		7		9.5		ns
tpwL	Clock Paise Width (Note 1)	LOW		7		9.5		ns
t _{PWL}	Clear Pulse Width	LOW		7		9.5		ns
tPHL	Propagation Delay CLK to ERR (No	te 1)			12		16	ns
tPLH	Propagation Delay CLR to ERR		1		16		20	ns
tpLH	Propagation-Delay T _i , Parity to ERR				22		25	ns
t _{PHL}	(PASS Mode Only) Am29853A/Am2			18		20	ns	
tpLH			1		15		20	ns
tpHL	Propagation Delay OER to Parity				15		20	ns

^{*}See test circuit and waveforms.

Notes: 1. For Am29853A/Am29855A, replace CLK with EN.
2. Not applicable to Am29853A/Am29855A.

Am29841A/Am29843A/Am29845A Am29941A/Am29943A/Am29945A

High-Performance Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches
- transparent tpD = 5.0 ns typical
- Buffered common latch enable, clear and preset input
- Three-state outputs glitch-free during power-up and down. Outputs have Schottky clamp to ground
- IOI: 48 mA Commercial, 32 mA Military
- Higher speed, lower power versions of the Am29841, Am29843, and Am29845
- Am29900A DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION

The Am29841A, Am29843A, and Am29845A Buffered Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29800A latches are produced with AMD's exclusive IMOX* bipolar process, and feature typical propagation delays of 5 ns, as well as high-capacitive drive capability.

The Am29841A is a buffered, 10-bit version of the popular '373 function. The Am29843A is a 9-bit wide buffered latch with Preset (PRE) and Clear (CLR) — ideal for parity bus interfacing in high-performance microprogrammed sys-

tems. The Am29845A, an 8-bit buffered latch, has all the 9-bit controls, plus multiple enables $(\overline{OE}_1,\ \overline{OE}_2,\ \overline{OE}_3)$, to allow multi-user control of the interface; e.g., \overline{CS} , DMA, and RD/ \overline{WR} . The device is ideal for use as an output port requiring high I_{OL}/I_{OH} .

The Am29800A latches are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center $V_{\rm CC}$ and GND pins, reduces the lead inductance of the $V_{\rm CC}$ and GND pins. The ordering part numbers for latches with this pinout are the Am29941A, Am29943A, and Am29945A; their pinouts are shown later in this data sheet.


BLOCK DIAGRAMS** Am29841A BLOCK DIAGRAMS** BLOCK DIAGRAMS** BLOCK DIAGRAMS** Am29841A BLOCK DIAGRAMS** Am29841A

**See following pages for additional Block Diagrams.

Publication # Rev. Amendment
07141 C /0
Issue Date: January 1988

^{*}IMOX is a trademark of Advanced Micro Devices, Inc.

CONNECTION DIAGRAMS Top View Am29841A Am29941A DIPs DIPs* LCC** ပ္ပ 24 စိ le B ¥ ٥ Y3 [23 ۵۲⊟ ŌĒ [Ц М Ħ Y2 [22 ПΥ7 21 4,□ ۵۲ D₂ 20 Y₀[D₃ v_{cc} [19 D4 [NC OE [18 □GND D5 [D₅ D₀□ 17 ା ଅନ୍ତ D₆ ₽, □ 16 15 D۵۶ D, De [___ Y₈ D₃ [11 14 Doe □ و۵ D₄ ☐ 13 GND රී GNE Š ۳ CD001380 CD001390 CD010722 Am29843A Am29943A DIPs* DIPs LCC** Y₄□ 5 å 18 Š ပို ٣ 23 □γ₆ Y3 [OĒ [23 **ا** ا ا Y2[22 \Box_{Y_7} D1 [22 7 Y, D, Y₁ 21 ∐Ya D₂ 21] Y2 D₃ Y₀ [20 PRE D₃ v_{cc} □ 19 □Æ D4 [Œ[GND 18 D₅ CLR D_O 17 D6 [D₄ [16 D₈ D7 [] Y₇ 15 □∽ ___ Y8 0₃ □ 11 14 CLR _ PRE 13 D₅ GND [LE $D_{\lambda}\square$ 12 C.B. QNS Ş ä ä CD001400 CD001410 CD010723 Am29845A Am29945A DIPs* LCC** **DIPs** Y3 🗌 24 Ģ. OE, oe 3 Ş ٥ Y2 ☐ 2 23 Y₅ ŌE, [ŌE₂ OE₃ Ч∏з 22 ۲₆ **Y₀**□ 21 Y7 20 | PRE OE₃ 24 D₂ 19 LE 23 F v_{cc} □ ᅋᆸ 18 GND DA C Œ₂□ 17 CLR o_□□ 16 D₇ ___ Y₆ D₆ 10 ₽. 🗌 15 ⊡ଜ ____ Y7 D₂ 🗆 11 14 CLR _ D₃ 🔲 12 13 🔲 D₄ GND Š 3 I# CD001340 CD001350 CD010724 *Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs. **Also available in 28-Pin PLCC; pinout identical to LCC.



FUNCTION TABLES

LS000443

Am29841A

	Inputs		Internal		
ŌĒ	LE	Di	Q _i	Yį	Function
Н	Х	Х	Х	Z	Hi-Z
Н	Н	L	Н	Z	Hi-Z
Н	Н	Н	L	Ζ .	Hi-Z
н	L	х	NC	z	Latched (Hi-Z)
L	Н	L	Н	L	Transparent
L	Н	Н	L	Н	Transparent
L	L	Х	NC	NC	Latched

H = HIGH

ŌĒ₂ ŌĒ3

L = LOW

NC = No Change Z = High Impedance

X = Don't Care

FUNCTION TABLES (Cont'd.)

Am29843A

	Inputs				Internal	Outputs	
CLR	PRE	ŌĒ	LE	Dį	۵i	Yį	Function
Н	Н	Н	Х	Х	Х	Z	Hi-Z
Н	Н	Н	Н	L	н	Z	Hi-Z
Н	Н	Н	Н	Н	L	Z	Hi-Z
Н	Н	Н	L	Х	NC	Z	Latched (Hi-Z)
Н	Н	L	Н	L	Н	L	Transparent
Н	Н	L	Н	Н	L	Н	Transparent
Н	Н	L	L	Х	NC	NC	Latched
Н	L	L	Х	Х	L	Н	Preset
L	Н	L	Х	Х	Н	L	Clear
L	L	L	Х	Х	L	Н	Preset
L	Н	Н	L	Х	Н	Z	Latched (Hi-Z)
Н	L	H	L	Х	L	Z	Latched (Hi-Z)

Am29845A

		Inp	uts		Internal	Outputs	
OE*	CLR	PRE	LE	Di	Q i	Yi	Function
L	Н	Н	Х	Х	Х	Z	Hi-Z
L	Н	Н	Н	L	н	Z	Hi-Z
L	Н	Н	Н	Н	L	Z	Hi-Z
L	Н	Н	L	х	NC	z	Latched (Hi-Z)
Н	Н	Н	Н	L	Н	L	Transparent
Н	Н	Н	Н	Н	L	Н	Transparent
Н	Н	Н	L	Х	NC	NC	Latched
Н	Н	L	Х	Х	L	Н	Preset
Н	L	Н	Х	Х	Н	L	Clear
Н	L	L	Х	Х	L	Н	Preset
L	L	Н	L	х	н	z	Latched (Hi-Z)
L	Н	L	L	х	L	Z	Latched (Hi-Z)

*OE is an Active HIGH internal signal produced as follows:


OE ₁	OE ₂	OE ₃	OE
Н	Х	Х	L
Х	Н	Х	L
Х	Х	Н	L
L	L	L	Н

H = HIGH
L = LOW
NC = No Change
Z = High Impedance
X = Don't Care

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM29841A					
AM29843A	PC, PCB, DC, DCB, DE, SC, JC, LC				
AM29845A]				
AM29941A					
AM29943A	PC, PCB, DC, DCB, DE				
AM29945A	1 505, 52				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations						
AM29841A						
AM29843A	/BLA, /BKA, /B3A					
AM29845A						
AM29941A						
AM29943A	/BLA					
AM29945A						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

D_i Data Inputs (Input)

Di are the latch data inputs.

Y_i Data Outputs (Output)

Yi are the three-state data outputs.

LE Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

Am29841A

OE Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When \overline{OE} is HIGH, the Y_i outputs are in the high-impedance state

Am29843A

OE Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When \overline{OE} is HIGH, the Y_i outputs are in the high-impedance state.

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if \overline{OE} is LOW. PRE overrides the \overline{CLR} pin. PRE will set the latch independent of the state of \overline{OE} .

CLR Clear (Input, Active LOW)

When \overline{CLR} is LOW, the internal latch is cleared. When \overline{CLR} is LOW, the outputs are LOW if \overline{OE} is LOW and \overline{PRE} is HIGH. When \overline{CLR} is HIGH, data can be entered into the latch.

Am29845A

OEi Output Enables (Input, Active LOW)

When \overline{OE}_1 , \overline{OE}_2 , and \overline{OE}_3 are all LOW, the latch data is passed to the Y_i outputs. If any or all \overline{OE}_i are HIGH, the Y_i outputs are put in a high impedance state.

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if all \overline{OE}_i are LOW. PRE overrides the \overline{CLR} pin. PRE will set the latch independent of the state of \overline{OE} .

CLR Clear (Input, Active LOW)

When \overline{CLR} is LOW, the internal latch is cleared. When \overline{CLR} is LOW, the Y_i outputs are LOW if all \overline{OE}_i are LOW and \overline{PRE} is HIGH. When \overline{CLR} is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with
Power Applied
Supply Voltage to Ground Potential
11,
Continuous
DC Voltage Applied to Outputs
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC}) + 4.5	V to $+5.5$ V
Military (M) and Extended Commercial (E) De	vices
Temperature (T _C)5	55 to +125°C
Supply Voltage (V _{CC}) + 4.5	V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
		V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4		
V _{OH}	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -24 mA	2.0		Volts
Va	Output LOW Voltage	V _{CC} = 4.5 V	MIL, I _{OL} = 32 mA		0.5	Volts
V _{OL}	Output LOW Voltage	VIN = VIH or VIL	COM'L, I _{OL} = 48 mA		0.5	Voits
V _{IH}	Input HIGH Voltage	Guaranteed Input Logic Voltage for All Inputs (I		2.0		Volts
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs (Note 1)			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = 5.5 V, I _{IN} = -18	V _{CC} = 5.5 V, I _{IN} = -18 mA		-1.2	Volts
l _{IL}	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V			-0.5	mA
Лн	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7	V _{CC} = 5.5 V, V _{IN} = 2.7 V		50	μΑ
I _I	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5	V		100	μΑ
lozL	Output Off-State Current		V _O = 0.4 V		-50	
lozн	(High Impedance)	V _{CC} = 5.5 V	V _O = 2.7 V		50	μΑ
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _{OUT} = 0	V _{CC} = 5.5 V, V _{OUT} = 0 V (Note 2)		-250	mA
OFF	Bus Leakage Current	V _{CC} = 0 V, V _{OUT} = 2.9	V _{CC} = 0 V, V _{OUT} = 2.9 V		100	μΑ
			Outputs LOW		97	
lcc	Supply Current	V _{CC} = 5.5 V Outputs Unloaded	Outputs HIGH		70	mA
Couputs of moduced		January Simoudou	Outputs Hi-Z		81]

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

^{2.} Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				COMM	ERCIAL	MILITARY		
Parameter Symbol	Parameter Description	1 1 1		Min.	Max.	Min.	Max.	Units
tpLH					7		8.5	ns
tpHL	Data (D _i) to Output Y _i (LE = HI	GH)			9		10	ns
ts	Data to LE Setup Time			2.5		3.5		ns
t _H	Data to LE Hold Time			2.5		3.5		ns
t _{PLH}			1		12		13	ns
tphL	Latch Enable (LE) to Yi				12		13	ns
tpLH	Propagation Delay, Preset to Y		C _L = 50 pF		12		14	ns
tpHL	Propagation Delay, Preset to 1	Propagation Delay, Preset to Y _i Preset (PRE			12		14	ns
t _{REC}	Preset (PRE) to LE Setup			4		5		ns
t _{PLH}	Propagation Delay Clear to Vi				13		14	ns
t _{PHL}	Tropagation belay, olear to 1				13		14	ns
t _{REC}	Clear (CLR _) to LE Setup	Time		7		8		ns
tpwH	LE Pulse Width	HIGH	1	4		5		ns
tpwL	Preset Pulse Width	LOW	1	5		7		ns
t _{PWL}	Clear Pulse Width	LOW	1	4		5		ns
t _{ZH}		Output Enable Time OE L to Yi			10.5		13.5	ns
t _{ZL}	Output Enable Time OE L to				11.5		14.5	ns
tHZ					8		10	ns
t _{LZ}	Output Disable Time OE _ to	Yi			8		10	ns

^{*}See Test Circuit and Waveforms.

Am29861A/Am29863A

High-Performance Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed symmetrical bidirectional transceivers
 tpD = 5 ns typical
- 200-mV minimum input hysteresis on input data ports
- Three-state outputs glitch-free during power-up and down
- IOI: 48 mA Commercial IOI, 32 mA Military
- Higher speed, lower power versions of the Am29861 and Am29863

GENERAL DESCRIPTION


The Am29861A and Am29863A Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. The Am29861A is a 10-bit bidirectional transceiver; the Am29863A is a 9-bit bidirectional transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV minimum input hysteresis to provide improved noise immunity. The Am29861A and Am29863A

are produced with AMD's proprietary IMOX* bipolar process, and feature typical propagation delays of 5 ns. Package options include DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

Each member of the Am29800A/Am29900A Bus Interface Family is designed to drive high-capacitive loads while providing low-capacitive bus loading at both the inputs and outputs.

BLOCK DIAGRAMS**

Am29861A




BB001000

**See following page for additional Block Diagram.

^{*}IMOX is a trademark of Advanced Micro Devices, Inc.

BLOCK DIAGRAMS (Cont'd.)

Am29863A





CONNECTION DIAGRAMS Top View

Am29861A

DIPs*

LCC**







CD001391

Am29863A

DIPs*

LCC**






^{*}Also available in 24-Pin Flatpack and Small Outline package; pinout identical to DIPs.


^{**}Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29861A

Am29863A





LS000382

FUNCTION TABLES

Am29861A

	Inpu	ts	Out	puts		
OET OER		OER R _i T _i		Rį	Ti	Function
L	Н	L	N/A	N/A	L	Transmit
L	Н	Н	N/A	N/A	Н	Transmit
Н	L	N/A	L	L	N/A	Receive
Н	L	N/A	Н	Н	N/A	Receive
Н	Н	Х	Х	Z	Z	Hi-Z

Am29863A

		Input	Out	puts				
OET ₁	OET ₂	OER ₁	OER ₂	Ri	Tį	Ri	Tį	Function
L	L	Н	Х	L	N/A	N/A	L	Transmit
L	L	Х	Н	L	N/A	N/A	L	Transmit
Н	Х	L	L	N/A	L	L	N/A	Receive
Х	Н	L	L	N/A	٦	L	N/A	Receive
L	L	Н	Х	Н	N/A	N/A	Н	Transmit
L	L	Х	Н	Н	N/A	N/A	Н	Transmit
Н	Х	L	L	N/A	Н	Н	N/A	Receive
Х	Н	L	L	N/A	Н	H	N/A	Receive
Н	Х	Н	Х	х	Х	Z	Z	Hi-Z
X	Н	Х	Н	Х	Х	Z	Z	Hi-Z

H = HIGH

L = LOW


Z = High Impedance

X = Don't Care N/A = Not Applicable

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations						
AM29861A	PC, PCB, DC, DCB,					
AM29863A	DE, SC, JC, LC					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations							
AM29861A	/BLA, /BKA, /B3A						
AM29863A	/DLA, /DNA, /DJA						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29861A

OER Output Enable-Receive (Input, Active LOW)
When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R_i are outputs, T_i are inputs).

OET Output Enable-Transmit (Input, Active LOW)
When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R_i are inputs, T_i are output).

Ri Receive Port (Input/Output)

 \mathbf{R}_{i} are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_i Transmit Port (Input/Output)

 $T_{\mbox{\scriptsize i}}$ are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Am29863A

OER_i Output Enables-Receive (Input, Active LOW)
When both OER₁ and OER₂ are LOW while OET₁ or OET₂
(or both) are HIGH, the device is in the Receive mode (R_i
are outputs, T_i are inputs).

OET₁ Output Enables-Transmit (Input, Active LOW)
When both OET₁ and OET₂ are LOW while OER₁ or OER₂
(or both) are HIGH, the device is in the Transmit mode (R_i are inputs, T_i are outputs).

Ri Receive Port (Input/Output)

 R_{i} are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_i Transmit Port (Input/Output)

 $T_{\rm i}$ are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied – 55 to + 125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Output
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, Into Outputs
DC Input Current

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) and Extended Commerc	cial (E) Devices
Temperature (T _C)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
		Vcc = 4.5 V	I _{OH} = -15 mA	2.4		
V _{OH}	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -24 mA	2.0		1 V
		Vcc = 4.5 V	MIL, I _{OL} = 32 mA		0.5	
V _{OL}	Output LOW Voltage	VIN = VIH or VIL	COM'L, I _{OL} = 48 mA		0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical for All Inputs (Note 1)	HIGH Voltage	2.0		V
		Guaranteed Input Logical	COM'L		0.8	
V _{IL}	Input LOW Voltage	LOW Voltage for All Inputs (Note 1)	MIL		0.7	V
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18 mA			-1.2	V
V _{HYST}	Input Hysteresis			200		mV
lir.	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V			-0.5	mA
IIH	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7 V			50	μΑ
l _l	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V			100	μΑ
IZL	I/O Port LOW Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$			- 550	μΑ
l _{ZH}	I/O Port HIGH Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7 \text{ V}$			100	μΑ
l _{ZI}	I/O Port HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V			150	μΑ
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _{OUT} = 0 V	V _{CC} = 5.5 V, V _{OUT} = 0 V (Note 2)		-250	mA
OFF	Bus Leakage Current	V _{CC} = 0 V, V _{OUT} = 2.9 V			100	μΑ
			Outputs LOW		140	
Icc	Supply Current	V _{CC} = 5.5 V Outputs Unloaded	Outputs HIGH		115	mA.
	,	Outputs Officaded	Outputs Hi-Z		130	1

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

2. Not more than one output shorted at a time. Duration of short-circuit test should not exceed one second.

Am29861A/Am29863A

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			COMMERCIAL		MILITARY		,
Parameter Symbol	Paremeter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
tpLH	Propagation Delay from Ri to Ti or Ti to Ri Am29861A/Am29863A	C_L = 50 pF R ₁ = 500 Ω R ₂ = 500 Ω		8		9	ns
t _{PHL}				8		9	ns
^t zH	Output Enable Time OET to Ti or OER to Ri			11		12	ns
tzL				12		13	ns
^t HZ	Output Disable Time OET to T _i or OER to R _i			10		10	ns
tLZ				10		10	ns

^{*}See Test Circuit and Waveforms.

Am29818A

Pipeline Register with SSR[™] Diagnostics Higher Speed Version of Am29818

DISTINCTIVE CHARACTERISTICS

- High-speed noninverting 8-bit parallel register for any data path or pipelining application
- WCS (Writable Control Store) pipeline register
 - Load WCS from serial register
 - Read WCS via serial scan
- Alternate sourced as SN54/74S818

- High-speed 8-bit "shadow register" with serial shift mode for Serial Shadow Register (SSR) Diagnostics
 - Controllability: serial scan in new machine state
 - Observability: serial scan out diagnostics routine results
- Speed comparable with that of 'AS374 register

GENERAL DESCRIPTION


The Am29818A is a high-speed, general-purpose pipeline register with an on-board shadow register for performing Serial Shadow Register (SSR) Diagnostics and/or Writable Control Store loading.

The D-to-Y path provides an 8-bit parallel data path pipeline register for *normal* system operation. The shadow register can load parallel data to or from the pipeline register and can output data through the D input port (as in WCS loading).


The 8-bit shadow register has multiplexer inputs that select parallel inputs from the Y-port or adjacent bits in the shadow register to operate as a shift register. In the serial

shift mode, SDI is shifted into the '0' location of the Shadow register and the contents of '7' location appear at the SDO output. This register can then participate in a serial loop throughout the system where normal data, address, status and control registers are replaced with Am29818A Diagnostic Pipeline Registers. The loop can be used to scan in a complete test routine starting point (data, address, etc.). Then after a specified number of clock cycles, the data clocked out can be compared to the expected results. WCS loading can be accomplished using the same technique. An instruction word can be serially shifted into the shadow register and written into the WCS RAM by enabling the D output.

BLOCK DIAGRAM



CONNECTION DIAGRAMS Top View




- *Also available in 24-Pin Flatpack and Small Outline package; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations				
AM29818A	PC, PCB, DC, DCB, DE, SC, JC, LC			

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations					
AM29818A	/BLA, /BKA, /B3A				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Parallel Data Inputs (Input/Output) Do - D7

Parallel data input to the pipeline register or parallel data output from the shadow register (see Function Table for control modes).

DCLK **Diagnostics Clock (Input)**

Diagnostics/WCS clock for loading shadow register (serial or parallel modes -- see Function Table).

Mode Control (Input)

Control input for pipeline register multiplexer and shadow register control (see Function Table).

Y-Port Output Enable (Input; Active LOW)

Active-LOW output enable for Y-port.

PCLK **Pipeline Register Clock (Input)**

Pipeline register clock input loads D-port or shadow register contents on LOW-to-HIGH transition.

Serial Data Input (Input)

Input to shadow register (see Function Table).

Serial Data Output (Output)

Output from shadow register.

Parallel Data Outputs (Input/Output) Y0 - Y7

Data outputs from the pipeline register and parallel inputs to the shadow register.

FUNCTIONAL DESCRIPTION

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DCLK. MODE and SDI determines what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. MODE selects whether the data source is the data input or the shadow register output. Because of the independence of the clock inputs data can be shifted in the shadow register via DCLK and loaded into the pipeline register from the data input via PCLK simultaneously. As long as no set-up or hold times are violated, this simultaneous operation is legal.

	Inputs			Outputs			
SDI	MODE	DCLK	PCLK	SDO		Pipeline Register	Operation
х	L	1	х	S ₇	S _i ←S _{i−1} S ₀ ←SDI	NA	Serial Shift; D ₇ - D ₀ Disabled
Х	L	Х	1	S ₇	NA	P _i ← D _i	Normal Load Pipeline Register
L	Н	1	Х	SDI	Si←Yi	NA	Load Shadow Register from Y; D7 - D0 Disabled
Х	Н	Х	1	SDI	NA	P _i ←S _i	Load Pipeline Register from Shadow Register
Н	Н	1	Х	SDI	Hold*	NA	Hold Shadow Register; D7 - D0 Enabled*

^{*}Although not shown, Hold is implemented by gating DCLK internally.

FUNCTION TABLE DEFINITIONS

INPUTS

H = HIGH

L = LOW

X = Don't Care

† = LOW-to-HIGH transition

OUTPUTS

= Shadow Register outputs = Pipeline Register outputs S7 - S0

 $P_7 - P_0$ D7 - D0 = Data I/O port

Y I/O port

Not applicable output is not a function of the specified input combinations.

SHADOW REGISTER **BLOCK DIAGRAM** D7-D0 ... Y₁ ٧0 S.BIT SDI MUX SDO MUX MUX MODE MUX FF -FF LOGIC BD006770 BD001020

An Introduction to Serial Shadow Register (SSR) Diagnostics

Diagnostics

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware-related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals - address, data, control and status - to exercise all portions of the system under test. These two capabilities – observability and controllability – provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs, and determine whether the system is functioning correctly.

Testing Combinational and Sequential Networks

The problem of testing a combinational logic network is well understood (Figure 1). Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-atones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set at test vectors will discover.




Figure 1. Combinational Logic Network

A sequential network (Figure 2) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best, and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.




Figure 2. Sequential Network

Serial Shadow Register Diagnostics

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 3 shows the method by which serial shadow register diagnostics accomplishes these two functions.




Figure 3. SSR Diagnostics Diagram

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PLCK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled (Figure 4). This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.




Figure 4. SSR Diagnostics Logical Path

A Typical Computer Architecture with SSR Diagnostics

When normal pipeline registers are replaced by SSR diagnostics pipeline register's system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable. Figure 5 shows a typical computer system using the Am29818A.

Serial paths have been added to all the important state registers (macro instruction, data, status, address, and micro instruction registers). This extra path will make it easier to diagnose system failures by breaking the feed-back paths and turning sequential state machines into combinatorial logic

blocks. For example, the status outputs of the ALU may be checked by loading the micro instruction register with the necessary micro instruction. The desired ALU function is then executed and the status outputs captured in the status register. The status bits can then be serially shifted out and checked for validity.

A single diagnostic loop was shown in Figure 5 for simplicity, but several loops can be employed in more complicated systems to reduce scan time. Additionally, the Am29818A's can be used to sample intermediate test points not associated with normal state information. These additional test points can further ease diagnostics, testability and debug.




Figure 5. Typical System Configuration

Use of the Am29818A Pipeline Register in Writable Control Store (WCS) Designs

The Am29818A SSR diagnostics/WCS Pipeline Register was designed specifically to support writable control store designs. In the past, designers of WCS based systems needed to use an excessive amount of support circuitry to implement a WCS. As shown in Figure 7, additional input and output buffers are necessary to provide paths from the parallel input data bus to the memory, and from the instruction register to the output data bus. The input port is necessary to write data to the control store, initializing the micromemory. The output port provides the access to the instruction register, indirectly allowing the RAM to be read. Additionally, access to the instruction register is useful during system debugging and system diagnostics.

The Am29818A supports all of the above operations (and more) without any support circuitry. Figure 6 shows a typical WCS design with the Am29818A. Access to memory is now possible over the serial diagnostics port. The instruction register contents may be read by serially shifting the information out on the diagnostics port. Additionally, the instruction register may be written from the serial port via the shadow register. This simplifies system debug and diagnostics operations considerably.

Conclusion

Serial Shadow Register diagnostics provides the observability and controllability necessary to take any sequential network and turn it into a combinational network. This provides a method for pin-pointing digital system hardware failures in a systematic and well-understood fashion.




Figure 6. Am29818A-Based WCS Application




Figure 7. WCS Application without Am29818As

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0°C to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) and Extended Commercia	al (E) Devices
Temperature (T _C)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Operating ranges define those limit	s between which the

functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)			Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V		2.4		Volts		
			Y0 - Y7		I _{OL} = 24 mA			0.5
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	$D_0 - D_7$,	COM'L	I _{OL} = 8 mA		0.5	V
		THE THE STATE	SDO	MIL	I _{OL} = 4 mA		0.5	
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)			2.0			
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	Volts	
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18 mA				-1.2	Volts	
111_	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.5 V				-0.25	mA	
lін	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.4 V				50	μΑ	
11	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V				1.0	mA	
	Off-State Current		V _O = 0.5 V				-250	
lo .	(High Impedance)	$V_{CC} = 5.5 \text{ V}$ $V_{O} = 2.4 \text{ V}$			100	μΑ		
	Output Short-Circuit		Y0-Y7			-30	-100	
Isc	ISC Current	$V_{CC} = 5.5 \text{ V (Note 2)}$ $D_0 - D_7, \text{ SDO}$		- 15	-50	mA		
loff	Bus Leakage	V _{CC} = 0 V, V _{OUT} = 2.9 V			100	μΑ		
lcc	Power Supply Current	V _{CC} = 5.5 V Outputs Hi-Z			145	mA		


Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

2. Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.

SWITCHING CHARACTERISTICS

			COMM	ERCIAL	MILI	TARY	
Parameter Symbol	Paramter Description	Test Conditions	Min.	Max.	Min.	Max.	Units
	PCLK → Y _X			9		12	ns
^t PLH	MODE → SDO			16		18	ns
and t _{PHL}	SDI → SDO			15		18	ns
7712	DCLK → SDO	1		25		30	ns
	D _x → PCLK]	4		6		ns
	MODE → PCLK		15		15		ns
	Y _x →DCLK		5		5		ns
ts	MODE → DCLK		12		12		ns
	SDI→DCLK		10		12		ns
	DCLK → PCLK		15		15		ns
	DCLK→DCLK		40		45		ns
	D _X →PCLK		2		2		ns
	MODE → PCLK	See Test Output Load Conditions Below C _L = 50 pF	0		0		ns
t _H	Y _x →DCLK		5		5		ns
	MODE → DCLK		2		5		ns
	SDI → DCLK		0		0		ns
	OEY → Y _X	1		15		20	ns
t _{LZ}	DCLK → D _X			45		45	ns
	OEY → Y _X			25		30	ns
t _{HZ}	DCLK → D _X			80		90	ns
	OEY → Y _X			15		20	ns
^t ZL	DCLK → D _X			25		35	ns
. .	OEY → Y _X			.15		20	ns
^t zH	DCLK → D _X			25		30	ns
•	PCLK (HIGH and LOW)		10		15		ns
tpW	DCLK (HIGH and LOW)		15		25		ns

SWITCHING TEST CIRCUITS



SDO Output

 Pin
 R₁
 R₂

 Y₀ - Y₇
 1K
 280

 D₀ - 7
 5K
 2K


Three-State Outputs


Am29C800/Am29800A DEVICE GATE COUNTS

Part Number	Equivalent Number of Gates				
Am29C800 Family					
Am29C818	303				
Am29C821	90				
Am29C823	96				
Am29C827	60				
Am29C828	55				
Am29C833	139				
Am29C841	73				
Am29C843	69				
Am29C853	135				
Am29C855	135				
Am29C861	105				
Am29C863	98				
Am29800A Fa	mily				
Am29818A	147				
Am29821A	. 72				
Am29823A	72				
Am29825A	68				
Am29827A	30				
Am29828A	40				
Am29833A	88				
Am29841A	62				
Am29843A	58				
Am29845A	54				
Am29853A	84				
Am29855A	85				
Am29861A	55				
Am29863A	52				


PACKAGE OUTLINES*

PD3024






CD3024





^{*}For reference only.



PACKAGE OUTLINES (Cont'd.)


PL 028





PID # 06751E

CL 028



PID # 06595D

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

 $\overline{\pi}$

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

© 1988 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-20M-01/88-0

ADVANCED MICRO DEVICES U.S. SALES OFFICES

ALABAMA	MASSACHUSETTS (617) 273-3970 MINNESOTA (612) 938-9001 MISCOLIDI (612) 938-9001
Tempe	MISSOURI (314) 275-4415 NEW JERSEY (201) 299-0002
Culver City	NEW YORK,
San Diego	Liverpool
Santa Clara	Woodbury
Woodland Hills (818) 992-4155	NORTH CAROLINA (919) 847-8471
COLORADO	OREGON (503) 245-0080
CONNECTICUT (203) 264-7800	OHIO
FLORIDA,	PENNSYLVANIA,
Clearwater (813) 530-9971	Allentown
Ft Lauderdale	Willow Grove (215) 657-3101
Melbourne	TEXAS,
Orlando (305) 859-0831	Austin (512) 346-7830
GEORGIA (404) 449-7920	Dallas
ILLINOIS	Houston
INDIANA (317) 244-7207 KANSAS (913) 451-3115	WASHINGTON (206) 455-3600 WISCONSIN (414) 792-0590
MARYLAND	WISCONSIN (414) 752-0350
•	CALES OFFICES
INTERNATIONAL	
BELGIUM,	ITALY, Milano TEL: (02) 3390541
Bruxelles TEL: (02) 771 99 93	FAX: (02) 3498000 TLX: 315286
FAX: (02) 762-3716 TLX: 61028	JAPAN. 315266
CANADA, Ontario,	Tokyo TEL: (03) 345-8241
Kanata TEL: . (613) 592-0090	FAX: 3425196
Willowdale TEL: (416) 224-5193	TLX: J24064AMDTKOJ
FAX: . (416) 224-0056	Osaka
FRANCE,	FAX: 06-243-3253
Paris TEL: (01) 45 60 00 55	KOREA, Seoul TEL: 82-733-1021/7
FAX: (01) 46 86 21 85	FAX: 82-733-1028
TLX: 202053F GERMANY.	TLX: K22652 LATIN AMERICA.
Hannover area	Ft. Lauderdale TEL: (305) 484-8600
FAX: (05143) 55 53	FAX: (305) 485-9736
TLX: 925287	TLX: . 5109554261 AMDFTL
München	SWEDEN, Stockholm TEL: (08) 733 03 50
FAX: (089) 406490	FAX: (08) 733 22 85
TLX: 523883	TLX:
Stuttgart	UNITED KINGDOM,
FAX: (0711) 625187	Manchester area TEL: (0925) 828008
HONG KONG,	FAX: (0925) 827693 TLX: 628524
Kowloon	London area TEL: (04862) 22121
FAX: 1234276	FAX: (04862) 22179
TLX: 50426	TLX: 859103
NORTH AMERICAN I	REPRESENTATIVES
CALIFORNIA	
I ² INC OEM (408) 988-3400	NEW MEXICO THORSON DESERT STATES (505) 293-8555
DISTI (408) 496-6868	NEW YORK
IDAHO	NYCOM, INC
INTERMOUNTAIN TECH MKGT (208) 888-6071	OHIO
INDIANA	Dayton
ELECTRONIC MARKETING CONSULTANTS . (317) 253-1668	DOLFUSS ROOT & CO (513) 433-6776
IOWA LORENZ SALES (319) 377-4666	Strongsville DOLFUSS ROOT & CO (216) 238-0300
KANSAS	PENNSYLVANIA
LORENZ SALES (913) 384-6556 MICHIGAN	DOLFUSS ROOT & CO(412) 221-4420 UTAH
SAI MARKETING CORP (313) 750-1922 MISSOURI	R ² MARKETING (801) 595-0631
LORENZ SALES	
LORENZ SALES (402) 475-4660	
Advanced Micro Devices reserves the right to make changes in its product without r characteristics listed in this document are guaranteed by specific tests, guard bandi contact your local AMD sales representative. The company assumes no responsi	ng, design and other practices common to the industry. For specific testing details,

 ADVANCED MICRO DEVICES
 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA

 © 1987 Advanced Micro Devices, Inc.

 TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450
 Printed in U.S.A.



ADVANCED
MICRO
DEVICES, INC.
901 Thompson Place
P. O. Box 3453
Sunnyvale
California 94088-3000
(408) 732-2400
TELEX: 34-6306
TOLL FREE
(800) 538-8450
APPLICATIONS
HOTLINE
(800) 222-9323
1988 Advanced Micro
Devices, Inc.
Printed in USA
AIS-WCP-30 M-2/88-0
Order 07175C