

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- Expandable
 - 8-bit slice, cascadable up to 16 bits
- Deep stack
- A 33-deep on-chip stack is used for subroutine linkage, interrupt handling, and loop control.
- Hold feature
 - A hold pin facilitates multiple sequencer implementations
- Interruptible at the microprogram level Two kinds of interrupts: maskable and unmaskable.
- Powerful loop control
- When cascaded, two counters can act as a single 16-bit counter or two independent 8-bit counters.
- Powerful addressing modes
- Features direct, multiway, multiway relative, and program counter relative addressing.

GENERAL DESCRIPTION


The Am29112 is a high-performance interruptible microprogram sequencer intended for use in very high-speed microprogrammed machines and optimized for the new state-of-the-art ALUs such as the Am29116A 16-Bit Bipolar Microprocessor.

The Am29112 is designed to operate in 10-MHz microprogrammed systems.

It has an instruction set featuring relative and multiway branching, a rich variety of looping constructs, and provision for loading and unloading the on-chip stack.

Interrupts are accepted at the microcycle level and serviced in a manner completely transparent to the interrupted microcode.

BLOCK DIAGRAM*



*Typical System Diagram — Am29112 in a Single Pipelined System (See Figure 1 for Detailed Block Digram)

> Publication # Amendment Rev. 03657 Issue Date: July 1986

RELATED PRODUCTS

Part No.	Description			
Am29114	Vectored Priority Interrupt Controller			
Am29116	A 16-Bit Bipolar Microprocessor			
Am29117	Two-Port Am29116			
Am29118	8-Bit Bidirectional I/O Port/Accumulator Fuse-Programmable Controller			
Am29PL141				
Am2950A/ 51A/52A/53A	8-Bit Bidirectional I/O Port			
Am2925	System Clock Generator and Driver			
Am2904	Status and Shift Control Unit			
Am2940	DMA Address Generator			
Am2942	Programmable Timer/Counter/DMA			





Figure 1. Detailed Block Diagram


CONNECTION DIAGRAM Top View



CD004891

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations					
AM29112	DC, DCB				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

D₀ - D₇ Data I/O Lines (8) (Input/Output)

Bidirectional bus inputs data to address multiplexer, counter, and other control registers and outputs stack.

Yn-Y7 Address I/O Lines (8) (Input/Output)

Bidirectional microprogram address bus outputs microprogram address and inputs interrupt vector.

Multiway Inputs (4) (Input)

Multiway input pins for up to 16-way branches.

HOLD Hold Control Pin (Input)

When this signal is HIGH, the Y-Bus is three-stated and the carry-in to the program counter incrementer is forced LOW. Also, the CMUX output is selected at the incrementer input.

Condition Code Pin (Input)

Test condition input for the sequencer (see Table 2).

Condition Code Enable Pin (Input)

Test enable for the sequencer (see Table 2).

Polarity Pin (Input)

Polarity Input for the test (see Table 2).

Instruction Lines (5) (Input)

Used to select the instruction to be performed by the Am29112.

l5, l6 Instruction Lines (2) (Input) Mode control inputs. Selects one of three modes: normal, extended, or forced continue (see Table 1).

Stack Error Pin (Output)

Indicates stack overflow or underflow.

Unmaskable Interrupt Pin (Input)

Unmaskable interrupt request input. Needs to remain active for at least one cycle.

Maskable Interrupt Pin (Input)

Maskable interrupt request input. Needs to remain active for at least one cycle. May remain active during entire interrupt routine. MINTR should go inactive for at least one cycle before it can go active again.

Interrupt Disable Pin (Input) INTD

Disable input for maskable interrupts.

Maskable Interrupt Acknowledge Pin (Output) Acknowledges to interrupting device that the Am29112 has been interrupted.

Least Significant Slice Pin (Input) 188

When LSS is HIGH, the Am29112 is programmed as the least significant slice. When LSS is LOW, the Am29112 is programmed as the most significant slice.

RESET Reset Pin (Input)

The reset input is registered and has no effect until the following cycle. On the second clock edge after reset, the stack pointer is reset, the command register is set to its default values, and maskable interrupts are disabled. A Jump-to-Zero is executed during the cycle following RESET becoming active.

Clock Pulse Pin (Input)

The clock input to the Am29112.

Adder Carry I/O (Input/Output)

Carry I/O line for the adder for two cascaded Am29112s. When not cascading two Am29112s, leave unconnected.

Program Counter I/O (Input/Output)

Carry I/O line for the program counter for two cascaded Am29112s. When not cascading two Am29112s, leave unconnected.

Counter I/O (Input/Output)

Carry I/O line for the counter for two cascaded Am29112s. When not cascading two Am29112s, leave unconnected.

Counter Zero I/O (Input/Output)

Counter zero detect for two cascaded Am29112s. This is an open-collector output which should be OR-tied to another Am29112 using a 1K pull-up resistor. When not cascading two Am29112s, leave unconnected.

FUNCTIONAL DESCRIPTION


The Am29112 is designed for use in single-level pipelined systems. A typical configuration is shown in Figure 2.

Branch addresses and constants for the various registers are supplied to the Am29112 through the D port which is bidirectional to allow the stack to be unloaded onto an external LIFO. The next address generated by the sequencer is output on the Y port and directly drives the microprogram memory. A single pipeline register at the output of the microprogram memory contains the microinstruction being executed, while the next is being fetched. External conditions are applied to the \overline{CC} input of the Am29112 via the condition code MUX and also to the multiway inputs.

A vectored priority interrupt controller generates a prioritized interrupt request (MINTR) to the Am29112, which acknowl-

edges the request via the MINTA pin. Upon receiving the acknowledge, the priority interrupt controller puts out the encoded priority of the interrupt, which is translated to a vector by the vector mapping PROM. The MINTA output of the Am29112 turns on the PROM output and simultaneously switches the Y port from output to input, enabling the interrupt vector onto the microprogram address bus. In the Am29112, the next address of the interrupted sequence is automatically saved on the stack while the interrupt vector is transmitted through the Y port and incremented to form the next microprogram address.

The emergency detect circuit generates an unmaskable interrupt request upon power failure or stack error. On receiving an unmaskable interrupt, the sequencer branches to the unmaskable interrupt routine; the address of this routine is stored on the Am29112 in the INTVECT register. Detailed interrupt handling is discussed in a later section.



BD001922

Figure 2. Control Path in a Single Pipelined System Using the Am29112

Architecture of the Am29112

The internal organization of the Am29112 is shown in Figure 1. The most important control loop inside the sequencer consists of the CMUX, incrementer, and PC register. The CMUX selects the next microprogram address based on the instruction and condition code inputs. The next microprogram address is selected from the PC register for a continue, the D port for a

branch, the adder for relative and multiway branches, the

interrupt register for unmaskable interrupts, the stack for

subroutine returns or loop repeats, or all zeros for the JUMP ZERO instruction.

The Am29112 has many registers other than the PC register and the interrupt register. There is an 8-bit counter used for loop control; the DWIDTH register is a 4-bit register which programs the number of least significant bits of the D port that are added to the PC in relative addressing modes; the stack pointer is a 6-bit counter/register that points to the top of stack element; the 3-bit command register is used to program the

chip on reset for compatibility with the external hardware

configuration; finally, there is the INTRTN register which is used for saving the CMUX output on the stack when an interrupt occurs.

With the exception of the INTRTN register, the stack pointer, and the PC register, each of the above registers can be loaded directly from the D port of the Am29112.

directly from the D port of the Am29112.

The Am29112 features a high-speed adder with full carry lookahead across 8-bits. The adder is used for PC relative addressing (branch address is PC+D), multiway relative addressing (branch address is D+M, where M is the 4-bit multiway input), and for testing the stack pointer against the D bus. In cascaded configurations (see Figure 3), carry ripples from the LSS adder to the MSS adder over the ACIO line. The on-chip stack is 33 deep, and the Am29112 has instructions to save the D inputs, counter, multiway register, and PC-register on the stack. The stack output bus is connected via three-state buffers to the D port. It is possible to pop the stack to the D port. It is also possible to push data from the D port onto the stack.




Figure 3. 16-Bit Configuration

Instruction Set of The Am29112

Mode Bits (I6, I5)

The Am29112 is controlled by five instruction inputs, two mode inputs, and the condition code. In typical applications it is expected that the instruction inputs are driven directly from the pipeline, whereas the mode inputs are either permanently wired high or low to select the desired operating mode, or driven indirectly via external logic. (In some applications it might be justifiable to drive the mode bits directly from the pipeline.) The two mode bits select among three operating modes: normal (00), extended (01), and forced continue (10 and 11). In the normal mode, the entire instruction set of the Am29112 applies.

TABLE 1. MODE CONTROLS

16, 15	Mode	Description
00	Normal	For cascaded Am29112s, two independent 8-bit counters
01	Extended	For cascaded Am29112s, one 16-bit counter
10	Forced Continue	The Am29112 executes a continue
11		instruction regardless of instruction, condition code, and multiway inputs.

Extended Mode

The instruction set includes instructions that differentiate between upper and lower counters (when there are two cascaded Am29112s). In the normal mode, the two counters on cascaded Am29112s function independently, and it is possible to set up a doubly nested loop without having to save and restore counter values on the stack. In the extended mode, however, the counters on cascaded Am29112s behave like one 16-bit counter and instructions that differentiate between the counters degenerate into identical instructions. Hence in a system with only one Am29112 there is no use for the extended mode.

Forced Continue Mode

In the forced continue mode the Am29112 executes a continue in every cycle regardless of the instruction bits, condition code, and multiway inputs. The simplest application (if mode bits are driven directly from the pipeline) is to use forced continue for straight-line segments of code, thereby permitting most of the sequencer control fields of the pipeline

to be shared. The forced continue also has an important application in systems with a writable control store (WCS) where it is necessary to step through the addresses sequentially while loading the WCS.

The instructions of the Am29112 are classified into four groups:

- Branching and subroutine linkage
- Looping
- Stack and register
- Interrupt

The sequencer has an instruction repertoire of altogether thirtynine different instructions. In order to encode these instructions with only five instruction lines, the condition code is used in some cases to differentiate between two distinct instructions sharing the same opcode. This way of encoding is used for the stack and register, and interrupt groups of instructions. For these instructions, therefore, the condition code multiplexer is not used to select an external condition. However it is required to force the condition code to unconditional Pass or Fail. The condition code enable and polarity logic has been designed with this in mind. Using the enable and polarity, it is possible to generate both unconditional Pass and unconditional Fail (regardless of the condition code input). Hence the condition code for these instructions is like a sixth instruction line, and the condition code multiplexer field of the pipeline can be shared for these instructions (see Figure 4 and Table 2).




Figure 4. Condition Code Circuit.

TABLE 2. CONDITION CODE TABLE

CCEN	CC	POL	Condition
0	0	0	PASS
0	1	0	FAIL
0	0	1	FAIL
0	1 1	1	PASS
1	X	0	PASS
1	X	1	FAIL

		TABLE 3. Am2	29112 INSTRUCTION SET
Opcode (I ₄₀)	Condition	Mnemonic (Note 1)	Description
00 (00 _H)	Unconditional	JZ.U	Unconditional Jump Zero
01 (01 _H)	Forced Pass	PUSHD.P	Push D (Pass)
01 (01 _H)	Forced Fail	LDCMD.F	Load Command Register from D (Fail)
02 (02 _H)	Conditional	POP.C	Pop; Conditional Stack out to D
03 (03 _H)	Conditional	CJD.C	Conditional Jump D
04 (04 _H)	Conditional	CJSD.C	Conditional Jump Subroutine D
05 (05 _H)	Conditional	CJMW.C	Conditional Jump Multiway D
06 (06 _H)	Conditional	CJSMW.C	Conditional Jump Subroutine Multiway D
07 (07 _H)	Conditional	CRTN.C	Conditional Return
08 (08 _H) (Note 2)	Conditional	PUSHPL.C	Push PC; Conditional Load Lower Counter
09 (09 _H) (Note 3)	Conditional	LDLC.C	Load Lower Counter; Conditional Push Counter
10 (0A _H)	Unconditional	POPLC.U	Pop to Lower Counter
11 (0B _H)	Forced Pass	RSTSP.P	Reset Stack Pointer (Pass)
11 (0B _H)	Forced Fail	LDINTV.F	Load Unmaskable Interrupt Vector (Fail)
12 (0C _H) (Note 4)	Forced Pass	RFCTU.P	Repeat Loop, Upper Counter ≠ 0 (Pass)
12 (0C _H) (Note 4)	Forced Fail	RFCTL.F	Repeat Loop, Lower Counter ≠ 0 (Fail)
13 (0D _H) (Note 5)	Forced Pass	RPCTU.P	Repeat Pipeline, Upper Counter ≠ 0 (Pass)
13 (0D _H) (Note 5)	Forced Fail	RPCTL.F	Repeat Pipeline, Lower Counter ≠ 0 (Fail)
14 (0E _H)	Conditional	LOOP.C	Test End Loop
15 (0F _H)	Forced Pass	ENINT.P	Enable Interrupts (Pass)
15 (0F _H)	Forced Fail	DISINT.F	Disable Interrupts (Fail)
16 (10 _H) (Note 6)	Conditional	TWBL.C	Three-Way Branch, Lower Counter
17 (11 _H) (Note 6)	Conditional	TWBU.C	Three-Way Branch, Upper Counter
18 (12 _H)	Forced Pass	TSTSP.P	Test SP with D (Pass)
18 (12 _H)	Forced Fail	TSTMT.F	Jump D if Stack not Empty
19 (13 _H)	Conditional	CJDF.C	Conditional Jump D/Stack and Pop
20 (14 _H)	Conditional	CJSDF.C	Conditional Jump Subroutine D/Stack and Pop
21 (15 _H)	Conditional	CJMWR.C	Conditional Jump Multiway Relative D
22 (16 _H)	Conditional	CJSMWR.C	Conditional Jump Subroutine Multiway Relative D
23 (17 _H)	Conditional	CJPP.C	Conditional Jump Pipeline and Pop
24 (18 _H) (Note 2)	Conditional	PUSHPU.C	Push PC; Conditional Load Upper Counter
25 (19 _H) (Note 3)	Conditional	LDUC.C	Load Upper Counter; Conditional Push Counter
26 (1A _H)	Forced Pass	POPUC.P	Pop to Upper Counter (Pass)
26 (1A _H)	Forced Fail	POPDW.F	Pop to Displacement Width (DW) Register (Fail)
27 (1B _H)	Conditional	LDDW.C	Load DW Register; Conditional Push DW Register
28 (1C _H)	Conditional	CJR.C	Conditional Jump D PC Rel
29 (1D _H)	Conditional	CJRN.C	Conditional Jump D PC Rel Negative
30 (1E _H)	Conditional	CJSR.C	Conditional Jump Subroutine D PC Rel
31 (1F _H)	Conditional	CJSRN.C	Conditional Jump Subroutine D PC Rel Negative
Notes: 1 Extension	ns: II = I Inconditional:	C = Conditional: D	= Pass Condition: F = Fail Condition.

Notes: 1. Extensions: U = Unconditional; C = Conditional; P = Pass Condition; F = Fail Condition.

- 2. For two cascaded Am29112s in the extended mode, the two instructions are identical.

 3. For two cascaded Am29112s in the extended mode, the two instructions are identical.

 4. For two cascaded Am29112s in the extended mode, the two instructions are identical.

 5. For two cascaded Am29112s in the extended mode, the two instructions are identical.
- 6. For two cascaded Am29112s in the extended mode, the two instructions are identical.

TABLE 4. JUMP INSTRUCTIONS							
Instruc	tion Functions	Mnemonic	Opcode	Condition	Y	Stack	
		JZ.U (Note 1)	00 (00 _H)	U	0	RESET	
Direct		CIDC	00 (00.)	Р	D		
	One-Way	CJD.C	03 (03 _H)	F	(PC)] -	
		O IDD O	00 (47.)	Р	D	Pop	
		CJPP.C	23 (17 _H)	F	(PC)	_	
	Torra Maria	CIDE C	40 (40)	Р	D	Рор	
	Two-Way	CJDF.C	19 (13 _H)	F	(Stack)		
	Multi-Way	CJMW.C	05 (05 _H)	Р	$Y_4 - Y_7 = D_4 - D_7,$ $Y_0 - Y_3 = M_0 - M_3$ (Note 2)	_	
				F	(PC)		
		CJR.C	28 (1C _H)	Р	(PC) + D\$ (Note 3)	_	
	0== 14/=			F	(PC)		
Relative	One-Way	CJRN.C	29 (1D _H)	Р	(PC) + D* (Note 4)	_	
				F	(PC)	1	
	Multi-Way	CJMWR.C	21 (15 _H)	Р	D + M (Note 5)	_	
				F	(PC)]	

Notes: 1. JZ.U also resets the Command Register and the interrupt logic.
2. Y₀ - Y₇ is as shown if CR₁ = 1. If CR₁ = 0, then Y₀ - Y₇ = D₀ - D₇.
3. D\$ represents the number of D bits used as displacement; the remaining high-order bits are zero-extended.
4. D* represents the number of D bits used as displacement; the remaining high-order bits are one-extended. D should be a two's-complement number.
5. Y₀ - Y₇ = D + M if CR₁ = 1. If CR₁ = 0, then Y₀ - Y₇ = D₀ - D₇.

TABLE 5. SUBROUTINE INSTRUCTIONS							
Instruc	tion Functions	Mnemonic	Opcode	Condition	Υ	Stack	
		0.100.0	04 (04)	Р	D	Push	
	0	CJSD.C	04 (04 _H)	F	(PC)	-	
	One-Way	OPTNO	07 (07)	Р	(Stack)	Pop	
		CRTN.C	07 (07 _H)	F	(PC)	-	
Direct	T . 144	0.1005.0	00 (14)	Р	D	Pop and	
	Two-Way	CJSDF.C	20 (14 _H)	F	(Stack)	Push	
	Multi-Way	CJSMW.C	06 (06 _H)	Р	$Y_4 - Y_7 = D_4 - D_7,$ $Y_0 - Y_3 = M_0 - M_3$ (Note 1)	Push	
				F	(PC)	-	
		CJSR.C	30 (1E _H)	Р	(PC) + D\$ (Note 2)	Push	
	0		, ,,,	F	(PC)	-	
Relative	One-Way	CJSRN.C	31 (1F _H)	Р	(PC) + D* (Note 3)	Push	
			""	F	(PC)	-	
	Multi-Way	CJSMWR.C	22 (16 _H)	Р	D + M (Note 4)	Push	
		india via,	'"	F	(PC)	_	

TABLE 6. REPEAT INSTRUCTIONS								
Instruction Functions	Mnemonic	Opcode	Condition	Upper Count	Lower Count	Υ	Stack	
	RFCTU.P		Р	> 0		(Stack)	T -	
	(Note 1)	10 (00)	P	= 0		(PC)	Pop	
	RFCTL.F	12 (0C _H)	F		>0	(Stack)		
	(Note 1)		Г		= 0	(PC)	Pop	
Loop	RPCTU.P		Р	> 0		D		
(Note 2)	12 (00.1)	F	= 0		(PC)] -		
	RPCTL.F	RPCTL.F (Note 2)	13 (ODH) [13 (ADH)	F		>0	D
	(Note 2)				= 0	(PC)] -	
	LOOP.C	14 (0E _H)	Р			(PC)	Pop	
	LOOP.C	14 (OEH)	F			(Stack)	_	
			Р			(PC)	Pop	
	TWBU.C (Note 3)	17 (11 _H)	1 _H)	> 0		(Stack)	_	
Loop and	(5.0 0)		F	= 0		D	Pop	
Branch			Р			(PC)	Pop	
	TWBL.C (Note 3)	16 (10 _H)	F		> 0	(Stack)	_	
	(٢		= 0	D	Pop	

Notes: 1. For two cascaded Am29112s in the extended mode, the two instructions are identical.

2. For two cascaded Am29112s in the extended mode, the two instructions are identical.

3. For two cascaded Am29112s in the extended mode, the two instructions are identical.

TABLE 7. TESTING INSTRUCTIONS

Instruction Functions	Mnemonic	Opcode	Condition		Υ	Stack		
Test SP and Branch	TSTSP.P		р	SP + D ≤ 33	(PC)	_		
	15155.5	40 (40)		SP + D > 33	(Stack)	Pop		
	TSTMT.F		18 (12 _H)	10 (12H)		SP≠0	D	
	151M1.F		-	SP = 0	(PC)	_		

Opcode	Mnemonic	Condition	Functions	Stack
04 (04)	PUSHD.P	Р	D → Stack	Push
01 (01 _H)	LDCMD.F	F	D → Command Register	_
00 (00)	200.0	P (Stack) → D		Б
02 (02 _H)	POP.C	F		Pop
08 (08 _H)	PUSHPL.C (Note 1)	Р	(PC) → Stack D → Lower Counter	Push
		F	(PC) → Stack	
09 (09 _H)	LDLC.C (Note 2)	Р	D → Lower Counter (Counter) → Stack	Pust
		F	D → Lower Counter	_
10 (0A _H)	POPLC.U	U	(Stack) → Lower Counter	Pop
11 (OD.)	RSTSP.P	SP.P P Reset SP		
11 (0B _H)	LDINTV.F	F	D → Interrupt Vector Register	
15 (OE.)	ENINT.P	Р	Enable Maskable Interrupt	
15 (0F _H)	DISINT.F	F	Disable Maskable Interrupt	_
24 (18 _H)	PUSHPU.C (Note 1)	Р	(PC) → Stack D → Upper Counter	Pust
	(Note 1)	F	(PC) → Stack	
25 (19 _H)	LDUC.C (Note 2)	Р	D → Upper Counter (Counter) → Stack	Push
	(Note 2)	F	D → Upper Counter	-
26 (14.)	POPUC.P	Р	(Stack) → Upper Counter	Don
26 (1A _H)	POPDW.F	F	(Stack) → Displacement Width (DW) Register	— Pop
27 (1B _H)	LDDW.C	Р	D → DW Register (DW Register) → Stack	Push
,		F	D → DW Register	_

Notes: 1. For two cascaded Am29112s in the extended mode, the two instructions are identical. 2. For two cascaded Am29112s in the extended mode, the two instructions are identical.

INSTRUCTION SET DEFINITION OF THE Am29112

Jump Instructions

Key: ● = Other Instruction

⊙ = Instruction Being Described

o = Register in Part

P = Pass

F = Fail

U = Unconditional

FP = Forced Pass

FF = Forced Fail

Opcode Mnemonic Condition Execution Example

00(00_H)


JZ.U

Unconditional

Description: Unconditional Jump Zero

This instruction causes an Unconditional Jump to address location 0. This instruction also resets the stack pointer and interrupt logic (maskable interrupt disabled), as well as setting the Command Register as follows:

 $CR_0 = CR_1 = CR_2 = 1.$



Opcode Mnemonic Condition Execution Example


03(03_H)


CJD.C


Conditional

Description: Conditional Jump D

Conditionally Jump to the address input on the D port. If the condition is a Pass, the next address is obtained from the D port. If the condition is a Fail, a Continue is executed.







Opcode	Mnemonic	Condition	Execution Example
21(15 _H)	CJMWR.C	Conditional	
D and M inputs. The constation orm the branch address. If disabled in the Command Re	mp Multiway Relative D branch is taken to an address nt on the M inputs is added to the condition is a Pass and m egister, then a branch is taken is a Fail, a Continue is execute	the D inputs to ultiway branching is to the address	A0 \$
			120
			A2 P D = B3 F M = 4
			A3 B8
			, ,

INSTRUCTION SET DEFINITION OF THE Am29112

Subroutine Instructions

Key: ● = Other Instruction

⊙ = Instruction Being Described

○ = Register in Part

P = Pass

F = Fail

U = Unconditional

FP = Forced Pass


FF = Forced Fail

 Opcode
 Mnemonic
 Condition
 Execution Example

 04(04H)
 CJSD.C
 Conditional

Description: Conditional Jump Subroutine D

Conditionally Jump to Subroutine. The subroutine address is input over the D port. If the condition is a Pass, the PC is saved on the Stack and a branch is taken to the subroutine address. If the condition is a Fail, a Continue is executed




Opcode Mnemonic Condition Execution Example

07(07_H) CRTN.C Conditional


Description: Conditional Return

If the condition is a Pass, a return is executed from the Interrupt or Sub-routine. The return address is obtained from the Stack and the Stack is popped. If the condition is a Fail, a Continue is executed.




Opcode	Mnemonic	Condition	Execution Example	
				_
20(14山)	CJSDF.C	Conditional		

<u>Description:</u> Conditional Jump Subroutine D/Stack and Pop If the condition is a Pass, a subroutine Jump to D is executed. The Stack is popped and PC is then pushed onto the Stack. If the condition is a Fail, a subroutine Jump is made to the address on the top of Stack. The Stack is popped and PC is then pushed onto the Stack.



Opcode	Mnemonic	Condition	Execution Example
06(06 _H)	CJSMW.C	Conditional	

<u>Description</u>: Conditional Jump Subroutine Multiway D
If the condition is a Pass, a branch to subroutine is made. The subroutine
starting address is provided by the D and M inputs. The four M inputs directly
replace the four LSBs of the subroutine address input at D. If the condition is
a Pass and multiway branching is disabled in the Command Register, then a
subroutine call is made to the address input at D. In either case, the PC is
saved on the Stack as a return address. If the condition is a Fail, a Continue
is executed.



Opcode	Mnemonic	Condition	Execution Example
30(1E _H)	CJSR.C	Conditional	
	Imp Subroutine D PC Rel a subroutine call is made to an The specified D bits are adder		4A PC STACK

ue is executed.

Note: The number of bits of D used as displacement is stored in the DW Register. The remaining high order bits are zero-extended.

the subroutine starting address. The remaining D bits are ignored. The subrou-

tine Return Address is saved on the Stack. If the condition is a Fail, a Contin-

Opcode Mnemonic Condition Execution Example

31(1F_H)


CJSRN.C

Conditional

Description: Conditional Jump Subroutine PC Rel Negative

If the condition is a Pass, a subroutine call is made to an address computed from the PC and D inputs. The specified D bits are subtracted from the PC to form the subroutine starting address. The remaining D bits are ignored. The subroutine Return Address is saved on the Stack. If the condition is a Fail, a Continue is executed.

Note: The number of bits of D used as displacement is stored in the DW Register. The remaining high order bits are one-extended. The D inputs should, therefore, present two's-complement number.



Opcode Mnemonic Condition Execution Example

22(16_H)

CJSMWR.C

Conditional

Description: Condtional Jump Subroutine Multiway Relative D

If the condition is a Pass, a branch to subroutine is made. The subroutine starting address is computed from the D and M inputs. The constant on the M inputs is added to the D inputs to form the starting address. If the condition is a Pass and multiway branching is disabled in the Command Register, then a subroutine call is made to the address input at D. If the condition is a Fail, a Continue is executed.

INSTRUCTION SET DEFINITION OF THE Am29112

Repeat Instructions

Key: ● = Other Instruction

⊙ = Instruction Being Described

○ = Register in Part

P = Pass

16-bit concatenated counter.

F = Fail

U = Unconditional


FP = Forced Pass

FF = Forced Fail

1 1 455			
Opcode	Mnemonic	Condition	Execution Example
12(0C _H)	RFCTU.P	Forced Pass	23 00
equal to zero, execution bra Stack and the counter is de executed and the Stack is	Upper Counter ≠ 0 In, the upper counter value is anches to the address provide ecremented. If found equal to popped. For two cascaded Anoops back but its counter is a	d from the top of zero, a Continue is n29112s in the Nor-	21 STACK 22 N UPPER COUNTER

Note: The counter is checked before being decremented. A count of 1 causes two iterations.

cascaded Am29112s in the Extended mode, the instruction operates on the



Opcode	Mnemonic	Condition	Execution Example
			1


12(0C_H)

RFCTL.F

Forced Fail

<u>Description:</u> Repeat Loop, Lower Counter ≠ 0
On a Forced Fail condition, the lower counter value is checked. If found not equal to zero, execution branches to the address provided from the top of Stack and the counter is decremented. If found equal to zero, a Continue is executed and the Stack is popped. For two cascaded Am29112s in the Normal mode, the upper slice loops back but its counter is unaffected. For two cascaded Am29112s in the Extended mode, the instruction operates on the 16-bit concatenated counter.

Note: The counter is checked before being decremented. A count of 1 causes two iterations.




Opcode Mnemonic Condition **Execution Example** 13(0DH)

<u>Description</u>: Repeat Pipeline, Upper Counter \neq 0

On a Forced Pass condition, the upper counter value is checked. If found not equal to zero, execution branches to the address provided from the D inputs and the counter is decremented. If found equal to zero, a Continue is executed. For two cascaded Am29112s in the Normal mode, the lower slice loops back but its counter is unaffected. For two cascaded Am29112s in the Extended mode, the instruction operates on the 16-bit concatenated counter.

RPCTU.P

Note: The counter is checked before being decremented. A count of 1 causes two iterations.



Opcode	Mnemonic	Condition	Execution Example

13(0D_H)

RPCTL.F


Forced Fail

Forced Pass

<u>Description</u>: Repeat Pipeline, Lower Counter \neq 0

On a Forced Fail condition, the lower counter value is checked. If found not equal to zero, execution branches to the address provided from the D inputs and the counter is decremented. If found equal to zero, a Continue is executed. For two cascaded Am29112s in the Normal mode, the upper slice loops back but its counter is unaffected. For two cascaded Am29112s in the Extended mode, the instruction operates on the 16-bit concatenated counter.

Note: The counter is checked before being decremented. A count of 1 causes two iterations.




Opcode Mnemonic Condition **Execution Example**


14(0E_H)

LOOP.C

Conditional

Description: Test End Loop If the condition is a Fail, program execution branches to the address obtained from the top of Stack. If the condition is a Pass, program execution continues and the Stack is popped.






Conditional

17(11_H) Description: Three-Way Branch, Upper Counter

If the condition is a Pass, a Continue is executed and the Stack is popped. If the condition is a Fail, the upper counter value is checked. If found not equal to zero, execution branches to the address provided from the top of Stack and the counter is decremented. If the counter is equal to zero, execution branches to the address provided from the D inputs and the Stack is popped. For two cascaded Am29112s in the Normal mode, the lower slice branches or loops back as the case may be, but its counter remains unaffected. For two cascaded Am29112s in the Extended mode, the instruction operates on the 16-bi t concatenated counter.

TWBU.C

Note: The counter is checked before being decremented. A count of 1 causes two iterations.



Opcode	Mnemonic	Condition	Execution Example


TWBL. 16(10_H)

Conditional

Description: Three-Way Branch, Lower Counter

If the condition is a Pass, a Continue is executed and the Stack is popped. If the condition is a Fail, the lower counter value is checked. If found not equal to zero, execution branches to the address provided from the top of Stack and the counter is decremented. If the counter is equal to zero, execution branches to the address provided from the D inputs and the Stack is popped. For two cascaded Am29112s in the Normal mode, the upper slice branches or loops back as the case may be, but its counter remains unaffected. For two cascaded Am29112s in the Extended mode, the instruction operates on the 16-bit concatenated counter.

Note: The counter is checked before being decremented. A count of 1 causes two iterations.



INSTRUCTION SET DEFINITION OF THE Am29112

Testing Instructions

Key: ● = Other Instruction

⊙ = Instruction Being Described

○ = Register in Part

P = Pass

F = Fail

U = Unconditional

FP = Forced Pass

FF = Forced Fail

Opcode Mnemonic Condition Execution Example


18(12_H)

TSTSP.P

Forced Pass

Description: Test SP with D

On a Forced Pass condition, the sequencer tests the Stack to see if there is enough space, as determined by a constant input at the D port. (The constant must be a hexadecimal number.) If the available number of Stack locations is greater than or equal to the constant, a Continue will be executed. If the available number of Stack locations is less than the constant, a Subroutine Return is executed.



Opcode	Mnemonic	Condition	Execution Example


18(12_H)

TSTMT.F

Forced Fail

Description: Jump D if Stack Not Empty

On a Forced Fail condition, the Stack is checked to see if it is empty. If empty, a Continue is executed. If not empty, a Jump to D is executed.



INSTRUCTION SET DEFINITION OF THE Am29112

Other Instructions

Key: ● = Other Instruction

⊙ = Instruction Being Described

○ = Register in Part

P = Pass

F = Fail

U = Unconditional

FP = Forced Pass

FF = Forced Fail

Opcode	Mnemonic	Condition	Execution Example
1(01 _H)	PUSHD.P	Forced Pass	
Description: Push D	on of Stock under the Earned	Page condition. The	50
ext address is a Continue.	op of Stack under the Forced	rass condition. The	51
			52 FP — O D STACK
			53
			54 ¥
			1

Opcode	Mnemonic	Condition	Execution Example

01(01_H)

LDCMD.F

Forced Fail

Description: Load Command Register from D

On a Forced Fail condition, the Command Register is loaded from the least significant three bits of the D input. The remaining bits on the D Port are "don't cares". The three bits of the Command Register are described below:

CR0 - Interrupt acknowledge on Stack full

CR₀ = 1 : inhibit acknowledge on Stack full (default)

CR₀ = 0 : generate acknowledge on Stack full

CR₁ — Multiway Enable

CR₁ = 1 : Enable multiway branching (default for LSS)


CR₁ = 0 : Disable multiway branching (default for MSS)


CR2 - Interrupt post-delay


CR2 = 1 : No post-delay (default)


CR₂ = 0 : Post-delay

Note: When CR₀ = 1, the Stack is checked for a minimum of five locations before acknowledging an interrupt.









	Mnemonic	Condition	Execution Example
Description: Load Upper Co If the condition is a Pass, the the previous value in the cou a Fail, the upper counter is le in the counter is lost. In eithe ed Am29112s in the Normal pushed onto the Stack, but it Am29112s in the Extended m spective D inputs and the pre ly pushed onto the Stack.	e upper counter is loaded from nter is pushed onto the Stack paded from the D inputs and er case, a Continue is execut mode, the low order counter is value remains unchanged. I lode, the 16-bit counter is load	m the D inputs and c. If the condition is the previous value ed. For two cascadis conditionally For two cascaded ded from the re-	38 UUPPER COUNTER 39 41 COUNTER 40 V
Opcode	Mnemonic	Condition	Execution Example
26(1A _H)	POPUC.P	Forced Pass	
Description: Pop to Upper (On a Forced Pass condition, two cascaded Am29112s in t is also popped but the low o	the Stack is popped to the under the Normal mode, the Stack of the counter remains unchanged.	of the low order slice ged. For two cascad-	4B ¥
ed Am29112s in the Extende is popped to the 16-bit conca		ondition, the Stack	4C FP UPPER COUNTER
		Condition	UPPER COUNTER
is popped to the 16-bit conca	atenated counter.		4D FP UPPER COUNTER

Opcode	Mnemonic	Condition	Execution Example

27(1B_H)

LDDW.C

Conditional

The 4-bit Displacement Width (DW) Register is unconditionally loaded from the four LSBs of the D input. (The four MSBs of the D input are ignored.) If the condition is a Pass, the previous value of the Displacement Width Register is pushed onto the Stack. If the condition is a Fail, the previous value of the Displacement Width Register is lost.

Branching Instructions

Direct Branching

Instruction 0 is the unconditional jump to zero instruction. This instruction also executes an immediate reset (it is not delayed until the following clock cycle)

Direct branching is implemented by instruction 3 (COND JUMP D) and 4 (COND JSB D). The branch address is input through the D port. If the condition is PASS, the branch is taken, otherwise the sequencer executes a continue. Two-way direct branching is implemented by instruction 19 (COND JMP D/ STACK) and instruction 20 (COND JSB D/STACK). If the condition is Pass, the branch address is taken from the D input port, otherwise, the branch address is taken from the stack. In either case the stack is popped. This instruction assumes that the alternative address was pushed on the stack by a previous instruction. Jump to subroutine differs from JUMP in that the PC register is pushed on the stack. This enables the subroutine to use COND RETURN (7) to return to the point of call. Note that the two-way jump to subroutine (20) causes a simultaneous pop and push so that the stack pointer is unaffected but the top of stack element is replaced by the return address.

Relative Branching

In the relative branch instructions, a dynamically alterable subfield of the D inputs is added to the PC to form the branch address. The remaining most significant bits of the D inputs are ignored and internally converted to all 0's for forward branches and all 1's for backward branches. The displacement width (DW) Register in the Am29112 holds the number of least significant bits of D that participate in the relative branch as the displacement, and can be loaded from the lower four bits of the D port. In cascaded systems, the displacement width has to be loaded consistently in the two chips. For example, for a displacement width of 9, the lower order chip gets a displacement width of 8 and the higher order chip gets a displacement width of 1. As another example, if the lower order chip has a displacement width of less than 8 bits, the higher order chip must have a displacement width of zero. If the displacement width register is loaded with any value greater than 8, it is exactly as if it were loaded with 8.

Instruction 28 (29) is the relative jump (jump back) instruction, and instruction 30 (31) is the relative jump to subroutine (jump back to subroutine) instruction. For backward relative branches, the displacement must be coded as a two's complement negative number. When the displacement width is the same as the microaddress width the forward and backward relative branch instructions are identical. When the displacement width is less than the microaddress width, the more significant bits of D outside the displacement are forced to all zeros for positive branches and to all ones for negative branches. This is effectively sign extension except that the sign information is contained in the instruction rather than the displacement, and there is no need for sign information to propagate between cascaded chips since it is assumed that the displacement width registers in the two chips have been consistently loaded.

The disadvantage of having the sign information in the instruction rather than the displacement can be overcome by a judicious choice of instruction format. The opcodes for forward and backward relative branch instructions have been chosen to differ in the least significant bit position only, with a "0" in that bit for forward branches and a "1" for backward branches. If the sequencer instruction field is contiguous with and on the more significant side of the displacement field in the pipeline register, then the least significant instruction bit is like the sign bit for the displacement for relative branch instructions. This permits the assembler to use the same

opcode for forward and backward relative branch instructions, but overlap the displacement field (now declared to be one bit longer than the actual displacement field in the pipeline) with the sequencer instruction field by one bit. If the assembler now generates a negative displacement, the sequencer opcode formed is the backward branch; while if the displacement is positive, the sequencer opcode formed is forward branch.

When the instruction is executed, the PC already has been incremented and points to the next sequential instruction, hence a forward branch with a displacement of 0 causes the next sequential instruction to be executed.

Multiway Branching

Two variants of multiway branching are available on the Am29112 – multiway substitute D (see Figure 5) and multiway relative D (see Figure 6). In multiway substitute D the 4 multiway inputs directly replace the 4 least significant bits of the branch address input at D. Instruction 5 is a conditional multiway branch and instruction 6 a conditional multiway subroutine call. In these instructions, the least significant 4 bits of the D input port are not used by the sequencer, and may be shared, for instance to select among different sets of multiway inputs.

- 1. Concatenation
 - (a) With one Am29112

$$Y_7 - Y_0 = D_7 - D_4 \bullet M_3 - M_0$$

(b) With two Am29112

$$Y_{15} - Y_0 = D_{15} - D_{12} \bullet M_7 - M_4 \bullet D_7 - D_4 \bullet M_3 - M_0$$

(*(dot) denotes concatenation)

Figure 5. Multiway Branch — Concatenation

2. Relative to data inputs

(a) With one Am29112
$$Y_7 - Y_0 = D_7 - D_0 + M_3 - M_0$$

(b) With two Am29112

$$Y_{15} - Y_8 = D_{15} - D_8 + M_7 - M_4 + ACIO$$

$$Y_7 - Y_0 = D_7 - D_0 + M_3 - M_0$$

Figure 6. Multiway Branch — Relative to Data Inputs

Multiway branching has the disadvantage that the jump table must be aligned on a 16-word boundary. This disadvantage is overcome in the Am29112 multiway relative branching instructions. In these instructions, the number input on the multiway pins is added to the branch address input at D. Instruction 21 is a conditional multiway relative branch and instruction 22 a conditional multiway relative subroutine call.

One of the advantages of multiway branching is that it enables a 16-way decision to be made in exactly one microcycle. However, the 16 target addresses are constrained to be contiguous in memory. Hence, if the target routines need more than one microword each, as is very likely, they are addressed indirectly through a table of 16 contiguous branch instructions. For very high-speed applications, the extra microcycle needed to branch indirectly off the jump table may not be acceptable. This penalty is avoidable if the multiway bits are offset with respect to the D inputs. When two cascaded Am29112s are used, there are two sets of 4-bit multiway inputs. The least significant chip has a multiway input with no offset, while the

most significant chip has a multiway input with an 8-bit offset. The Am29112 command register has a bit CR₁ that enables or disables multiway branching on the chip. In a system with two cascaded Am29112s, each chip has a command register bit. Multiway branching may be disabled in either chip by resetting the command register bit on that chip, or enabled by setting the command register bit. When multiway branching is disabled on a chip, for that chip both multiway and multiway relative branches are converted to direct branches, and the multiway inputs are a Don't Care. Multiway branching with an 8-bit offset is implemented by disabling multiway in the least significant slice and enabling it in the most significant slice. In this case, the 16 target addresses are dispersed in memory. separated by 256 locations each. Another useful configuration is obtained by enabling multiway on both chips. In this case, up to 16 sets of target addresses are dispersed in memory. separated by 256 locations each (see Figure 7).




Figure 7. Table Lookup Using Multiway

The Am29112 does not have an unconditional continue in its instruction set. This is not expected to be a drawback because the instruction set requires that both Unconditional Pass and Unconditional Fail are programmable by the sequencer to select among different instructions sharing the same opcode. Hence, a continue is obtained by executing instruction 3 (COND JUMP D) with a Forced Fail condition.

Looping Instructions

The looping instructions on the Am29112 are of two kinds: conditional, which depend on an external condition to signal loop termination, and iterative, which decrement the Am29112 counter and check for a count of zero. There is also a three-way branch instruction that combines the check for external condition with the check for count of zero in a single instruction.

All the looping instructions are similar in two respects. Firstly, the check for the loop condition is done at the end of the loop. This implies that the loop body is always executed at least once. Secondly, in the case that the loop has to be repeated, a backward branch to the loop head is made by using the address on top of stack. This frees the D inputs for other use, but makes it necessary to push the address of the start of the loop on the stack before entering the loop. Also, if the loop is iterative, it is necessary to load a count value in the counter at the same time. Instructions 24 (PUSH PC; COND LOAD UPPER COUNTER) and 8 (PUSH PC; COND LOAD LOWER COUNTER) combine both these requirements.

Instruction 14 implements a simple conditional repeat loop. If the condition is FAIL the sequencer loops back using the top of stack address, and if the condition is PASS, the sequencer performs a continue to the next sequential address, and simultaneously pops the stack to remove the address of the loop head. The instruction may be described in Pascal-like syntax as:

repeat PUSH PC LOOP BODY until condition = TRUE:

Instruction 23 (COND JUMP PIPELINE AND POP) implements a loop exit that may be used with any of the Am29112 loop instructions. It is a conditional jump to D, which simultaneously pops the stack. If the condition is FAIL, it simply performs a continue.

As discussed earlier, the counters present in cascaded Am29112s may be used independently or cascaded as a single 16-bit counter under microprogram control. The mode bits select the cascaded configuration only in the extended mode. There are separate repeat and three-way branch instructions for upper and lower counters. In the case of the repeat instructions, the condition code is used to differentiate between the repeat on the upper and the repeat on lower counter (a condition of PASS selects the upper counter). In the case of the three-way branch, which needs the condition code input for the external condition, there are two separate opcodes for three-way branch on upper (opcode 17) and three-way branch on lower (opcode 16) counters. When a single Am29112 is used only the repeat on lower counter instructions are useful; and when two Am29112s are cascaded but operated in the extended mode, the repeat instructions on upper and lower counter are identical in effect and both operate on the 16-bit cascaded counter.

Instruction 12 (REPEAT LOOP IF COUNTER NOT ZERO) is the iterative analog of instruction 14 (TEST END LOOP). Instruction 8 (PUSH PC; COND LOAD LOWER COUNTER) is used with condition code as forced PASS and the desired count in the D field of pipeline. This causes the address of the loop head to be pushed on the stack, and the lower counter loaded with the count. At the end of the loop body, the repeat instruction checks if the count is zero. If it is not zero, it performs a loop back using the top of stack address and simultaneously decrements the counter; if it is zero, it pops the address of the loop head off the stack and simultaneously selects the next sequential address thereby exiting the loop. A repeat loop on the upper counter can be set up using instruction 24 instead of 8 to push PC and load upper counter and using instruction 12 to loop back with condition code as forced PASS. Note the potential off-by-one error: since the count is checked before it is decremented, a count of 1 causes two iterations: the first iteration finds a count of 1 and decrements; on the second iteration the count is found to be zero and the loop terminates. Hence, the value of count loaded should be one less than the desired number of iterations. In the example above, loading the counter with 7 resulted in 8 iterations.

The single instruction repeat (instruction 13) is provided for applications where the loop body is a single microinstruction, for example, an ALU shift. The loop is set up as before using instruction 9 (LOAD LOWER COUNTER; COND PUSH COUNTER) or 25 (LOAD UPPER COUNTER; COND PUSH COUNTER). The repeat instruction then presents its own address to the D inputs of the sequencer. As with the repeat loop instruction, the single instruction repeat checks for counter = 0. If the counter is equal to zero, it continues to the next sequential instruction; otherwise it repeats the address presented to the D inputs, and decrements the count by one.

Instruction 13 can also be used in place of instruction 12 where there is no stack location available to hold the address of the loop head.

Often it is necessary to repeat an action until either some external condition becomes true or a predetermined count is reached: for example, searching a character string for an occurrence of some character. The three-way branch instructions of the Am29112 combine the test for count and external condition in one cycle. At any loop iteration, if the condition becomes PASS when the three-way branch is executed, then the sequencer performs a continue to the next sequential instruction, and pops the stack. If the condition is FAIL when the three-way branch is executed, the sequencer tests the count. If the count is zero, then the search is unsuccessful and the sequencer performs a branch to the address input at the D port, simultaneously popping the stack. If the count is not zero, and the condition is FAIL, the sequencer performs a loop back via the stack. The instruction always decrements the counter by one if the counter is non-zero.

Since interrupts may occur at any point in the execution of microcode, it is necessary to be able to save counter values on the stack so that the interrupt routines can use the counter without interfering with the operation of the interrupted code. The sequencer provides instructions that permit arbitrary nesting of loops and subroutine calls. Instruction 9 (LOAD LOWER COUNTER; CONDITIONAL PUSH COUNTER) can be used to load the lower counter from the D port. If the condition is PASS, then the instruction also causes the old counter value to be pushed on the stack. To restore the counter from the stack, instruction 10 (POP TO LOWER COUNTER) can be used. Instructions 25 (LOAD UPPER COUNTER: CONDITIONAL PUSH COUNTER) and 26 (COND POP TO UPPER COUNTER/POP TO DISPLACEMENT WIDTH) are the counterparts for operating on the upper counter. Note that in cascaded systems, when the counter is pushed, regardless of whether instruction 25 or instruction 9 is executed, the entire counter is pushed to keep the stack balanced in the two Am29112s.

Stack and Register Instructions

In addition to all the instructions mentioned earlier that explicitly or implicitly alter the stack, the Am29112 has some specialized instructions for stack manipulation.

The stack on the Am29112 is 33 levels deep. Attempting to push when the stack is full will cause the top of the stack to be overwritten. Attempting to pop when the stack is empty will return undefined data. In either case STKERR will go HIGH and will persist until the sequencer is reset or the stack is popped in case of an overflow (or pushed in the case of an underflow).

The stack on the Am29112 can be loaded through the D port using instruction 1 (COND PUSH D/LOAD COMMAND REGISTER) with condition as forced PASS and unloaded out of the D port using instruction 2 (POP; COND STACK OUT TO D) with a forced PASS condition. In the stackout instruction the D port becomes an output port. Care must be taken to avoid contention on the D bus when this instruction is executed. The D bus is output enabled while CP is low for this instruction. The ability to load and unload the stack is useful for implementing context switches. For fast unloading of the stack, a tight two-instruction loop can be set up using instruction 2 (POP; COND STACKOUT TO D) with a Forced Pass condition and instruction 18 (COND TEST SP/BRANCH STACK NOT EMPTY) also with a Forced Fail condition. The branch instruction performs a branch to D if the stack is not empty.

The stack nesting level in an interruptible sequencer varies dynamically. Hence, the Am29112 is provided with instructions

for checking the available stack space: instruction 18 (COND TEST SP/BRANCH STACK NOT EMPTY). Two distinct instructions for testing the Stack Pointer have been packed into the same opcode and are differentiated by the condition code. A condition code of PASS selects the Test Stack Pointer instruction. In this instruction, the sequencer tests the stack to see if there is enough space, as determined by a constant input at the D port; if there is enough space, the sequencer performs a continue, whereas if there is not enough space, the sequencer performs a subroutine return (the stack is popped). The number of stack locations required is input at the D port. In a system with only one Am29112, the least significant 6 bits of the D are used within the chip for this instruction. In a system with two cascaded Am29112s the determination is made independently in the two chips (since the stack pointer is at all times identical in the two chips). Hence, the same number must be presented to the two chips. The adders in the two Am29112s are not cascaded for this instruction but function independently. In both Am29112s only the 6 LSBs of the D port are actually used in the comparison.

Interrupt Handling

The Am29112 recognizes two kinds of interrupts: maskable and unmaskable. Maskable interrupts cause automatic saving of the interrupt return address on the internal stack and can be inhibited, either externally via the INTERRUPT DISABLE pin, or internally via instruction 15 (COND ENABLE/DISABLE INTERRUPT). In addition, maskable interrupts are disabled when there is not enough space on the stack to service the interrupt, though this internal inhibit can be overridden be clearing a bit in the command register. The unmaskable interrupt, on the other hand, cannot be disabled and does not save the interrupt return address on the internal stack. It is intended for handling abnormal and irrecoverable situations like power failure or stack overflow. When an unmaskable interrupt occurs, the sequencer branches to the address of the unmaskable interrupt routine stored in the INTVECT register. This address is stored on-chip at system initialize time using instruction 11 (COND RESET SP/LOAD INTERRUPT REGIS-TER) with a condition of FAIL. If a maskable interrupt is being processed when the unmaskable interrupt occurs, the unmaskable interrupt may be delayed at most one cycle to prevent contention on the Y bus. In any case, the unmaskable interrupt request should persist for at least one clock edge.

The Am29112 contains an interrupt disable flip-flop on-chip. The flip-flop is set by the DISABLE INTERRUPT instruction (opcode 15 with forced FAIL) and reset by the ENABLE INTERRUPT instruction (opcode 15 with forced PASS). The flip-flop output performs the same function as the interrupt disable pin. On reset, or on receiving an unmaskable interrupt, the flip-flop is set thereby disabling maskable interrupts. Hence, at the end of initialization, the ENABLE INTERRUPT instruction will have to be executed to reset the flip-flop and enable maskable interrupts.

In the case of maskable interrupts, the interrupt return address is saved on the stack automatically using the INTRTN register. The INTRTN register is loaded with the CMUX output with every clock. When an interrupt is acknowledged, the Am29112 output is turned off and the vector applied externally. However, the sequencer executes the instruction which is in the pipeline register in that cycle. The result of executing the interrupted instruction, namely the next address, does not come out of the Am29112 Y bus because the Y bus is used to input the interrupt vector. It is clocked into the INTRTN register. On the first cycle of the interrupt routine, the sequencer pushes the return address on the stack so that the interrupt routine returns by doing a COND RETURN, like any other subroutine.

THE INVISIBLE STACK PUSH THAT THE SEQUENCER EXECUTES WHEN IT IS INTERRUPTED OCCURS IN THE FIRST CYCLE OF THE INTERRUPT SERVICE ROUTINE. HENCE, THE FIRST INSTRUCTION OF THE INTERRUPT SERVICE ROUTINE MAY NOT BE ANY INSTRUCTION THAT USES THE STACK.

Before acknowledging an interrupt, the sequencer checks the stack to see if there is a minimum of five levels available to handle the interrupt. If there is insufficient space on the stack, the acknowledge is not generated. This feature may be disabled by a bit in the command register.

Maskable Interrupts

The branch vector for maskable interrupts is applied externally to the Y port of the Am29112. This section discusses the system timing considerations and their impact on interrupt handling in the Am29112.

Figures 12-1 & 12-2 show general system configurations highlighting the interrupt portion of the circuitry and the control loop. A priority interrupt controller generates an interrupt request for the highest priority pending interrupt. This request is applied to the MINTR pin of the Am29112. If the request is not masked, the Am29112 puts out an acknowledge on the MINTR pin. The interrupt controller then puts out the encoded priority of the highest priority interrupt to the vector PROM, which maps the priority code into a vector.

The MINTA line turns on the vector PROM output at the same time as the Y port on the Am29112 is three-stated. Hence, the interrupt vector gets onto the micromemory address bus and is also input into the Am29112, and incremented to form the next address. The Am29112 saves the return address on the stack so that when the interrupt service routine does a subroutine return, control returns to the instruction following the interrupted instruction.

The maskable interrupt request is synchronized on the Am29112. If there is no disable, therefore, the acknowledge always is active in the cycle following the request. However, the acknowledge to Y bus three-stating delay is programmable: the Y bus three-stating signal can occur either in the same cycle as, or in the cycle following, the MINTA acknowledge, depending on a bit in the command latch of the Am29112.

The command register bit that programs the postdelay option is bit 2, the third least significant bit. The command register has 3 bits altogether and is loaded from the 3 LSBs of the D inputs using instruction 1 (COND PUSH D/LOAD COMMAND REGISTER) with a condition of FAIL. Note that in a system with two cascaded Am29112s, bits 0 and 2 of the command registers in the two chips must both be loaded with the same data on system initialization. The postdelay bit in the command register selects the postdelay option when it is zero.

Figure 12-1 shows the configuration without postdelay, including a simplified view of the acknowledge circuit. The acknowledge is granted at the same time the Y output of the Am29112 is three-stated and the vector PROM enabled by the MINTA signal out of the Am29112. The critical delay path in this case is clock to acknowledge (Am29112) + acknowledge to priority out (interrupt controller) + vector PROM access time + microprogram memory access time + pipeline setup time. Obviously, this delay will have a significant impact on overall

cycle time. However, in slow systems or in systems where the vector is always available immediately with acknowledge, this configuration is acceptable. It is also acceptable if the vector mapping PROM is made part of the microprogram memory by dedicating the locations in low memory addressed by the priority to hold vectors to the corresponding interrupt routines. Care must be taken in disabling interrupts. Disabling of interrupts using the INTD input or the DISABLE INTERRUPTS instruction does not prevent an interrupt address from being put on the Y-bus by an external device in the current cycle. This interrupt address will be translated by the microprogram memory into the first instruction of an interrupt routine, which will probably begin by disabling interrupts and end by enabling interrupts. Therefore, when the interrupted microcode resumes control, interrupts will be enabled despite the fact that interrupts should have been disabled at this point.

This problem can be solved in the no-postdelay mode by letting the INTD signal from the microprogram memory bypass the microinstruction pipeline register (see Figure 12-1). The instruction lines, however, cannot bypass the microinstruction pipeline register. Therefore the DISABLE INTERRUPT instruction must be accompanied by an asserted INTD bit in the same microinstruction. Since it is normally known at assembly time whether individual microinstructions can be interrupted, the INTD bit can be set at that time.

Figure 12-2 shows a simplified view of the Am29112 configured with postdelay active. An external D-type flip-flop adds a one cycle delay to the MINTA signal before it switches the output enable on the vector register. The interrupt request to acknowledge delay is the same as in the circuit with postdelay inactive, but the Y bus three-stating signal occurs one cycle later than the acknowledge. The critical path has been broken into two with the register at the vector PROM output. In this case the critical delay path is cut short by the microprogram memory accesses time. While the vector PROM accesses the interrupt vector, the microprogram memory accesses the next sequential instruction. This implies that one more instruction of the interrupted code executes after the cycle in which the acknowledge is granted.

The Command Register bits are summarized below:

CR₀: Interrupt acknowledge on insufficient space

CR₀ = 1: inhibit acknowledge on insufficient space

CR₀ = 0 : generate acknowledge on insufficient space

CR₁: Multiway enable

CR₁ = 1 : enable multiway branching

(default for LSS)

CR₁ = 0 : disable multiway branching

(default for MSS)

CR2: Interrupt postdelay flip-flop

CR2 = 1 : no postdelay (default)

 $CR_2 = 0$: postdelay

On reset & JZ.U: $CR_0 = 1$


CR1 = LSS

 $CR_2 = 1$

Hold

The Am29112 is equipped with a HOLD pin for configurations utilizing more than one sequencer driving a common microprogram address bus (see Figures 8 & 9). In such situations, it is necessary to cause the unselected sequencer to hold its internal state while some other sequencer executes, so that it can resume execution at the point where it was held. The HOLD pin, when asserted, three-states the Y bus, forces low the carry into the PC incrementer, and selects the internal

CMUX output (instead of the Y bus) at the incrementer input. To complete the HOLD function, it is also necessary to disable interrupts and to put the sequencer into the forced continue mode (see Figures 10 & 11). Under these conditions, the value of the PC is recirculated through the CMUX and the incrementer until the HOLD is released, and all the remaining state bits in the sequencer are not altered because of the forced continue. HOLD does not disable UINTR; all of the sequencers will accept it and put out the UINTR address when they leave the Hold mode.



Am29112
Sequencer #1

Hold Y₀-Y₇ INTD


Multitasking
Controller

Microprogram
Memory

LD000290

Figure 8. Mulitasking System Without Interrupts

Figure 9. Multitasking System With Interrupts






Figure 10. Hold Control Without Interrupts

Figure 11. Hold Control With Interrupts




Figure 12-1. Interrupt Control Loop — No Postdelay




Figure 12-2. Interrupt Control Loop with Postdelay

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Case Temperature Under Bias (T _C)55 to +125°C
Supply Voltage to Ground Potential0.5 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.5 V to +V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V
DC Output Current, Into Outputs30 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (TA)	0 to +70°C
Supply Voltage (V _{CC})	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions (Note 1)				Max	Units
V _{OH} Output HIGH Voltage	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}		I _{OH} = -1.6 mA	2.4		v
V	Contract I CNAL Vallage	V _{CC} = Min.	Y ₀ – Y ₇	I _{OL} = 12 mA		0.5	v
V _{OL}	Output LOW Voltage	VIN = VIH or VIL	All Others	I _{OL} = 8 mA			
V _{IH}	Guaranteed Input Logical HIGH Voltage (Note 5)		All Inputs		2.0	200	٧
VIL	Guaranteed Input Logical LOW Voltage (Note 5)		All Inputs		. X	0.8	٧
VI	Input Clamp Voltage	V _{CC} = Min.	All inputs	I _{IN} = -18 mA	M	-1.5	٧
I _{IL} Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 Volts	All I/O Pins	Bassia Varen	Lagra	-0.55		
		Hold, LSS	V _{IN} = 0.5 V	De 1	-1.0	mA	
	(Note 3)	All Others			-0.5		
I _{IH} Input HIGH Current	V _{CC} = Max. V _{IN} = 2.4 Volts	All I/O Pins	No.		100		
		Hold, LSS	V _{IN} = 2.4 V		100	μΑ	
	(Note 3)	All Others			50		
l _l	Input HIGH Current	V _{CC} = Max. V _{IN} = 5.5 Volts	All Inputs				mA
lozh	Off State (High Impedance) Output Current	V _{CC} = Max. V _O = 2.4 Volts (Note 3)		V _{IN} = 2.4 V		100	μΑ
lozL	Off State (High Impedance) Output Current	$V_{CC} = Max.$ $V_{O} = 0.5 \text{ Volts}$ (Note 4)		V _{IN} = 0.5 V		-0.55	μΑ
los	Output Short Circuit Current	$V_{CC} = Max. + 0.5 \text{ Volts}$ $V_{O} = 0.5 \text{ Volts}$ (Note 2)	All Except CZIO			-50	mA
ICC Power Supply Current (Note 4)	V _{CC} = Max.	COM'L	T _{AL} = 0 to 70°C (Note 6)			mA	
	'		T _A = 70°C		545		

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Three-state outputs are internally connected to TTL inputs. Input characteristics are measured under conditions such that the outputs are in the OFF state.

4. Worst case ICC is at minimum temperature.

5. These input levels provide zero noise immunity and should be tested only in a static, noise-free environment.

6. Cold start.

Am29112 SWITCHING CHARACTERISTICS GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE ($T_A=0$ to $+70^{\circ}$ C, $V_{CC}=4.75$ to 5.25 V, $C_L=50$ pF)

A. Setup and Hold Times (ns)

B. Combinational Delays (ns)

Input	ts	th
D ₀ – D ₇	34	2.
$M_0 - M_7$	33	0
Y ₀ – Y ₇	14	0
l ₀ – l ₆	45	0
l ₅	45	0
16	45	0
CC	26	0
CCEN	26	0
POL	26	0
RESET	7	5
UINTR	8	5
MINTR	7	5
INTD	8	5
HOLD	-	_
LSS	-	_
ACIO	19	0
PCIO	10	2
CIO	20	0
CZIO	7	5

	Output							
Input	D	Υ	MINTA	STKERR	ACIO	PCIO	CIO	CZIO
D ₀ – D ₇	_	38	_	_	24	37	_	25
M ₀ – M ₃	_	38	_	_	34	41	- (1 -1-1 -1)	
l ₀ – l ₆	_	50	34	37	43	40	39	38
15		50	_	- 455	_	40	31	40
16		50		-	_) -	40	38
CC	_	29	-	37	_	40	40	37
CCEN	n - 1	29	_	37	-	40	40	37
POL	-	29	-	37	_	40	40	37
CP	23	35	23	33	33	41	26	33
HOLD	. '		_	_	_	23	_	_
LSS	» <u> </u>	_	_	_	_	_	_	24
ACIO	_	25		_	_	31	_	_
CIO	_	_	_	_	_	_	_	37
Y ₀ – Y ₇	_	_		_		25	_	_

C. Enable/Disable Times (ns)


	Output						
Input	D	Υ	PCIO	ACIO	CZIO		
10-16	36	_		_	_		
l ₆	40	_	_	_			
CC	36		_	_	_		
CCEN	36	-	_	_	_		
POL	36	_	_	_	_		
CP_	_	34	_	_	_		
CP L	43	_		_	_		
HOLD	_	28	_	_			
LSS	_		25	25	25		

D. Clock Requirements (ns)

Minimum Clock LOW Time	
Minimum Clock HIGH Time	
Minimum Clock Period	

SWITCHING TEST WAVEFORMS

SET-UP, HOLD, AND RELEASE TIMES




WFR02970


- Notes: 1. Diagram shown for HIGH data only.

 Output transition may be opposite sense.
 - 2. Cross hatched area is don't care condition.

PROPAGATION DELAY




PULSE WIDTH



WFR02790

ENABLE AND DISABLE TIMES



WFR02660

- Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
 - 2. S_1 , S_2 and S_3 of Load Circuit are closed except where shown.

Notes on Test Methods

The following points give the general philosophy which we apply to tests which must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 – 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{IL} \leqslant 0$ V and $V_{IH} \geqslant 3$ V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide actual Sentry programs, under license from Sentry.

Capacitive Loading for A.C. Testing

Automatic testers and their associated hardware have stray capacitance which varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters which call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" which measure the propagation delays into and out of the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is peformed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken

with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain D.C. measurements (I_{OH}, I_{OL}, for example) have already been taken and are within specification. In some cases, special D.C. tests are performed in order to facilitate this correlation.

Threshold Testing


The noise associated with automatic testing, the long, inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and A.C. testing are performed at "hard" input levels rather than at VIL max and VIH min.

A.C. Testing

Occasionally, parameters are specified which cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other A.C. tests which have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain D.C. parameters have already been measured and are within specification.


In some cases, certain A.C. tests are redundant since they can be shown to be predicted by other tests which have already been performed. In these cases, the redundant tests are not performed.

KEY TO SWITCHING WAVEFORMS




KS000010






Maskable Interrupt



RESET

PHYSICAL DIMENSIONS

SD 048



The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.

ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABANA						
ALABAMA	(205)	882-9122	MARYLAND		301)	796-9310
ARIZONA,			MASSACHUSETTS	(617)	273-3970
Tempe	(602)	242-4400	MINNESOTA	Ì	612)	938-0001
Tucson	(602)	792-1200	NEW JERSEY	,		299-0002
CALIFORNIA,			NEW YORK,	,	,	
El Segundo	(213)	640-3210	Liverpool	,	215\	457.5400
Newport Beach	(714)	752-6262	Poughkeepsie (IBM only)			471-8180
San Diego		560-7030				
Sunnyvale		720-8811	Woodbury		516)	364-8020
Woodland Hills	(400)		NORTH CAROLINA,			
COLORADO		992-4155	OREGON	(503)	245-0080
CONNECTION	(303)	741-2900	OHIO,			
CONNECTICUT,			Columbus	(614)	891-6455
	(203)	264-7800	PENNSYLVANIA,			
FLORIDA,			Allentown (AT&T only)	(215)	398-8006
Altamonte Springs		339-5022	Willow Grove			657-3101
Clearwater	(813)	530-9971	PUERTO RICO			764-4524
Ft. Lauderdale	(305)	484-8600	TEXAS.		000,	704-4524
Melbourne		729-0496	Austin		E40\	246 7000
GEORGIA		449-7920	Dollas	(;	012)	340-7630
ILLINOIS	(212)	772 4422	Dallas		214)	934-9099
INDIANA	(012)		Houston	(713)	785-9001
KANSAS	(317)	244-7207	WASHINGTON	(2	206)	455-3600
KANSAS	(913)	451-3115	WISCONSIN	(4	414)	782-7748
INITI	EDM	ATIONIAL	CALED OFFICE			
INI	ENN	AHONAL	SALES OFFICES			
BELGIUM.			HONG KONG.			
Bruxelles TEL:	(03)	771 00 02				
FAX:			Kowloon TEL			
			FAX	¢	•••••	. 1234276
TLX:	•••••	61028	TLX	(:		50426
CANADA, Ontario,			ITALY, Milano TEL	<u>.:</u>	. (02)	3390541
Kanata TEL:	. (613)	592-0090	FAX	(:	. (02)	3498000
Willowdale TEL:	. (416)	224-5193	TLX	ζ:		315286
FAX:	. (416)	224-0056	JAPAN, Tokyo TEL	•	(03)	345-8241
FRANCE,			FAX	(:	(00)	3/25106
Paris TEL: (0	01) 45	60 00 55		J240		
FAX:(11) 46	86 21 85	LATIN AMERICA,		J04 /	AIVID I KOJ
TLX:	, ., .o	2020535		. ,	۰۰-۱	101 0000
GERMANY,		2020331	Ft. Lauderdale, TEL	<u></u>	305)	484-8600
Hannover area TEL:	(OE4	40) E0 EE		(:(
FAV.	(051	43) 50 55	ILX	ä510955	4261	AMDFTL
FAX:	(051	43) 55 53	SWEDEN, Stockholm TEL	.: ((D8) 7	33 03 50
TLX:	• • • • • • • •	925287	FAX	(: (i	08) 7	33 22 85
München TEL:	(089	9) 41 14-0	TLX			11602
FAX:	(08	9) 406490	UNITED KINGDOM,			
TLX:		523883	Manchester area TEL	•	(092	5) 828008
Stuttgart TEL:	(0711)	62 33 77		(:		
FAX:	. (071	1) 625187		······································		
TLX:			London area TEL		·····	020024
127	• • • • • • • •	72 1002	London area TEL			
				۱ ا		
			ILX	:	• • • • • •	859103
NODTU		EDIOAN				
NONIA	AW	ERICAN	REPRESENTATIVES			
CALIFORNIA			NEW MEXICO			
I ² INCOEM	(408)	088-3400				
DIETI	(400)	406 6060	THORSON DESERT STATES	(5	505)	293-8555
IDAHO	(408)	496-6868	NEW YORK			
			NYCOM, INC	(5	315)	437-8343
INTERMOUNTAIN TECH MKGT	(208)	888-6071	OHIO			
INDIANA			Dayton			
SAI MARKETING CORP	. (317)	241-9276	DOLFUSS ROOT & CO	(!	513)	433-6776
IOWA			Strongsville	•		
LORENZ SALES	(319)	377-4666	DOLFUSS ROOT & CO	<i>t</i>	216)	238-0300
MICHIGAN			PENNSYLVANIA		,	
SAI MARKETING CORP	(313)	227-1786	DOLFUSS ROOT & CO	1.	1101	221 4420
NEBRASKA	, ,		UTAH	(4	+14)	221-4420
LORENZ SALES	(402)	475-4660	R ² MARKETING	,,	2041	EOE 0004
	(-02)	-10-4000	TO IMPLIED ING	(8	501)	o 95- 0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA
TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450
Printed in U.S.A. AIS-WCP-15M-07/86-0

Printed in U.S.A. AIS-WCP-15M-07/86-0