

Am29C01

Four-Bit CMOS Microprocessor Slice

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

Low Power

The CMOS Am29C01 is a plug-in replacement for the bipolar Am2901B/C. The Am29C01 dissipates 10% of the power of the equivalent bipolar part.

- Two-address architecture Independent simultaneous access to two working registers saves machine cycles.
- Eight-function ALU
 Performs addition, two subtraction operations, and five logic functions on two source operands.
- Expandable

Connect any number of Am29C01s together for longer word lengths.

- Four status flags
- Carry, overflow, zero, and negative,
- Flexible data source selection
 ALU data is selected from five source ports for a total of 203 source operand pairs for every ALU function.

GENERAL DESCRIPTION

The Am29C01 industry standard four-bit microprocessor slice is a high-speed cascadable ALU intended for use in CPUs, peripheral controllers, and programmable microprocessors. The microinstruction flexibility of the Am29C01 permits efficient emulation of almost any digital computing machine.

The device, as shown in the block diagram, consists of a 16-word by 4-bit two-port RAM, a high-speed ALU, and the associated shifting, decoding and multiplexing circuitry. The


9-bit microinstruction word is organized into three groups of three bits each and selects the ALU source operands, the ALU function, and the ALU destination register. The microprocessor is cascadable with full look ahead or with ripple carry, has three-state outputs, and provides various status flag outputs from the ALU.

The Am29C01 is a low power CMOS plug-in replacement for the Am2901B/Am2901C.

RELATED PRODUCTS

Part No.	Description
Am29C101	16-Bit CMOS Microprocessor Slice
Am29C10A	CMOS Microprogram Controller
Am2904	Status and Shift Control Unit
Am2914	Vectored Priority Interrupt Controller
Am29818	Pipeline Register with SSR Diagnostics
Am29800A	High-Performance Bus Interface Family
Am29C800	High-Performance CMOS Bus Inter- face Family
Am2925	System Clock Generator
Am2940	DMA Address Generator
Am2952A	Bidirectional I/O Port
Am27S35A	Registered PROM


BLOCK DIAGRAM




BD002121

For applications information see Chapters III and IV of Bit Slice Microprocessor Design, by Mick and Brick, McGraw Hill Publishers.

CONNECTION DIAGRAMS Top View



LCC*




CD004120


* Same pinouts apply for PLCC.

Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT



LOGIC SYMBOL




V_{CC} = Power Supply GND = Ground

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



4-Bit CMOS Microprocessor Slice

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

A₀-A₃ Address Inputs — A Port (Input)

The four address inputs to the register stack used to select one register whose contents are displayed through the A Port.

B₀-B₃ Address Inputs — B Port (Input)

The four address inputs to the register stack used to select one register whose contents are displayed through the B Port and into which new data can be written when the clock goes LOW.

I₀-I₈ Instruction Control Lines (Input)

The nine instruction control lines used to determine what data sources will be applied to the ALU (I₀₁₂), what function the ALU will perform (I₃₄₅), and what data is to be deposited in the Q register or the register stack (I₆₇₈).

Q₃, RAM₃ Shift Lines (Input/Output)

A shift line at the MSB of the Q register (Q_3) and the register stack (RAM₃). Electrically these lines are three-state outputs connected to TTL inputs internal to the device. When the destination code on I_{678} indicates an up shift (octal 6 or 7), the three-state outputs are enabled and the MSB of the Q register is available on the Q₃ pin and the MSB of the ALU output is available on the RAM₃ pin. Otherwise, the three-state outputs are electrically OFF (high impedance) and the pins are electrically LS-TTL inputs. When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of the Q register (octal 4) and RAM (octal 4 or 5).

Q₀, RAM₀ Shift Lines (Input/Output)

Shift lines like Q₃ and RAM₃, but at the LSB of the Q register and RAM. These pins are tied to the Q₃ and RAM₃ pins of the adjacent device to transfer data between devices for up and down shifts of the Q register and ALU data.

D₀ - D₃ Direct Data Inputs (Input)

A 4-bit data field which may be selected as one of the ALU data sources for entering data into the device. D_0 is the LSB.

Yn - Y3 Data Outputs (Output, Three-State)

The four data outputs. These are three-state output lines. When enabled they display either the four outputs of the ALU or the data on the A Port of the register stack, as determined by the destination code I₆₇₈.

OE Output Enable (Input)

When \overline{OE} is HIGH, the Y outputs are OFF; when \overline{OE} is LOW, the Y outputs are active (HIGH or LOW).

G. P Carry Generate, Propagate Outputs (Output)

The carry generate and propagate outputs of the internal ALU. These signals are used with the Am2902 for carry-lookahead.

OVR Overflow Status Bit (Output)

This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's-complement operation has overflowed into the sign hit

F = 0 Status Bit (Output, Open Drain)

This is an open-drain output which goes HIGH (OFF) if the data on the four ALU outputs (F_0-F_3) are all LOW. In positive logic, it indicates the result of an ALU operation is zero.

F₃ Status Bit (Output)

The most significant ALU output bit.

Cin Carry In (Output)

The carry-in to the internal ALU.

Cn + 4 Carry Out (Output)

The carry-out of the internal ALU.

CP Clock (Input)

The Q-register and register-stack outputs change on the clock LOW-to-HIGH transition. The clock LOW time is internally the write enable pulse width to the 16 x 4 RAM. While the clock is LOW, the "slave" latches on the RAM outputs are closed, storing the data previously on the RAM outputs. This allows synchronous master-slave operation of the register stack.

FUNCTIONAL DESCRIPTION

A detailed block diagram of the CMOS microprogrammable microprocessor structure is shown in Figure 1. The circuit is a 4-bit slice cascadable to any number of bits. Therefore, all 4 data paths within the circuit are 4 bits wide. The two key elements in the Figure 1 diagram are the 16-word by 4-bit 2-port RAM and the high-speed ALU.

Data in any of the 16 words of the Random-Access Memory (RAM) can be read from the A-port of the RAM as controlled by the 4-bit A-address field input. Likewise, data in any of the 16 words of the RAM as defined by the B-address field input can be simultaneously read from the B-port of the RAM. The same code can be applied to the A-select field and B-select field in which case the identical file data will appear at both the RAM A-port and B-port outputs simultaneously.

When enabled by the RAM write enable (RAM EN), new data is always written into the file (word) defined by the B-address field of the RAM. The RAM data input field is driven by a 3-input multiplexer. This configuration is used to shift the ALU output data (F) if desired. This three-input multiplexer scheme allows the data to be shifted up one bit position, shifted down one bit position, or not shifted in either direction.

The RAM A-port data outputs and RAM B-port data outputs drive separate 4-bit latches. These latches hold the RAM data while the clock input is LOW. This eliminates any possible race conditions that could occur while new data is being written into the RAM.

The high-speed Arithmetic Logic Unit (ALU) can perform three binary arithmetic and five logic operations on the two 4-bit input words R and S. The R-input field is driven from a 2-input multiplexer, while the S-input field is driven from a 3-input multiplexer. Both multiplexers also have an inhibit capability; that is, no data is passed. This is equivalent to a "zero" source operand.

Referring to Figure 1, the ALU R-input multiplexer has the RAM A-port and the direct data inputs (D) connected as inputs. Likewise, the ALU S-input multiplexer has the RAM A-port, the RAM B-port and the Q register connected as inputs.

This multiplexer scheme gives the capability of selecting various pairs of the A, B, D, Q and "0" inputs as source operands to the ALU. These five inputs, when taken two at a time, result in ten possible combinations of source operand pairs. These combinations include AB, AD, AQ, AO, BD, BQ, BO, DO, DO and QO. It is apparent that AD, AQ and AO are somewhat redundant with BD, BQ and BO in that if the A address and B address are the same, the identical function results. Thus, there are only seven completely non-redundant source operand pairs for the ALU. The Am29CO1 microprocessor implements eight of these pairs. The microinstruction inputs used to select the ALU source operands are the I₀, I₁, and I₂ inputs. The definition of I₀, I₁, and I₂ for the eight source operand combinations are as shown in Table 1. Also shown is the octal code for each selection.

The two source operands not fully described as yet are the D input and Q input. The D input is the 4-bit wide direct data field input. This port is used to insert all data into the working registers inside the device. Likewise, this input can be used in the ALU to modify any of the internal data files. The Q register is a separate 4-bit file intended primarily for multiplication and division routines but it can also be used as an accumulator or holding register for some applications.

The ALU itself is a high-speed arithmetic/logic operator capable of performing three binary arithmetic and five logic functions. The I₃, I₄, and I₅ microinstruction inputs are used to select the ALU function. The definition of these inputs is

shown in Table 2. The octal code is also shown for reference. The normal technique for cascading the ALU of several devices is in a look-ahead carry mode. Carry generate, \overline{G} , and carry propagate, \overline{F} , are outputs of the device for use with a carry-look-ahead-generator such as the Am2902A. A carry-out, C_{n+4} , is also generated and is available as an output for use as the carry flag in a status register. Both carry-in (C_n) and carry-out (C_{n+4}) are active HIGH.

The ALU has three other status-oriented outputs. These are F_3 , F=0, and overflow (OVR). The F_3 output is the most significant (sign) bit of the ALU and can be used to determine positive or negative results without enabling the three-state data outputs. F_3 is non-inverted with respect to the sign bit output Y_3 . The F=0 output is used for zero detect. It is an open-drain output and can be wire OR'ed between microprocessor slices. F=0 is HIGH when all F outputs are LOW. The overflow output (OVR) is used to flag arithmetic operations that exceed the available two's complement number range. The overflow output (OVR) is HIGH when overflow exists. That is, when C_{n+3} and C_{n+4} are not the same polarity.

The ALU data output is routed to several destinations. It can be a data output of the device and it can also be stored in the RAM or the Q register. Eight possible combinations of ALU destination functions are available as defined by the I₆, I₇, and I₈ microinstruction inputs. These combinations are shown in Table 3.

The 4-bit data output field (Y) features three-state outputs and can be directly bus organized. An output control (\overline{OE}) is used to enable the three-state outputs. When \overline{OE} is HIGH, the Y outputs are in the high-impedance state.

A 2-input multiplexer is also used at the data output such that either the A-port of the RAM or the ALU outputs (F) are selected at the device Y outputs. This selection is controlled by the I₆, I₇, and I₈ microinstruction inputs. Refer to Table 3 for the selected output for each microinstruction code combination.

As was discussed previously, the RAM inputs are driven from a 3-input multiplexer. This allows the ALU outputs to be entered non-shifted, shifted up one position (X2) or shifted down one position (÷2). The shifter has two ports; one is labeled RAM₀ and the other is labeled RAM₃. Both of these ports consist of a buffer-driver with a three-state output and an input to the multiplexer. Thus, in the shift up mode, the RAM₃ buffer is enabled and the RAM₀ multiplexer input is enabled. Likewise, in the shift-down mode, the RAM₀ buffer and RAM₃ input are enabled. In the no-shift mode, both buffers are in the high-impedance state and the multiplexer inputs are not selected. This shifter is controlled from the I₆, I₇ and I₈ microinstruction inputs as defined in Table 3.

Similarly, the Q register is driven from a 3-input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the Q register. In either the shift-up or shift-down mode, the multiplexer selects the Q-register data appropriately shifted up or down. The Q shifter also has two ports; one is labeled Q_0 and the other is Q_3 . The operation of these two ports is similar to the RAM shifter and is also controlled from $\mathsf{I}_6,\,\mathsf{I}_7,\,\mathsf{and}\,\,\mathsf{I}_8$ as shown in Table 3.

The clock input to the Am29C01 controls the RAM, the Q register, and the A- and B- data latches. When enabled, data is clocked into the Q register on the LOW-to-HIGH transition of the clock. When the clock input is HIGH, the A and B latches are open and will pass whatever data is present at the RAM outputs. When the clock input is LOW, the latches are closed and will retain the last data entered. If the RAM-EN is enabled, new data will be written into the RAM file (word) defined by the B-address field when the clock input is LOW.




Figure 1. Detailed Block Diagram

FUNCTIONAL TABLES

TABLE 1. ALU SOURCE OPERAND CONTROL

Mnemonic		MICR	о сс	DDE	ALU SOURCE OPERANDS		
Milemonic	l ₂	l ₁	I ₀	Octal Code	R	s	
AQ	L	L	L	0	Α	Q	
AB	L	L	Н	1	Α	В	
ZQ	L	Н	L	2	0	Q	
ZB	L	Н	Н	3	0	В	
ZA	Н	L	L	4	0	A	
DA	Н	L	Н	5	D	Α	
DQ	Н	Н	L	6	D	Q	
DZ	Η	Ι	Ι	7	D	0	

TABLE 2. ALU FUNCTION CONTROL

Mnomonio	N	IICR	о с	ODE		
Mnemonic	l ₅	14	lз	Octal Code	ALU Function	SYMBOL
ADD	L	L	L	0	R Plus S	R+S
SUBR	L	L	Н	1	S Minus R	S-R
SUBS	L	Н	L	2	R Minus S	R-S
OR	L	Н	Н	3	R OR S	RvS
AND	Н	L	L	4	RANDS	R^S
NOTRS	Н	L	Н	5	RANDS	R∧S
EXOR	Н	Н	L	6	R EX-OR S	R ∀ S
EXNOR	Η	Н	Н	7	R EX-NOR S	R ∀ S

TABLE 3. ALU DESTINATION CONTROL

Mnemonic -	MICRO CODE		RAM FUNCTION		Q-REG. FUNCTION		Y	RAM SHIFTER		Q SHIFTER			
	l ₈	17	16	Octal Code	Shift	Load	Shift	Load	ОИТРИТ	RAM ₀	RAM ₃	Q ₀	Q ₃
QREG	L	L	L	0	Х	NONE	NONE	F→Q	F	Х	Х	Х	×
NOP	L	L	Н	1	Х	NONE	Х	NONE	F	Х	Х	Х	х
RAMA	L	Н	L	2	NONE	F→B	Х	NONE	Α	Х	Х	Х	×
RAMF	L	Н	Н	3	NONE	F→B	Х	NONE	F	Х	Х	Х	×
RAMQD	Н	L	L	4	DOWN	F/2→B	DOWN	Q/2→Q	F	F ₀	IN ₃	Q ₀	IN ₃
RAMD	Н	L	Н	5	DOWN	F/2→B	Х	NONE	F	F ₀	IN ₃	Q ₀	X
RAMQU	Н	Н	L	6	UP	2F→B	UP	2Q→Q	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	Ι	Н	Ξ	7	UP	2F→B	Х	NONE	F	IN ₀	F ₃	X	Q ₃

X = Don't care. Electrically, the shift pin is a TTL-equivalent input internally connected to a three-state output which is in the high-impedance state. B = Register Addressed by B inputs. UP is toward MSB, DOWN is toward LSB.

TABLE 4. SOURCE OPERAND and ALU FUNCTION MATRIX

			I ₂₁₀ OCTAL							
		0	1	2	3	4	5	6	7	
OCTAL	ALU				ALU :	Source				
l ₅₄₃	Function	A, Q	A, B	0, Q	0, B	0, A	D, A	D, Q	D, 0	
0	C _n = L R Plus S	A + Q	A + B	Q	В	Α	D+A	D+Q	Đ	
	C _n = H	A + Q + 1	A+B+1	Q+1	B + 1	A + 1	D+A+1	D+Q+1	D+1	
	C _n = L S Minus R	Q-A-1	B-A-1	Q-1	B-1	A – 1	A-D-1	Q-D-1	-D-1	
1	C _n = H	Q-A	B-A	Q	В	Α	A-D	Q-D	-D	
2	C _n = L	A – Q – 1	A-B-1	-Q-1	-B-1	-A-1	D-A-1	D-Q-1	D-1	
2	R Minus S C _n = H	A-Q	A-B	-Q	-в	-A	D-A	D-Q	D	
3	R OR S	AVQ	AVB	Q	В	Α	DVA	DVQ	D	
4	RANDS	A^Q	A^B	0	0	0	D^A	D^Q	0	
5	R AND S	Ā^Q	Ā^B	Q	В	Α	Ō∧A	Ū∧Q	0	
6	R EX-OR S	A V Q	A₩B	Q	В	Α	D₩A	D₩Q	D	
7	R EX-NOR S	Ā₩Q	Ā₩B	Q	B	Ā	D₩A	D₩Q	D	

^{+ =} Plus

^{- =} Minus

v = OR ^ = AND V = EX-OR

TABLE 5. ALU LOGIC MODE FUNCTIONS

TABLE 5. AL	U LOGIC MODE	FUNCTIONS
Octal I ₅₄₃ , I ₂₁₀	Group	Function
4 0 4 1 4 5 4 6	AND	A^Q A^B D^A D^Q
3 0 3 1 3 5 3 6	OR	A v Q A v B D v A D v Q
6 0 6 1 6 5 6 6	EX-OR	A+ Q A+ B D+ A D+ Q
7 0 7 1 7 5 7 6	EX-NOR	A V Q A V B D V A D V Q
7 2 7 3 7 4 7 7	INVERT	Q B A D
6 2 6 3 6 4 6 7	PASS	Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7	''ZERO''	0 0 0 0
5 0 5 1 5 5 5 6	MASK	Ā^Q Ā^B Ō^A Ō^Q

TABLE 6. ALU ARITHMETIC MODE FUNCTIONS

Octal	C _{in} =	: L	C _{in} =	: Н
l ₅₄₃ , l ₂₁₀	Group	Function	Group	Function
0 0 0 1 0 5 0 6	ADD	A + Q A + B D + A D + Q	ADD plus one	A+Q+1 A+B+1 D+A+1 D+Q+1
0 2 0 3 0 4 0 7	PASS	Q B A D	Increment	Q+1 B+1 A+1 D+1
1 2 1 3 1 4 2 7	Decrement	Q-1 B-1 A-1 D-1	PASS	Q B A D
2 2 2 3 2 4 1 7	1's Comp.	-Q-1 -B-1 -A-1 -D-1	2's Comp. (Negate)	-Q -B -A -D
1 0 1 1 1 5 1 6 2 0 2 1 2 5 2 6	Subtract (1's Comp)	Q-A-1 B-A-1 A-D-1 Q-D-1 A-Q-1 A-B-1 D-A-1 D-Q-1	Subtract (2's Comp)	Q-A B-A A-D Q-D A-Q A-B D-A D-Q

Source Operands and ALU Functions

There are eight source operand pairs available to the ALU as selected by the I_0 , I_1 , and I_2 instruction inputs. The ALU can perform eight functions; five logic and three arithmetic. The I_3 , I_4 , and I_5 instruction inputs control this function selection. The carry input, $C_{\rm in}$, also affects the ALU results when in the arithmetic mode. The $C_{\rm in}$ input has no effect in the logic mode. When I_5 and $C_{\rm in}$ are viewed together, the matrix of

operand function for each state.

The ALU functions can also be examined on a "task" basis, i.e., add, subtract, AND, OR, etc. In the arithmetic mode, the carry will affect the function performed while in the logic mode,

Table 4 results. This matrix fully defines the ALU/source

the carry will have no bearing on the ALU output. Table 5 defines the various logic operations that the Am29C01 can perform and Table 6 shows the arithmetic functions of the device. Both carry-in LOW ($C_{in}=0$) and carry-in HIGH ($C_{in}=1$) are defined in these operations.

Logic Functions for \overline{G} , \overline{P} , C_{n+4} , and OVR


The four signals \overline{G} , \overline{P} , C_{n+4} , and OVR are designed to indicate carry and overflow conditions when the Am29C01 is in the add or subtract mode. Table 7 indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Table 1.

	TABLE 7. LOGIC FUNCTIONS for CARRY and OVERFLOW CONDITIONS								
l ₅₄₃	Function	P	G	C _{n + 4}	OVR				
0	R+S	P ₃ P ₂ P ₁ P ₀	G ₃ + P ₃ G ₂ + P ₃ P ₂ G ₁ + P ₃ P ₂ P ₁ G ₀	C ₄	C ₃ V C ₄				
1	S-R	+	Same as R + S equations, bu	t substitute Ri for Ri in definitions—	*				
2	R-S	←	Same as R + S equations, bu	t substitute $\overline{S_i}$ for S_i in definitions—	*				
3	RVS	LOW	P ₃ P ₂ P ₁ P ₀	P ₃ P ₂ P ₁ P ₀ + C _n	P ₃ P ₂ P ₁ P ₀ + C _n				
4	R ^ S	LOW	G ₃ + G ₂ + G ₁ + G ₀	G ₃ + G ₂ + G ₁ + G ₀ + C _n	G ₃ + G ₂ + G ₁ + G ₀ + C _n				
5	Ā∧S	LOW	← Same as R ^ S	equations, but substitute $\overline{R_i}$ for R_i in	definitions-				
6	R₩S	—	——Same as R ♥ S, but sub	ostitute Ri for Ri in definitions-	-				
7	R₩S	G ₃ + G ₂ + G ₁ + G ₀	G ₃ + P ₃ G ₂ + P ₃ P ₂ G ₁ + P ₃ P ₂ P ₁ P ₀	$\overline{G_3 + P_3 G_2 + P_3 P_2 G_1 +}$ $\overline{P_3 P_2 P_1 P_0 (G_0 + C_0)}$	(See Note 1)				
	Definitions	: $+ = OR$ $P_0 = R_0 + S_0$ $P_1 = R_1 + S_1$ $P_2 = R_2 + S_2$ $P_3 = R_3 + S_3$	$G_0 = R_0S_0$ $G_1 = R_1S_1$ $G_2 = R_2S_2$ $G_3 = R_3S_3$ $C_4 = G_3 + P_3G_2 + P_3P_2G_1$ $C_3 = G_2 + P_2G_1 + P_2P_1G_0$	+ P3 P2 P1 G0 + P3 P2 P1 P0 Cn + P2 P1 P0 Cn					
	Notes	: 1. $\left[\overline{P}_2 + \overline{G}_2 \overline{P}_1 + \overline{G}_2 \overline{G}_1 \right]$ $\left[\overline{P}_3 + \overline{G}_3 \overline{P}_2 + \overline{G}_3 \overline{G}_2 \right]$	$\overline{P}_0 + \overline{G}_2 \overline{G}_1 \overline{G}_0 C_n $ $\rightarrow \qquad $	₀ C _n]					

APPLICATIONS

Minimum Cycle Time Calculations for 16-Bit Systems

Speeds used in calculations for parts other than Am29C01 and Am29C10A-10 are representative for available MSI parts (see Figures 2 and 3).




AF001622

	DATA LOOP			CONTROL LOOP		
① Register +② 29C01 +③ 2902A +④ 29C01	Clock to Output A, B to \overline{G} , \overline{P} \overline{G}_0 , \overline{P}_0 to C_{n+z} C_n to C_{n+4} , OVR, F_3 , $F=0$, Y	11 ns 50 ns 7 ns 37 ns	① Register + ⑥ MUX + ⑦ 29C10A + ⑧ PROM	Clock to Output Select to Output CC to Output Access Time	11 ns 13 ns 30 ns 30 ns	
+ (5) Register	Setup Time	4 ns 109 ns	+① Register	Setup Time	4 ns	

Minimum clock period = 109 ns

Figure 2. Pipelined System, Add without Simultaneous Shift




AF001632

	DATA LOOP		CONTROL LOOP				
1 Register + 2 29C01 + 3 2902A + 4 29C01 + 6 XOR and N + 6 29C01	Clock to Output A, B to G, P G ₀ , P ₀ to C _{n+z} C _n to F ₃ , OVR MUX RAM ₃ Setup	11 ns 50 ns 7 ns 29 ns 21 ns 	① Register + ⑤ MUX + ⑦ 29C10A + ⑥ PROM + ① Register	Clock to Output Select to Output CC to Output Access Time Setup Time	11 ns 13 ns 30 ns 30 ns 4 ns 88 ns		

Minimum clock period = 136 ns

Figure 3. Pipelined System, Simultaneous Add and Shift Down

Speeds used in calculations for parts other than Am29C01-1 and Am29C10A-20 are representative for available MSI parts (see Figures 4 and 5).




AF001623

	DATA LOOP		CONTROL LOOP				
① Register +② 29C01-1 +③ 2902A +④ 29C01-1	Clock to Output A, B to \overline{G} , \overline{P} \overline{G}_0 , \overline{P}_0 to C_{n+z} C_n to C_{n+4} , OVR, F_3 , $F=0$, Y	11 ns 37 ns 7 ns 25 ns	1 Register + @ MUX + 7 29C10A + @ PROM	Clock to Output Select to Output CC to Output Access Time	11 ns 13 ns 30 ns 30 ns		
+ Register	Setup Time	4 ns 84 ns	+ ① Register	Setup Time	4 ns 88 ns		

Minimum clock period = 88 ns

Figure 4. Pipelined System, Add without Simultaneous Shift



 DATA LOOP

 ① Register + ② 29C01-1
 Clock to Output A, B to G, P
 11 ns 37 ns
 1 ⊕ MUX + ⑥ MUX
 Clock to Output Select to Output 13 ns
 11 ns 13 ns

 + ② 29C01-1 + ② 29C01-1
 G₀, P₀ to C_{n+z} C_n to F₃, OVR,
 7 ns 22 ns 22 ns
 + ② PROM 4 Access Time 4 ns 4 ns 88 ns
 Access Time 4 ns 88 ns
 30 ns 4 ns 88 ns

Minimum clock period = 110 ns

Figure 5. Pipelined System, Simultaneous Add and Shift Down

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C	Э
Ambient Temperature Under Bias55 to +125°C	Э
Supply Voltage to Ground Potential	
Continuous	V
DC Voltage Applied to Outputs For	
High Output State0.3 to +V _{CC} + 0.3 \	V
DC Input Voltage0.3 to +V _{CC} + 0.3 \	V
DC Output Current, Into LOW Outputs30 m/	٩
DC Input Current10 to +10 mA	Α

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0° to +70°C
Supply Voltage (V _{CC})	+ 4.75 to +5.25 V
Military (M) Devices	
Temperature (T _C)	55 to +125°C
Supply Voltage (VCC)	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS* over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions (Note 1)				Min.	Max.	Units
VoH	Output HIGH Voltage	VCC = Min. I _{OH} = -1.6 mA All Others		2.4				
*On	Supar man voltage	$V_{IN} = V_{IH}$ or	V _{IL}	I _{OH} = -60 RAM ₀ , R	00 μA AM ₃ , Q ₀ , Q ₃	2.4	19	
ICEX	Output Leakage Current For F = 0 Output	V _{CC} = Min., V _{IN} = V _{IH} or	V _{OH} = 5.5 V			19	10	μΑ
				I _{OL} = 20	mA (COM'L)		0.5	
Vol	Output LOW Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH}$	All Others	I _{OL} = 16	mA (MIL)		0.5	l v
VOL	OL Output LOW Voltage	or VIL	RAM ₀ , RAM ₃ , Q ₀ , Q ₃	I _{OL} = 6.0 mA			0.5	
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)				2.0		V
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)					0.8	V
I₁∟	Input LOW Current	V _{CC} = Max., V _{IN} = 0.5 V					-10	μΑ
lн	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.4 V	<i>»</i>				10	μΑ
l _l	Input HIGH Current	V _{CC} = Max.,	$V_{IN} = V_{CC} - 0.5$	V			100	μΑ
lozh	Off State (High Impedance)			T.,	V _O = 2.4 V	50		
IOZL	Output Current	V _{CC} = Max.		Y ₀₋₃	V _O = 0.5 V		-50	μΑ
. \	Static Power Supply Current	V _{CC} = Max.,		$T_A = 0^{\circ} t$	o +70°C (COM'L only)		40	
Icc	(Note 3)	$V_{IN} = V_{CC}$ or GND, $I_O = 0 \mu A$		$T_C = -55^{\circ}$ to $+125^{\circ}$ C (MIL only)				mA
C _{PD}	Power Dissipation Capacitance (Note 4)	V _{CC} = 5.0 V, T _A = 25°C, No Load			500 pF	Typical		

Notes


- 1. VCC conditions shown as Min or Max, refer to the military (±10%) or commercial (±5%) VCC limits.
- 2. These input levels provide zero noise immunity and should only be statically tested in a noise-free environment (not functionally tested).
- 3. Worst-case ICC is measured at the lowest temperature in the specified operating range.
- Cpp determines the no-load dynamic current consumption: ICC (Total) = ICC (Static) + Cpp VCC f, where f is the switching frequency of the majority of the internal nodes, normally one-half of the clock frequency.
- * Applies to both Am29C01 and Am29C01-1 devices.


SWITCHING TEST CIRCUITS


A. THREE-STATE OUTPUTS

B. NORMAL OUTPUTS

C. OPEN-DRAIN **OUTPUTS**







$$R_2 = \frac{2.4 \text{ V}}{10 \text{ H}}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}/1K}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}/R_2}$$

$$R_1 = \frac{5.0 - V_{OL}}{I_{OL}}$$

Notes: 1. $C_L = 50$ pF includes scope probe, wiring and stray capacitances without device in test fixture. 2. S_1 , S_2 , S_3 are closed during function tests and all AC tests except output enable tests.

- 3. S₁ and S₃ are closed while S₂ is open for t_{PZH} test.
 S₁ and S₂ are closed while S₃ is open for t_{PZL} test.
 4. C_L = 5.0 pF for output disable tests.

SWITCHING CHARACTERISTICS

I. Am29C01 Switching Characteristics: Commercial Range

The following tables specify the guaranteed performance of the Am29C01 over the commercial operating range of 0°C to \pm 70°C, with VCC from 4.75 V to 5.25 V. All data are in ns, with measurements made at 1.5 V. All outputs have maximum DC load, $C_L=50\ pF$

A. Cycle Time and Clock Characteristics

Read-Modify-Write Cycle (from selection of A, B registers to end of cycle.)	64 ns*
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	15 MHz*
Minimum Clock LOW Time	30 ns
Minimum Clock HIGH Time	30 ns
Minimum Clock Period	64 ns*

^{*}These specs are not tested, but are derived from other specs.

B. Combinational Propagation Delays (Note-1)

		To Output							
From Input	Υ	F ₃	C _{n + 4}	G, P	F=0	OVR	RAM ₀ RAM ₃	Q ₀ Q ₃	
A, B Address	60	61	59	50	70 🗸	67	71	-	
D	38	36	40	33 🥎	48/	44	45	-	
C _{in}	30	29	20	~- V	/ 37	29	38	-	
1012	50	47	45	45	56	53	57	-	
1345	51	52	52	45	60	49	53	-	
1678	28	-		V2.	-	_	35	35	
A Bypass ALU (I = 2XX)	37	-	7	53	-	-	_	-	
Clock _	49	48	47	37	58	55	59	29	

C. Setup and Hold Times Relative to Clock (CP) Input (Note 1)

Input	CP:	Hold Time	Setup Time Before L →H	Hold Time
A, B Source Address	Before H → L	After H → L 4 (Note 3)	60, 30 +T _{PWL} (Note 4)	After L →H
B Destination Address	15	Do Not C	4	
D	// - ~ 7	_	40	0
Cin	- /-/-	_	40	0
1012	/ ~ \ - \	_	45	0
1345	15/1-	_	45	0
1678	14	Do Not C	5	
RAM _{0, 3} , Q _{0, 3}		_	18	7

D. Output Enable/Disable Times (Note 5)

	Input	Output	Enable	Disable
ſ	ŌĒ	Υ	35	25

II. Am29C01 Switching Characteristics: Military Range

The following tables specify the guaranteed performance of the Am29C01 over the military operating range of -55° C to $+125^{\circ}$ C, with V_{CC} from 4.5 V to 5.5 V. All data are in ns, with measurements made at 1.5 V. All outputs have maximum DC load, $C_L = 50$ pF

A. Cycle Time and Clock Characteristics

Read-Modify-Write Cycle (from selection of A, B registers to end of cycle.)	
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	
Minimum Clock LOW Time	
Minimum Clock HIGH Time	
Minimum Clock Period	

B. Combinational Propagation Delays (Note 1)

		To Output							
From Input	Y	F ₃	C _{n + 4}	G, P	F=0 OVR	RAM ₀ RAM ₃	Q ₀ Q ₃		
A, B Address	1						-		
D							_		
C _{in}				_			_		
1012				į.			-		
1345				4			_		
1678		_	_	-/					
A Bypass ALU (I = 2XX)		-	_	(2)	-	-			
Clock _									

C. Setup and Hold Times Relative to Clock (CP) Input (Note 1)

Input	CP:		7	
Impat	Setup Time Before H →L	Hold Time After H → L	Setup Time Before L → H	Hold Time After L →H
A, B Source Address		(Note 3)	(Note 4)	
B Destination Address	//	Do Not Cha	nge (Note 2)	
D	-	X/ -		
C _{in}	- / ^ \	-		
1012	-//\$///	-		
1345	-	_		
1678	//^	Do Not Cha	nge (Note 2)	
RAM _{0, 3} , Q _{0, 3}	4-//	-		

D. Output Enable/Disable Times (Note 5)

Input	Output	Enable	Disable
ŌĒ	Y		

SWITCHING CHARACTERISTICS

I. Am29C01-1 Switching Characteristics: Commercial Range

The following tables specify the guaranteed performance of the Am29C01-1 over the commercial operating range of 0°C to +70°C, with V $_{\rm CC}$ from 4.75 V to 5.25 V. All data are in ns, with measurements made at 1.5 V. All outputs have maximum DC load, $C_{\rm L}$ = 50 pF

A. Cycle Time and Clock Characteristics

Read-Modify-Write Cycle (from selection of A, B registers to end of cycle.)	34 ns*
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	29 MHz*
Minimum Clock LOW Time	15 ns
Minimum Clock HIGH Time	15 ns
Minimum Clock Period	34 ns*

^{*}These specs are not tested, but are derived from other specs.

B. Combinational Propagation Delays (Note 1)

		5.7.5.5.85								
		To Output / / ~								
From Input	Υ	F ₃	C _{n+4}	G, P	F = 0	OVR	RAM ₀ RAM ₃	Q ₀ Q ₃		
A, B Address	40	40	40	37	40	40	40	_		
D	30	30	30	30	38	30	30	_		
C _{in}	22	22	20	-4	25	22	25	_		
1012	35	35	35	- 37	37	35	35	_		
1345	35	35	35	35	38	35	35	-		
1678	25	-	_	<	7 -	-	26	26		
A Bypass ALU (I = 2XX)	35	-	- 4	-	-	-	-	_		
Clock _	35	35	35	35	35	35	35	28		

C. Setup and Hold Times Relative to Clock (CP) Input (Note 1)

Input	CP:			
	Setup Time Before H →L	Hold Time After H →L	Setup Time Before L →H	Hold Time After L →H
A, B Source Address	15	4 (Note 3)	30, 15 + T _{PWL} (Note 4)	_
B Destination Address	15	Do Not C	Change (Note 2)	4
D	=//	_	25	0
C _{in}		, -	25	0
1012	// = Y)	-	30	0
1345	45-7	-	30	0
1678	10	Do Not C	Change (Note 2)	5
RAM _{0, 3} , Q _{0, 3}	-	-	12	7

D. Output Enable/Disable Times (Note 5)

Input	Output	Enable	Disable
ŌĒ	Y	23	23

II. Am29C01-1 Switching Characteristics: Military Range

The following tables specify the guaranteed performance of the Am29C01-1 over the military operating range of -55°C to $+125^{\circ}\text{C}$, with V $_{CC}$ from 4.5 V to 5.5 V. All data are in ns, with measurements made at 1.5 V. All outputs have maximum DC load, $C_L=50$ pF

A. Cycle Time and Clock Characteristics

Read-Modify-Write Cycle (from selection of A, B registers to end of cycle.)	
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	
Minimum Clock LOW Time	
Minimum Clock HIGH Time	
Minimum Clock Period	

B. Combinational Propagation Delays (Note 1)

				To O	utput						
From Input	Y	F ₁₅	C _{n + 16}	G, P	F = 0	OVR	RAM ₀ RAM ₁₅	Q ₀ Q ₁₅			
A, B Address				*				_			
D				Million				_			
C _{in}				-4	7			-			
1012				1	77			_			
1345								_			
1678	1	_	_		-	_					
A Bypass ALU (I = 2XX)		_	-	-	_	_	-	-			
Clock _											

C. Setup and Hold Times Relative to Clock (CP) Input (Note 1)

Input	CP:			
put	Setup Time Before H →L	Hold Time After H →L	Setup Time Before L →H	Hold Time After L →H
A, B Source Address		(Note 3)	(Note 4)	
B Destination Address		Do Not Cha	ange (Note 2)	
D	- / \ / /	/// -		
C _{in}		-		
1012	-/-	_		
1345	/-5//	-		
1678		Do Not Cha	ange (Note 2)	
RAM _{0, 15} , Q _{0, 15}		-		

D. Output Enable/Disable Times (Note 5)

Input	Output	Enable	Disable
ŌĒ	Υ		

SWITCHING CHARACTERISTICS NOTES:

- 1. A dash indicates a propagation delay path or setup time constraint does not exist.
- 2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H→L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM, Normally A and B are not changed during the clock LOW time.
- 4. The setup time prior to the clock L→H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L→H transition, regardless of when the clock H→L transition occurs.
- 5. Output disable times are specified with $C_1 = 5$ pF and measured to 0.5 V change of output-voltage level. Enable times are specified with C_I = 50 pF and measured at 1.5 V output-voltage level.

Notes on Test Methods

The following points give the general philosophy which we apply to tests which must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown in the data

- 1. Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an output transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach VIL or VIH until the noise has settled. AMD recommends using $V_{IL} \leq 0$ V and $V_{IH} \geqslant 3.0$ V for AC tests.
- 5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. To assist in testing, AMD offers complete documentation on our test procedures and, in some cases, can provide Fairchild Sentry programs, under license.
- 7. Capacitive Loading for A.C. Testing

Automatic testers and their associated hardware have stray capacitance which varies from one type of tester to another but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters which call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" which measure the propagation delays into the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain D.C. measurements (IOH, IOL, for example) have already been taken and are within spec. In some cases, special D.C. tests are performed in order to facilitate this correlation.

8. Threshold Testing


The noise associated with automatic testing (due to the long, inductive cables) and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and A.C. testing are performed at "hard" input levels rather than at VII Max. and VIH Min.


9. A.C. Testing

Occasionally, parameters are specified which cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other A.C. tests which have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain D.C. parameters have already been measured and are within spec.

In some cases, certain A.C. tests are redundant since they can be shown to be predicted by other tests which have already been performed. In these cases, the redundant tests are not performed.


PHYSICAL DIMENSIONS (Cont'd.) PD 040






PHYSICAL DIMENSIONS

PL 044



CL 044



The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.



ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABAMA					
	(205)	882-9122	MARYLAND		(301) 796-9310
ARIZONA,	` '		MASSACHUSETTS		
Tempe	(602)	242-4400	MINNESOTA		
Tucson		792-1200	NEW JERSEY		
CALIFORNIA,	` '		NEW YORK,		,
El Segundo	(213)	640-3210	Liverpool		(315) 457-5400
Newport Beach			Poughkeepsie (IBM only)		
San Diego			Woodbury		
Sunnyvale		720-8811	NORTH CAROLINA,		()
Woodland Hills		992-4155	Raleigh		(919) 847-8471
COLORADO		741-2900	OREGON		
CONNECTICUT,	` ′		OHIO,		, ,
Southbury	(203)	264-7800	Columbus		(614) 891-6455
FLORIDA,	` '		PENNSYLVANIA,		` ,
Altamonte Springs	(305)	339-5022	Allentown (AT&T only)		(215) 398-8006
Clearwater	(813)	530-9971	Willow Grove		
Ft. Lauderdale	(305)	484-8600	TEXAS,		
Melbourne	(305)	254-2915	Austin		(512) 346-7830
GEORGIA	(404)	449-7920	Dallas		(214) 934-9099
ILLINOIS		773-4422	Houston		(713) 785-9001
INDIANA		244-7207	WASHINGTON		(206) 455-3600
KANSAS	(913)	451-3115	WISCONSIN		(414) 782-7748
INI	EKN	AHONAL	SALES OFFICES		
BELGIUM,			HONG KONG,		
Bruxelles TEL:	(02)	771 99 93	Kowloon	TEL:	3-695377
FAX:					1234276
TLX:					50426
CANADA, Ontario,			ITALY, Milano		
Kanata TEL:					3498000
Willowdale TEL:	(416)	224-5193		TLX:	315286
FAX:	(416)	224-0056	JAPAN, Tokyo	TEL:	(03) 345-8241
FRANCE,				FAX:	3425196
Paris TEL:				TLX: J	24064 AMDTKOJ
FAX:			LATIN AMERICA,		
TLX:		202053F	Ft. Lauderdale,		
GERMANY,					(305) 485-9736
Hannover area TEL:					554261 AMDFTL
FAX:			SWEDEN, Stockholm		
		925287		FAX:	
TLX:					7332285
TLX: München TEL:	(08	9) 41 14-0	LINITED KINODOM		11602
TLX:	(08!	9) 41 14-0 406490	UNITED KINGDOM,	TLX:	11602
TLX: München	(08:	9) 41 14-0 406490 523883	UNITED KINGDOM, Manchester area	TLX: TEL:	11602
TLX:	(089	9) 41 14-0 406490 523883 62 33 77		TLX: TEL: FAX:	11602 (0925) 828008 827693
TLX:	(08	9) 41 14-0 406490 523883 62 33 77 625187	Manchester area	TLX: TEL: FAX: TLX:	
TLX:	(08	9) 41 14-0 406490 523883 62 33 77 625187		TLX: TEL: FAX: TLX: TEL:	
TLX:	(08	9) 41 14-0 406490 523883 62 33 77 625187	Manchester area	TLX:	
TLX:	(08	9) 41 14-0 406490 523883 62 33 77 625187	Manchester area	TLX:	
TLX:	(089	9) 41 14-0 406490 523883 62 33 77 625187 721882	Manchester area	TLX:	
TLX:	(089	9) 41 14-0 406490 523883 62 33 77 625187 721882	Manchester area London area	TLX:	
TLX:	(08: (0711) 	9) 41 14-0 406490 523883 62 33 77 625187 721882	Manchester area London area REPRESENTATIVES NEW MEXICO	TLX:	
TLX:	(08: 	9) 41 14-0 406490 523883 62 33 77 625187 721882	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATI	TLX:	
TLX:	(08: 	9) 41 14-0 406490 523883 62 33 77 625187 721882	London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATI	TLX:	
TLX:	(089) (0711) 	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868	London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATI NEW YORK NYCOM, INC	TLX:	
TLX:	(089) (0711) 	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATI NEW YORK NYCOM, INC	TLX:	
TLX:	(081 (0711) (0711) (408) (208)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATI NEW YORK NYCOM, INC OHIO Dayton	TLX:	
TLX:	(081 (0711) (0711) (408) (208)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868	Manchester area	TLX:	
München TLX: TEL: FAX: TILX: TEL: FAX: TLX: TEL: FAX: TLX: TEL: FAX: TLX: TEL: FAX: TLX: TLX: TLX: TLX: TLX: TLX: TLX: TL	(081 (0711) (408) (208) (317)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022	Manchester area	TLX:	
TLX:	(081 (0711) (408) (208) (317)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022	Manchester area	TLX:	
TLX:	(08: (0711) H AM M (408) T (408) (208) (317) (319)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022 241-9276	Manchester area	TLX:	
TLX:	(08: (0711) H AM M (408) T (408) (208) (317) (319)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022 241-9276	Manchester area	TLX:	
TLX:	(08: (0711) (0711) (408) (208) (317) (319) (313)	9) 41 14-0406490523883 62 33 77625187721882 IERICAN 988-3400 496-6868 322-5022 241-9276 377-4666	Manchester area	TLX:	
München TLX:	(088 (0711) (408) (208) (317) (319) (402)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022 241-9276 377-4666 227-1786	Manchester area	TLX:	
München TLX:	(088 (0711) (408) (208) (317) (319) (402)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022 241-9276 377-4666 227-1786	Manchester area	TLX:	
München TLX:	(088 (0711) (408) (208) (317) (319) (402)	9) 41 14-0 406490 523883 62 33 77 625187 721882 IERICAN 988-3400 496-6868 322-5022 241-9276 377-4666 227-1786	Manchester area	TLX:	

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.