Am29338

Byte Queue

ADVANCE INFORMATION

DISTINCTIVE CHARACTERISTICS

- Queuing/Dequeuing
 - Allows one to four bytes to be queued or dequeued in one cycle.
- Four 32 x 9 RAMs
 - Queues up to 128 bytes
- Asynchronous/Synchronous Operation
 - Supports system communication with different rates or with different data sizes.
- Retransmit Capability
- Allows re-dequeuing of the block data repeatedly.
- Horizontal Cascading
- Allows simultaneous output of 1 to 16 bytes in synchronous operation.
- Parity Checking

purpose FIFO buffer.

- Provides data transmission on the inputs and outputs.

GENERAL DESCRIPTION

The Am29338 is a general-purpose byte queue that allows up to four bytes to be queued and up to four bytes to be dequeued in a single cycle. When four byte queues are cascaded horizontally, up to sixteen bytes can be dequeued in a single cycle.


With the retransmit capability, the part can repeatedly resend the block data stored in the queue without having to

locking in instruction-prefetch applications, for example. Along with the above features, the byte queue operates in synchronous or asynchronous mode. These features make the part useful as instruction-prefetch queue or as general-

requeue it. This is useful for retransmitting a block of data

upon receipt of an error in I/O applications or for loop-

BLOCK DIAGRAM



This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

Publication # Rev. Amendment
08815 A /0
Issue Date: January 1987

RELATED AMD PRODUCTS

Part No.	Description
Am2900 Family	4-Bit Microprocessor Slice Family
Am29C00 Family	CMOS 4-Bit Microprocessor Slice Family
Am29C101	CMOS 16-Bit Microprocessor Slice
Am29112	8-Bit Slice Microprogram Sequencer
Am29114	Real-Time Interrupt Controller
Am29116	16-Bit Bipolar Microprocessor
Am29116A	High-Speed 16-Bit Bipolar Microprocessor
Am29L116A	Low-Power 16-Bit Bipolar Microprocessor
Am29C116	CMOS 16-Bit Microprocessor
Am29C116-1	CMOS 16-Bit Microprocessor
Am29325	32-Bit Floating Point Processor
Am29C325	CMOS 32-Bit Floating Point Processor
Am29331	16-Bit Microprogram Sequencer
Am29C331	CMOS 16-Bit Microprogram Sequencer
Am29332	32-Bit Extended Function ALU
Am29C332	CMOS 32-Bit Extended Function ALU
Am29334	Four-Port, Dual-Access Register File
Am29C334	CMOS Four-Port, Dual-Access Register File
Am29337	16-Bit Cascadable Bounds Checker

CONNECTION DIAGRAM Bottom View

	Α	В	С	D	E	F	G	н	J	К	L	М	N
1/		Y17	ŌĒ	Y21	TTL GND	PY3	Y27	Y28	TTL VCC	CNT2	TTL GND	CNT6	BDQ3
2	PY2	Y15	Y18	Y20	Y23	Y24	Y26	Y29	Y31	CNT1	CNT4	CNT5	BDQ2
3	TTL GND	Y14	Y13	Y19	Y22	ECL VCC	Y25	ECL GND	Y30	CNTO	CNT3	BDQ0	BDQ1
4	Y12	Y11	Y10								DOEN	RESET	RXMIT
5	TTL VCC	Y9	Y8								QEN	BSW1	DQCLK
6	Y7	PY1	TTL GND								QCLK	BQ1	BSW0
7	Y6	Y5	Y4								BQ0		D30
8	Y2	Y3	TTL VCC								D31	D28	D29
9	TTL GND	Y1	YO								D27	D25	D26
10	PY0	PYERR	PDERR								D24	PD3	D23
11	TTL VCC	A_FULL	PD0	D2	ECL VCC	D6	D7	D12	ECL GND	D15	D22	D20	D21
12	FULL	POS1	POS0	D1	ECL VCC	D3	D8	D9	ECL GND	D14	PD2	D19	D18
13	A_EMPTY	EMPTY	D5	D0	ECL VCC	D4	PD1	D11	ECL GND	D13	D10	D16	D17

CD010350

PIN DESIGNATIONS

(Sorted by Pin Number)

PAD NO.	PIN NO.	PIN NAME	PAD NO.	PIN NO.	PIN NAME	PAD NO.	PIN NO.	PIN NAME	PAD NO.	PIN NO.	PIN NAME
1	A1	Y ₁₆	115	C5	Y ₈	40	G11	D ₇	27	L10	D ₂₄
120	A2	PY ₂	113	C6	TTL GND	36	G12	D ₈	88	L11	D ₂₂
59	А3	TTL GND	52	C7	Y ₄	96	G13	PD ₁	32	L12	PD ₂
58	A4	Y ₁₂	53	C8	TTL V _{CC}	69	H1	Y ₂₈	35	L13	D ₁₀
56	A5	TTL V _{CC}	109	C9	Y ₀	10	H2	Y ₂₉	75	M1	CNT ₆
114	A6	Y ₇	48	C10	PDERR	68	НЗ	ECL GND	15	M2	CNT ₅
54	A7	Y ₆	44	C11	PD ₀	34	H11	D ₁₂	77	МЗ	BDQ ₀
51	A8	Y ₂	104	C12	POS ₀	95	H12	D ₉	78	М4	RESET
50	A9	TTL GND	41	C13	D ₅	94	H13	D ₁₁	80	М5	BSW ₁
49	A10	PY ₀	4	D1	Y ₂₁	11	J1	TTL V _{CC}	81	М6	BQ ₁
47	A11	TTL V _{CC}	63	D2	Y ₂₀	71	J2	Y ₃₁	82	M7	NC
106	A12	FULL	3	D3	Y ₁₉	70	J3	Y ₃₀	25	M8	D ₂₈
46	A13	A_EMPTY	102	D11	D ₂	38	J11	ECL GND	86	M9	D ₂₅
61	B1	Y ₁₇	43	D12	D ₁	38	J12	ECL GND	87	M10	PD ₃
60	B2	Y ₁₅	103	D13	D ₀	38	J13	ECL GND	89	M11	D ₂₀
119	В3	Y ₁₄	5	E1	TTL GND	13	K1	CNT ₂	30	M12	D ₁₉
117	B4	Y ₁₁	65	E2	Y ₂₃	72	K2	CNT ₁	91	M13	D ₁₆
116	B5	Y ₉	64	E3	Y ₂₂	12	IC3	CNT ₀	16	N1	BDQ ₃
55	В6	PY ₁	98	E11	ECL V _{CC}	92	K11	D ₁₅	76	N2	BDQ ₂
112	B7	Y ₅	98	E12	ECL V _{CC}	33	K12	D ₁₄	17	ИЗ	BDQ ₁
111	В8	Y ₃	98	E13	ECL V _{CC}	93	K13	D ₁₃	19	N4	RXMIT
110	В9	Y ₁	6	F1	PY ₃	14	L1	TTL GND	20	N5	DQCLK
108	B10	PYERR	66	F2	Y ₂₄	74	L2	CNT ₄	21	N6	BSW ₀
107	B11	A_FULL	8	F3	ECL V _{CC}	73	L3	CNT ₃	24	N7	D ₃₀
45	B12	POS ₁	100	F11	D ₆	18	L4	DQEN	84	N8	D ₂₉
105	B13	EMPTY	42	F12	D ₃	79	L5	QEN	26	N9	D ₂₆
2	C1	ŌĒ	101	F13	D ₄	23	L6	QCLK	28	N10	D ₂₃
62	C2	Y ₁₈	9	G1	Y ₂₇	22	L7	BQ ₀	29	N11	D ₂₁
118	C3	Y ₁₃	67	G2	Y ₂₆	83	L8	D ₃₁	90	N12	D ₁₈
57	C4	Y ₁₀	7	G3	Y ₂₅	85	L9	D ₂₇	31	N13	D ₁₇


PIN DESIGNATIONS

(Sorted by Pin Name)

PAD NO.	PIN NO.	PIN NAME	PAD NO.	PIN NO.	PIN NAME	PAD NO.	PIN NO.	PIN NAME	PAD NO.	PIN NO.	PIN NAME
82	M7	NC	34	H11	D ₁₂	105	B13	EMPTY	51	A8	Y ₂
46	A13	A_EMPTY	93	K13	D ₁₃	106	A12	FULL	111	В8	Y ₃
107	B11	A_FULL	33	K12	D ₁₄	2	C1	ŌĒ	52	C7	Y ₄
77	МЗ	BDQ ₀	92	K11	D ₁₅	44	C11	PD ₀	112	В7	Υ ₅
17	N3	BDQ ₁	91	M13	D ₁₆	96	G13	PD ₁	54	A7	Υ ₆
76	N2	BDQ ₂	31	N13	D ₁₇	32	L12	PD ₂	114	A6	Y ₇
16	N1	BDQ ₃	90	N12	D ₁₈	87	M10	PD ₃	115	C5	Υ8
22	L7	BQ ₀	30	M12	D ₁₉	48	C10	PDERR	116	B5	Yg
81	M6	BQ ₁	89	M11	D ₂₀	104	C12	POS ₀	57	C4	Y ₁₀
21	N6	BSW ₀	29	N11	D ₂₁	45	B12	POS ₁	117	B4	Y ₁₁
80	M5	BSW ₁	88	L11	D ₂₂	49	A10	PY ₀	58	A4	Y ₁₂
12	КЗ	CNT ₀	28	N10	D ₂₃	55	В6	PY ₁	118	СЗ	Y ₁₃
72	K2	CNT ₁	27	L10	D ₂₄	120	A2	PY ₂	119	В3	Y ₁₄
13	K1	CNT ₂	86	M9	D ₂₅	6	F1	PY ₃	60	B2	Y ₁₅
73	L3	CNT ₃	26	N9	D ₂₆	108	B10	PYERR	1	A1	Y ₁₆
74	L2	CNT ₄	85	L9	D ₂₇	23	L6	QCLK	61	B1	Y ₁₇
15	M2	CNT ₅	25	M8	D ₂₈	79	L5	QEN	62	C2	Y ₁₈
75	M1	CNT ₆	84	N8	D ₂₉	78	M4	RESET	3	D3	Y ₁₉
103	D13	D ₀	24	N7	D ₃₀	19	N4	RXMIT	63	D2	Y ₂₀
43	D12	D ₁	83	L8	D ₃₁	113	C6	TTL GND	4	D1	Y ₂₁
102	D11	D ₂	20	N5	DQCLK	14	L1	TTL GND	64	E3	Y ₂₂
42 [.]	F12	D ₃	18	L4	DQEN	59	А3	TTL GND	65	E2	Y ₂₃
101	F13	D ₄	38	J11	ECL GND	5	E1	TTL GND	66	F2	Y ₂₄
41	C13	D ₅	68	Н3	ECL GND	50	A9	TTL GND	7	G3	Y ₂₅
100	F11	D ₆	38	J13	ECL GND	56	A5	TTL V _{CC}	67	G2	Y ₂₆
40	G11	D ₇	38	J12	ECL GND	53	C8	TTL V _{CC}	9	G1	Y ₂₇
36	G12	D ₈	98	E11	ECL V _{CC}	47	A11	TTL V _{CC}	69	H1	Y ₂₈
95	H12	D ₉	98	E12	ECL V _{CC}	11	J1	TTL V _{CC}	10	H2	Y ₂₉
35	L13	D ₁₀	8	F3	ECL VCC	109	C9	Υ ₀	70	J3	Y ₃₀
94	H13	D ₁₁	98	E13	ECL V _{CC}	110	B9	Υ1	71	J2	Y ₃₁

LOGIC SYMBOL QCLK FULL DQCLK **EMPTY** QEN A_FULL DQEN A_EMPTY → BQ₀-BQ₁ CNT₀-CNT₆ BDQ 0 -BDQ3 RESET PDERR RXMIT PYERR → POS₀-POS₁ → BSW₀ -BSW₁ ŌĒ LS002850

METALLIZATION AND PAD LAYOUT




Die Size: 270 x 290 mils² Gate Count: 9000

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations AM29338 GC, GCB

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

A EMPTY Almost Empty (Output: Active HIGH)

Indicates that there are less than four bytes of data in the queue. It is used in either synchronous or asynchronous operation.

A FULL Almost Full (Output: Active HIGH)

Indicates that there are less than four bytes of space remaining. It is used in either synchronous or asynchronous operation.

BDQ₀ - BDQ₃ Bytes Dequeued (Input)

Selects the number of bytes to be dequeued (see Table 2). The byte queue must operate synchronously to be able to dequeue more than four bytes in a single cycle.

$BQ_0 - BQ_1$ Bytes Queued (Input)

Selects the number of bytes to be queued (see Table 1).

BSW₀ - BSW₁ Byte Swap (Input)

Allows the bytes on the output to be swapped (see Table 3).

CNTo - CNT6 Byte Count (Output)

Gives the current number of bytes in the queue. These are used only in synchronous operation.

Data Input (Input) $D_0 - D_{31}$ Data inputs to be queued.

DQCLK Dequeue Clock (Input)

Dequeues the number of bytes set up on the Y bus. A LOWto-HIGH transition on this input adjusts the internal dequeue pointer by the number set up on the BDQ lines.

Dequeue Enable (Input; Active LOW)

Empty (Output; Active HIGH)

While DOEN is LOW, dequeuing is performed normally. When DQEN is HIGH, DQCLK is disabled.

Indicates that the queue is empty. It is used in either

synchronous or asynchronous operation. Full (Output; Active HIGH) Indicates that the queue is full. It is used in either

synchronous or asynchronous operation.

Output Enable (Input; Active LOW) When \overline{OE} is LOW, the four bytes following the current dequeue pointer and the corresponding parity bits are on Y and PY outputs. When OE is HIGH, Y and PY outputs are three stated.

Data Input Parity (Input) PDn - PD3

The input parity bits for the corresponding byte on the D inputs. Only the bytes to be gueued and the corresponding PD lines are checked for possible parity error. The byte

Data Input Parity Error (Output: Active

If any of the bytes to be gueued have a parity error, PDERR is asserted.

queue in horizontally cascaded system upon RESET (see

POSn - POS1 Position (Input)

queue has the even parity.

These inputs are used to program the location of each byte

PY₀ - PY₃ Output Data Parity (Output; Three State) The output parity bits for Y outputs. When \overline{OE} is HIGH, the parity bits of the four bytes following the dequeue pointer appear on these outputs. The byte queue has the even

PYERR

parity.

Y Output Parity Error (Output; Active HIGH) If any of the bytes on the output has a parity error, PYERR is asserted.

QCLK Queue Clock (Input) When QCLK is LOW, the number of bytes set up on the BQ

lines are written into the next free space in the queue from the data set up on the D inputs. On a LOW-to-HIGH transition of this input, the internal queue pointer is updated. If QEN is HIGH, QCLK has no effect. Queue Enable (Input; Active LOW)

When QEN is LOW, queuing is performed normally. When QEN is HIGH, QCLK is disabled.

Reset (Input; Active LOW)

When RESET is LOW, both the internal queue pointer and the internal dequeue pointer are reset to the first RAM

location and both EMPTY and A_EMPTY are asserted. RXMIT Retransmit (Input; Active LOW)

When RXMIT is LOW, the internal dequeue pointer is reset to the first RAM location while the internal queue pointer

location to be retransmitted. Data Output (Output; Three State) $Y_0 - Y_{31}$

The four bytes following the current dequeue pointer appear on these outputs when \overline{OE} is LOW. When \overline{OE} is HIGH, they are three stated.

remains unchanged. This allows the data contained

between the current queue pointer and the first RAM

FUNCTIONAL DESCRIPTION

detailed block diagram of the byte queue.

Architecture

The Am29338 is a 32-bit high-performance byte queue that stores up to 128 bytes in the internal RAM slices and queues or dequeues up to four bytes in a single cycle. The byte queue is divided into five functional blocks: 1) four memory-slice logics, 2) byte rotators for input and output buses, 3) rotateenable logic, 4) byte-count logic, and 5) full/empty-generate logic. The byte-oriented parity checking is provided on both

the D-input bus and the Y-output bus. Figure 1 shows a

Memory-Slice Logic

Figure 2 shows a detail of the memory-slice logic. It consists of a 32 x 9 RAM, queue and dequeue pointers, adders for the pointers, and a full/empty detector. The RAM has independent 9-bit read and write ports. Both ports are accessible

simultaneously if different RAM locations are operated on. A parity bit is stored along with its corresponding byte into the

The queue and dequeue pointers point to the next location

available for dequeuing. The next locations are produced by the internal adders with BQ_{0-1} or BDQ_{0-3} and the current pointer values. When RESET is asserted, both pointers are set

to zero and the RAM is flushed. These pointers are also used

to indicate that the RAM is either empty or full for each

memory slice. The slice-empty or slice-full signal is used to

combinationally form FULL, A_FULL, EMPTY, and A_EMPTY

Byte Rotator

signals.

RAM.

There are two byte rotators in the byte queue. Each accepts 36-bit wide data and performs rotation of bytes according to the 2-bit rotate values fed from the rotate-enable logic. The input byte rotator realigns and stores the bytes to be queued into the next free slice location. The output byte rotator realigns the bytes to be dequeued to the least significant byte of the Y-output bus.

Rotate-Enable Logic

The queue and dequeue rotate-enable logic keeps track of which slice holds the first byte of the next queue/dequeue operation. A modulo-4 counter is used to rotate the data in operation and enables the correct slices by the number of bytes specified by either BQ_{0-1} or BDQ_{0-3} .

The queue rotate-enable logic also performs byte and/or word swaps on the incoming data. The input bytes are swapped in one of four ways, according to Table 3, with BSW $_{0-1}$ and the current modulo-4 byte count through the input byte rotator.

Byte-Count Logic

This logic consists of a queue count register and a dequeue count register. The registers are incremented during a queue/ dequeue operation by the number of bytes in the operation. The combinational subtract logic outside of these registers determines the number of bytes stored in the byte queue.





Figure 1. Am29338 Byte Queue Detailed Block Diagram



*Internally generated inputs.

Figure 2. Memory and Slice Logic




Figure 3. Position Line Values in Horizontally Cascaded System




Figure 4. An Example of Horizontal Cascading

TABLE 1. SELECTING THE NUMBER OF BYTES TO BE QUEUED

BQ ₁	BQ ₀	Bytes To Be Queued
L	Н	1
Н	L	2
Н	Н	3
L	L	4

Key: L = LOW H = HIGH

TABLE 2. SELECTING THE NUMBER OF BYTES TO BE DEQUEUED

BDQ ₃	BDQ ₂	BDQ ₁	BDQ ₀	Bytes To Be Dequeued
L	L	L	Н	1
L	L	Н	L	2
L	L	Н	Н	3
L	Н	L	L	4
L	H	L	Н	5*
L	H	Н	L	6*
L	Н	Н	Н	7*
Н	L	L	L	8*
Н	L	L	Н	9*
Н	L	Н	L	10*
Н	L	Н	Н	11*
Н	H	L	L	12*
Н	Н	L	Н	13*
Н	Н	Н	L	14*
Н	Н	H	Н	15*
L	L	L	L	16*

Key: L = LOW H = HIGH

^{*} This is possible when four of the byte queues are cascaded together. The byte queue must be operated synchronously to select more than four bytes for dequeuing.

TABLE 3. ENCODING OF BSW INPUTS

Inp					
BSW ₁	BSW ₀	Outputs			S
L	L	Α	В	С	D
Ĺ	Н	В	Α	D	O
Н	L	С	D	Α	В
Н	Н	D	С	В	Α

Key: L = LOW H= HIGH

Note: The assumption is made that the 32-bit data "A B C D" appears on the input bus.

TABLE 4. LOCATION IDENTIFICATION FOR HORIZONTAL CASCADING

POS ₁	POS ₀	Location
L	L	0
L	Н	1
Н	L	2
Н	Н	3

Key: L = LOW H = HIGH

Note: "0" stands for the least significant chip and "3" the most significant chip.

Operational Modes

Synchronous Mode

Both synchronous and asynchronous operations are available for the byte queue. During synchronous operation, both QCLK and DQCLK must be asserted on the edge of a common clock within certain skew limits. The following signals can be used as valid status outputs for this mode: FULL, A_FULL, EMPTY, A_EMPTY, and CNT₀₋₆. Refer to the applications section for an example.

Asynchronous Mode

During asynchronous operation, QCLK and DQCLK clocks may be different. It is possible to execute queue and dequeue operations simultaneously if different locations are accessed. In this mode, CNT outputs are not guaranteed as valid and horizontal cascading is not possible. Refer to the applications section for an example.

Horizontal Cascading

In synchronous operation, four byte queues can be horizontally cascaded together. In this case, each of the four byte queues hold the same data and up to sixteen bytes may be dequeued in a single cycle, as shown in Table 2, and Figures 3 and 4. Each part has to be programmed with its position by the POS inputs, as shown in Table 4. In a normal operation, the internal dequeue pointer of each part is displaced according to the POS inputs. When RESET or RXMIT is asserted, the dequeue pointers are offset by the value programmed on the POS inputs.

Horizontal cascading is useful in instruction buffers designed for systems with large, variable instructions that can span many bytes.

APPLICATIONS

Using Am29338 as an Instruction-Prefetch Queue

Figure 5 shows the Am29338 used as an instruction-prefetch queue. Sequential 32-bit memory locations are fetched by the Instruction Fetch Unit (IFU) and are queued up in the byte queue. When the central processor needs the next instruction it looks at the next four bytes from the byte queue. The central processor then determines the instruction length from the opcode and updates the dequeue pointer in the byte queue by setting up the instruction length on the BDQ lines and asserting DQCLK. When a jump occurs, the IFU flushes the queue by asserting the RESET input and begins from the new address. For this application, the byte queue must be in synchronous mode.

Using the RXMIT input, the byte queue can resend the block data through dequeuing rather than having to requeue it. This is useful for locking the loops into the byte queue and allows the processor to run faster than if it had to refetch instructions from memory or cache. Figure 6 illustrates how a loop can execute directly out of the byte queue.

Using Am29338 as a Hardware Mailbox in Multiprocessing System

A mailbox is a communication device between loosely coupled processes in a multi-programming system. Messages from one process to another are queued in the mailbox on a first-in, first-out (FIFO) basis. In a multiprocessing system, hardware mailboxes are required. This can be implemented using the Am29338 as shown in Figure 7.

When a process wishes to send a message to the mailbox, it calls a special operating-system routine. This routine first reads the status of the mailbox; if it is not FULL, the routine first writes the message to the mailbox and returns to the calling process. If the mailbox is FULL, the operating system

blocks the calling process on a special queue and enables interrupts from the mailbox. When a slot becomes available in the mailbox, the sending processor is interrupted. The interrupt routine sends the message to the mailbox, disables interrupts from the mailbox, and unblocks the blocked process. On the receiving side, the EMPTY status of the mailbox must be available to the receiving processor in order to allow the receiving process to be blocked if the mailbox is empty. When a mailbox slot becomes filled, a blocked process must be awakened by interrupting the receiving processor.

The mailbox can be extended to operate in a heterogeneous multiprocessing system. In this type of system, processors with varying data-path widths and clock frequencies are interconnected. For example, a 32-bit main processor may control 8- to 16-bit coprocessors. The ability of the Am29338 to match data-path widths and to queue and dequeue asynchronously allows processors of different widths and clock rates to communicate.





Figure 5. Instruction-Prefetch Queue



Note: This describes a block of macro instructions.

Figure 6. Loop Locking Using Am29338





Figure 7. Implementation of a Hardware Mailbox



- Notes: 1. The noise-generating TTL supply pins are connected directly to their respective power plane.
 - 2. The noise-sensitive ECL supply pins are interconnected and decoupled as shown, then each connected to the respective power plane in one point only.
 - 3. The heavy lines indicate cuts in the two supply planes that achieve this isolation.

Figure 8. Am29338 Suggested Printed-Circuit-Board Layout

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Case Temperature
with Power Applied55 to +125°C
Supply Voltage
with Respect to Ground0.5 to +7.0 V
DC Voltage Applied to Outputs
for HIGH State0.5 V to +V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _C)	0 to +85°C
Supply Voltage (V _{CC})	+ 4.75 to +5.25 V
$ heta_{\sf JA}$	(under 200 lfm)

Operating ranges define those limits between which the functionality of the device is quaranteed.

Note: Recommended operating air velocity is 200 linear feet per minute

DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameters	Description	Test Cond (Note		Min.	Typ. (Note 2)	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IL} or V _{IH} I _{OH} = -3 mA		2.4			Volts
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IL} or V _{IH} I _{OL} = 16 mA				0.4	Volts
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inpu		2.0			Volts
VIL	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inpu	its			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = Min. I _{IN} = -18 mA				-1.2	Volts
I _{IL}	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 V	QCLK, DQCLK Others			-1.0 -0.5	mA
li H	Input HIGH Current	V _{CC} = Max. V _{IN} = 2.4 V	1			50	μΑ
l _l	Input HIGH Current	V _{CC} = Max. V _{IN} = 5.5 V				1.0	mA
lozh	Off State (High-Impedance)	V _{CC} = Max.	V _O = 2.4 V			50	μА
lozt	Output Current		V _O = 0.5 V			-50	
Isc	Output Short Circuit Current (Note 3)	$V_{CC} = Max. \text{ to } +0.5 \text{ V}$ $V_{O} = 0.5 \text{ V}$		-20		-80	mA
Icc	Power Supply Current	V _{CC} = Max.	$T_C = 0 \text{ to } + 85^{\circ}\text{C}$		800	900	mA
100	(Note 4)	VCC - IVIAN.	T _C = +85°C			800	111/4

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

2. Typical values are for V_{CC} = +25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

4. Measured with all inputs HIGH.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified

Combinational Propagation Delays

No.	From	То	Delays	Unit
1	D	PDERR	50	ns
2	PD	PDERR	50	ns
3	DQCLK 1	A_EMPTY or A_FULL	44	ns
4	DQCLK ↑	CNT	46	ns
5	DQCLK ↑	EMPTY or FULL	44	ns
6	DQCLK 1	PYERR	60	ns
7	DQCLK 1	Υ	52	ns
8	ŌĒ	PYERR	25	ns
9	ŌĒ	Y	25	ns
10	QCLK T	A_EMPTY or EMPTY	44	ns
11	QCLK T	CNT	46	ns
12	QCLK 1	A_FULL or FULL	44	ns
13	RESET ↓	A_FULL or FULL	44	ns
14	RESET ↓	CNT	46	ns
15	RESET ↓	EMPTY or A_EMPTY	≥ 44	ns
16	RESET ↓	PYERR	60	ns
17	RESET ↓	Y	52	ns
18	RXMIT ↓	A_FULL or FULL	44	ns
19	RXMIT ↓	CNT	46	ns
20	RXMIT ↓	A_EMPTY or EMPTY	44	ns
21	RXMIT ↓	PYERR (%///////////////////////////////////	60	ns
22	RXMIT ↓	Y	52	ns


Setup and Hold Times

No.	Parameter	For	With Respect To	Delays	Unit
23	Bytes Dequeued Setup	BDQ	DQCLK ↑	20	ns
24	Bytes Dequeued Hold	BDQ	DQCLK ↑	0	ns
25	Bytes Queued Setup	BQ	QCLK ↓	12	ns
26	Bytes Queued Hold	BQ	QCLK ↑		ns
27	Byte Swap Setup	BSW	QCLK ↑	20	ns
28	Byte Swap Hold	BSW	QCLK ↓		ns
29	Data Setup	D	QCLK ↑	8	ns
30	Data Hold	D	QCLK ↑	,,,,	ns
31	Data Parity Setup	PD	QCLK ↑	8	ns
32	Data Parity Hold	PD	QCLK ↑		ns
33	Dequeue Enable Setup	DQEN	DQCLK ↑	8	ns
34	Dequeue Enable Hold	DQEN	DQCLK ↑	0	ns
35	Queue Enable Setup	QEN	QCLK ↓		ns
36	Queue Enable Hold	QEN	QCLK 1		ns

Minimum Clock Requirements

No.	Input	Description	Delays	Unit
37		Dequeue Min. Pulse Width LOW	10	
38	DQCLK	Dequeue Min. Pulse Width HIGH	10	ns
39		Dequeue Min. Cycle Time	80	
40	V	Queue Min. Pulse Width LOW	10	
41	QCLK	Queue Min. Pulse Width HIGH	10	ns
42	7	Queue Min. Cycle Time	80	

SWITCHING TEST CIRCUITS



$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + \frac{V_{OL}}{1K}}$$

$$R_1 = \frac{I_{OH}}{I_{OH}}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + \frac{V_{OL}}{R_2}}$$

A. Three-State Outputs

B. Normal Outputs


Notes: 1. $C_L = 50$ pF includes scope probe, wiring and stray capacitances without device in test fixture.

2. S_1 , S_2 , S_3 are closed during function tests and all AC tests except output enable tests.


S₁, G₂, G₃ are closed while S₂ is open for tp_{ZH} test.
 S₁ and S₂ are closed while S₃ is open for tp_{ZL} test.
 C_L = 5.0 pF for output disable tests.

SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS




KS000010




Queue Cycle










Notes: 1. Minimum time RESET must be asserted.

2. This timing diagram is applicable to $\overline{\mbox{RXMIT}}.$

SWITCHING WAVEFORMS (Cont'd.)



Notes on Test Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 - 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V $_{IL}$ or V $_{IH}$ until the noise has settled. AMD recommends using V $_{IL} \leqslant$ 0 V and V $_{IH} \geqslant$ 3 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide actual Sentry programs, under license from Sentry.
- 7. Capacitive Loading for A.C. Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" which measure the propagation delays into and out of the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain D.C. measurements (IOH, IOL, for example) have already been taken and are within specification. In some cases, special D.C. tests are performed in order to facilitate this correlation.

8. Threshold Testing


The noise associated with automatic testing, the long, inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and A.C. testing are performed at "hard" input levels rather than at $\rm V_{IL}$ max and $\rm V_{IH}$ min.

9. A.C. Testing

Occasionally, parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other A.C. tests that have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain D.C. parameters have already been measured and are within specification.

In some cases, certain A.C. tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.


INPUT/OUTPUT CIRCUIT DIAGRAM




ICR00480


PHYSICAL DIMENSIONS*

CG 120



*For reference only.





ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABAMA		000 0100	144514 415		(00.4)	
	(205)	882-9122	MARYLAND			796-9310
ARIZONA,			MASSACHUSETTS		(617)	273-3970
Tempe	(602)	242-4400	MINNESOTA		(612)	938-0001
Tucson		792-1200	MISSOURI			275-4415
	(002)	792-1200				
CALIFORNIA,			NEW JERSEY		(201)	299-0002
El Segundo	(213)	640-3210	NEW YORK,			
Newport Beach	(714)	752-6262	Liverpool		(315)	457-5400
San Diego		560-7030	Poughkeepsie			471-8180
Sunnyvale			Woodbury			
Woodland Hills	(818)	992-4155	NORTH CAROLINA,		(919)	847-8471
COLORADO	(303)	741-2900	OREGON		(503)	245-0080
CONNECTICUT,			OHIO.		,	
0011112011001,		004 7000			(01.4)	004 0455
	(203)	264-7800	Columbus	• • • • • • • • • • • • • • • • • • • •	(014)	891-6455
FLORIDA,			PENNSYLVANIA,			
Clearwater	(813)	530-9971	Allentown		(215)	398-8006
Ft. Lauderdale		484-8600	Willow Grove		(215)	657-3101
Melbourne		729-0496	TEXAS.		(=.0)	001 0101
					(= 4 0)	
Orlando		859-0831	Austin			
GEORGIA	(404)	449-7920	Dallas		(214)	934-9099
ILLINOIS	(312)	773-4422	Houston		(713)	785-9001
INDIANA			WASHINGTON			
			WASHINGTON		(200)	700-3000
KANSAS	(913)	451-3115	WISCONSIN		(414)	782-7748
			041 50 0551050			
	INTERN	ATIONAL	SALES OFFICES			
BELGIUM,			HONG KONG,			
Bruxelles	. TEL: (02)	771 99 93	Kowloon	TEL:		. 3-695377
	FAX:(02			FAX:		
	TLX:	61028		TLX:		
CANADA, Ontario,			ITALY, Milano			
Kanata	. TEL: (613	592-0090		FAX:	(02	3498000
Willowdale				TLX:		
**************************************	FAX:(416		JAPAN, Tokyo			
	FAX (416	224-0056	JAPAN, TOKYO			
FRANCE,				FAX:		
Paris	. TEL: (01) 45	60 00 55		TLX: J2	24064	AMDTKOJ
	FAX:(01) 46		LATIN AMERICA,			
	TLX:		Ft. Lauderdale,	TEL.	(20E)	404 0000
050144107	1 LA	202055F	Ft. Lauderdale,			
GERMANY,				FAX:		
Hannover area	. TEL:(05 ⁻	143) 50 55		TLX: 5109	554261	I AMDFTL
	FAX:(05	143) 55 53	SWEDEN, Stockholm	TEL:	(08)	733 03 50
				⊢ ΔΥ.		722 22 85
Manahan	TLX:	0\ 44 44 0		FAX:	. (08)	
München	. TEL:(08			TLX:	. (08)	
München	. TEL:(08 FAX:(08	39) 406490	UNITED KINGDOM,	TLX:	. (08)	11602
München	. TEL:(08 FAX:(08	39) 406490		TLX:	. (08)	11602
	. TEL: (08 FAX: (08 TLX:	99) 406490 523883	UNITED KINGDOM, Manchester area	TLX: TEL:	(08)	11602
München	. TEL:	39) 406490 523883 62 33 77		TLX:	. (08) (092 (092	11602 25) 828008 25) 827693
	. TEL:	9) 406490 523883 62 33 77 11) 625187	Manchester area	TLX:	(092	11602 25) 828008 25) 827693 628524
	. TEL:	9) 406490 523883 62 33 77 11) 625187		TLX:	. (08) (092 (092	11602 25) 828008 25) 827693 628524 262) 22121
	. TEL:	9) 406490 523883 62 33 77 11) 625187	Manchester area	TLX:	. (08) (092 (092	11602 25) 828008 25) 827693 628524 262) 22121
	. TEL:	9) 406490 523883 62 33 77 11) 625187	Manchester area	TLX:	. (08) (092 (092 (048 (048	11602 25) 828008 25) 827693 628524 262) 22121 262) 22179
	. TEL:	9) 406490 523883 62 33 77 11) 625187	Manchester area	TLX:	. (08) (092 (092 (048 (048	11602 25) 828008 25) 827693 628524 262) 22121 262) 22179
	. TEL: (08 FAX: (06 TLX: (0711) FAX: (0711) FAX: (077 TLX: (077)	99) 406490 523883 62 33 77 11) 625187 721882	Manchester area	TLX:	. (08) (092 (092 (048 (048	11602 25) 828008 25) 827693 628524 262) 22121 262) 22179
	. TEL: (08 FAX: (06 TLX: (0711) FAX: (0711) FAX: (077 TLX: (077)	99) 406490 523883 62 33 77 11) 625187 721882	Manchester area	TLX:	. (08) (092 (092 (048 (048	11602 25) 828008 25) 827693 628524 262) 22121 262) 22179
Stuttgart	. TEL: (08 FAX: (06 TLX: (0711) FAX: (0711) FAX: (077 TLX: (077)	99) 406490 523883 62 33 77 11) 625187 721882	London area REPRESENTATIVES	TLX:	. (08) (092 (092 (048 (048	11602 25) 828008 25) 827693 628524 262) 22121 262) 22179
Stuttgart	. TEL:	39) 406490 523883 62 33 77 11) 625187 721882	London area REPRESENTATIVES NEW MEXICO	TLX:	. (08) (092 (092 (048	11602 25) 828008 25) 827693 628524 662) 22121 662) 22179 859103
Stuttgart	. TEL:	39) 406490 523883 62 33 77 1) 625187 721882 IERICAN	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES	TLX:	. (08) (092 (092 (048	11602 25) 828008 25) 827693 628524 662) 22121 662) 22179 859103
Stuttgart	. TEL:	39) 406490 523883 62 33 77 1) 625187 721882 IERICAN	London area REPRESENTATIVES NEW MEXICO	TLX:	. (08) (092 (092 (048	11602 25) 828008 25) 827693 628524 662) 22121 662) 22179 859103
Stuttgart	. TEL:	39) 406490 523883 62 33 77 1) 625187 721882 IERICAN	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES	TLX:	. (08)	11602 25) 828008 25) 827693 628524 62) 22121 662) 22179 859103
Stuttgart CALIFORNIA 1 ² INC	. TEL:	99) 406490 523883 .62 33 77 721882 IERICAN) 988-3400) 496-6868	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES NEW YORK NYCOM, INC	TLX:	. (08)	11602 25) 828008 25) 827693 628524 62) 22121 662) 22179 859103
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG	. TEL:	99) 406490 523883 .62 33 77 721882 IERICAN) 988-3400) 496-6868	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES NEW YORK NYCOM, INC	TLX:	. (08)	11602 25) 828008 25) 827693 628524 62) 22121 662) 22179 859103
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG	. TEL: (08 FAX: (06 TLX: (0711) TEL: (0711) FAX: (07- TLX: (07- TL	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES NEW YORK NYCOM, INC	TLX:	. (08) (092 (092 (048 (048 (505)	11602 25) 828008 25) 827693 628524 162) 22121 162) 22179 859103 1 293-8555 1 437-8343
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG	. TEL: (08 FAX: (06 TLX: (0711) TEL: (0711) FAX: (07- TLX: (07- TL	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES NEW YORK NYCOM, INC	TLX:	. (08) (092 (092 (048 (048 (505)	11602 25) 828008 25) 827693 628524 162) 22121 162) 22179 859103 1 293-8555 1 437-8343
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG	. TEL: (08 FAX: (06 TLX: (0711) TEL: (0711) FAX: (07- TLX: (07- TL	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071	Manchester area London area REPRESENTATIVES NEW MEXICO THORSON DESERT STATES NEW YORK NYCOM, INC OHIO Dayton DOLFUSS ROOT & CO	TLX:	. (08) (092 (092 (048 (048 (505)	11602 25) 828008 25) 827693 628524 162) 22121 162) 22179 859103 1 293-8555 1 437-8343
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG INDIANA SAI MARKETING CORP	NORTH AN OEM (408 DISTI (408 TLX: NORTH AN OEM (408 DISTI (208	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071) 241-9276	Manchester area London area	TLX:	. (08) (092 (092 (048 (048 (505) . (315)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 (293-8555 (437-8343 (433-6776
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG INDIANA SAI MARKETING CORP IOWA LORENZ SALES	NORTH AN OEM (408 DISTI (408 TLX: NORTH AN OEM (408 DISTI (208	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071) 241-9276	Manchester area London area	TLX:	. (08) (092 (092 (048 (048 (505) . (315)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 (293-8555 (437-8343 (433-6776
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKO INDIANA SAI MARKETING CORP IOWA LORENZ SALES	. TEL: (08 FAX: (06 TLX: (0711) TEL: (0711) FAX: (077 TLX: (077 TL	99) 406490 523883 723883 77 1) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071) 241-9276) 377-4666	Manchester area London area	TLX:	. (08) (092 (092 (048 (048 (505) . (315)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 293-8555 437-8343 433-6776 (238-0300
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKG INDIANA SAI MARKETING CORP IOWA LORENZ SALES	. TEL: (08 FAX: (06 TLX: (0711) TEL: (0711) FAX: (077 TLX: (077 TL	99) 406490 523883 723883 77 1) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071) 241-9276) 377-4666	Manchester area London area	TLX:	. (08) (092 (092 (048 (048 (505) . (315)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 293-8555 437-8343 433-6776 (238-0300
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKO INDIANA SAI MARKETING CORP IOWA LORENZ SALES	. TEL: (08 FAX: (06 TLX: (0711) TEL: (0711) FAX: (077 TLX: (077 TL	99) 406490 523883 723883 77 1) 625187 721882 IERICAN) 988-3400) 496-6868) 888-6071) 241-9276) 377-4666	Manchester area London area	TLX:	. (08) (092 (092 (048 (048 (505) . (315)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 293-8555 437-8343 433-6776 (238-0300
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MK(INDIANA SAI MARKETING CORP IOWA LORENZ SALES MICHIGAN SAI MARKETING CORP NEBRASKA	NORTH AN OEM (408 DISTI (408 TLX: NORTH AN OEM (408 DISTI (408 TLX: (317 (319	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN 9 988-3400 9 496-6868 9 888-6071 9 241-9276 9 377-4666	Manchester area London area	TLX:	. (098) (092) (092) (048) (505) . (513) . (216)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 () 293-8555 () 437-8343 () 433-6776 () 238-0300 () 221-4420
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MKO INDIANA SAI MARKETING CORP IOWA LORENZ SALES MICHIGAN SAI MARKETING CORP	NORTH AN OEM (408 DISTI (408 TLX: NORTH AN OEM (408 DISTI (408 TLX: (317 (319	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN 9 988-3400 9 496-6868 9 888-6071 9 241-9276 9 377-4666	Manchester area London area	TLX:	. (098) (092) (092) (048) (505) . (513) . (216)	11602 25) 828008 25) 827693 628524 (62) 22121 (62) 22179 859103 () 293-8555 () 437-8343 () 433-6776 () 238-0300 () 221-4420
CALIFORNIA I ² INC IDAHO INTERMOUNTAIN TECH MK(INDIANA SAI MARKETING CORP IOWA LORENZ SALES MICHIGAN SAI MARKETING CORP NEBRASKA	NORTH AN OEM (408 DISTI (408 TLX: NORTH AN OEM (408 DISTI (408 TLX: (317 (319	99) 406490 523883 62 33 77 11) 625187 721882 IERICAN 9 988-3400 9 496-6868 9 888-6071 9 241-9276 9 377-4666	Manchester area London area	TLX:	. (098) (092) (092) (048) (505) . (513) . (216)	25) 828008 25) 827693 628524 662) 22121 662) 22179 859103 293-8555 437-8343 433-6776 238-0300

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.