## Am29368

1 Megabit Dynamic Memory Controller (DMC)

## **PRELIMINARY**

### DISTINCTIVE CHARACTERISTICS


- Provides control for 16K, 64K, and 256K and 1-megabit dynamic RAMs
- Outputs directly drive up to 88 DRAMs, with a guaranteed worst-case limit on the undershoot
- Highest-order two address bits select one of four banks of RAMs
- Separate output enable for multi-channel access to memory
- Supports scrubbing operations and other specialty access modes
- Upgradable from Am2968A 256K DRAM

## **GENERAL DESCRIPTION**

The Am29368 Dynamic Memory Controller (DMC) is intended to be used with today's high performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array, using its two 10-bit address latches to hold the Row and Column addresses for any DRAM up to 1 megabit. These latches, and the two Row/Column refresh address counters, feed into a 10-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch for the two high-order address bits is provided to select one each of the four  $\overline{\text{RAS}}_n$  and  $\overline{\text{CAS}}_n$  outputs.

The Am29368 has two basic modes of operation, read/write and refresh. In refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the Row Counter is used, generating up to 1024 addresses to refresh a 1024-cycle-refresh 1-megabit DRAM. When memory scrubbing is being performed, both the Row and Column counters are used to perform read-modify-write cycles. In this mode all  $\overline{\text{RAS}}_n$  outputs will be active while only one  $\overline{\text{CAS}}_n$  is active at a time.

### **BLOCK DIAGRAM**




Publication # Rev. Amendment / 05712 B /0
Issue Date: July 1987

## **RELATED AMD PRODUCTS**

| Part No.   | Description   |
|------------|---|
| Am2960A    | 16-Bit Error Detection and Correction Unit                        |
| Am29C60    | 16-Bit CMOS EDC   |
| Am2961     | EDC Bus Buffer (Inverting)  |
| Am2962     | EDC Bus Buffer (Non-Inverting)                                    |
| Am2968A    | 256K Dynamic Memory Controller                                    |
| Am2969     | Memory Timing Controller with EDC Control                         |
| Am2970     | Memory Timing Controller  |
| Am2971     | Programmable Event Generator                                      |
| Am29827/28 | High-Performance Buffers with Three-State Outputs (Non-Inverting) |
| Am29845    | Octal High-Performance Bus Interface Latch (Inverting)            |
| Am29846    | Octal High-Performance Bus Interface Latch                        |


## CONNECTIONS DIAGRAMS Top View


LCC\*



<sup>\*</sup>Also available in 68-Pin PLCC. Pinout identical to LCC package.


## CONNECTIONS DIAGRAMS (Cont'd.) PGA





|                  |           |                  | PIN DESI | GNATIONS |                 |           |                  |
|------------------|-----------|------------------|----------|----------|-----------------|-----------|------------------|
| (                | SORTED BY | PIN NAME)        |          |          | SORTED BY       | PIN NUMBE | ER)              |
| PIN NAME         | PIN NO.   | PIN NAME         | PIN NO.  | PIN NO.  | PIN NAME        | PIN NO.   | PIN NAME         |
| A <sub>0</sub>   | E-2       | NC               | A-10     | A-2      | GND             | G-1       | Vcc              |
| A <sub>1</sub>   | D-1       | NC               | B-2      | A-3      | A <sub>2</sub>  | G-2       | RAS <sub>0</sub> |
| A <sub>2</sub>   | A-3       | NC               | B-3      | A-4      | A <sub>3</sub>  | G-10      | SEL <sub>1</sub> |
| A <sub>3</sub>   | A-4       | NC               | B-10     | A-5      | A <sub>4</sub>  | G-11      | SEL <sub>0</sub> |
| A <sub>4</sub>   | A-5       | NC               | B-11     | A-6      | GND             | H-1       | CAS <sub>0</sub> |
| A <sub>5</sub>   | A-8       | NC               | C-1      | A-7      | LE              | H-2       | RAS <sub>1</sub> |
| A <sub>6</sub>   | A-9       | NC               | C-11     | A-8      | A <sub>5</sub>  | H-10      | MC <sub>0</sub>  |
| A <sub>7</sub>   | D-10      | NC               | D-11     | A-9      | A <sub>6</sub>  | H-11      | MC <sub>1</sub>  |
| A <sub>8</sub>   | E-11      | NC               | K-2      | A-10     | NC              | J-1       | CAS <sub>1</sub> |
| A <sub>9</sub>   | D-1       | ŌĒ               | K-5      | B-1      | A <sub>19</sub> | J-2       | Q <sub>0</sub>   |
| A <sub>10</sub>  | C-2       | Q <sub>0</sub>   | J-2      | B-2      | NC              | J-10      | V <sub>CC</sub>  |
| A <sub>11</sub>  | B-4       | Q <sub>1</sub>   | K-3      | B-3      | NC              | J-11      | RASI             |
| A <sub>12</sub>  | B-5       | Q <sub>2</sub>   | L-3      | B-4      | A <sub>11</sub> | K-1       | GND              |
| A <sub>13</sub>  | B-6       | Q <sub>3</sub>   | K-4      | B-5      | A <sub>12</sub> | IC-2      | NC               |
| A <sub>14</sub>  | B-8       | Q <sub>4</sub>   | L-4      | B-6      | A <sub>13</sub> | K-3       | Q <sub>1</sub>   |
| A <sub>15</sub>  | B-9       | Q <sub>5</sub>   | L-7      | B-7      | Vcc             | K-4       | Q <sub>3</sub>   |
| A <sub>16</sub>  | E-10      | Q <sub>6</sub>   | K-7      | B-8      | A <sub>14</sub> | K-5       | ŌĒ               |
| A <sub>17</sub>  | F-11      | Q <sub>7</sub>   | L-8      | B-9      | A <sub>15</sub> | K-6       | V <sub>CC</sub>  |
| A <sub>18</sub>  | F-10      | Q <sub>8</sub>   | K-8      | B-10     | NC              | К-7       | Q <sub>6</sub>   |
| A <sub>19</sub>  | B-1       | Q <sub>9</sub>   | L-2      | B-11     | NC              | K-8       | Q <sub>8</sub>   |
| CASI             | F-1       | RASI             | J-11     | C-1      | NC              | K-9       | GND              |
| CAS <sub>0</sub> | H-1       | RAS <sub>0</sub> | G-2      | C-2      | A <sub>10</sub> | K-10      | RAS <sub>3</sub> |
| CAS <sub>1</sub> | J-1       | RAS <sub>1</sub> | H-2      | C-10     | GND             | K-11      | CAS <sub>3</sub> |
| CAS <sub>2</sub> | L-10      | RAS <sub>2</sub> | L-9      | C-11     | NC              | L-2       | Q <sub>9</sub>   |
| CAS <sub>3</sub> | K-11      | RAS <sub>3</sub> | K-10     | D-1      | A <sub>9</sub>  | L-3       | Q <sub>2</sub>   |
| cs               | F-2       | SEL <sub>0</sub> | G-11     | D-2      | A <sub>1</sub>  | L-4       | Q <sub>4</sub>   |
| GND              | A-2       | SEL <sub>1</sub> | G-10     | D-10     | A <sub>7</sub>  | L-5       | GND              |
| GND              | A-6       | Vcc              | L-6      | D-11     | NC              | L-6       | V <sub>CC</sub>  |
| GND              | C-10      | Vcc              | B-7      | E-1      | MSEL            | L-7       | Q <sub>5</sub>   |
| GND              | K-1       | Vcc              | J-10     | E-2      | A <sub>0</sub>  | L-8       | Q <sub>7</sub>   |
| GND              | L-5       | Vcc              | G-1      | E-10     | A <sub>16</sub> | L-9       | RAS <sub>2</sub> |
| GND              | K-9       | V <sub>CC</sub>  | K-6      | E-11     | A <sub>8</sub>  | L-10      | CAS <sub>2</sub> |
| LE               | A-7       |                  |          | F-1      | CASI            |           |                  |
| MC <sub>0</sub>  | H-10      |                  |          | F-2      | CS              |           |                  |
| MC <sub>1</sub>  | H-11      |                  |          | F-10     | A <sub>18</sub> |           |                  |
| MSEL             | E-1       |                  |          | F-11     | A <sub>17</sub> |           |                  |

## LOGIC DIAGRAM



Die Size: 0.205" x 0.256"

Gate Count: 325

|   | Parameter         | PGA | LCC | PLCC | Units   |
|---|-------------------|-----|-----|------|---------|
| Г | $\theta_{\sf JA}$ | 34  | 31  | 35   | °C/Watt |
| Г | $\theta_{\sf JC}$ | N/A | 6   | N/A  | C/ Wall |


## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range





| Valid Combinations |   |  |  |  |  |
|--------------------|---|--|--|--|--|
| AM29368            | GC, GCB, GE, GEB,<br>JC, JCB, LC, LCB,<br>LEB, XC |  |  |  |  |

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION (Cont'd.)

## **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type



| Valid Combinations |  |            |  |  |  |  |
|--------------------|--|------------|--|--|--|--|
| AM29368            |  | /BUC, /BZC |  |  |  |  |

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

### **Group A Tests**

Group A tests consist of 1, 2, 3, 7, 8, 9, 10, 11

### PIN DESCRIPTION

## A<sub>0</sub> - A<sub>19</sub> Address Inputs (Input (20))

 $A_0$  –  $A_9$  are latched in as the 10-bit Row Address for the RAM. These inputs drive  $Q_0$  –  $Q_9$  when the Am29368 is in the Read/Write mode and MSEL is LOW.  $A_{10}$  –  $A_{19}$  are latched in as the Column Address, and will drive  $Q_0$  –  $Q_9$  when MSEL is HIGH and the DMC is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal.

## CAS<sub>0-3</sub> Column Address Strobe (Output (4))

During normal Read/Write cycles the two select bits ( $SEL_0$ ,  $SEL_1$ ) determine which  $\overline{CAS}_n$  output will go active following CAS1 going HIGH. When memory scrubbing is performed, only the  $\overline{CAS}_n$  signal selected by CNTR<sub>0</sub> and CNTR<sub>1</sub> will be active (see  $\overline{CAS}$  Output Function Table). For non-scrubbing cycles, all four  $\overline{CAS}_n$  outputs remain HIGH.

#### CASI Column Address Strobe (Input (1))

This input going active will cause the selected  $\overline{\text{CAS}}_n$  output to be forced LOW.

#### CS Chip Select (Input (1))

This active-LOW input is used to select the DMC. When  $\overline{CS}$  is active, the Am29368 operates normally in all four modes. When  $\overline{CS}$  goes HIGH, the device will not enter the Read/Write mode. This allows more than one Am29368 DMC to control multiple memory banks, thus providing an easy method for expanding the memory size.

#### LE Latch Enable (Input (1))

This active-HIGH input causes the Row, Column, and Bank Select latches to become transparent, allowing the latches to accept new input data. A LOW input on LE latches the input data, assuming it meets the setup and hold time requirements.

## MC<sub>0-1</sub> Mode Control (Input (2))

These inputs are used to specify which of the four operating modes the DMC should be using. The description of the four operating modes is given in Table 1.

#### MSEL Multiplexer Select (Input (1))

This input determines whether the Row or Column Address will be sent to the memory address inputs. When MSEL is HIGH the Column Address is selected, while the Row Address is selected when MSEL is LOW. The address may come from either the address latch or refresh address counter depending on MC<sub>0.1</sub>.

## OE Output Enable (Input (1))

This active-LOW input enables/disables the output signals. When  $\overline{\text{OE}}$  is HIGH, the outputs of the DMC enter the high-impedance state.

#### Q<sub>0-9</sub> Address Outputs (Outputs (10))

These address outputs will feed the DRAM address inputs, and provide drive for memory systems up to 500 picofarads in capacitance.

## RAS<sub>0-3</sub> Row Address Strobe (Output (4))

Each one of the Row Address Strobe outputs provides a  $\overline{\text{RAS}}_n$  signal to one of the four banks of dynamic memory. Each will go LOW only when selected by  $\text{SEL}_0$  and  $\text{SEL}_1$  and only after RASI goes HIGH. All four go LOW in response to RASI in either of the Refresh modes.

## RASI Row Address Strobe (Input (1))

During normal memory cycles, the decoded  $\overline{\text{RAS}}_n$  output ( $\overline{\text{RAS}}_0$ ,  $\overline{\text{RAS}}_1$ ,  $\overline{\text{RAS}}_2$ , or  $\overline{\text{RAS}}_3$ ) is forced LOW after receipt of RASI. In either Refresh mode, all four  $\overline{\text{RAS}}_n$  outputs will go LOW following RASI going HIGH.

#### SEL<sub>0-1</sub> Bank Select (Input (2))

These two inputs are normally the two higher-order address bits, and are used in the Read/Write mode to select which bank of memory will be receiving the  $\overline{\text{RAS}}_n$  and  $\overline{\text{CAS}}_n$  signals after RASI and CASI go HIGH.

#### **FUNCTIONAL DESCRIPTION**

#### **Architecture**

The Am29368 provides all the required data and refresh addresses needed by the dynamic RAM memory. In normal

operation, the Row and Column addresses are multiplexed to the dynamic RAM by using MSEL, with the corresponding  $\overline{\text{RAS}}_n$  and  $\overline{\text{CAS}}_n$  signals activated to strobe the addresses into the RAM. High capacitance drivers on the outputs allow the DMC to drive four banks of 16-bit words, including a 6-bit checkword, for a total of 88 DRAMs.

#### TABLE 1. MODE CONTROL FUNCTION TABLE

| MC <sub>1</sub> | MC <sub>0</sub> | Operating Mode   |
|-----------------|-----------------|--|
| 0               | 0               | Refresh without Scrubbing. Refresh cycles are performed with only the Row Counter being used to generate addresses. In this mode, all four RAS <sub>n</sub> outputs are active while the four CAS <sub>n</sub> signals are kept HIGH.  |
| 0               | 1               | Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the Row and Column counters generating the addresses. MSEL is used to select between the Row and Column counter. All four RAS <sub>n</sub> go active in response to RASI, while only one CAS <sub>n</sub> output goes LOW in response to CASI. The Bank Counter keeps track of which CAS <sub>n</sub> output will go active. This mode is also used on system power-up so that the memory can be written with a known data pattern. |
| 1               | 0               | Read/Write. This mode is used to perform Read/Write cycles. Both the Row and Column addresses are latched and multiplexed to the address output lines using MSEL. SEL <sub>0</sub> and SEL <sub>1</sub> are decoded to determine which RAS <sub>n</sub> and CAS <sub>n</sub> will be active.   |
| 1               | 1               | Clear Refresh Counter. This mode will clear the three refresh counters (Row, Column, and Bank) on the HIGH-to-LOW transition of RASI, putting them at the start of the refresh sequence. In this mode, all four RAS <sub>n</sub> are driven LOW upon receipt of RASI so that DRAM wake-up cycles may be performed.   |

## TABLE 2. ADDRESS OUTPUT FUNCTION TABLE

| CS | MC <sub>1</sub> | MC <sub>0</sub> | MSEL | Mode                      | MUX Output             |
|----|-----------------|-----------------|------|---------------------------|------------------------|
|    | 0               | 0               | Х    | Refresh without Scrubbing | Row Counter Address    |
|    | 0               |                 | 1    | Refresh with Scrubbing    | Column Counter Address |
| 0  | "               | ' [             | 0    | Hellesti with Scrubbing   | Row Counter Address    |
| U  | 1               | 0               | 1    | Read/Write                | Column Address Latch   |
|    | '               | "               | 0    | Head/ Write               | Row Address Latch      |
|    | 1               | 1               | Х    | Clear Refresh Counter     | Zero                   |
|    | 0               | 0               | Х    | Refresh without Scrubbing | Row Counter Address    |
|    | 0               | _               | 1    | Defreeh with Combbins     | Column Counter Address |
| 1  | "               | '               | 0    | Refresh with Scrubbing    | Row Counter Address    |
|    | 1               | 0               | Х    | Read/Write                | Zero                   |
|    | 1               | 1               | X    | Clear Refresh Counter     | Zero                   |

## TABLE 3. RAS OUTPUT FUNCTION TABLE

| RASI | CS | MC <sub>1</sub> | MC <sub>0</sub> | SEL <sub>1</sub> | SEL <sub>0</sub> | Mode                      | RAS <sub>0</sub> | RAS <sub>1</sub> | RAS <sub>2</sub> | RAS <sub>3</sub> |
|------|----|-----------------|-----------------|------------------|------------------|---------------------------|------------------|------------------|------------------|------------------|
| 0    | Х  | X               | Х               | Х                | Х                | X                         | 1                | 1                | 1                | 1                |
|      |    | 0               | 0               | Х                | X                | Refresh without Scrubbing | 0                | 0                | 0                | 0                |
|      |    | 0               | 1               | Х                | X                | Refresh with Scrubbing    | 0                | 0                | 0                | 0                |
|      |    |                 |                 | 0                | 0                |                           | 0                | 1                | 1                | 1                |
|      | 0  | .               | 0               | 0                | 0 1 1 0          | Read/Write                | 1                | 0                | 1                | 1                |
| 1 1  |    | '               | 0               | 1                |                  |                           | 1                | 1                | 0                | 1                |
| '    |    | •               |                 | 1                | 1                |                           | 1                | 1                | 1                | 0                |
|      |    | 1               | 1               | Х                | Х                | Clear Refresh Counter     | 0                | 0                | 0                | 0                |
|      |    | 0               | 0               |                  |                  | Refresh without Scrubbing | 0                | 0                | 0                | 0                |
|      | 4  | 0               | 1               | ×                | l x              | Refresh with Scrubbing    | 0                | 0                | 0                | 0                |
|      | '  | 1               | 0               | 1 ^              | ^                | Read/Write                | 1 .              | 1                | 1                | 1                |
|      |    | 1               | 1               |                  |                  | Clear Refresh Counter     | 0                | 0                | 0                | 0                |

## TABLE 4. CAS OUTPUT FUNCTION TABLE

|      |    | Inp             | uts             |                  |                  | Inte              | rnal              | Outputs          |                  |                  |                  |
|------|----|-----------------|-----------------|------------------|------------------|-------------------|-------------------|------------------|------------------|------------------|------------------|
| CASI | CS | MC <sub>1</sub> | MC <sub>0</sub> | SEL <sub>1</sub> | SEL <sub>0</sub> | CNTR <sub>1</sub> | CNTR <sub>0</sub> | CAS <sub>0</sub> | CAS <sub>1</sub> | CAS <sub>2</sub> | CAS <sub>3</sub> |
|      |    | 0               | 0               | Х                | Х                | X                 | Х                 | 1                | 1                | 1                | 1                |
|      |    |                 |                 |                  |                  | 0                 | 0                 | 0                | 1                | 1                | 1                |
|      |    | 0               | 1               | x                | ×                | 0                 | 1                 | 1                | 0                | 1                | 1                |
|      |    | 0               | l               | _ ^              | ^                | 1                 | 0                 | 1                | 1                | 0                | 1                |
|      | 0  |                 |                 |                  |                  | 1                 | 1                 | 1                | 1                | 1                | 0                |
|      | Ü  |                 | 0               | 0                | 0                |                   | x                 | 0                | 1                | 1                | 1                |
|      |    | 1               |                 | 0                | 1                | ×                 |                   | 1                | 0                | 1                | 1                |
|      |    |                 |                 | 1                | 0                |                   |                   | 1                | 1                | 0                | 1                |
| 1    |    |                 |                 | 1                | 1                |                   | -                 | 1                | 1                | 1                | 0                |
|      |    | 1               | 1               | Х                | Х                | Х                 | Х                 | 1                | 1                | 1                | 1                |
|      |    | 0               | 0               | Х                | Х                | Х                 | Х                 | 1                | 1                | 1                | 1                |
|      |    |                 |                 |                  |                  | 0                 | 0                 | 0                | 1                | 1                | 1                |
|      |    | 0               | 1               | ×                | ×                | 0                 | 1                 | 1                | 0                | 1                | 1                |
|      | 1  | "               | '               | ^                | ^                | 1                 | 0                 | 1                | 1                | 0                | 1                |
|      |    |                 |                 |                  |                  | 1                 | 1                 | 1                | 1                | 1                | 0                |
|      |    | 1               | 0               | ×                | ×                | ×                 | ×                 | 1                | 1                | 1                | 1                |
|      |    | 1               | 1               |                  |                  | _ ^               |                   |                  | ,                |                  |                  |
| 0    | Х  | Х               | Х               | X                | Х                | Х                 | Х                 | 1                | 1                | 1                | 1                |

## Input Latches

For those systems where addresses and data are multiplexed onto a single bus, the DMC has latches to hold the address information. The twenty input latches (Row, Column, and Bank Select) are transparent when Latch Enable (LE) is HIGH and will latch the input data meeting setup and hold time requirements when LE goes LOW. For systems where the processor has separate address and data buses, LE may be permanently enabled HIGH.

## **Refresh Counters**

The two 10-bit refresh counters make it possible to support 128, 256, and 512, and 1024 line refresh. External control over which type of refresh is to be performed allows the user maximum flexibility when choosing the refreshing scheme. Transparent (hidden), burst, synchronous or asynchronous refresh modes are all possible.

The refresh counters are advanced at the HIGH-to-LOW transition of RASI. This assures a stable counter output for the next refresh cycle.

#### Refresh with Error Correction

The Am29368 makes it possible to correct single-bit errors in parallel with performing dynamic RAM refresh cycles. This "scrubbing" of memory can be done periodically as a background routine when the memory is not being used by the processor. In a memory scrubbing cycle (MC<sub>1.0</sub> = 01), the

Row Address is strobed into all four banks with all four  $\overline{\text{RAS}}_n$  outputs going LOW.

The Column Address is strobed into a single bank with the activated  $\overline{\text{CAS}}_n$  output being selected by the Bank Counter. This type of cycle is used to simultaneously refresh the addressed row in all banks and read and correct (if necessary) one word in memory; thereby reducing the overhead associated with Error Detection and Correction. When doing refresh with memory scrubbing, both the Row and Column counters are multiplexed to the dynamic RAM address lines by using MSEL. Using the Refresh with Memory Scrubbing mode implies the presence of an error correcting facility such as the Am2960A EDC unit. When doing refresh without scrubbing, all four  $\overline{\text{RAS}}_n$  still go LOW but the  $\overline{\text{CAS}}_n$  outputs are all driven HIGH so as not to activate the output lines of the memory.

#### Decoupling

Due to the high switching speeds and high drive capability of the Am29368, it is necessary to decouple the device for proper operation.  $1\mu F$  multilayer ceramic capacitors are recommended for decoupling (see Figures 1.1 & 1.2). It is important to mount the capacitors as close as possible to the power pins (V<sub>CC</sub>, GND) to minimize lead inductance and noise. A ground plane is recommended.

It is strongly recommended that the Am29368 be directly surface mounted whenever possible. Should a PLCC, LCC, or PGA socket be required, a one-time-insertion-only socket with minimal lead lengths is necessary for proper device functioning.




Figure 1.1. PGA Decoupling Connection Diagram

Note: PGA package has a different footprint from LCC or PLCC in a socket.

## PGA Hook-Ups

| Vcc | GND |
|-----|-----|
| K6  | L5  |
| L6  | GP  |
| G1  | GP  |
| J10 | GP  |
| В7  | A6  |

GP = Ground Plane




Figure 1.2. LCC/PLCC Decoupling Connection Diagram

### VONP

The guaranteed maximum undershoot voltage of the Am29368 is -1.5 volts. V<sub>ONP</sub> is measured with respect to

ground (see Figure 1.3). Note that the ground of the capacitive load must be the same as for the  $V_{CC}$  pin(s). As loading increases,  $V_{ONP}$  will approach zero.





Figure 1.3. VONP with Respect to Ground

The RAM Driver symmetrical output design offers significant improvement over a standard Schottky output by providing a balanced drive output impedance ( $\approx\!25~\Omega$  both HIGH and LOW), and by pulling up to MOS  $V_{OH}$  levels. External resistors, not required with the RAM Driver, protect standard Schottky drivers from error causing undershoot but also slow the output rise by adding to the internal R.

The RAM Driver is optimized to drive LOW at maximum speed based on safe undershoot control and to drive HIGH with a symmetrical speed characteristic. This is an optimum approach because the dominant RAM loading characteristic is input capacitance.

## TYPICAL OUTPUT DRIVER



## **APPLICATIONS**

## **Timing Control**

To obtain optimum performance and maximum design flexibility, the timing and control logic for the memory system has been kept a separate function. For systems implementing Error Detection and Correction, the Am2969 Memory Timing

Controller (MTC) provides all the necessary control signals for the Am29368, Am2961/62 EDC Bus Buffers, and the Am2960A EDC unit (See Figure 2.1). Systems not using EDC, can use the Am2970 MTC to provide the control for the Am29368 (See Figure 2.2). Both the Am2969 and Am2970 Memory Timing Controllers use an Am2971 PEG or delay lines to provide the most accurate timing reference from which the control signals are derived.




Figure 2.1. Four Megaword Dynamic Memory with Error Detection and Correction





Figure 2.2. Four Megaword Dynamic Memory

## **Memory Expansion**

With a 10-bit address path, the Am29368 can control up to a four megaword memory when using 1M dynamic RAMs. If a larger memory size is desired, the DMC's chip select  $\overline{\text{(CS)}}$ 

makes it easy to double the memory size by using two Am29368s. Memory can be increased in four megaword increments by adding another DMC unit. A sixteen-megaword memory system implementing EDC is shown in Figure 3.



## ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65°C to         | + 150°C |
|------------------------------------|---------|
| Ambient Temperature with           |         |
| Power Applied55°C to               | + 125°C |
| Supply Voltage to Ground Potential |         |
| Continuous0.5 V to                 | +7.0 V  |
| DC Voltage Applied to Outputs For  |         |
| High Output State0.5 V to +V       | CC max  |
| DC Input Voltage0.5 V to           | +5.5 V  |
| DC Input Current30 mA to +         | 5.0 mA  |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Commercial (C) Devices

| Commercial (C) Devices         |                             |
|--------------------------------|-----------------------------|
| TA (Ambient)                   | 0 to +70°C                  |
| V <sub>CC</sub>                | 5.0 V ±10%                  |
| Min                            | 4.50 V                      |
| Max                            | 5.50 V                      |
| Military* (M) Devices or Exter | ided Commercial (E) Devices |
| T <sub>C</sub> (Case)          | 55 to +125°C                |
|                                | 5.0 V ±10%                  |
| Min                            | 4.50 V                      |
| Max                            | 5.50 V                      |
|                                |                             |

Operating ranges define those limits between which the functionality of the device is guaranteed.


\*Military Product 100% tested at  $T_C$  = +25°C, +125°C, and -55°C.

**DC CHARACTERISTICS** over operating ranges unless otherwise specified; Included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted.

| Parameters      | Descriptions                 | Test Conditions (Note 1)   |   | Min.       | Тур.        | Max. | Units |
|-----------------|------------------------------|--|---|------------|-------------|------|-------|
| V <sub>OH</sub> | Output HIGH Voltage          | V <sub>CC</sub> = Min.,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>I <sub>OH</sub> = -1 mA | COMM  | 2.7<br>2.5 |             |      | Volts |
| V <sub>OL</sub> | Output LOW Voltage           | V <sub>CC</sub> = Min.,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>                            | I <sub>OL</sub> = 1 mA<br>I <sub>OL</sub> = 12 mA |            |             | 0.5  | Volts |
| V <sub>IH</sub> | Input HIGH Level             | Guaranteed input logic for all inputs  | cal-HIGH voltage                                  | 2.0        |             |      | Volts |
| V <sub>IL</sub> | Input LOW Level              | Guaranteed input logic for all inputs  | cal-LOW voltage                                   | N V        | <i>&gt;</i> | 0.8  | Volts |
| VI              | Input Clamp Voltage          | $V_{CC} = Min., I_{IN} = -18$  | mA  |            |             | -1.2 | Volts |
| liL             | Input LOW Current            | V <sub>CC</sub> = Max.,<br>V <sub>IN</sub> = 0.4 V   |   |            |             | -400 | μΑ    |
| liн             | Input HIGH Current           | V <sub>CC</sub> = Max.,<br>V <sub>IN</sub> = 2.4 V   |   |            |             | 20   | μΑ    |
| lı              | Input HIGH Current           | V <sub>CC</sub> = Max.,<br>V <sub>IN</sub> = 5.5 V   |   |            |             | 100  | μΑ    |
| lozh            | Off-State Current            | V <sub>O</sub> = 2.4 V   |   |            |             | 50   | μΑ    |
| lozL            | Off-State Current            | V <sub>O</sub> = 0.4 V   |   |            |             | -50  | μΑ    |
| loL             | Output Sink Current          | V <sub>OL</sub> = 2.0 V  |   | 45         |             |      | mA    |
| lsc\            | Output Short-Circuit Current | V <sub>CC</sub> = Max. (Note 2)  |   | -60        | -95         | -275 | mA    |
|                 |                              |  | 25°C, 5 V   |            | 260         |      |       |
| lcc \           | Power Supply Current         | V <sub>CC</sub> = Max.   | 0°C to +70°C                                      |            |             | 375  | mA    |
|                 |                              |  | -55°C to 125°C                                    |            |             | 415  |       |

Notes: 1. For conditions shown as Min or Max, use the appropriate value specified under Operating Range for the applicable device type.

2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.



## SWITCHING CHARACTERISTICS over operating range unless otherwise specified

## **Light Capacitive Loading (Small System)**

| No. | Parameter<br>Symbol | Parameter<br>Description  | Test<br>Conditions      | Min.  | . Max. | Units |
|-----|---------------------|---|-------------------------|-------|--------|-------|
| AD  | DRESS/RASI/         | CASI/LE LINES (Note 1)  |                         |       |        |       |
| 1   | t <sub>PD</sub>     | A <sub>n</sub> to Q <sub>n</sub>                                      | C <sub>L</sub> = 50 pF  | 3     | 20     | ns    |
| 2   | t <sub>PD</sub>     | MSEL to Q <sub>n</sub>  | C <sub>L</sub> = 50 pF  | 3     | 20     | ns    |
| 3   | t <sub>PD</sub>     | MC <sub>n</sub> to Q <sub>n</sub>                                     | C <sub>L</sub> = 50 pF  | 5     | 24     | ns    |
| 4   | t <sub>PD</sub>     | LE to Q <sub>n</sub>  | $C_L = 50 pF$           | 5     | 25     | ns    |
| 5   | t <sub>PD</sub>     | CS to Q <sub>n</sub>  | $C_L = 50 pF$           |       | 23     | ns    |
| 6   | ts                  | A <sub>n</sub> /SEL <sub>n</sub> to LE (Note 2)                       | C <sub>L</sub> = 50 pF  | 5     |        | ns    |
| 7   | tH                  | A <sub>n</sub> /SEL <sub>n</sub> to LE (Note 2)                       | C <sub>L</sub> = 50 pF  | 5     | 5      | ns    |
| 8   | tH                  | MC <sub>1</sub> to RASI   | C <sub>L</sub> = 50 pF  | 5     |        | ns    |
| 9   | ts                  | CS to RASI  | C <sub>L</sub> = 50 pF  | / > 5 |        | ns    |
| 10  | ts                  | SEL <sub>n</sub> to RASI  | C <sub>L</sub> = 50 pF  | 5     |        | ns    |
| 11  | tpwL                | RASI, CASI  | C <sub>L</sub> = 50 pF  | 20    |        | ns    |
| 12  | tpwH                | RASI, CASI  | C <sub>L</sub> = 50 pF  | 20    |        | ns    |
| RA  |                     | (Notes 1 and 3)   | VA VIZ                  |       |        | •     |
| 13  | t <sub>PD</sub>     | RASI to RAS <sub>n</sub>  | C <sub>L</sub> = 50 pF  | 3     | 18     | ns    |
| 14  | tpD                 | CASI to CAS <sub>n</sub>  | C <sub>L</sub> = 50 pF  | 3     | 17     | ns    |
| 15  | tpD                 | LE to RAS <sub>n</sub>  | C <sub>L</sub> = 50 pF  |       | 25     | ns    |
| 16  | tpD                 | LE to CAS <sub>n</sub>  | C <sub>L</sub> = 50 pF  |       | 24     | ns    |
| 17  | tpD                 | MC <sub>n</sub> to RAS <sub>n</sub>                                   | C <sub>L</sub> = 50 pF  | 3     | 21     | ns    |
| 18  | t <sub>PD</sub>     | MC <sub>n</sub> to CAS <sub>n</sub>                                   | C <sub>L</sub> = 50 pF  | 3     | 19     | ns    |
| 19  | t <sub>PD</sub>     | CS to RAS <sub>n</sub>  | C <sub>L</sub> = 50 pF  |       | 20     | ns    |
| 20  | t <sub>PD</sub>     | CS to CAS <sub>n</sub>  | $C_l = 50 pF$           |       | 19     | ns    |
| 21  | tpD                 | SEL <sub>n</sub> to RAS <sub>n</sub>                                  | C <sub>L</sub> = 50 pF  |       | 20     | ns    |
| 22  | tpD                 | SEL <sub>n</sub> to CAS <sub>n</sub>                                  | C <sub>I</sub> = 50 pF  |       | 18     | ns    |
|     |                     | [tpD (RASI to RASn) - tpD (An to Qn)]                                 | C <sub>L</sub> = 200 pF | -4    | 11     |       |
| 23  | tskew               | $(MC_n = 10)$   | C <sub>L</sub> = 350 pF | 2     | 11     | ns    |
|     |                     | [tpD (RASI to RASn) - tpD (MCn to Qn)]                                | C <sub>L</sub> = 200 pF | -5    | 11     |       |
| 24  | tskew               | (MC <sub>n</sub> = 00, 01)  | C <sub>I</sub> = 350 pF | 0     | 11     | ns    |
|     | A. W                |   | C <sub>L</sub> = 200 pF | - 15  |        |       |
| 25  | tskew               | [tpD (MSEL to $\overline{Q_n}$ ) – tpD (RASI to $\overline{RAS_n}$ )] | C <sub>L</sub> = 350 pF | - 15  |        | ns    |
|     | A LONG TO A         | V. \  | C <sub>L</sub> = 200 pF | -3    |        |       |
| 26  | tskew               | $[t_{PD}]$ (CASI to $\overline{CAS_n}$ ) – (MSEL to $Q_n$ )]          | C <sub>L</sub> = 350 pF | 2     | 11     | ns    |
| TH  | REE-STATE OUT       | PUTS/UNDERSHOOT (Note 4)  |                         |       |        | 1     |
| 27  | t <sub>PLZ</sub>    | Output Disable Time from LOW HICH                                     | C <sub>L</sub> = 50 pF  | S = 1 | 22     |       |
| 28  | t <sub>PHZ</sub>    | Output Disable Time from LOW, HIGH                                    | CL = 50 pr              | S = 2 | 20     | ns    |
| 29  | t <sub>PZL</sub>    | Output Fachle Time from LOW LIICH                                     | C = 50 pF               | S = 1 | 19     |       |
| 30  | <sup>t</sup> PZH    | Output Enable Time from LOW, HIGH                                     | $C_L = 50 \text{ pF}$   | S = 2 | 21     | ns    |
| 31  | V <sub>ONP</sub>    | Output Undershoot Voltage (Note 5)                                    | $C_L = 50 pF$           |       | - 1.5  | V     |
|     |                     |   |                         |       |        |       |

Notes: See notes following the Heavy Capacitive Loading Switching Characteristics table.

## SWITCHING CHARACTERISTICS (Cont'd.)

## **Heavy Capacitive Loading (Large Systems)**

| No. | Parameter<br>Symbol | Parameter<br>Description  | Test<br>Conditions      | Min. | Max. | Units    |
|-----|---------------------|---|-------------------------|------|------|----------|
| AD  | DRESS/RASI/         | CASI/LE LINES (Note 1)  | <u> </u>                |      |      | I        |
| 1   | t <sub>PD</sub>     | A <sub>n</sub> to Q <sub>n</sub>                                      | C <sub>L</sub> = 500 pF | 12   | 40   | ns       |
| 2   | t <sub>PD</sub>     | MSEL to Q <sub>n</sub>  | C <sub>L</sub> = 500 pF | 12   | 42   | ns       |
| 3   | t <sub>PD</sub>     | MC <sub>n</sub> to Q <sub>n</sub>                                     | C <sub>L</sub> = 500 pF | 12   | 44   | ns       |
| 4   | t <sub>PD</sub>     | LE to Q <sub>n</sub>  | C <sub>L</sub> = 500 pF | 12   | 46   | ns       |
| 5   | t <sub>PD</sub>     | CS to Q <sub>n</sub>  | C <sub>L</sub> = 500 pF |      | 45   | ns       |
| 6   | ts                  | A <sub>n</sub> /SEL <sub>n</sub> to LE                                | C <sub>L</sub> = 500 pF | 5    |      | ns       |
| 7   | t <sub>H</sub>      | A <sub>n</sub> /SEL <sub>n</sub> to LE (Note 2)                       | C <sub>L</sub> = 500 pF | 5    |      | ns       |
| 8   | t <sub>H</sub>      | MC <sub>1</sub> to RASI (Note 2)                                      | C <sub>L</sub> = 500 pF | 5    |      | ns       |
| 9   | ts                  | CS to RASI  | C <sub>L</sub> = 500 pF | 5    |      | ns       |
| 10  | ts                  | SELn to RASI  | C <sub>L</sub> = 500 pF | 5    |      | ns       |
| 11  | t <sub>PWL</sub>    | RASI, CASI  | C <sub>L</sub> = 500 pF | 20   |      | ns       |
| 12  | tpwH                | RASI, CASI  | C <sub>L</sub> = 500 pF | 20   |      | ns       |
| RA  | Sn/CASn LINES       | (Notes 1 and 3)   |                         |      |      | <u> </u> |
| 10  |                     | DACLAS DAG  | CL = 200 pF             | 10   | 25   |          |
| 13  | t <sub>PD</sub>     | RASI to RASn  | C <sub>L</sub> = 350 pF | 11   | 33   | ns       |
|     |                     | 04014- 040  | CL = 200 pF             | 10   | 24   |          |
| 14  | t <sub>PD</sub>     | CASI to CASn  | C <sub>L</sub> = 350 pF | 11   | 31   | ns       |
| 45  |                     | LE to RAS <sub>n</sub>  | C <sub>L</sub> = 200 pF |      | 31   | ns       |
| 15  | t <sub>PD</sub>     |   | C <sub>L</sub> = 350 pF |      | 38   |          |
| 40  |                     | 15. 570   | C <sub>L</sub> = 200 pF |      | 30   |          |
| 16  | t <sub>PD</sub>     | LE to CASn  | C <sub>L</sub> = 350 pF |      | 37   | ns       |
| 4-7 |                     | 110 1 210   | C <sub>L</sub> = 200 pF | 10   | 27   |          |
| 17  | t <sub>PD</sub>     | MC <sub>n</sub> to RAS <sub>n</sub>                                   | C <sub>L</sub> = 350 pF | 11   | 34   | ns       |
|     |                     |   | C <sub>L</sub> = 200 pF | 10   | 29   |          |
| 18  | t <sub>PD</sub>     | MC <sub>n</sub> to CAS <sub>n</sub>                                   | C <sub>L</sub> = 350 pF | 11   | 37   | ns       |
|     |                     | == . ===  | C <sub>L</sub> = 200 pF |      | 25   |          |
| 19  | t <sub>PD</sub>     | CS to RAS <sub>n</sub>  | C <sub>L</sub> = 350 pF |      | 32   | ns       |
|     |                     |   | C <sub>L</sub> = 200 pF |      | 24   |          |
| 20  | t <sub>PD</sub>     | CS to CASn  | C <sub>L</sub> = 350 pF |      | 31   | ns       |
|     |                     | A 102   | C <sub>L</sub> = 200 pF |      | 26   |          |
| 21  | t <sub>PD</sub>     | SEL <sub>n</sub> to RAS <sub>n</sub>                                  | C <sub>L</sub> = 350 pF |      | 34   | ns       |
|     | Alli                |   | C <sub>L</sub> = 200 pF |      | 25   | ns       |
| 22  | t <sub>PD</sub>     | SEL <sub>n</sub> to CAS <sub>n</sub>                                  | C <sub>I</sub> = 350 pF | T    | 33   |          |
|     | 4//5                | [tpD (RASI to RASn) - tpD (An to Qn)]                                 | C <sub>L</sub> = 200 pF | - 17 | -3   |          |
| 23  | tskew               | (MC <sub>n</sub> = 10)  | C <sub>L</sub> = 350 pF | - 13 | -3   | ns       |
|     |                     | [tpD (RASI to RASn) - tpD (MCn to Qn)]                                | C <sub>I</sub> = 200 pF | - 16 | -1   |          |
| 24  | <sup>1</sup> SKEW   | $(MC_n = 00, 01)$   | C <sub>L</sub> = 350 pF | - 16 | -1   | ns       |
|     |                     |   | C <sub>L</sub> = 200 pF | -6   | 11   |          |
| 25  | tskew               | [tpD (MSEL to $\overline{Q_n}$ ) – tpD (RASI to $\overline{RAS_n}$ )] | C <sub>I</sub> = 350 pF | -6   | 6    | ns       |
|     | 4                   |   | C <sub>L</sub> = 200 pF | - 18 | -5   |          |
| 26  | tskew               | $[t_{PD} (CASI to \overline{CAS_n}) - (MSEL to Q_n)]$                 | C <sub>L</sub> = 350 pF | - 13 | -5   | ns       |

Notes:


- 1. Reference Figures A and C apply to all parameters except Parameters 8, 9, and 10.
- 2. Hold times are not tested, but are guaranteed by characterization data. Not included in Group A testing.

4. Not included in Group A testing. Reference Figures B and D apply.

C<sub>L</sub> = 200 pF loading corresponds to 4 banks, 22 bits (16 data bits + 6 check bits).
 C<sub>L</sub> = 350 pF loading corresponds to 4 banks, 39 bits (32 data bits + 7 check bits). For additional loading information or to calculate tp<sub>D</sub> between specified loads, see section labled "NANOSECONDS VERSUS PICOFARADS" following the Switching Waveforms. All parameters with a 200 pF load are not tested but are guaranteed by characterization data. Not included in Group A testing.

Vonp is not production tested but is guaranteed by characterization data. Limit specified is for all outputs switching simultaneously with minimum specified loading. As loading increases, Vonp will approach zero.

## SWITCHING TEST CIRCUITS



FROM DEVICE OUTPUT C<sub>L</sub> SopF 2 HZ, ZH

TC000510

TC000490


\*tpd specified at CL = 50 and 500 pF for  $\frac{Q_n}{CL}$  = 50 and 350 pF for  $\overline{RAS_n}$ ,  $\overline{CAS_n}$ 

A. Capacitive Load Switching

B. Three-State Enable/Disable

vcc


## SWITCHING TEST WAVEFORMS



## A. Setup, Hold, and Release Times


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross-hatched are "don't care" condition.




B. Pulse Width

## SWITCHING TEST WAVEFORMS (Cont'd.)



### C. Output Drivers Levels



Note: Decoupling is needed for all AC tests

#### D. Three-State Control Levels


#### **General Test Notes**

Incoming test procedures on this device should be carefully planned, taking into account the complexity and power levels of the part. The following notes may be useful.


- Insure the part is adequately decoupled at the test head. Large changes in V<sub>CC</sub> current as the device switches may cause erroneous function failures due to V<sub>CC</sub> changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground

- cable may allow the ground pin at the device to rise by 100's of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach  $V_{IL}$  or  $V_{IH}$  until the noise has settled. AMD recommends using  $V_{IL} \leqslant 0$  V and  $V_{IH} \geqslant 4$  V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- Automatic tester hardware and handler add additional round trip A.C. delay to test measurements. Actual propagation delay testing may incorporate a correlation factor to negate the additional delay.

## SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS



KS000010



Am29368 Dynamic Memory Controller Timing

## **Memory Cycle Timing**


The relationship between DMC specifications and system timing requirements are shown in Figure 4.  $T_1$ ,  $T_2$  and  $T_3$  represent the minimum timing requirements at the DMC inputs to guarantee that RAM timing requirements are met and that maximum system performance is achieved.

The minimum requirement for T<sub>1</sub>, T<sub>2</sub> and T<sub>3</sub> are as follows:

 $\begin{array}{l} T_1 \;\; \text{Min.} = t_{ASR} + t_{23} \\ T_2 \;\; \text{Min.} = t_{RAH} + t_{25} \\ T_3 \;\; \text{Min.} = T_2 + t_{26} + t_{ASC} \end{array}$ 

See RAM data sheet for applicable values for  $t_{RAH}$ ,  $t_{ASC}$  and  $t_{ASD}$ 

Figure 4. Memory Cycle Timing a. Specifications Applicable to Memory Cycle Timing ( $MC_n = 1, 0$ )





GUARANTEED MAX DIFFERENCE BETWEEN FASTEST RASI TO RASE DELAY AND THE SLOWEST AND TO ON DELAY ON ANY SINGLE DEVICE

4) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST MSEL TO On DELAY AND THE SLOWEST RASI TO RASH DELAY ON ANY SINGLE DEVICE

5) GUARANTEED MAX DIFFERENCE BETWEEN FASTEST CASI TO CASh DELAY AND THE SLOWEST MSEL TO ON DELAY ON ANY SINGLE DEVICE

WF003282





## **Refresh Cycle Timing**


T<sub>4</sub> minimum is calculated as follows:

The timing relationships for refresh are shown in Figure 5.

 $T_4$  Min. =  $t_{ASR} + t_{24}$ 

Figure 5. Refresh Cycle Timing

a. Specifications Applicable to Refresh Cycle Timing ( $MC_n = 00, 01$ )



GUARANTEED MAX DIFFERENCE BETWEEN FASTEST RASI TO  $\overline{RAS}_{\Pi}DELAY$  AND THE SLOWEST  $A_{\Pi}$  to  $O_{\Pi}$  DELAY ON ANY SINGLE DEVICE


GUARANTEED MAX DIFFERENCE BETWEEN FASTEST RASI TO  $\overline{RAS}_n$  DELAY AND THE SLOWEST MCn TO Qn DELAY ON ANY SINGLE DEVICE

GUARANTEED MAX DIFFERENCE BETWEEN FASTEST MSEL TO  $O_{n}$  DELAY AND THE SLOWEST RASI TO RASI DELAY ON ANY SINGLE DEVICE.

GUARANTEED MAX DIFFERENCE BETWEEN FASTEST CASI TO CASh DELAY AND THE SLOWEST MSEL TO  $Q_{\rm h}$  DELAY ON ANY SINGLE DEVICE

WF003272






## **Refresh Cycle Timing**

## Figure 5. Refresh Cycle Timing (Cont'd.)

## c. Desired Timing: Refresh without Scrubbing



## TYPICAL PERFORMANCE CURVES

## NANOSECONDS VERSUS PICOFARADS

The Switching Characteristics Tables specify the minimum and maximum propagation delays for effective capacitive loads of 50 pF and 500 pF on Address Lines and 50 pF, 200 pF, and 350 pF on  $\overline{\text{RAS}_n}$  and  $\overline{\text{CAS}_n}$  Lines. The upper limits represent the maximum calculated load for the following conditions:

Address Lines: 500 pF = 16 data bits + 6 check bits, four banks

500 pF = 32 data bits + 7 check bits, two

 $\overline{RAS_n}/\overline{CAS_n}; \hspace{0.5cm} 200 \hspace{0.1cm} pF = 16 \hspace{0.1cm} data \hspace{0.1cm} bits \hspace{0.1cm} + \hspace{0.1cm} 6 \hspace{0.1cm} check \hspace{0.1cm} bits, \hspace{0.1cm} four$ 

banks

350 pF = 32 data bits + 7 check bits, four banks

A more comprehensive analysis of loading is given in the table below.

## 16-Bit Systems (plus 6 Check Bits for Error Detection and Correction)

|                          |              |            |        | al Required D |        | - Specified Data |
|--------------------------|--------------|------------|--------|---------------|--------|------------------|
| DMC Output               | No. of DRAMS | Line Drive | 1      | 2             | 4      | Sheet Load       |
| Q <sub>n</sub> (Address) |              | 5 pF       | 100 pF | 220 pF        | 440 pF | 500 pF           |
| RASn                     | 16 + 6 = 22  | 8 pF       | 176 pF | 176 pF        | 176 pF | 200 pF           |
| CASn                     |              | 8 pF       | 176 pF | 176 pF        | 176 pF | 200 pF           |

| 32-Bit Systems (plus     | 7 Check Bits for Erro | or Detection a | nd Correctio | n)                            |        |                |
|--------------------------|-----------------------|----------------|--------------|-------------------------------|--------|----------------|
|                          |                       |                |              | al Required D<br>Indicated Ba |        | Specified Data |
| DMC Output               | No. of DRAMS          | Line Drive     | 1            | 2                             | 4      | Sheet Load     |
| Q <sub>n</sub> (Address) |                       | 5 pF           | 195 pF       | 390 pF                        | 780 pF | 500 pF         |
| RAS <sub>n</sub>         | 32 + 7 = 39           | 8 pF           | 312 pF       | 312 pF                        | 312 pF | 350 pF         |

312 pF

8 pF

To calculate propagation delays at loads other than those which are specified, the following graph has been provided. For example, to calculate a system capacitive load of 275 pF, add the delay associated with 75 pF from the graph to the 200 pF  $\overline{\text{RAS}_{\text{n}}}/\overline{\text{CAS}_{\text{n}}}$  delay as specified in the Switching Characteristics Tables. Likewise, add the delay associated with 225 pF from the graph to the 50 pF Q<sub>n</sub> (Address) delay in

CASn


the same AC Tables. This provides a 275 pF load for  $\overline{RAS_n}$ ,  $\overline{CAS_n}$ , and  $Q_n$  lines.

312 pF


350 pF

312 pF


For 32-bit systems using four banks, the Address line delays can be adjusted in a similar fashion to compensate for loads exceeding the 500 pF specified. The specified 350 pF load is sufficient to drive four 32-bit banks  $\overline{\text{RAS}_n}/\overline{\text{CAS}_n}$  without additional delay.



## INPUT/OUTPUT CIRCUIT DIAGRAM




# PHYSICAL DIMENSIONS\* CGX068



PID # 07547A


## PL 068



\*For reference only.

## PHYSICAL DIMENSIONS (Cont'd.)

**CL 068** 





## **ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES**

| ALABAMA   |   |   |  | (   |
|---|---|---|--|---|
|   |   | (205) 882-9122                                |  | (617) 273-3970  |
| ARIZONA,  |   |   | MINNESOTA  | (612) 938-0001  |
| Tempe   |   | (602) 242-4400                                |  | (314) 275-4415  |
|   |   | (002) 242 4400                                | NEW JERSEY   |   |
| CALIFORNIA,   |   |   |  | (201) 200-0002  |
| Culver City   |   | (213) 645-1524                                | NEW YORK,  |   |
| Newport Beach   |   | (714) 752-6262                                |  | (315) 457-5400  |
| San Diego   |   | (619) 560-7030                                | Poughkeepsie   | (914) 471-8180  |
| Santa Clara   |   |   | Woodhun  | (516) 364-8020  |
|   |   |   | NODTH CAPOLINA   | (010) 047 0471  |
| Woodland Hills  |   |   | NORTH CÁROLINA,  | (919) 847-8471  |
| COLORADO  |   | (303) 741-2900                                | OREGON   |   |
| CONNECTICUT   |   | (203) 264-7800                                | OHIO   | (614) 891-6455  |
| FLORIDA.  |   | (=, =   | PENNSYLVANIA,  | , ,   |
|   |   | (040) 500 0074                                |  | (015) 200 0006  |
| Clearwater  |   |   |  | (215) 398-8006  |
| Ft. Lauderdale  |   | (305) 484-8600                                | Willow Grove   | (215) 657-3101  |
| Melbourne   |   | (305) 729-0496                                | TEXAS,   |   |
| Orlando   |   |   |  | (512) 346-7830  |
|   |   |   |  | (214) 934-9099  |
| GEORGIA   |   |   |  |   |
| ILLINOIS  |   | (312) 773-4422                                |  | (713) 785-9001  |
| INDIANA   |   | (317) 244-7207                                | WASHINGTON   | (206) 455-3600  |
| KANSAS  |   | (913) 451-3115                                | WISCONSIN  | (414) 782-7748  |
|   |   |   | ***************************************  | (11.7.102.1.10  |
| MARYLAND  |   | (301) 796-9310                                |  |   |
|   |   |   | 041 50 0551050   |   |
|   | INTE  | RNATIONAL                                     | . SALES OFFICES  |   |
|   |   |   | ITTALLY 8411   | TEL (00) 0000E4   |
| BELGIUM,  |   |   | ITALY, Milano  | TEL:(02) 339054   |
| Bruxelles   | TEL:  | (02) 771 99 93                                |  | FAX:(02) 3498000  |
|   | FAX:  | (02) 762-3716                                 |  | TLX: 315286   |
|   |   | 61028   | JAPAN,   |   |
| CANADA, Ontario,  | 1 2/0   |   | Tokyo  | TEL:(03) 345-824  |
| CANADA, Ontano,   | TEL.  | (010) 500 0000                                | токуо  | FAX:3425190   |
| Kanata  |   |   |  | TIV: 104004 AMDTIO  |
| Willowdale  |   |   | <b>-</b> .   | TLX: J24064 AMDTKO  |
|   | FAX:  | (416) 224-0056                                | Osaka  | TEL: 06-243-3250  |
| FRANCE,   |   |   |  | FAX: 06-243-325   |
| Paris   | TEL: (0   | 1) 45 60 00 55                                | KOREA. Seoul   | TEL: 82-733-1021/   |
| 1 0115  |   | 1) 46 86 21 85                                | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,  | FAX: 82-733-102   |
|   |   |   |  |   |
|   |   |   |  | TI V: K2265   |
| 0=5144494   |   | 202053F                                       | LATIN AMEDICA  | TLX:K2265   |
| GERMANY,  | TLX:  | 202053F                                       | LATIN AMERICA,   |   |
| GERMANY,<br>Hannover area   | TLX:<br>TEL:  | 202053F<br>(05143) 50 55                      |  | TEL:(305) 484-860   |
|   | TLX:<br>TEL:  | 202053F                                       |  | TEL: (305) 484-8600<br>FAX: (305) 485-9730  |
|   | TLX:<br>TEL:<br>FAX:  | (05143) 50 55<br>(05143) 55 53                |  | TEL:(305) 484-860   |
| Hannover area   | TLX:<br>TEL:<br>FAX:<br>TLX:  |   | Ft. Lauderdale,  | TEL:  |
|   | TLX: TEL: FAX: TLX: TLX: TEL: |   | Ft. Lauderdale,  | TEL: (305) 484-860<br>FAX: (305) 485-973<br>TLX:5109554261 AMDFTI<br>TEL: (08) 733 03 50  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860<br>FAX: (305) 485-973<br>TLX: 5109554261 AMDFT<br>TEL: (08) 733 03 5<br>FAX: (08) 733 22 8   |
| Hannover area   | TLX:  | 202053F<br>(05143) 50 55<br>(05143) 55 53<br> | Ft. Lauderdale,SWEDEN, Stockholm   | TEL: (305) 484-860<br>FAX: (305) 485-973<br>TLX:5109554261 AMDFTI<br>TEL: (08) 733 03 50  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860<br>FAX: (305) 485-973<br>TLX: 5109554261 AMDFTI<br>TEL: (08) 733 03 5<br>FAX: (08) 733 22 8<br>TLX: 1160   |
| Hannover area   | TLX:  | 202053F(05143) 50 55(05143) 55 53             | Ft. Lauderdale,  | TEL: (305) 484-8601 FAX: (305) 485-973 TLX: .5109554261 AMDFTI TEL: (08) 733 03 50 FAX: (08) 733 22 80 TLX: .11600 TEL: (0925) 828000   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860<br>FAX: (305) 485-973<br>TLX: 5109554261 AMDFT<br>TEL: (08) 733 03 5<br>FAX: (08) 733 22 8<br>TLX: 1160<br>TEL: (0925) 82800<br>FAX: (0925) 82769  |
| Hannover area   | TLX:  | 202053F(05143) 50 55(05143) 55 53             | Ft. Lauderdale,  | TEL: (305) 484-8601 FAX: (305) 485-973 TLX: .5109554261 AMDFTI TEL: (08) 733 03 50 FAX: (08) 733 22 80 TLX: .11600 TEL: (0925) 828000   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFTI TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82600 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFTI TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82600 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  SWEDEN, Stockholm  UNITED KINGDOM, Manchester area  London area | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910   |
| Hannover area  München  Stuttgart  HONG KONG, Kowloon  CALIFORNIA  I <sup>2</sup> INC | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2212 FAX: (04862) 2512 FAX: (402) 475-466  |
| Hannover area  München  Stuttgart  HONG KONG, Kowloon  CALIFORNIA 12 INC              | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910   |
| Hannover area  München  Stuttgart  HONG KONG, Kowloon  CALIFORNIA  I <sup>2</sup> INC | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910 (402) 475-466 S. (505) 293-855  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2212 FAX: (04862) 2512 FAX: (402) 475-466  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910 (402) 475-466 S. (505) 293-855  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910 (402) 475-466 S. (505) 293-855  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 55 FAX: (08) 733 22 8: TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5; FAX: (08) 733 22 8; TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910 (402) 475-466 S. (505) 293-855  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855 (315) 437-834   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 55 FAX: (08) 733 22 8: TLX: 1160 TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855  |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855 (315) 437-834   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 55 FAX: (08) 733 22 8: TLX: 1160: TEL: (0925) 82800: FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855 (315) 437-834 (513) 433-677                              |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855 (315) 437-834   |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855  (315) 437-834  (513) 433-677  (216) 238-030  (412) 221-442 |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 55 FAX: (08) 733 22 8: TLX: 1160: TEL: (0925) 82800: FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855 (315) 437-834 (513) 433-677                              |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855  (315) 437-834  (513) 433-677  (216) 238-030  (412) 221-442 |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855  (315) 437-834  (513) 433-677  (216) 238-030  (412) 221-442 |
| Hannover area   | TLX:  |   | Ft. Lauderdale,  | TEL: (305) 484-860 FAX: (305) 485-973 TLX: 5109554261 AMDFT TEL: (08) 733 03 5 FAX: (08) 733 22 8 TLX: 1160  TEL: (0925) 82800 FAX: (0925) 82769 TLX: 62852 TEL: (04862) 2212 FAX: (04862) 2217 TLX: 85910  (402) 475-466 S (505) 293-855  (315) 437-834  (513) 433-677  (216) 238-030  (412) 221-442 |

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

© 1987 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-15M-07/87-0