


AMI 6800 MICROCOMPUTER

CHIP SET

By Robert A. Stevens



This article is the first one of a series of four articles covering AMI's S6800 microcomputer chip set, EVK Microcomputer Prototyping boards and EVK prototyping board PROTO & (RS)³ program development software.

The first article in this series covers the S6800 MPU in detail and summarizes the microcomputer supporting IC's in order to lay the ground work for next months article on AMI's EVK Prototyping boards.

AMI's S6800 FAMILY OF MICROCOMPUTER IC's

AMI's S6800 family of microcomputer, IC's is composed of a series of matched MOS large scale integrated (LSI) circuits for, configuring into microcomputer systems. This series of microcomputer MOS LSI functional building block logic circuits include a MPU, ROM, EPROM, RAM, PIA, ACIA, USRT, and Digital Modem Logic circuits.

S6800 — 8-BIT MICROPROCESSOR FUNCTIONAL DESCRIPTION

S6800 MICROPROCESSOR (MPU) — an 8-bit parallel processor, with the ability to address up to 65K bytes of memory, and execute instructions in 2 micro-

seconds. It is manufactured using N-channel MOS technology and operates on a single +5V power supply. All inputs and outputs are TTL compatible. The MPU has six internal registers, four types of vectored interrupts and 72 basic instructions. The basic instructions can be used in different addressing modes to save instruction execution time and memory space.

FEATURES

- Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus — 65536 Bytes of Addressing
- 72 Instructions — Variable Length
- Seven Addressing Modes — Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- 2 Microsecond Instruction Execution
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt — Internal Registers Saved in Stack




FIGURE 1. BLOCK DIAGRAM OF S6800 MICROPROCESSOR

- Six Internal Registers — Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Access (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

S6800 MICROPROCESSOR ARCHITECTURE

The S6800 Microprocessor (MPU) is an 8-bit parallel processor. It contains an 8-bit arithmetic unit (ALU), two 8-bit accumulators, one condition code register, and three 16-bit address storage registers, all of which are available for program use (see Figure 1). In addition, there are the following non-accessible registers: a 16-bit address incrementor/decrementor, an 8-bit temporary register and an 8-bit instruction register. There is also an instruction decode ROM and cycle control logic, interrupt and restart logic, bus control and halt logic, and a timing generator.

MPU PROGRAM ACCESSIBLE REGISTERS

Accumulators A and B — Two separate 8-bit accumulators that are used to hold operands and results of operations in the ALU.

Index Register — A 16-bit register used for memory address storage in Indexed Addressing operations.

Program Counter — A 16-bit register that holds the current program instruction address. Once the initial program starting address is loaded into the program counter, it is incremented under control of the MPU hardware.

Stack Pointer — A 16-bit register used for storage of the next available location in an external push-down/pop-up stack.

Condition Code Register — An 8-bit register that stores certain results of operations in the ALU. These bits are used as testable conditions for the conditional branch instructions. In addition, one bit position stores the interrupt mask bit and the two high order bits are unused. See Figure 2.




FIGURE 2.

EXTERNAL STACK MEMORY REGISTER — a push-down/pop-up stack that can be located anywhere in RAM and be of any convenient size. It is accessed with the stack pointer address and has several uses. First, it always stores the MPU register contents following an

interrupt and return addresses during sub-routine execution. Second, it can also be used by the programmer to store data during program execution.

MPU HARDWARE REGISTERS (NOT ACCESSIBLE BY PROGRAM)

Instruction Register — 8-bit register used to receive and store all program instructions input into the MPU (via the data bus lines D0-D7).

Temporary Register — 8-bit register typically used to store the high order address bits prior to their output from the MPU onto the external address bus lines A8-A15.

Incrementer — 16-bit auxiliary address register, used by the MPU internal control logic, in conjunction with the program counter, to maintain and output the current program address.

MPU INTERNAL BUSES

Within the MPU all data and address transfers between the registers, as well as to and from the ALU, are made across three internal 8-bit busses. The first is a data bus, the second is an address bus for the low order bits, and the third is an address bus for high order bits.

MPU INTERFACE DESCRIPTION

| Signal | Pin | Function |
|--------|------|---|
| Ø1 | (3) | Clocks Phase One and Phase Two — Two pins are used for a two-phase non-overlapping clock that runs at the V _{cc} voltage level. |
| Ø2 | (37) | |
| RESET | (40) | Reset — This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a positive edge is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . |

\overline{Reset} must be held low for at least eight clock periods after VCC reaches 4.75 volts (Figure 4). If \overline{Reset} goes high prior to the leading edge of Ø2, on the next Ø1 the first restart memory vector address (FFFE) will appear on the address lines. This

| | | | | |
|-----|------|--|--------------------------|---|
| | | location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter. | | |
| VMA | (5) | Valid Memory Address — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 30 pF may be directly driven by this active high signal. | R/W | (34) Read/Write — This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (high-impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 130 pF. |
| A0 | (9) | Address Bus — Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130 pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications. | $\overline{\text{HALT}}$ | (2) Halt — When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode. Transition of the $\overline{\text{HALT}}$ line must not occur during the last 250 ns of phase one. To insure single instruction operation, the $\overline{\text{HALT}}$ line must go high for one Phase One Clock cycle. |
| A15 | (25) | | | |
| TSC | (39) | Three-State Control — This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 500 ns after TSC = 2.4 V. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The ϕ_1 clock must be held in the high state and the ϕ_2 in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only 5.0 μ s or destruction of data will occur in the MPU. | BA | (7) Bus Available — The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the $\overline{\text{HALT}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF. |
| D0 | (33) | Data Bus — Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load at 130 pF. | $\overline{\text{IRQ}}$ | (4) Interrupt Request — This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded |
| D7 | (26) | | | |
| DBE | (36) | Data Bus Enable — This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it can be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data | | |

that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{\text{Halt}}$ line must be in the high state for interrupts to be recognized.

The $\overline{\text{IRQ}}$ has a high impedance pullup device internal to the chip; however a 3 k Ω external resistor to V_{cc} should be used for wire-OR and optimum control of interrupts.

$\overline{\text{NMI}}$

- (6) **Non-Maskable Interrupt** — A low-going edge on this input requests that a non-mask interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text{NMI}}$.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away in the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory.

$\overline{\text{NMI}}$ has a high impedance pullup resistor internal to the chip; however a 3 k Ω external resistor to V_{cc} should be used for wire-OR and optimum control

of interrupts.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupt lines that are acknowledged during $\emptyset 2$ and will start the interrupt routine on the $\emptyset 1$ following the completion of an instruction.

MPU EXTERNAL BUSESSES

The MPU communicates with its external memory and all I/O devices across an 8-bit bidirectional data bus, D0 through D7, and 16 address lines, A0 through A15. The MPU can be disconnected from either bus by two control signals DBE and TSC. In addition, a control bus maintains control of the bi directional Data Bus and provides access for control signals between the MPU and all external logic.

The MPU I/O bus relegates control to the programmed I/O devices, provides memory mapped I/O addressing and uses memory and register instructions to control all I/O operations. The MPU bus configuration is shown in Figure 3.

Programmed I/O Devices — The MPU relegates most of the I/O control to such I/O interfaces as the PIA or ACIA. Each of these circuits is programmable and can interface with peripheral devices without directly involving the MPU. For example, the MPU can preprogram a PIA to either output data to the MPU or to receive it. Thereafter, the PIA circuits assume all functions of interfacing with the peripherals and the MPU never has to look at the interface until service is required. It must service interrupts from the PIA, but never needs to wait for input data to become available or for output data to be accepted.

MEMORY MAPPED I/O Addressing — The I/O interfaces and memory are both located in the same address space within the S6800 system. The MPU can access any I/O device the same as a memory location




FIGURE 3. S6800 BUS SYSTEM

— with address lines, instead of separate I/O control lines. Therefore, it can manipulate data in the I/O interface registers with the same programmed instructions as it uses for memory locations. This adds flexibility and increases system efficiency.

No Special I/O Instructions — The S6800 Instruction Set complements the above I/O addressing capability with specific instructions that can be used to access memory as well as I/O circuit registers and perform directly various manipulations on the data.

BUS INTERFACE — The bus interface consists of the Data Bus (D0-D7), the Address Bus (A0-A15), Read/Write (R/W), and Valid Memory Address (VMA). There are other signals which further control the operation of the MPU and thus affect the bus without actually being properly part of the bus interface; these include Data Bus Enable (DBE), Three-State Control (TSC), Halt and the interrupt control signals IRQ and NMI.

DATA BUS — The Data Bus comprises eight bidirectional data lines, which connect the MPU, all of the memory, and any I/O devices which may be addressed by the MPU. The MPU normally controls this bus during ϕ_2 time for the transfer of instructions and data into the MPU and the transfer of data out of the MPU. The direction of the data on the bus is a function of the R/W line generated by the MPU; a high on R/W constitutes a read, and the MPU accepts data during the latter portion of ϕ_2 ; a low on the R/W line is defined as a write out of the MPU, and the MPU drives the bus with the write data shortly after the low-to-high transition of DBE. Control of the Data Bus may be preempted from the MPU for Direct Memory Access (DMA) operations during ϕ_2 by operating the Halt line (Bus Available will go high when the bus is available for other than MPU-controlled use), or during ϕ_1 while DBE is low, and the MPU is not concerned with the contents of the data bus. When the MPU is not driving the data bus in a write operation, these lines are placed in a high impedance state to minimize the interference with other devices driving the bus; similarly when a memory or I/O device is not driving the bus in a read operation for which that device is selected, the bus lines in that device are placed in a high impedance state. At any one time only one device should be driving the bus, with all other connected system components in the high impedance state.

Address Bus — The Address bus comprises 16 address lines, by which the MPU identifies which of the 65,536 possible memory locations is to be read out or written into. In normal operation the MPU sets an address on the bus during ϕ_1 while TSC is low; this remains stable throughout ϕ_2 for the memory access operation. For DMA and other circumstances in which it is desired to control the Address Bus apart from the MPU, ϕ_1 may be extended during which time TSC may be set high; the MPU will respond by taking the Address Bus and R/W outputs to the high impedance state and outputting a low on VMA. A high on TSC also forces BA low.

The Valid Memory Address (VMA) output from the MPU should always be used in conjunction with the address on the Address Bus to determine whether the MPU is actually accessing memory (or peripheral registers), since in some circumstances the MPU will issue

a temporary address in a read or write cycle which might be interpreted as a "false read" or a "false write" to some memory location. VMA may be thought of as a 17th bit of address, where only half of the addressable memory (i.e. the VMA bit = 1) is usable, although occasionally the MPU will attempt to read or write some location in the other half (i.e. VMA = 0). Thus it can be combined with the higher order address bits to select or deselect memory and peripherals, as required by the MPU at that time.

Bus Control Signals — If the VMA signal is not used to deselect memory and I/O registers (PIAs and ACIAs), false reads or false writes may result in ambiguous operation. These are of particular concern in the case of RAM memories and the I/O devices register (PIAs and ACIAs), since in the case of the ROM any false reads are ignored by the MPU and have no other effect, and false writes have no effect on the ROM. In the case of the RAM a false read also is of no concern, but if TSC or Halt is used or the MPU executes a WAI instruction the R/W line floats in the high impedance state which could be interpreted as a write by the RAM; the TST instruction actually results in a false write, but the data and address are the same as an immediately previous read, so the contents of RAM are not thus altered. For PIAs and ACIAs the VMA signal must be used in the selection logic, since a read from a PIA or ACIA register is used to clear an interrupt condition, and the failure to disable false reads could result in a missing interrupt. In the case of the PIA, VMA should not be used in the form of VMA- \emptyset 2 for the Enable (E) input, since at least one E pulse is required before each active transition of the CA1 (or CB1, etc.) to detect the interrupt; a WAI instruction depending on this transition may thus lock out interrupts by setting VMA low. It is better to apply VMA to one of the Chip Select inputs to the PIA (CS0, CS1, or inverted to $\overline{CS2}$), or to specify the design to preclude the requirement that interrupts be detected on the trailing edge of a pulse.

Read/Write (R/W) is a control signal generated by the MPU to define the direction of the Data Bus. When low, the MPU is driving the Data Bus, and the selected memory or peripheral should accept the data written into it; when R/W is high, the selected memory or peripheral is being read into the MPU, and should be driving the bus. This control goes into the high impedance state when the Address Bus is disabled by TSC.

R/W is routed to the various memory and peripheral components as part of the system control. ROMs should be disabled when R/W is low, since they cannot be written into. RAMs and PIAs use the R/W signal to distinguish read and write operations. The ACIA has four internal registers, of which two are selected in the read operation, and two are selected for write operations, by the connection of R/W to the appropriate ACIA input.

MPU Operating Cycle

Instructions are executed within the MPU in incremental time periods (MPU cycles), each consisting of one \emptyset 1 clock period and one \emptyset 2 clock period. When the MPU is operating on a 1 MHz input clock, each MPU cycle is 1 microsecond long. It takes a minimum of two MPU cycles or 2 microseconds to execute a single

word instruction.

During the \emptyset 1 period the MPU typically outputs a memory address to access (fetch) one 8-bit program instruction or data byte and then, during \emptyset 2, loads the byte into an internal register. During the next \emptyset 1 period the MPU executes the associated internal operation with the ALU and the registers. With this fetch-execute sequence an instruction may be completed in only two MPU cycles, or may require as many as 12. While the MPU is executing successive cycles, it is also common for it to overlap functions. For example, during any given clock period the MPU may be executing one instruction in the ALU or registers; while at the same time a fetch is being performed with the address in the program counter.

Program Control

These internal operations of the MPU, as well as the output of address, data, and control signals, are all managed by the instruction decode and control logic. For example, to perform the execute part of any instruction, the control logic circuits generate signals that cause the ALU to perform addition, subtraction, or some Boolean logic function. These signals can also cause the contents of one register to be transferred into another, a register to be simply incremented or decremented, or some other similar function to occur. Such ALU and register operations are used to execute all of the S6800 instructions.

MPU Addressing Modes

The S6800 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. During the fetch part of any MPU cycle a memory address is required in order to access a particular location in the external memory. This address is normally stored in the program counter. The program counter is 16 bits wide and therefore, can address any one of a maximum of 65,536 bytes.


At the beginning of a program sequence the MPU is initialized and the beginning address is loaded into the program counter. From there on the program counter is incremented automatically, so that at the end of any instruction cycle it stores the next instruction address. If the program contains an instruction to branch or jump to a different memory location, the op code must be followed by two bytes which load the new address into the program counter. There are, however, addressing techniques with which the jump can be accomplished by fetching only one new address byte out of the memory. For example, if the destination of a branch is within 129 locations forward of 125 locations back of the current program counter contents, Relative Addressing can be used. In this mode only the op code and one signed 8-bit byte is fetched from the memory and is added to the program counter contents.

In Indexed Addressing, a single byte is added to the contents of the index register and the result is transferred into the program counter. Thus, the above addressing variations can be used to reduce the number of bytes that need be fetched to generate a new address. This reduces the number of MPU cycles and


speeds up program execution.

The various addressing modes can also be used in a similar manner to generate the source or destination addresses for data. MPU addressing modes are summarized in the following:

INSTRUCTION FORMAT




ACCUMULATOR ADDRESSING (ACCX)




A single byte instruction addressing operands only in accumulator A or accumulator B.

IMPLIED ADDRESSING




Single byte instruction where the operand address is implied by the instruction definition (i.e., Stack Pointer, Index Register or Condition Register).

IMMEDIATE ADDRESSING



Two or three byte instructions with an eight or sixteen bit operand respectively. For accumulator operations the eight bit operand is contained in the second byte of a two byte instruction. For Index Register operations (e.g. LDX) sixteen bit operand is contained in the second and third byte of a three byte instruction.

DIRECT ADDRESSING




Two byte instructions with the address of the operand contained in the second byte of the instruction. This format allows direct addressing of operands within the first 256 memory locations.

EXTENDED ADDRESSING




Three byte instructions with the higher eight bits of the operand address contained in the second byte and the lower eight bits of address contained in the third byte of the instruction. This format allows direct addressing of all 65,536 memory locations.

INDEXED ADDRESSING



Two byte instructions where the 8 bit unsigned address contained in the second byte of the instruction is added to the sixteen bit Index Register resulting in a sixteen bit effective address. The effective address is stored in a temporary register and the contents of the Index Register are unchanged.

RELATIVE ADDRESSING



Two byte instructions where the relative address contained in the second byte of the instruction is added to the sixteen bit program counter plus two. The relative address is interpreted as a two's complement number allowing relative addressing within a range of -125 to +129 bytes of the present instruction.

Interrupts.

The S6800 MPU can be interrupted by any of several signals and program instructions, each of which initiates a different sequence in the MPU. Including the Reset signal, there are four interrupts — three hardware interrupts (signal lines connected to the MPU) and one software interrupt (SWI instruction). Each class of interrupt is described in the following:

Nonmaskable Interrupt (NMI) — initiated by a low-going signal on the \overline{NMI} line to the MPU; always interrupts the MPU — even while another interrupt is being processed and the interrupt mask bit is set. Therefore, NMI can be considered to the highest priority interrupt. It causes the following sequence of events:

1. At the completion of the instruction being executed, the contents of the program accessible registers (Figure 3) are stored in the stack.
2. The interrupt mask bit is set.
3. Starting with its next cycle, the MPU accesses locations FFFC and FFFD in the memory and loads the contents into the program counter.

Interrupt Request (IRQ) — initiated by a logic low signal on the $\overline{\text{IRQ}}$ line; interrupts the MPU as long as the interrupt mask bit is not set. It causes the following sequence of events:

1. At the completion of the instruction being executed, the interrupt mask bit is tested. If the bit is set the interrupt must wait; if it is not set, contents of the program accessible registers are stored in the stack.
2. The interrupt mask bit is set.
3. Starting with the next cycle, the MPU accesses locations FFFA and FFFB in the memory and loads the contents into the program counter.

Software Interrupt (SWI) — initiated by the SWI instruction and causes the following sequence of events:

1. Contents of the program accessible registers are stored in the stack.
2. The interrupt mask bit is set.
3. Starting with the next cycle, the MPU accesses locations FFFE and FFFF in the memory and loads the contents into the program counter.

Reset — initiated by a positive going edge on the RESET line to the MPU. It causes the following sequence of events:

1. All program accessible registers are cleared and other circuits in the MPU are initialized.
2. The interrupt mask bit is set.
3. Starting with the next cycle, the MPU accesses locations FFFE and FFFF in the memory and loads the contents into the program counter.

Wait (WAI) — an instruction that causes the MPU to stop all processing and wait for a hardware interrupt. This instruction is not an interrupt in itself because it does not cause branching to any memory address, however, it does cause contents of the program accessible registers to be stored into the stack, in preparation for an interrupt.

All interrupts are vectored — they cause the MPU to automatically access a predetermined location in the memory and fetch a branch address of the routine or program to which the MPU is to go to service the interrupt. All interrupts except Reset also cause the contents of each program accessible MPU register (with the exception of the stack pointer) to be transferred to the external stack and thus be saved for later processing. The IRQ interrupt is also maskable — it cannot interrupt the MPU as long as bit 4 in the condition code register is set.

The S6800 requires a 16-bit vector address to indicate the location of routines for Restart, Non-maskable Interrupt, and Maskable Interrupt. Additionally an address is required for the Software Interrupt Instruction (SWI). The processor assumes the uppermost eight memory locations, FFF8 — FFFF, are assigned as interrupt vector addresses as defined in Figure 4.

FIGURE 4. MEMORY MAP FOR INTERRUPT VECTORS

| Vector | LS | Description |
|--------|------|------------------------|
| FFFF | FFFF | Restart |
| FFFC | FFFD | Non-maskable Interrupt |
| FFFA | FFFB | Software Interrupt |
| FFF8 | FFF9 | Interrupt Request |

After completing the current instruction execution the processor checks for an allowable interrupt request via the $\overline{\text{IRQ}}$ or NMI inputs as shown by the simplified flow chart in Figure 5.





FIGURE 5. MPU FLOW CHART



- SP = Stack Pointer
- CC = Condition Codes (Also called the Processor Status Byte)
- ACCB = Accumulator B
- ACCA = Accumulator A
- IXH = Index Register, Higher Order 8 Bits
- IXL = Index Register, Lower Order 8 Bits
- PCH = Program Counter, Higher Order 8 Bits
- PCL = Program Counter, Lower Order 8 Bits

FIGURE 6. SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

Recognition of either external interrupt request or a Wait for Interrupt (WAI) or Software Interrupt (SWI) instruction causes the contents of the Index Register, Program Counter, Accumulators and Condition Code Register to be transferred to the stack as shown in Figure 6.

S6800 INSTRUCTION SET

The S6800 MPU has a set of 72 basic instructions, listed in alphabetical order in Table 1. These include binary and decimal arithmetic functions, as well as logical, shift, rotate, load, store, branch, interrupt, and stack manipulation functions. Most of the instructions have several variations and most can be used with several memory addressing modes. Thus, the total complex of instructions available to the programmer actually is 197.

An instruction can be from one to three bytes long, depending on the addressing mode used with the instruction. The first byte always contains the operation code, which designates the kind of operation the MPU will perform. In single byte instructions no memory address is required, because the operation is performed on one of the internal MPU registers. In multiple byte instructions the second and third byte can be the operand, or a memory address for the operand.

A noteworthy feature of the S6800 MPU is that some of the instructions can operate directly on any memory location. In other computer systems it is common that the processor fetches an operand from memory, stores it in the accumulator, then executes

| | | | |
|------------|---------------------------------|------------|--|
| ABA | Add Accumulators | INS | Increment Stack Pointer |
| ADC | Add with Carry | INX | Increment Index Register |
| ADD | Add | JMP | Jump |
| AND | Logical And | JSR | Jump to Subroutine |
| ASL | Arithmetic Shift Left | LDA | Load Accumulator |
| ASR | Arithmetic Shift Right | LDS | Load Stack Pointer |
| BCC | Branch if Carry Clear | LDX | Load Index Register |
| BCS | Branch if Carry Set | LSR | Logical Shift Right |
| BEQ | Branch if Equal to Zero | NEG | Nagate |
| BGE | Branch if Greater or Equal Zero | NOP | No Operation |
| BGT | Branch if Greater than Zero | ORA | Inclusive OR Accumulator |
| BHI | Branch if Higher | PSH | Push Data |
| BIT | Bit Test | PUL | Pull Data |
| BLE | Branch if Less or Equal | ROL | Rotate Left |
| BLS | Branch if Lower or Same | ROR | Rotate Right |
| BLT | Branch if Less than Zero | RTI | Return from Interrupt |
| BMI | Branch if Minus | RTS | Return from Subroutine |
| BNE | Branch if Not Equal to Zero | SBA | Subtract Accumulators |
| BPL | Branch if Plus | SBC | Subtract with Carry |
| BRA | Branch Always | SEC | Set Carry |
| BSR | Branch to Subroutine | SEI | Set Interrupt Mask |
| BVC | Branch if Overflow Clear | SEV | Set Overflow |
| BVS | Branch if Overflow Set | STA | Store Accumulator |
| CBA | Compare Accumulators | STS | Store Stack Register |
| CLC | Clear Carry | STX | Store Index Register |
| CLI | Clear Interrupt Mask | SUB | Subtract |
| CLR | Clear | SWI | Software Interrupt |
| CLV | Clear Overflow | TAB | Transfer Accumulators |
| CMP | Compare | TAP | Transfer Accumulators to Condition Code Reg. |
| COM | Complement | TBA | Transfer Accumulators |
| CPX | Compare Index Register | TPA | Transfer Condition Code Reg. to Accumulator |
| DAA | Decimal Adjust | TST | Test |
| DEC | Decrement | TSX | Transfer Stack Pointer to Index Register |
| DES | Decrement Stack Pointer | TXS | Transfer Index Register to Stack Pointer |
| DEX | Decrement Index Register | WAI | Wait for Interrupt |
| FOR | Exclusive OR | | |
| INC | Increment | | |

TABLE 1. S6800 MICROPROCESSOR INSTRUCTION SET

the operation in the ALU, and finally writes the result back into the memory. The S6800 is able to accomplish the same with only a single instruction, because it operates with any external location in the same manner as with an internal register. For example, it can directly increment or decrement the contents of a memory location. Because the MPU addresses I/O devices just like a memory location, it can do the same with registers inside the PIA or ACIA. The ASL, ASR, LSR, and ROL are other examples of instructions which operate in this manner.

S6810 — 128 X 8 STATIC READ/WRITE MEMORY

FUNCTIONAL DESCRIPTION

The S6810 is a static 128 X 8 Read/Write Memory designed and organized to be compatible with the S6800 Microprocessor. Interfacing to the S6810 consists of an 8 Bit Bidirectional Data Bus, Seven Address Lines, a single Read/Write Control line, and six Chip Enable lines, four negative and two positive.

For ease of use, the S6810 is a totally static memory requiring no clocks or cell refresh. The S6810 is fabricated with N channel silicon gate technology to be fully DTL/TTL compatible with only a single +5 volt power supply required. See Figure 7 for Functional Block Diagram.




FIGURE 7. FUNCTIONAL BLOCK DIAGRAM

FEATURES

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bi-Directional Three-State Data Input/Output
- Six Chip Enable Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 1.0 μ s for S6810
575 ns for S6810-1

S6820 — PERIPHERAL INTERFACE ADAPTER (PIA)

FUNCTIONAL DESCRIPTION

The S6820 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the S6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two I/O 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt request lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

The PIA interfaces to the S6800 MPU with an eight-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the S6800 VMA output, permit the MPU to have complete control over the PIA. VMA may be utilized to gate the input signals to the PIA. See Figure 8 for Functional Block Diagram.




FIGURE 8. FUNCTIONAL BLOCK DIAGRAM

FEATURES

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability

S6830 — 1024 X 8 READ ONLY MEMORY

FUNCTIONAL DESCRIPTION

The S6830 is a mask programmable read only memory organized 1024 words x 8 bits for application in byte organized systems. The S6830 is totally bus compatible with the S6800 microprocessor. Interfacing to the S6830 consists of an 8 bit three-state data bus, four mask programmable chip selects and ten address lines.

The S6830 is a totally static memory requiring no clocks. Access time is compatible with maximum data rates in a S6800 microprocessor system. The device operates from a single +5 volt power supply and is fabricated with N channel silicon gate technology. See Figure 9 for Function Block Diagram.




FIGURE 9. FUNCTIONAL BLOCK DIAGRAM

FEATURES

- Organized as 1024-Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- Four Chip Enable Inputs (Mask Programmable)
- Single 5-Volt Power Supply
- TTL Compatible Input/Output
- Maximum Access Time = 575 ns

S6831/A/B/C — 2048 X 8 READ ONLY MEMORY

FUNCTIONAL DESCRIPTION

The S6831/A/B/C is a 16,384 bit mask programmable MOS Read Only Memory organized 2K words x 8 bits. This ROM has been designed to supply large bit storage, high performance memory for microprocessors and other demanding applications with simple interface requirements. The device will operate from a single +5V supply and is manufactured with a N-channel silicon gate depletion load technology. This device is available in all common high density ROM pinouts. See Figure 10 for Functional Block Diagram.




FIGURE 10. FUNCTIONAL BLOCK DIAGRAM

FEATURES

- Mask programmable
- Maximum Access Time = 450 ns@CL = 130 pF
- Low Power 150 mW avg.
- Organized as 2048-Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- 3 Chip Enable Inputs (Mask Programmable)
- The S6831 is pinout similar with the S6830
- The S6831A is pinout compatible with the 2316A, 8316A
- The S6831B is pinout compatible with the Intel 2316B, MC68317
- The S6831C is pinout compatible with the EA4600
- Single 5-Volt Power Supply
- TTL Compatible Input/Output

S6834 — 512 X 8 BIT EPROM

FUNCTIONAL DESCRIPTION

The S6834 is a high speed, static, 512 x 8 bit, erasable and electrically programmable read only memory designed for the in bus-organized systems. Both input and output are TTL compatible during both read and write modes. Packaged in a 24 pin hermetically sealed dual in-line package the bit pattern can be erased by exposing the chip to an ultra-violet light source through the transparent lid, after which a new pattern can be written. See Figure 11 for Functional Block Diagram.




FIGURE 11. FUNCTIONAL BLOCK DIAGRAM

FEATURES

- On-Board Programmability
- Fast Access Time — 575 ms Max.
- Pin Configuration Similar to the S6830 1K x 8 Bit ROM
- High Speed Programming — Less than 1 Minute for all 4096 Bits
- Programmed with R/W, CS and VPROG Pins
- Completely TTL Compatible — Excluding the VPROG Pin

- Ultraviolet Light Erasable — Less than 10 Minutes
- Static Operation — No Clocks Required
- Three-State Data I/O
- Standard Power Supplies +5V and -12V
- Mature P-Chan Process

S6850 — ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)

FUNCTIONAL DESCRIPTION

The S6850 Asynchronous Communications Interface Adapter (ACIA) provides the data formatting and control to interface serial asynchronous data communications to bus organized systems such as the S6800 Microprocessing Unit.

The S6850 includes select enable, read/write, interrupt and bus interface logic to allow data transfer over an eight bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. Word lengths, clock division ratios and transmit control through the Request to Send output may be programmed. For modem operation three control lines are provided. These lines allow the ACIA to interface directly with the S6860 0-600 bps digital modem. See Figure 12 for Functional Block Diagram.




FIGURE 12. FUNCTIONAL BLOCK DIAGRAM

FEATURES

- Eight and nine-bit transmission with optional even and odd parity.
- Parity, overrun and framing error checking.

- Programmable control register.
- Optional 1, 16, and 64 clock modes.
- Up to 500,000 bps transmission.
- 8 Bit Bidirectional Data Bus for Communication with MPU.
- False start bit deletion.
- Peripheral/modem control functions.
- Double buffered Receiver and Transmitter.
- One or two stop bit operation.

S2350 — UNIVERSAL SYNCHRONOUS RECEIVER/TRANSMITTER (USRT)

FUNCTIONAL DESCRIPTION

The S2350 Universal Synchronous Receiver Transmitter (USRT) is a single chip MOS/LSI device that totally replaces the serial to parallel and parallel to serial conversion logic required to interface a word parallel controller or data terminal to a bit-serial, synchronous communication network.

The USRT consists of separate receiver and transmitter sections with independent clocks, data lines and status. Common with the transmitter and receiver are word length and parity mode. Data is transmitted and received in a NRZ format at a rate equal to the respective input clock frequency.

Data messages are transmitted as a contiguous character stream, bit synchronous with respect to a clock and character synchronous with respect to framing or "sync" characters initializing each message. The USRT receiver compares the contents of the internal Receiver Sync Register with the incoming data stream in a bit transparent mode. When a compare is made, the receiver becomes character synchronous formatting a 5, 6, 7, or 8 bit character for output each character time. The receiver has an output buffer register allowing a full character time to transfer the data out. The receiver status outputs indicate received data available (RDA), receiver overrun (ROR), receive parity error (RPE) and sync character received (SCR). Status bits are available on individual output lines and can also be multiplexed onto the output data lines for bus organized systems. The data lines have tri-state outputs.

The USRT transmitter outputs 5, 6, 7, or 8 bit characters with correct parity at the transmitter serial output (TSO). The transmitter is buffered to allow a full character time to respond to a transmitter buffer empty (TBMT) request for data. Data is transmitted in a NRZ format changing on the positive transition of the transmitter clock (TCP). The character in the transmitter fill register is inserted into the data message if a data character is not loaded into the transmitter after a TBMT request. See Figure 13 for Functional Block Diagram.

FEATURES

- 500 KHz Data Rates
- Internal Sync Detection
- Fill Character Register
- Double Buffered Input/Output
- Bus Oriented Outputs
- 5-8 Bit Characters
- Odd/Even or No Parity

- Error Status Flags
- Single Power Supply (+5v)
- Input/Output TTL Compatible

- Originate and answer mode
- Auto answer and disconnect
- Modem self test




FIGURE 13. FUNCTIONAL BLOCK DIAGRAM




FIGURE 14. FUNCTIONAL BLOCK DIAGRAM

S6860 — 0-600 BPS DIGITAL MODEM

FUNCTIONAL DESCRIPTION

The S6860 is a 0-600 bps Digital Modem circuit designed to be integrated into a wide range of equipment utilizing serial data communications.

The modem provides the necessary modulation, demodulation and supervisory control functions to implement a serial data communications link, over a voice grade channel, utilizing frequency shift keying (FSK) at bit rates up to 600 bps. The S6860 can be implemented into a wide range of data handling systems, including stand alone modems, data storage devices, remote data communication terminals and I/O interfaces for minicomputers.

N-channel silicon gate technology permits the S6860 to operate using a single voltage supply and be fully TTL compatible.

The modem is compatible with the S6800 microcomputer family, interfacing directly with the Asynchronous Communications Interface Adapter (ACIA) to provide low-speed data communications capability. See Figure 14 for Functional Block Diagram.

FEATURES

- TTL compatible terminal interfaces
- Crystal/External reference control
- Compatible functions for 100 series data sets and 1001 A/B data couplers
- Full or half duplex operation

TYPICAL S6800 MICROCOMPUTER CONFIGURATION

The S6800 microcomputer functional IC components may be assembled in a modular building block manner into a very simple microcomputer system, or into any of progressively more complex systems, which can be used in many general or special purpose applications. The important feature of the S6800 family is that all microcomputer system components are directly compatible in signal functions, circuit performance characteristics, and logic levels. All operate on a single +5 Volt power supply.

A basic microcomputer system built with the S6800 functional components is shown in Figure 15. This basic microcomputer configuration includes a S6800 Microprocessor (MPU), 1K bytes of ROM program storage, 128 bytes of RAM working storage and a two part input/output peripheral interface circuit.

Two-Phase Clock Circuitry and Timing — The MPU requires a two-phase non-overlapping clock which has a frequency range as high as 1 MHz. In addition to the two phases, this circuit should also generate an enable signal E, and its complement \bar{E} , to enable ROMs, RAMs, PIAs and ACIAs. This Enable signal and its complement is obtained by ANDing $\bar{O}2$ and VMA (Valid Memory Address).




FIGURE 15. MINIMUM MICROCOMPUTER SYSTEM CONFIGURATION

Chip Selection and Addressing — The minimum system configuration permits direct selection of the ROM, RAM, ACIA and PIA without the use of special TTL select logic. This is accomplished by simply wiring the address lines A13 and A14 to the Enable or chip select lines on the memories and PIA. This permits the devices to be addressed as follows:

| DEVICE | A14 | A13 | HEX ADDRESSES |
|--------|-----|-----|-----------------------|
| RAM | 0 | 0 | 0000—007F |
| PIA | 0 | 1 | 2004—2007 (Registers) |
| ROM | 1 | 1 | 6000—63FF |

Other addressing schemes can be utilized which use any combination of two of the lines A10 through A14 for chip selection.

Peripheral Control — All control and timing for the peripherals that are connected to the PIA is accomplished by software routines under the control of the MPU.

Restart and Non-Maskable Interrupt — Since this basic system does not have a nonvolatile RAM, special circuitry to handle loss of power using NMI is not required. Circuitry is, however, required to insure proper initialization of the MPU when power is turned on. This circuit should insure that the Restart signal is held low for eight 01 clock cycles after the VCC power supply reaches a voltage of approximately 4.75 volts DC. Also, in order to insure that a PIA or ACIA is not inadvertently selected during the power-on sequence, Three-State Control (TSC) should be held high until the

positive transition of Restart.

HALT — The $\overline{\text{Halt}}$ line is tied to VCC and will automatically place the MPU in the run state when power is turned on. This signal may be used to halt the MPU if a switch is used to tie the line to ground for HALT and to VCC for RUN.

The basic microcomputer system can be altered or expanded on in many different ways. For example, the S6850 Asynchronous Communication Interface Adapter (ACIA) can be substituted for a PIA, to enable the microcomputer to interface with a telecommunications modem. Or, additional memory can be added — either RAM or ROM — to expand the processing capability of the MPU. In general, the system can be expanded in a modular manner, by adding onto the bus as many as ten devices out of the S6800 family of modules. These additional modules can be any combination of memory or I/O IC circuits. In this manner a system of nearly any complexity and configuration can be assembled. Microcomputer system configurations requiring more than ten devices on the MPU bus require the addition of address and data bus buffers to operate at full speed.

By building your microcomputer from the S6800 family of devices, you take full advantage of the compatibility of the devices. They all conform to the MPU bus discipline, all are compatible in load levels, and the entire system runs on a common system clock. In effect you eliminate most all circuit design, save for the simple clock and power-up restart circuits. Because you are dealing with only a small number of integrated circuits, PCB circuit layout is simple and the entire microcomputer can be located on a single small circuit card.

ARTICLE BACKGROUND MATERIAL


The majority of the material for this article was gleaned from AMI's excellent documentation with the intent of not redoing good work just for the sake of it. Hopefully I have organized this material and clarified it to the extent of making it clearer and easier to understand which was the intent.

Next month I will cover the hardware mechanization of the AMI, EVK Microcomputer Prototyping boards.

Want more information on AMI's microcomputer chip set? Write or call:

American Microsystems, Inc.
 3800 Homestead Road
 Santa Clara, Calif. 95051
 Phone (408) 246-0330

AMI's EVK Series Microcomputer Prototyping Boards



By Robert A. Stevens

INTRODUCTION

This article is part #2 of a series of articles on the EVK Microcomputer hardware, firmware and supporting software. This month's article covers the EVK Microcomputer board architecture while last month's article described the functional architecture and characteristics of AMI's Microcomputer IC chip set.


EVK CONFIGURATIONS — The AMI EVK Microcomputer is a single board microcomputer mechanized with a standard S6800 MPU. The EVK Microcomputer comes in four basic configurations; EVK99, EVK100, EVK200, & EVK300, all of which use


the same 10½" x 12" printed circuit board. EVK99 is a kit that includes the PCB and Microcomputer ICs consisting of one 6800 MPU, four 6810 RAM's, one 6820 PIA, two 6830 ROM, and one 6850 ACIA. EVK100 & EVK200 are kit configurations that include PCB, Microcomputer & T²L IC's and differ from each other by the amount of hardware, memory and firmware (software in ROM) included with each configuration. EVK300 is the EVK200 kit with more EPROM memory and is factory assembled and tested. A Tiny BASIC Interpreter program is also available at no charge for the EVK300 Microcomputer board. Table 1, EVK Microcomputer Configuration Summary, shows the comparison between the different EVK configurations.

| EVK BOARD CHARACTERISTICS | EVK 99 | EVK 100 | EVK200 | EVK300 |
|-------------------------------------|-----------------------------|-----------------------------------|--|--|
| CPU | S6800 | S6800 | S6800 | S6800 |
| WORD SIZE | 8 BITS | 8 BITS | 8 BITS | 8 BITS |
| ADDRESS BUS | 16 BITS (64K) | 16 BITS (64K) | 16 BITS (64K) | 16 BITS (64K) |
| ROM | 2K BYTES S6831 ROM | 2K BYTES S6831 ROM | 2K BYTES S6831 ROM | 2K BYTES S6831 ROM |
| EPROM - VIRGIN | ————— | ————— | 512 BYTES S6834 EPROM | 2K BYTES S6834 EPROM |
| STATIC RAM | 512 BYTES S6810 RAM | 512 BYTES S6810 RAM | 1K BYTES S6810 RAM | 1K BYTES S6810 RAM |
| EPROM PROGRAMMING | ————— | ————— | PROGRAMS S6834 EPROM's | PROGRAMS S6834 EPROM's |
| I/O PORTS | 1 PIA-2 PORTS - 8 BITS/PORT | ————— | 3 PIA's=6 PORTS 8 BITS/PORT | 3 PIA's=6 PORTS 8 BITS/PORT |
| ASR 33/35 TTY SERIAL INTERFACE | ACIA S6850 | ACIA S6850 WITH 20ma CURRENT LOOP | ACIA S6850 WITH 20ma CURRNET LOOP | ACIA S6850 WITH 20 ma CURRENT LOOP |
| RS232C EIA SERIAL INTERFACE | ACIA S6850 | ACIA S6800 | ACIA S6850 WITH EIA RS232C | ACIA S6850 WITH EIA RS232C |
| INTERVAL TIMER (CRYSTAL) | ————— | ————— | 1 ms & 100 μs TIME INTERVALS | 1 ms & 100 μs TIME INTERVALS |
| MPU CRYSTAL CLOCK | | | INCLUDED | INCLUDED |
| CLOCK OUTPUTS (CRYSTAL) | ————— | 16X BAUD RATE | 2.4576 MHz, 1 MHz & 16X BAUD RATE | 2.4576 MHz, 1 MHz & 16X BAUD RATE |
| DMA MODES | ————— | ————— | HALT MPU MODE, CYCLE STEAL MODE & MUX MODE | HALT MPU MODE, CYCLE STEAL MODE & MUX MODE |
| RESTART ADDRESS SELECTION | ————— | TWO 8 BIT DIP TOGGLE SWITCHES | TWO 8 BIT DIP TOGGLE SWITCHES | TWO 8 BIT DIP TOGGLE SWITCHES |
| TTY MONITOR SOFTWARE | PROTO ROM RESIDENT | PROTO ROM RESIDENT | PROTO ROM RESIDENT | PROTO ROM RESIDENT |
| SUBROUTINE PROGRAM LIBRARY SOFTWARE | RS3 ROM RESIDENT | RS3 ROM RESIDENT | RS3 ROM RESIDENT | RS3 ROM RESIDENT |
| ROM RESIDENT ASSEMBLER | \$35 ⁰⁰ OPTION | \$35 ⁰⁰ OPTION | \$35 ⁰⁰ OPTION | \$35 ⁰⁰ OPTION |
| OEM SINGLE QUANTITY PRICE | \$133 ⁰⁰ | \$295 ⁰⁰ | \$495 ⁰⁰ | \$765 ⁰⁰ |

TABLE 1 EVK MICROCOMPUTER CONFIGURATION SUMMARY

Figure 1. EVK Series Microcomputer Board





MAJOR EVK MICROCOMPUTER FEATURES

The common denominator EVK Microcomputer PCB provides the following on board major features when fully populated with hardware and software including options;

- 4K Bytes S6831 ROM memory (2K using S6831 ROM's)
- 2K Bytes S6834 EPROM memory
- 1 K Bytes S6810 Static RAM memory
- On board S6834 EPROM programming
- Six 8 bit PTA I/O ports
- 20 ma serial TTY current loop port interface
- RS232C EIA serial I/O port
- Switch selected baud rates to 19,200 bauds
- 1 MHz crystal or variable one shot MPU clock
- 5 crystal controlled timing signals available at PCB interface (2.4756 MHz 1MHz 16x baud rate, 100 μ s & 1 ms)
- Interrupt internal timing (100 μ s & 1 ms)
- Switch selectable MPU restart address
- 200 ms Power On Reset delay
- 3 DMA modes (HALT MPU, CYCLE STEAL & MUX)
- TTY PROTO Monitor System resident in ROM
- RS³ ROM Subroutine Library resident in ROM
- ROM Resident Assembler — option
- Up to 40 ma @ 0.4V external bus loading
- 8T97 three state MPU bus drivers
- All MPU signal lines isolated & buffered
- System expansion via two 86 pin connectors

TYPICAL EVK MICROCOMPUTER APPLICATIONS

The EVK Microcomputer board allows the hardware development engineer, the logic designer, the programmer, the systems engineer, the mathematician, the scientist, the chemist or the hobbyist to have a complete working Microcomputer system, including development software by adding a low cost power supply and an ASR 33 TTY to the EVK Microcomputer board. The EVK series of Microcomputers boards allows the owner/user to use one of these boards to:

- Evaluate the complete set of AMI's family of Microcomputer IC's at a low investment of time & money — no design time is required.
- Serve as a general purpose Microcomputer for low volume systems to which the systems engineer can easily add additional I/O ports and memory.
- Serve as a low cost quick turn around prototype system to evaluate total system mechanization concept (hardware & software) and market acceptance prior to committing to a custom design system for large volume production.
- Serve as a low cost minimal 6800 Microcomputer application software development system.
- Serve as a low cost general purpose Microcomputer to run numerous application software programs.

Figure 3. AMI S6800 Prototyping Board Schematic Diagram




Figure 4. AMI S6800 Prototyping Board Schematic Diagram





Figure 5. AMI Prototyping Board Schematic Diagram



EVK MICROCOMPUTER FUNCTIONAL DESCRIPTION

FUNCTIONAL CONFIGURATION

The following functional description is directed towards the fully populated EVK 300 Microcomputer board and is functionally applicable to the complete series of EVK boards limited only by the degree of board hardware-software population.

No attempt will be made to functionally describe the characteristics of AMI's Microcomputer IC chip set as this was undertaken in the first article entitled AMI 6800 Microcomputer Chip Set published last month in INTERFACE AGE. Instead, we will describe the general architecture of the EVK Microcomputer board and its general characteristics in order to provide an insight into EVK board utilization.

GENERAL ORGANIZATION

The EVK Microcomputer functional configuration is composed of the following major functional sections: MPU, clock, internal timer, memory, EPROM programmer, internal bus, expansion bus, I/O bus, I/O, and control logic sections. This functional inter-relationship is shown in Fig. 1, EVK Microcomputer Functional Block Diagram while the detailed logic and circuit information is shown in Fig. 2, 3, 4, & 5, EVK Microcomputer Logic Diagrams.

MPU — The MPU is mechanized with AMI's S6800 Microprocessor chip. All MPU data address and control lines are buffered, and in addition are available at the board edge connector.

MPU TWO-PHASE CLOCK — The basic MPU two phase clock is derived from a 96S02 dual one-shot (IC12) connected either in a regenerative feedback loop or driven by a 1 MHz crystal controlled oscillator circuit (IC14). Switch #SW 2 is used to select either the one-shot regenerative feedback or the crystal oscillator mode of operation. Phase one and two timing is controlled by potentiometers connected to the one-shot RC timing networks and controls the phase pulse widths. These two phase additive pulse widths determine the MPU clock rate when the one-shot regenerative feedback configuration mode is connected. In this regenerative feedback mode, MPU clock frequency may be adjusted from 300 KHz up to 1 MHz. The phase timing outputs of the one-shots in both modes of operation drive 2N5771-2N5772 transistor amplifier circuits which in turn drive the two phase clocks of the MPU. In addition, both clock phases are buffered and available at the board edge connector. The fixed frequency 1 MHz crystal oscillator circuit output is also buffered and available at the board edge connector.

The two phase clock can be halted in either phase 1 or phase 2 for cycle-steal, DMA or slow memory applications. Phase 1 is halted (held HIGH) by driving the CYCLE STEAL control line LOW. Phase 2 is halted (held HIGH) by driving the MEMORY READY line low. Because the S6800 internal registers are dynamic and must be refreshed periodically CYCLE STEAL and MEMORY READY line outputs to the one-shots cannot be held LOW for more than 5 μ s. This time limit protection, regardless of control input conditions, is provided by open collector 7407 (IC65) Hex non-inverting

drivers, disconnect diodes and one-shot RC pull-up timing networks.

INTERNAL TIMER — A crystal controlled interval timer provides 100 μ s and 1 ms time periods for interrupting the MPU for real time clock applications. The 1 MHz crystal clock output drives a three decade divide-by-ten 74160 counters (IC50, 51, & 52) which in turn provide the 100 μ s and 1 ms time intervals. The 100 μ s time interval pulse sets bit 7 of I/O address FBC7 via the S6820 PIA (IC47) while the 1 ms time interval pulse sets bit 7 of I/O address FBC5 via the S6820 PSA. These two time interval signals are used for timing EPROM programming.

MICROCOMPUTER BUS ARCHITECTURE — The EVK Microcomputer in essence has three sets of busses, namely the MPU bus, the Microcomputer bus and the on board memory-I/O bus. Each bus set consists of an 8-bit bidirectional data bus, a 16-bit unidirectional address bus and a control bus. The MPU bus is isolated from the Microcomputer bus in order to keep MPU signal loading to a minimum. The on board memory-I/O bus is isolated from the Microcomputer bus in order to assure that the on board memory and I/O devices do not load down the Microcomputer bus. As a result of this load isolation 40 ma drive current is available to drive external expansion hardware. The bus isolation buffers are non-inverting 3-state hex buffers (8T97). All of the controls to and from the S6800 are available at the board edge connector. This allows the user complete access and control of the MPU. Bus logic polarity is the same on all three busses (logic true = voltage high = "1"). The enable control signals to the MPU are always active. Control signals for the address bus are gated by the DMA GRANT line. The data bus is controlled by the DMA and R/W Lines.

MEMORY — The on board memory includes 1K bytes static RAM, 4K bytes ROM and 2K bytes EPROM.

MEMORY ADDRESS ASSIGNMENTS — Address assignments have been made such that all components on the card can run in the upper 8K bytes of memory. An address assignment map is shown in Figure 6.

Address decoding is made by use of three 74S138 one-of-eight decoders (IC 44, 45, 54). The first decoder (IC 54) selects one 1K-byte block of the upper eight 8K-bytes of memory. The output of this decoder is for RAM, I/O, ROM, or PROM enable lines. The second decoder (IC 44) selects one of eight RAM memory chips. The third (IC 45) selects I/O devices on the board.

A MEMORY DISABLE line is available at the Bus edge connector. This line, when LOW, deselects the first address decoder disabling all I/O and memory devices on the board. An I/O ENABLE line is derived from the first address decoder and is available at the Bus edge connector. It must be noted that I/O ENABLE on the backplane is not valid when MEMORY DISABLE is LOW.

READ ONLY MEMORY — The Prototyping Board has assigned locations for two 1K byte S6830 ROMs and for four 512 x 8 S6834 EPROMs. The ROM circuits are designed such that the locations will also accept two 2K byte 16K ROMs (S6831). Thus, maximum memory allocation for ROM and EPROM is 6K bytes. The prototyping operating system program (PROTO) is assigned to the ROM with a starting address of F000.




FIGURE 6. MEMORY ASSIGNMENT MAP FOR THE AMI PROTOTYPING BOARD

The four EPROM locations may contain any user program. Execution can start from beginning EPROM location either by selecting EPROM starting address of E000 in the restart switches or by branching to that address using the "G" command in the PROTO program.

RANDOM ACCESS MEMORY — The RAM is divided into two parts, 512 bytes fixed in the highest memory locations and 512 bytes of moveable memory.

Since the highest memory locations (FFFE, FFFF) are used for restart address, the address circuits disable the RAM using a memory disable line and force the 16 bit switch address on the data bus whenever a Reset occurs. This allows the user to vector to any address as his restart address.

The PROTO program assigns restart vectors for IRQ, NMI, and SWI whenever it is started (usually via Reset). It is therefore important to note that the user program must do the same thing if he does not use PROTO and restarts from a power down mode.

The stack pointer is assigned to address FF8F in PROTO. This allows the remaining RAM to be used as stack if so desired.

A switch option allows 512 bytes of RAM to be relocatable. When in the upper portion of memory, the RAM is assigned to addresses FC00 to FDFF making all 1K-bytes of RAM on the board contiguous (FC00 to

FFFF). When in the lower portion of memory, the 512 bytes are addressed whenever A9 and A15 are not true (0000 — 01FF for example). It is thus recommended that RAM be assigned to the low address only if the user does not add other RAM to his development system.

I/O — On board I/O includes parallel PIA I/O ports and serial ACIA TTY and RS232C I/O ports.

PARALLEL I/O — Three S6820 PIA's give the user a wide range of I/O flexibility. The PIA's are assigned addresses as shown in Table 2. Interface pins of these devices are directly connected to the I/O edge connector. The CA2 pin for the PIA at addresses FBC4 is also connected to the V_{PROG} input (pin 11) to the EPROM socket (IC 46) through a +5V to -50V driver. The user is cautioned to use this line such that it will not interfere with his I/O function if programming an EPROM. For example, if the CA2 line is connected to an external control function, this function may be erroneously activated while programming an EPROM.

TABLE 2. I/O ADDRESS ASSIGNMENT

| I/O PORT | ADDRESS | ASSIGNMENT |
|-------------|---------|---|
| S6850 ACIA | FBCE | Serial I/O — TTY |
| | FBCF | Status/Read Control/Write |
| S6820 PIA 1 | FBC8 | Unassigned |
| | FBC9 | Peripheral Register A |
| | FBCA | Control Register A |
| | FBCB | Peripheral Register B Control Register B |
| S6820 PIA 2 | FBC0 | Keyboard/Unassigned |
| | FBC1 | Peripheral Register A |
| | FBC2 | Control Register A |
| | FBC3 | Peripheral Register B Control Register B |
| S6830 PIA 3 | FBC4 | PROM Burner |
| | FBC5 | Peripheral Register A |
| | FBC6 | Control Register A |
| | FBC7 | Peripheral Register B Control Register B |

SERIAL I/O — One S6850 ACIA allows the system to communicate bi-directionally with serial data I/O peripherals such as a TTY. A baud rate generator generates all standard communication frequencies by switch selection. This frequency operates independently of the system clock so the MPU frequency can be changed without altering the I/O clock rate. See Table 3 for switch setting and associated frequencies. A 20 mA current loop interface and an RS-232 interface are both available at the I/O edge connector.

Address assignments for the ACIA are given in Table 3, "Bit Rate Generator Switch Settings."

EPROM PROGRAMMER — A unique feature of the Prototyping Board is its ability to program AMI S6834 EPROMs. A third PIA latches the address and data information for programming the EPROM. The EPROM socket programs only the S6834 EPROM, however, an adapter plug is available to also program the AMI S5204A EPROM. Except for the V_{PROG} input, all address, chip select, R/W and data I/O pins on both EPROMs are completely TTL compatible and are driven directly from the PIA outputs. The outputs are also available on the I/O edge connector for convenience in using another EPROM programming socket.

TABLE 3. BIT RATE GENERATOR SWITCH SETTINGS,

0 = CLOSED, 1 = OPEN

| SW POSITION | | | | BIT RATE |
|-------------|---|---|---|-------------|
| 4 | 3 | 2 | 1 | |
| 0 | 0 | 0 | 0 | 19,200 baud |
| 0 | 0 | 0 | 1 | 0 baud |
| 0 | 0 | 1 | 0 | 50 baud |
| 0 | 0 | 1 | 1 | 75 baud |
| 0 | 1 | 0 | 0 | 134.5 baud |
| 0 | 1 | 0 | 1 | 200 baud |
| 0 | 1 | 1 | 0 | 600 baud |
| 0 | 1 | 1 | 1 | 2,400 baud |
| 1 | 0 | 0 | 0 | 9,600 baud |
| 1 | 0 | 0 | 1 | 4,800 baud |
| 1 | 0 | 1 | 0 | 1,800 baud |
| 1 | 0 | 1 | 1 | 1,200 baud |
| 1 | 1 | 0 | 0 | 2,400 baud |
| 1 | 1 | 0 | 1 | 300 baud |
| 1 | 1 | 1 | 0 | 150 baud |
| 1 | 1 | 1 | 1 | 110 baud |

Programming is achieved by pulsing the VPROG pin with -50 volts through the CA2 line of the PIA at address FBC4. This line drives the transistor that gates the -50 volt source to the VPROG pin. The -50 volt source is switched ON or OFF via the VPROG switch.

CONTROL — The Microcomputer control section includes system reset logic, addressable reset logic and DMA control logic. In addition, an external logic circuit may be added to provide selection between RUN and single step modes.

RESET — The Reset circuit provides a timed reset for Power On Reset timing and for the Reset switch. The circuit is a timed oscillator which provides a 200 ms reset pulse.

RESTART — The starting address of an S6800 is FFFE/FFFF. The contents of these memory locations are put into the Program Counter register each time the MPU is reset. The Evaluation Board traps the FFE/FFFF addresses and puts the contents of the two 8-bit switch sets (IC 32, 43) on the data bus for each address and disabling memory, then gating the first set of switches to the Data Bus during FFFE time and the second set during FFFF time. The user is thus allowed to select any restart address by simply selecting a two byte address on the 16 bits of switch settings. The two DIP switches may be replaced with four hex thumb-wheel switches mounted on a front panel and interconnected via a flat ribbon cable and DIP plug connectors providing front panel Hex restart control.

DMA — Three types of DAM implementation are possible on the Prototyping Board, a halt processor mode, a cycle steal mode and a multiplex mode. A switch selects these DMA modes. The switch must be in the DMA position for the multiplex DMA mode. A delayed clock gives the DMA GRANT line to the bus after the "Data Hold" time has passed for a multiplexed type of DMA operation. The control lines for the halt processor and cycle steal modes are available at the Bus edge connector.

RUN/HALT & SINGLE STEP EMBELLISHMENTS — A simple low cost three IC RUN/HALT-Single Step Instruction logic may be added external to the EVK

board to provide these capabilities if required. Figure 7, RUN/HALT & Single Cycle Instruction Logic Diagram and Figure 8, Single Step Timing Diagram depicts this added logic mode.

POWER REQUIREMENTS

The EVK board is mechanized so that nominally only a +5 volt @ 3.5 amp power supply is required. A -12 volt supply is required when using S6834 EPROM ICs. In addition, a -50 supply is required when programming these EPROMs. The RS232C Interface requires both the +12V and -12V supplies for proper operation. The following is the total power and voltage level requirement for a complete operational EVK 300 Microcomputer board:

+5V @ 4 Amps
 -12V @ 150 ma
 +12V @ 50 ma
 -50V @ 50 ma

SOFTWARE

The EVK 300 Prototyping Board Software is comprised of a TTY Operating Program (PROTO) and is supported by a ROM Subroutine Library (RS)³.

PROTO— The EVK 300 is supplied with a prototyping operating system program (PROTO). The program resides in ROM with a starting address of F000. The various routines within PROTO are called by entering via the TTY keyboard one of the commands. A command consists of one character command identifier followed by additional parameters, if needed, separated by blanks or commas. All commands end with a carriage return. Since no action is taken before the carriage return, an input line may be deleted by the use of the TTY ESCAPE key. The PROTO program operates on the following commands:

- L Load Memory from TTY paper tape (HEX Format)
- P Punch a Memory location to TTY paper tape (HEX Format)
- S Set (write) Memory to a given value
- D Display the contents of a memory location in HEX
- G Go to user program at specific address and begin program execution
- R Print contents of MPU C, B, A, X, P & S register on the TTY
- B Burn (program) an EPROM from Memory location indicated
- V Verify the contents of an EPROM with a specified memory location
- I Input (copies) contents of EPROM in the programming socket into memory.
- M Move a specific block of memory to a designated location
- E End of transmission (EOT) character terminates the record and punches EOT on paper tape.

The commands will operate on a single character op code plus address parameters from the TTY keyboard.

| SUBROUTINE INDEX | MNEMONIC | FUNCTION |
|------------------|----------|---|
| 0 | PUSHALL | All registers are pushed on to user stack. |
| 1 | POPALL | All registers on user stack are loaded into MPU. |
| 2 | TXAB | Contents of Index Register are transferred to A & B Accumulators. |
| 3 | TABX | Contents of A & B Accumulators are transferred to Index Register. |
| 4 | XABX | Contents of A & B Accumulators are exchanged with contents of Index Register. |
| 5 | PUSX | Contents of Index Register are pushed onto user stack. |
| 6 | PULX | Index Register is loaded with contents of user stack. |
| 7 | ADDXAB | Contents of Index Register are added to contents of A & B Accumulators. Sum is in A & B Accumulators. |
| 8 | ADDABX | Contents of A & B Accumulators are added to contents of Index Register. Sum is in Index Register. |
| 9 | ADDAX | Contents of Accumulator A are added to contents of Index Register. Sum is in Index Register. |
| 10 | ADDBX | Contents of Accumulator A are added to contents of Index Register. Sum is in Index Register. |
| 11 | SUBXAB | Contents of Index Register are subtracted from contents of A & B Accumulators. Remainder is in Accumulators A & B. |
| 12 | SUBABX | Contents of Accumulators are subtracted from contents of Index Register. Remainder is in Index Register. |
| 13 | SUBAX | Contents of Accumulator A are subtracted from contents of Index Register. Remainder is in Index Register. |
| 14 | SUBBX | Contents of Accumulator B are subtracted from contents of Index Register. Remainder is in Index Register. |
| 15 | P2HEX | Two Hexidecimal Characters (one MPU byte) are printed on the TTY. |
| 16 | P4HEX | Four Hexidecimal Characters (two MPU bytes) are printed on the TTY. |
| 17 | PRINTA | ASCII Character designated is printed on TTY. |
| 18 | PMESS | Message designated is printed on TTY. |
| 19 | VALAN | Character (byte) is checked to see if it is a valid alpha/numeric character. |
| 20 | INPUTA | ASCII Character at TTY is input to MPU. |
| 21 | CONHB | ASCII Character string is scanned looking for a valid Hexidecimal number. Binary equivalent is returned in Accumulators A & B. |
| 22 | INDEX | Contents of Accumulator A are multiplied with the contents of Accumulator B and the product is added to the contents of the Index Register. |
| 23 | MULB | Contents of Accumulator A are multiplied with the contents of Accumulator B. Product remains in both Accumulators. |

S6800 MICRO ASSEMBLER/DISASSEMBLER (MA/D) —

An optional ROM resident Micro Assembler/Disassembler is available for the EVK Microcomputer board at an additional cost of \$30.00. Where this option is provided for those applications it may be desirable to debug programs using the

mnemonic instruction codes instead of hexadecimal values. MA/D is designed to accomplish this by interfacing with a user via a keyboard and display (TTY or equivalent). The required 6800 environment must include:

Character in routine at location 0
 Character out routine at location 3
 No. nulls after carriage return at location 6
 RAM at locations 7 - 78₁₀

The I/O routines must transfer the characters in Register A and return with a RTS. It is expected that location 0 will just include a JMP to the actual character in routine, or, in the case of AMI's proto board:

```
00 SWI
01 FCB 20
02 RTS
```

The stack pointer must also be initialized before MA/D is entered. MA/D itself can execute from ROM, located anywhere in the system. MA/D may be started at its beginning address +2, in which case it will set up its environment for the AMI proto board.

After entering MA/D, the line length may be changed. The line length is in location 7 and is initially set to (20)₁₀ = 14 hex. The line buffer itself begins in location (58)₁₀ = 3A hex.

After displaying a header message MA/D prompts the user for a command by displaying MA/D's current location counter followed by a colon (:). The commands available to the user allow for disassembly of instructions in memory and assembly (mnemonic translation and operand insertion with relative offset computation) of instructions directly into memory.

MA/D is also very useful for writing short test programs. The instruction format for assembly is identical to the S6800 Assembler except:

- 1) operands must be in hexadecimal without the \$, and no more than four digits long
- 2) no symbols can be defined or referenced
- 3) relative addresses are specified as absolute addresses, the offset is computed
- 4) in those instructions having both direct and extended addressing modes, extended addresses must have at least three digits. Thus,
 LDA A 10 assembles as 96 10
 LDA A 010 assembles as B6 00 10
- 5) in those instructions not having a direct addressing mode, the operand may be two or more digits. Thus,
 INC 10 assembles as 7C 00 10
- 6) an operand may be a single hex digit only if the op code indicates an A or B register, or immediate mode addressing. Thus,

```
INC 01      INC 1
LDA A 1     LDX 1
LDX #1
```

—are legal— —are not—

(This makes it easier to distinguish between, for instance, INC A and INC 0A.)

- 7) Anywhere a number is used, the construction 'character may be used instead, and is equivalent to the ASCII code for the character.

MA/D Command Summary

@newloc
@ newloc

The @ sign followed (immediately or with blank separator) by a hexadecimal address initializes the current location counter to the new address. MA/D automatically updates the location counter as instructions are assembled or disassembled.

\$count
\$ count

The \$ sign followed by a one or two digit (hexadecimal) count results in the disassembly of "count" instructions. Zero = infinity.

!address
! address

The exclamation mark followed by an address causes MA/D to call a subroutine at the given address. If the subroutine returns with the carry flag set, MA/D will print "????".

!

Exclamation mark with no address given causes MA/D to call the subroutine starting at the current location.

"string

Assembles the ASCII characters following the double quote mark into successive bytes of memory starting at the current location. The current location is updated.

xx
x
'character

A one or two digit hexadecimal number is placed into the current location, and the current location is incremented by one. A single quote mark followed by a single character causes the ASCII code for that character to be placed in the current location.

This command may appear several times on the same line, the numbers or quoted characters separated by spaces or commas.

&address,count
& address,count
&address count
& address count

Ampersand followed by a hexadecimal address and count (from 1 to 4 digits each) causes "count" bytes to be moved from "address" to the current location. On completion, the current location is incremented by "count".

<RETURN>

Carriage return is equivalent to \$01, disassemble a single instruction.

The commands to MA/D are buffered and not processed until the <RETURN> key is depressed. The <BACKSPACE> key can be used to delete the last character input. If errors are detected on user input the line is ignored, ???? is displayed, and another prompt is issued.

The default command is "assemble" and MA/D, if not recognizing the input as one of the following commands, generates the machine code for the instruction mnemonic.

Next month we will publish the complete PROTO Assembly Listing for the EVK Microcomputer board.

>

>G E002

A.M.I. 6800 MICRO ASSEMBLER/DISASSEMBLER — 1.0

(C) 1976, A.M.I.

002A:@80

0080:"THIS IS LOOP NO.

0090:"0000

0094:04

0095:LDA A 93

0097:INC A

0098:STA A 93

009A:CMPI A #3A

009C:BNE 110

009E:LDA A '0

00A0:@9E

009E:

009E-> 96 LDA A 30

00A0:@9E

009E:LDA A #'0

00A0:STA A 93

00A2:LDA A 92

00A4:INC A

00A5:STA A 92

00A7:BRA 110

00A9:@110

0110:LDX #0080

0113:LDA A 00,X

0115:CMPI A #04

0117:BEQ 120

0119:JSR E003

011C:@119

0119:JSR 0003

011C:INX

011D:BRA 113

011F:NOP

0120:LDA A #0D

0122:JSR 0003

0125:LDA A \$0A????

0125:LDA A #0A

0127:JSR 0003

012A:JMP 095

012D:@95

0095:\$3

0095-> 96 LDA A 93

0097-> 4C INC A

0098-> 97 STA A 93

009A:195THIS IS LOOP NO.0001

THIS IS LOOP NO.0002

THIS IS LOOP NO.0003

THIS IS LOOP NO.0004

THIS IS LOOP NO.0005

THIS IS LOOP NO.0006


THIS IS LOOP NO.000

>

>

AMI's EVK SERIES MICROCOMPUTER PROTOTYPING BOARDS

By Robert A. Stevens



INTRODUCTION

This article is Part Three of a series on the EVK Microcomputer hardware, firmware and supporting software. This month's subject covers the ROM resident Prototyping TTY MONITOR Operating System, PROTO.

PROTO SOFTWARE

The resident PROTO software program includes the following commands:

- L LOAD HEX** paper tape program into RAM memory
- P PUNCH HEX** paper tape from memory
- S SET** (write) specified data string characters into consecutive memory locations
- D DISPLAY** (prints) in HEX to TTY contents of specified memory locations
- G GO TO** user program at specified address and execute
- R PRINTS** contents of MPU register (C, B, A, X, P & S) on TTY at time the user's program was last interrupted
- B BURN** (copies) the contents of specified memory into the EPROM in the programming socket
- V VERIFY** (compares) contents of specified memory with EPROM or ROM in the programming socket
- I INPUT** (copies) contents of the EPROM or ROM in the programming socket into specified RAM memory locations
- M MOVE** (copies) contents of memory block from specified location to designated RAM memory location
- E END** of transmission (EOT) character terminates the end of punch paper tape record and punches EOT on paper tape.

The commands will operate on a single character OP CODE plus address parameters from the TTY keyboard.

PROTO COMMAND DESCRIPTIONS

The EVK 300 board will be supplied with a prototyping operating system program (PROTO). The program resides in ROM with a starting address of F000. The various routines within PROTO are called by entering via the TTY keyboard one of the commands described in the following paragraphs. A command consists of one character command identifier followed by additional parameters, if needed, separated by blanks or commas. All commands end with a carriage

Good Software and Support are to a computer as the driver is to his car. One without the other and you have a magnificent paperweight.

return. Since no action is taken before the carriage return, an input line may be deleted by the use of the TTY ESCAPE key.

L, ADDL, ADDH, OFFSET

The Load tape command loads data from a hex formatted tape (see paragraph on 6800 HEX tape format at end of article) into the user's memory between ADDL and ADDH, inclusive. The OFFSET is added to the memory address specified on the tape to form the actual memory starting address for the data stored. If a byte to be stored into memory has an address outside of the range ADDL, ADDH, it is not entered into memory, but a Delete character (H'FF) is transmitted to the terminal.

Example: L 0100 02FF FFFA

The address range in the L command is optional, and if omitted is assumed to be the full range of memory (0000-FFFF). The offset parameter is also optional, and if omitted is assumed to be zero (0000). Thus the L command with no parameters loads the tape into the memory locations specified on the tape with no offset. The offset value in the L command is a two's complement signed number, entered in unsigned hexadecimal. For example, an offset of -6 is entered as FFFA.

If an attempt is made to load non-existent memory, or ROM, the loading operation will terminate, typing out the address and the message "BAD ADR."

In operating the Load command, PROTO turns on the tape reader and scans the tape for the first ASCII "S," which indicates start of record. It is not necessary to position the tape at the first record of a tape file since each record contains its own starting address.

PROTO will load data records until it encounters an end of file (EOF) record or a tape error (Check Sum or illegal character). When PROTO reads a header record (start of record and address), it translates the header into ASCII characters and prints the result. The Check Sum is the binary sum of all characters in the block.

PROTO does not list the tape contents as the tape is being read.

When PROTO encounters an end of file record or a tape error, it turns off the reader and prints "EOF" or "CKSM ERR" respectively.

P, ADDL, ADDH, OFFSET

The Punch hex format command causes PROTO to punch on the TTY paper tape the contents of memory between ADDL and ADDH, inclusive. Each record is

punched with a four-digit hex address of the starting byte of the record. This address is derived from the memory address of the byte being punched, plus the offset value, OFFSET. The offset is optional, and if omitted is assumed to be zero.

All data records are punched in hex format. Records using this command (except the last record) contain 16 bytes of data plus the start code, byte count, address, and the checksum.

The P command does not cause an EOF record to be punched so that several disjoint blocks of memory can be combined on one tape file.

Example: P F000 F07F 0F00

S, ADDR, BYTE1, BYTE2, ———, BYTEN

The Set memory command writes the 8-bit data words specified by BYTE1 to BYTEN into consecutive memory locations starting at ADDR.

If ADDR has more than 4 (hexadecimal) characters or if any of the data bytes have more than 2 characters each, only the last 4 or 2 characters are used respectively.

Example: S 0000 86 05 97 28

Memory locations at 0000 through 0003 are loaded as shown.

D, ADDL, ADDH

The Display memory command prints the contents of memory between ADDL and ADDH, inclusive, in hex format. Up to sixteen bytes per line are printed, preceded by the hexadecimal address of the first byte of the line. A carriage return is forced after a byte having a low order digit of F in its memory address is printed.

Example: D FC00 FC1F

Two lines of memory contents are printed as follows:

```
FC00 00 01 02 03 04 . . . 0E0F
FC10 10 11 12 13 14 . . . 1E1F
```

G, ADDR

The Go command starts execution of the user program at the address specified by the input parameter. To insure that all registers contain the same information they held before the user program was interrupted, PROTO pushes into the stack the copy of the user registers that it keeps at locations FFEB—FFF3 (CC, B, A, X, P, S) then executes an RTI instruction. The user can change the initial values of the

registers by changing the contents of these locations.

Example: G 300

Program will branch to address 0300 and start execution from that point.

R

The Registers command prints the contents of memory locations FFEF—FFF3 which contain the values that were in the user's C, B, A, X, P, and S registers (in that order) when the user's program was last interrupted.

B, ADDL, ADDH, ROMAD

The Burn command copies the contents of user memory into the EPROM in the programming socket, beginning with memory location ADDL through ADDH, inclusive, to EPROM locations beginning with address ROMAD. Each byte is burned in with 20 3-ms pulses of -50V on the V_{PROG} pin (pin 11) of the EPROM. Before attempting to write into the EPROM, the contents of the EPROM are compared with the user memory data byte to verify that the EPROM will take the byte (PROTO will not attempt to program a EPROM location to logic LOW which already contains logic HIGH). After the 20 pulses, the new contents of the EPROM are verified against the memory byte to be sure the data was indeed written. If the byte did not program, a NAK code is typed out on the terminal, and another try is made, up to a maximum of three tries.

If the preverify encounters a EPROM location containing HIGHS where the memory byte has zeros, PROTO will type out the memory address, the memory byte in binary, the EPROM byte in binary, and the EPROM address (if different from the memory address), then stop. If after attempting to write data into the EPROM, the data does not program, or erroneous bits show up, a similar display occurs for the failing location, with the additional message "BAD ADR" typed on the same line.

The EPROM address ROMAD is optional, and if omitted, ADDL is used, with only the least significant nine bits of the address being used. If the address range ADDL, ADDH is omitted, the 512 bytes beginning at FC00 are used, and the EPROM is checked to insure it contains all LOWs before any locations are written. If not, four question marks are typed and the B command is aborted.

V, ADDL, ADDH, ROMAD

The Verify command compares user memory between ADDL and ADDH, inclusive, with the corresponding locations in the EPROM in the programming socket, beginning with EPROM address ROMAD. Each location that does not match is typed out in the following format:

```
aaaa mmmmmmmmm pppppppp rrrr
```

where "aaaa" represents the user memory address, "mmmmmmmm" represents the memory byte, in binary, and "rrrr" represents the EPROM address, if different from the memory address (in the low nine bits). Nothing is typed for matching locations. The typeout may be aborted by typing an ESC key during

the typeout.

If the ROMAD parameter is omitted, ADDL is assumed. If no parameters are supplied in the command, the whole EPROM is compared to the contents of FC00 — FDFF.

I, ADDL, ADDH, ROMAD

The Input command copies the contents of an EPROM in the programming socket into memory beginning at the address ADDL through ADDH, inclusive, from the EPROM address ROMAD. If ROMAD is omitted, ADDL is assumed. If no parameters are supplied, the entire EPROM is copied into the RAM area, FC00 — FDFF. An attempt to copy an EPROM into non-existent memory will abort the command with the message "BAD ADR."

M, ADDL, ADDH, DEST

The Move command copies memory from the range ADDL — ADDH, inclusive, to the RAM locations starting at DEST. This copy begins at the lower address, so if DEST lies within the range ADDL — ADDH, some of the original data will be lost, and other parts will be duplicated.

E

The End of Transmission command is used to cause an EOT character to be punched on the paper tape. After a field has been punched, an EOT will terminate the record and punch a trailer tape. When reading a record, the reader will stop at the EOT character. If no EOT character is present, the reader must be manually turned off and the Reset switch must be pressed to enter the operating system program.

THE SUBROUTINE ROM

Many of the monitor's functions are accomplished with the help of the Re-Entrant Self-Relative Subroutine ROMs (RS)³. This standard ROM, which can be considered a software extension to the 6800 instruction set, is also available to be used by the user both on the prototype board and in his final production system. The user can call one of the 25 (RS)³ subroutines with an SWI instruction followed by the number of the desired subroutine.

The user should be aware of the fact that the (RS)³ pushes from 7 to 10 bytes of data onto the stack, depending upon which subroutines are called. This means that if the user calls (RS)³ routines, he must make sure that the necessary memory space is available for stack expansion.

Since PROTO assigns its own stack area, the user need not be concerned about how (RS)³ is used.

INTERRUPTS

Of the four available interrupt vectors, IRQ, RESET and SWI are used by PROTO while NMI is left for the user. The vectors are in RAM (except for RESET which is switch controlled) so the user writing his own program can completely control the system.

The upper memory locations are RAM. If the user

expects either NMI or IRQ interrupts to occur, he must initialize the vector addresses to the starting address of the IRQ and NMI handler routines.

PROTO must have control of the RESET vector so that the RESET switch on the Prototyping Board can return program control to PROTO at any time.

The reset routine copies the contents of the B, A, X, CC, and S registers into a fixed area of memory. This means that the program can be aborted at any time by using the reset switch while still saving all the registers except the program counter. Unfortunately, the contents of the program counter are lost.

It is possible for the user to use the NMI interrupt to abort a program execution without losing the contents of the P and C registers. This condition is automatically set in the NMI handling routine when PROTO is called. This interrupt vector will cause the contents of the user's registers to be printed when the $\overline{\text{NMI}}$ line goes low.

Since the SWI instruction is used to call sub-routines between 00 and H'18 from (RS)³ the user is somewhat limited in the ways he can use SWI instructions. However, he can access an SWI handler routine in his own program by an SWI instruction followed by a byte containing the decimal number less than H'80 but greater than H'19 < n < H'80 sequence. PROTO passes control at address FFF4. If the user expects to access his own SWI routine and use PROTO, he must use the Set Memory command to store the address of this routine at locations FFF4 and FFF5.

PROTO makes sure that the user's SWI routine is entered from the stack with all registers containing the same information that they would hold if the routine were entered directly through the SWI vector.

BREAKPOINTS

Breakpoints allow the user to halt his program and examine the contents of the internal registers. PROTO provides two types of breakpoints. In this system, breakpoints are actually debugging routines that can be called from the user's program just like (RS)³ routines.

Each breakpoint requires a two byte calling sequence: and SWI instruction followed by a number.

Breakpoints may be inserted either by reassembling the program with the extra SWI instructions added or the Set Memory command may be used to replace parts of the code with SWI instructions. Note that the second method is not satisfactory for the snapshot option (described below) since the replaced code must be restored before execution can be continued. When using the second method, the user must make sure that he replaces the first two bytes of an instruction. If the SWI replaces the second or third byte of an instruction, it may be interpreted as an address rather than an opcode.

The different types of breakpoints are:

1. Print registers (SWI, H'80)
2. Snapshot (SWI, H'81)

The sequence SWI, H'80 saves the user's registers at the vector stored in FFF4 — FFF5, prints their contents (in the order CC BB AA XXXX PPPP SSSS), then returns control to PROTO.

The sequence SWI, H'81 prints out the contents of

the user's registers then continues executing the user's program starting at the address following the byte containing the number H'81. Note that if this address does not contain a valid opcode, unpredictable results will occur.

6800 PAPER TAPE HEX FORMAT

The AMI 6800 Hex Tape format provides a compact representation of binary data patterns for transmission using ASCII communication terminals.

The Hex tape is organized into data records with each record containing information in the same format. The record information consists of type, length, address, data and checksum. All records begin with an 'S' character for start of record identification. All information on the tape which is not between a start of record and the checksum is ignored.

TAPE FORMAT

| ASCII Character | Description |
|-----------------|---|
| 1 | Start of record (S) |
| 2 | Type of record 0 — Header record 1 — Data record 9 — End of file record |
| 3—4 | Byte Count Since each data byte is represented as two hex characters, the byte count must be multiplied by two to get the number |

of characters to the end of the record. (This includes checksum and address data.)

5, 6, 7, 8

Address Value

The memory location where this record is to be stored.

9....N

Data

Each data byte is represented by two hex characters.

N+1, N+2

Checksum

The one's complement of the additive summation (without carry) of the data bytes, the address, and the byte count.


Example Data Record

Memory Contents

| Address | Data |
|---------|------|
| A000 | 10 |
| A001 | 1A |
| A002 | 20 |
| A003 | 2A |

Data Record Contents

| Character | | Tape | |
|-----------|-----------------|------|---|
| 1 | Start of record | 53 | S |
| 2 | Type of record | 31 | 1 |
| 3 | Byte count | 30 | 0 |
| 4 | | 37 | 7 |
| 5 | Address | 41 | A |
| 6 | | 30 | 0 |
| 7 | | 30 | 0 |
| 8 | | 30 | 0 |
| 9 | Data byte 1 | 31 | 1 |
| 10 | | 30 | 0 |
| 11 | Data byte 2 | 31 | 1 |
| 12 | | 41 | A |
| 13 | Data byte 3 | 32 | 2 |
| 14 | | 30 | 0 |
| 15 | Data byte 4 | 32 | 2 |
| 16 | | 41 | A |
| 17 | Checksum | 38 | 8 |
| 18 | | 34 | 4 |



The format for all hex tape records is diagrammed below.

| Character | Header Record | | Data Record | | End-of-File Record | | |
|-----------|------------------|----|-------------|----|--------------------|----|---------------|
| 1 | Start of Record | 53 | S | 53 | S | 53 | S |
| 2 | Type of Record | 30 | 0 | 31 | 1 | 39 | 9 |
| 3 | Byte Count | 31 | 12 | 31 | 16 | 30 | 03 |
| 4 | | 32 | | 36 | | | |
| 5 | Address (if any) | 30 | 0000 | 31 | 1100 | 30 | 0000 |
| 6 | | 30 | | | | | |
| 7 | | 30 | | | | | |
| 8 | | 30 | | | | | |
| 9 | Data | 34 | | 39 | 98 | 46 | FC (Checksum) |
| 10 | | 38 | | 38 | | | |
| • | | 34 | | 30 | 02 | | |
| • | | 34 | | 32 | | | |
| • | | 35 | | | | | |
| • | | 32 | | | | | |
| • | | | | 41 | | | |
| • | | | | 48 | A8 (Checksum) | | |
| N | Checksum | 39 | 9E | | | | |
| N | | 45 | | | | | |


```

291 00E4 AF 00      STS 0,X
292
293      * A STILL CONTAINS SWI INDEX. TEST IT
294
295 00E6 01 01      CMP A #129
296 00E8 20 04      MNE PREGS      NOT 129: BREAK
297 00EA 80 07      BSR PRER1      129: SNAPSHOT
298 00EC 20 1E      BRA RESTAK    AND RETURN TO USER PROGRAM
299
300
301      *
302      * PREGS: PRINT USER REGISTERS
303
304
305
306
307 00EE 80 03      PREVS EQU #
308 00F0 7E 0047 I  JMP MONEEND
309 00F3 CE FFEB A  PR1 EQU #      SUBROUTINE TO PRINT REGS
310 00F3 CE FFEB A  LDX #CREG      X POINTS TO 1ST BYTE OF AREA
311      * PRINT 1-BYTE REGS
312 00F6 C6 03      LDA B #3      SET UP COUNT
313
314 00F8          PH10 SUBM P2HEX
315 00FA 8D 0380 I  JSM PSPACE
316 00FD 5A          DEC B
317 00FE 2E F8      BGT PR10
318
319      * PRINT 2-BYTE REGS
320 0100 C6 03      LDA B #3      SET UP COUNT
321
322 0102 8D 037C I  PR20 JSM P4HEX
323 0105 5A          DEC B
324 0106 2E FA      BGT PR20
325
326 0108 8D 0304 I  JSM PCRLF
327 0108 39          RTS          PRINT CRLF
328
329
330
331
332      *
333      * NEXTLINE USER STATUS AND RETURN FROM MONITOR
334
335
336      *
337      * NEXTLINE USER'S STATUS
338
339 010C 0E FFF2 A  MSLIAX LDS SREG      TOP OF USER STACK
340 010F CE FFF1 A  LVA #CXCH+6      USER REGS.
341
342 0112 A6 00      MDSUJ LDA A 0,X      GET USER REG
343 0114 36          MSH A          PUSH INTO USER STACK
344 0115 03          USJ          MOVE TO NEXT REG
345 0116 0C FFEA A  LPA #CXCH-1      LAST REG ?
346 0119 26 F7      DNE RUS10      NO. CONTINUE LOOP
347
348 011D 58          RTI          RETURN TO USER PROG
349
350
351
352      *
353      * COMMANDS AND SUBROUTINES:
354
355
356
357
358
359
360
361
362 011C 00 FFE4 A  CKEKSM LVA #      SAVE CALC. CKSM
363 011F 36          PSH A
364 0120 8D 024E I  JSM NEXT2D      A:= NEXT BYTE FROM TAPE
365 0123 53          PUL B
366 0124 53          CUM B
367 0125 11          CBA
368 0126 26 01      SNE CS1
369 0128 39          RTS          NO.
370
371 0124 30          CS1 ISX          X:=ADR OF CALC. CKSM
372 012A 09          DEX
373 0128          SUBM P2HEX      PRINT CALC. CKSM
374 012D 8D 0380 I  JSM PSPACE
375 0130 CE 0270 I  LVA #CXCHER
376 0133 7E 00D0 I  JMP MSGABT    PRINT "CKSM ERR"
377
378
379
380
381
382
383
384 0136 80 35      DM EQU #      GET ADD RANGE FROM BUF
385 0136 80 35      BSM GETMKG    RETURNS ADDL,ADDM+1
386
387 0138 CE FFDC A  DMUJ LDX #ADDL
388 013B 8D 037L I  JSM P4HEX    PRINT ADDL, SPACE
389
390 013E FE FFDL A  DMZ0 LDX #ADDL
391 0141          SUBM P2HEX    PRINT MEM(X),SPACE,INC X
392 0143 8D 0380 I  LVA ADDL
393 0146 FF FFDL A  STX ADDL
394 0149 0C FFDL A  ADJM ADJM
395 014C 27 0C      BEQ DMS0
396 014E 86 FFDL A  LDA A ADDL+1
397 0151 84 0F      AND A #FF
398 0155 26 E9      SNE DM20
399
400 0155 8D 0304 I  JSM PCRLF    NOT END OF LINE. CONTINUE
401 0158 20 DE      BRA DM10    EXIT INNER LOOP
402
403 015A 7E 0041 I  DM50 JMP MONEV1  CH/LF, BACK TO MONITOR
404
405
406
407
408
409
410 015D CE 026A I  EUP LDA #MPDEF PUNCH EOF RECORD
411 0160          SUBM PMSG
412
413
414
415 0162 C6 30      NULLS LDA B #59 BEGIN LOOP
416
417 0164 4F          NULL1 CLM A    LOAD NULL
418 0165 8D 02DD I  JSM DUTCH    PRINT ONE NULL
419 0168 5A          DEC B
420 0169 26 F9      BNE NULL1    DECREMENT COUNTER
421
422 016B 20 ED      BRA DMS0    DONE?
423
424
425
426
427
428
429
430
431
432
433
434 016D 016D I  DMETMKG EQU #      CH/LF, BACK TO MONITOR
435 0170 FE FFDL A  DMETMKG1 LDX #XTADM GET ADDL
436 0173 FF FFDL A  DMETMKG2 STX ADDL
437 0176 FF FFDL A  DMETMKG3 STX ADDM    STONE ADDR
438 0179 8D 0280 I  JSM XTADM    MAY BE ONLY 1 PARAM
439 017C 27 06      BEW GETMKG3  GET ADDM
440
441 017E FE FFDL A  DMETMKG1 LDX ADD
442 0181 FF FFDL A  DMETMKG2 STX ADDM    SAVE ADDM
443
444 0184 CE FF90 A  DMETMKG3 LDX #BASE REF W.N.T. BASE OF RAM

```

```

445 0187 A6 4E      LDA A ADDM-BASE,X #SHYTE
446 018A 08 4E      LVA #ADDM-BASE,X
447 018B E3 46      SUB B ADDL+BASE,X
448 018D 42 46      SBC A ADDL+BASE,X
449 018F 24 06      BCC GETMKG    ADDM-GE ADDL
450 0191 CE 0265 I  DMENEM LDX #MENEM  MAKE EHF MSG
451 0194 7E 00D0 I  JMP MSGABT    PRINT MSG & ABORT
452
453 0197 FE FFDL A  DMETMKG4 LVA ADDM    INC ADDM
454 019A 08 4E      LVA #BASE,X
455 019B FF FFDL A  STX ADDM
456 019E 39          RTS
457
458
459
460
461
462
463
464
465 019F 8D 0286 I  GO JSM NxtADR GET PARAM
466 01A2 27 06      BEU G10      NO PARAM. CONTINUE EXECUTION
467
468 01A4 FE FFDL A  LVA ADR
469 01A7 FF FFDL A  STX PREG      ADMSPARAM FROM NxtADR
470
471 01AA 7E 010C I  G10 JMP RESTAK (IN INTERRUPT HANDLER)
472
473
474
475
476
477
478
479
480 01AD CE 00D0 A  LOAD EQU #
481 01B0 FF FFDL A  STX OFFSET
482 01B3 FF FFDL A  STX ADDL
483 01B6 09          LOUFAST
484 01B7 FF FFDL A  STX ADDM
485 01BA 8D 0286 I  JSM NxtADR
486 01BD 27 13      BEQ LMF2
487 01BF FE FFDL A  LDX ADR
488 01C2 FF FFDL A  STX OFFSET
489 01C5 8D 0286 I  JSM NxtADR
490 01C8 27 13      BEQ LMF2
491 01CA FE FFDL A  LDX OFFSET
492 01CD CE 00D0 A  LVA #
493 01D0 CE 00D0 A  LDX #
494 01D3 FF FFDL A  STX OFFSET
495 01D6 8D 0286 I  JSM GETMKG
496 01D9 FE FFDL A  LDX ADDM
497 01DB 20 09      BRA LOUFAST  GO TRY AGAIN FOR OFFSET
498
499 01DD 8D 0345 I  LMF2 JSM RDRON  TURN ON HEADER
500 01E0 8D 70      RMPRE BSK FINDS
501
502 01E2 8D 0400 I  JSM WAITTY  SETS (ECHO)=0 ON ENTRY
503 01E5 81 30      CMP A #10
504 01E7 27 F7      BEU RMPRE  RETURNS (A):=1 IF P
505
506 01E9 87 FFDL A  STA A
507 01EC 7F FFE4 A  JSM NEXT2D  SAVE RECORD TYPE
508 01EF 8D 029E I  JSM NEXT2D  READ BYTE COUNT FROM TAPE
509 01F2 4A          DEC A
510 01F5 4A          DEC A
511 01F8 4A          DEC A
512 01FB 4A          DEC A
513 01FE 4A          DEC A
514 01FF 87 FFE3 A  STA A COUNT
515 01FF 8D 029E I  JSM NEXT2D  READ ADR FIELD FROM TAPE
516 01FF 87 FFDL A  STA ADR
517 01FE 8D 029E I  JSM NEXT2D  1ST BYTE
518 0201 88 FFD0 A  ADD A OFFSET+1
519 0204 87 FFD0 A  STA ADR+1
520 0207 86 FFD0 A  LDX ADR
521 020A 89 FFD0 A  ADC A OFFSET
522 020D 87 FFD0 A  STA ADR
523 0210 86 FFE2 A  LDA A RECTYP
524 0213 81 31      CMP A #11
525 0215 26 14      BNE LMF4
526
527
528
529
530 0217 8D 029E I  LDR10 JSM NEXT2D  READ 2 HEX DIGITS FROM
531 021A FE FFDL A  LDX ADR      TAPE. RETURNS IN A
532 021D 8D 03AF I  JSM SETOFF
533 0220 08          INX
534 0221 FF FFDL A  STX ADR
535 0224 7A FFE3 A  DEC COUNT
536 0227 2E EE      BGT LDR10    DOES COUNT=0?
537
538 0229 20 04      DMUJ LDX #ADDL
539 022B 81 39      BNE LMF4    NO, CONTINUE LOOP
540 022D 26 13      BNE BADTAP  ILLEGAL RECORD TYPE
541
542 022F 8D 011C I  LMF9 JSM CKEKSM  CHECK CKSM
543 0232 86 FFE2 A  LDA A RECTYP
544 0235 81 39      CMP A #9
545 0237 26 A4      BNE LMF2
546
547
548
549
550 0239 8D 0398 I  LDX RDROFF
551 023C CE 026F I  LDX #E0F  PRINT "EOF"
552 023F 7E 00D0 I  JMP M3GDMON  AND RETURN TO MONITOR LOOP
553
554
555 0242 8D 0398 I  BADTAP JSM RDROFF
556 0245 CE 0281 I  LDX #MTAPER  PRINT "TAPE ERR"
557 0248          SUBM PMSG
558
559
560
561 024A 7C FFE9 A  INC ECHO
562
563 024D 8D 0400 I  BT1 JSM WAITTY  ESC CAUSES ABORT
564 0250 20 FB      BRA BT1
565
566
567
568
569
570
571
572
573
574
575
576 0258 81 53      DMUJ LDX #F10  CHAR = 3
577 025A 26 F9      BNE F10
578
579
580 025C 39          RTS
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999

```

```

028E 3030
0290 3030
0292 4043
597 0294 04 MCRFLS BYTE #
598 0295 000A MCRFLS BYTE CR,LF,0,0,0,0,'S','I',#
0297 000A
0299 0000
029B 5331
029D 04
599
600
601
602
603
604
605
606
607
608
609 029E 0400 I
610 02A1 16
611 02A2 0400 I
612
613
614
615
616
617 02A5 36
618 02A6 37
619 02A7 30
620 02A8 C6 02
621 02A9 000B
622 02AC 24 94
623
624 02AE 17
625 02AF F8 FFE4 A
626 02B2 F7 FFE4 A
627 02B5 51
628 02B9 31
629 02C7 39
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648 02B8 7F FFDA A
649 02B9 7F FFDA A
650 02BE 00 0385 I
651 02C1 26 01
652 02C3 39
653
654
655
656
657 02C4 C6 47 NA1
658 02C6
659 02C8 FF FFE4 A
660 02CB 01 FFDA A
661 02CE F7 FFDA A
662 02D1 A6 00
663 02D3
664 02D5 25 01
665 02D7 39
666
667 02D8 7E 00AD I NA3
668
669
670
671
672
673
674
675
676
677
678 02DB A6 00
679
680
681
682 02DD 37
683 02DE F8 FBCE A
684 02E1 57
685 02E2 24 05
686 02E4 F8 FBCE A
687 02E7 C1 18
688 02E9 26 03
689 02EB 7E 00AD I
690
691 02EE
692 02F0 01 00
693 02F2 26 0E
694
695 02F8 06 0A
696 02FB
697 02FC 4F
698 02FD C6 04
699
700 02FB
701 02FD 5A
702 02FE 26 FB
703
704 0300 06 00
705
706 0302 33
707 0303 39
708
709
710
711
712
713
714 0304 06 0D
715 0306 20 D5
716
717
718
719
720
721
722
723
724
725 0308 00 0100 I
726 030E 0E 0000 A
727 030F FF FFDA A
728 0311 00 A5
729 0313 27 06
730 0315 FE FFDA A
731 0318 FF FFDA A
732
733
734
735 0310 I
736
737
738
739
740 031E F8 FFDA A
741 031E F8 FFDA A
742 0321 06 FFDA A
743 0324 02 FFDA A
744 0327 26 00
745 0329 C1 1E
746 032B 23 02
747
748 0320 C6 1E
749
750 032F 5C
751 0330 5C
752 0331 5C
753 0332 F7 FFE3 A
754 0335 CE 0295 I
755 0338
756 033A 5F
757 033B CE FFE3 A
758 033E 00 34
759 0340 37
760 0341 FE FFDA A
761 0344 06 FFDA A
762 0347 F8 FFDA A
763 034A
764 034C FF FFDA A
765 034F CE FFDA A
766 0352 33
767
768 0353 00 1F
769 0355 00 1D
770 0357 FE FFDA A
771
772
773
774
775 035A 00 18
776 035C 2E FC
777
778 035E FF FFDA A
779 0361 CE FFE4 A
780 0364 53
781 0365 E7 00
782 0367 00 08
783 0369 FE FFDA A
784 036C 0C FFDA A
785 036F 26 AA
786
787 0371 7E 0041 I
788
789
790
791
792
793
794
795
796 0374 EB 00
797 0376
798 0378 7A FFE3 A
799 037B 39
800
801
802
803
804
805
806 037C
807 037E 0D 00
808
809
810
811
812
813
814 0380 06 20
815 0382
816 0384 39
817
818
819
820
821
822
823
824
825
826
827
828
829 0385 I

```

SOFTWARE SECTION

MICROCOMPUTER DEVELOPMENT SOFTWARE

029 0365 FE FFE0 A LDX BUFPTR
030 0360 I PRISTX EQU * ENTRY FOR (X) = BUFPTR
031 * BEGIN LOOP
032 0360 A6 00 PX1 LDA A 0,X IS CHAR ALPHAMUM 7
033 036A * SUBR ALPHUM
034 036C 25 07 * UCS P&2 YES, EXIT LOOP
035 036E 01 00 * CMP A #CR IS CHAR CN ?
036 0370 27 03 * BGT P&2 YES, EXIT LOOP
037 0372 00 * INX * MOVE TO NEXT CHAR
038 0373 20 F3 * BRR PX1
039 * END LOOP
040 0395 FF FFE0 A PX2 STX BUFPTR
041 0396 01 0D * CMP A #CR Slt Z IF NO PARAMETER
042 039A 39 * RTS
043 * *****
044 * RDR OFF
045 * *
046 * TURNS TAPE RDR OFF
047 * ACIA RTS O/P HIGH
048 * ACIA CHAR \$11 (DC3)
049 * *****
050 * *****
051 0398 I RDRUFF EQU *
052 J398 06 01 LDA A #301 RTS HIGH
053 0390 07 FBCE A MUF90 STA A ACIAC SET ACIA CNT REG
054 03A0 06 13 LDA A #813 SEND TTY RDR CNT CHAR
055 03A2 * SUBR PUTA
056 03A4 39 * RTS
057 * *****
058 * *****
059 * RDR ON
060 * *
061 * TURNS TAPE HEADER ON
062 * ACIA RTS O/P LOW
063 * ACIA CHAR \$11 (DC1)
064 * *****
065 * *****
066 03A5 I RDRON EQU *
067 03A7 07 FBCE A MUF90 STA A ACIAC SET ACIA CNT REG
068 03AA 06 11 LDA A #811 SEND TTY RDR CNT CHAR
069 03AC * SUBR PUTA
070 03AE 39 * RTS
071 * *****
072 * *****
073 * *****
074 * *****
075 * *****
076 * *****
077 * *****
078 * *****
079 03AF I SELUFF EQU *
080 03AF 36 PSM A * FIRST CHECK RANGE:
081 03B0 06 FFUC A LDA A ADDL LHM LIMIT
082 03B5 F6 FFDD A * SUBR ADDL+1
083 03B8 * SUBR SUBTRAH
084 03BA 22 0A * WHI SETOUT TUD LOW
085 03BA 06 FFDE A LDA A ADDH HIGH LIMIT
086 03BD F6 FFDF A * LDA B ADJ+1
087 03C0 * SUBR SUBTRAH
088 03C2 24 07 * BCC SETPUL ON
089 03C4 32 * SETOUT PUL A * OUTSIDE RANGE LIMITS
090 03C5 06 FF * LDA A #255 TYPE DELETE (SUBOUT)
091 03C7 * SUBR PUTA TO SIGNAL FACT TO USER
092 03C9 20 17 * BRR SETM1 OTHERWISE IGNORE STORE REQUEST
093 03CB 32 * SETPUL PUL A *
094 03CC I SELMEM EQU *
095 03CC 07 00 * STA A 0,X *
096 03CE 01 00 * LMP A 0,X VERIFY
097 03D0 27 10 * BEQ SETM1 ENRROR ?
098 * *****
099 03D2 FF FFDA A * VERIFY ENRROR ? PRINT ADH
100 03D5 CE FFDA A * LDX #ADH SET PARAM FOR P&HEX
101 03D8 00 00 * BSR BDROFF
102 03DA 00 00 * BSR P&HEX5
103 03DC CE 025D I * PBADH LDX #BADADR PRINT 'BAD ADR'
104 03DF 7E 0080 I * JMP MSGABT PRINT MSG & ABORT
105 * *****
106 03E2 39 * SETM1 RTS
107 * *****
108 * *****
109 * SM ADH BYTE1,BYTE2,...
110 * *****
111 * *****
112 03E3 I SM EQU *
113 03E3 0D 0200 I * JSR NXTADR ADR# NEXT PARAM
114 * *****
115 03E6 FE FFDA A * SM5 LDX ADR SAVE ADR IN ADDL
116 03E9 FF FFDC A * STX ADDL
117 * *****
118 * BEGIN WHILE LOOP
119 03EC 0D 0280 I * SM10 JSR *XTADR ADR# NEXT PARAM
120 03EF 27 0E * BSR #SM10 END OF LINE, EXIT LOOP.
121 03F1 FE FFDC A * LDX ADDL *+ ADD TO BE SET
122 03F4 17 * BSR SETMEM *+LS BYTE
123 03F5 0D 05 * BSR SETMEM MEM(X)A, VERIFY
124 03F7 08 * INX * MOVE TO NEXT ADD
125 03F8 FF FFDC A * STA ADDL
126 03FB 20 EF * BRR SM10
127 * *****
128 * END OF LOOP
129 03FD 7E 0047 I * SM10 JMP MONEVD
130 * *****
131 * *****
132 * WAIT FOR TTY(LH#A,ECH#) (ECH#)=ECHJ
133 * *
134 * RETURN NEXT TTY CHAR IN A
135 * IF (ECH#) NOT 0, ECH# CHAR
136 * *****
137 0400 I * WAITTY EQU *
138 * *****
139 0400 I * LLOOP UNTIL INPUT .NE. RUBOUT
140 0402 01 18 * M10 SUBR GETA HEAD TTY
141 0404 26 03 * M20 * ESCAPE ?
142 0406 7E 004D I * JMP ABORT YES, ABORT
143 0409 01 7F * M20 * RUBOUT
144 040B 27 F3 * BEQ M10 YES CONTINUE LOOP
145 * *****
146 040D 70 FFE4 A * TST ECHO NU ECHO
147 0410 27 03 * BGT #30 ECHU A
148 0412 80 020D I * JSR ECHO
149 0415 39 * M30 * END
150 * *****

SYMBOL TABLE:

ABORT 004D I ACIAA 0005 I ACIAC FBCE A ACIAD FBCE A
ACIAI FFF0 A ACIAS FBCE A ADDAB 0008 A ADDH FFDE A
ADDL FFDC A ADR FFD0 A ALPHUM 0015 A AREG FFED A
BADIMP 004D I BADTAP 0001 I BASSE FF90 A BLANK 0020 A
BDR BDR 0002 I BDRZM1 0087 I BREG FFEC A
BTI 0240 I BUF FFF0 A BUFPTR FFE0 A BURN 0001 R
CMEKSM 011C I CR3M FFE4 A CUNHB 0015 A COUNT FFE3 A
CR 0000 A CRG FFE8 I M20R 0250 I CTABLE J08C I
CTEND 0040 I DLEG 0082 I DLOOP 007A I DM 0130 I
DM10 0130 I DM20 013E I DMS0 015A I ECHO FFE9 A
EOP 015D I EOT 0004 A ESC 0018 A FINDS 0252 I
F10 0255 I G10 01AA I G20 0128 I GETNG1 017E I
GETRG3 018A I GETRGA 0197 I GETRNG 018D I GO 019F I
IROVEC FFF8 A LAST FFFF A LDR10 0217 I LF 000A A
LHF2 01DD I LHF3 0213 I LHF4 0229 I LHF9 022F I
LMD 01AD I LMDST 0204 I M20R 0250 I MCRFS 0295 I
MCSER 0278 I MEOF 026F I MONEM1 0041 I MONEVD 0047 I
MOMENT 0041 I MONITR 0047 I MOVE 0002 R MPEOF 028A I
MQUES 0273 I MRNGER 0265 I MSGABT 0080 I MSGOMN 0080 I
MTAPER 0261 I MNTAP 0264 I MNTA 0208 I NEXT20 029E I
NMIVEC FFFC A NULL1 0184 I NULLS 0182 I *XTADR 0286 I
QC10 02EE I QC20 0302 I UJLOOP 02FB I OFFSET FFD0 A
QUITC 020D I OUTCHK 0208 I *PME1 000F A *PME1 0010 A
P&HEX 037C I P&HEX 030C I *PCRF 0304 I *PFI5 0318 I
PHF20 0318 I *PINIT 0005 R *PM5G 0012 A *P1 00F3 I
PR10 00F8 I *PR20 0102 I *PHEC10 035A I *PREG FFF0 A
PREGS 00EE I *PRMAD 0308 A *PR10 0009 A *PSPACE 0380 I
PUNTY1 0374 I *PUNCH 0309 A *PUND10 032D I *PUND20 032F I
PUTA 0011 A *P1 0388 I *P2 0395 I *PXISTS 0385 I
PRISTX 0385 I *MOPRE 01E9 I *RDRUFF 0398 I *RDRON 03A5 I
READ 0003 R *RECTIP FFE2 A *REKAK 010C I *RNGERR 0191 I

RDP90 039D I *RHP90 03A7 I *RSRSH 0000 R RT10 005F I
RT20 0046 I RT30 0069 I RT90 000C I RUBOUT 007F A
RUS10 0112 I SAVESP FFE5 A *SAVEA *FE7 A *SETM1 03E2 I
SETMEM 03CC I SELUFF 03AF I SETOUT 03CA I SETPUL 03CB I
SM 03E3 I SM10 03EC I SM5 03E6 I SMS 03E8 I A
SREG FFF2 A START 0000 I *START1 0007 I SUBTAB 000B A
SM120 00CC I SM130 00D1 I SM140 00DB I SM150 00DB I
SM1M4N 008E I SM1VEC FFFA A *USM1 FFF4 A
VFF 0004 R *M10 0400 I *M20 0409 I *M30 0415 I
*AITTY 0400 I AREG FFE6 A

CHECKSUM = 075E
LENGTH OF DSECT = 0 (U000)
LENGTH OF ISECT = 1046 (0416)
NO ERRORS, NO WARNINGS, THIS ASSEMBLY

PAGE 1 PRUM 01/04/76 9126 PRUM BURNER ADDITION TO PHOTO

STMT LOC OBJECT M SOURCE STATEMENT
1 *****
2 *****
3 *****
4 ***** TITLE PRUM BURNER ADDITION TO PHOTO *****
5 *****
6 ***** PRUM BURNER *****
7 *****
8 ***** VERSION 2.0 01/08/76 *****
9 *****
10 ***** COPYRIGHT 1976 BY AMERICAN MICROSYSTEMS INC. *****
11 *****
12 *****
13 *****
14 ***** ASSEMBLY OPTIONS *****
15 *****
16 0001 A MUVER EQU 1 0= MOVE ROUTINE EXCLUDED
17 000A A DDLAY EQU 10 POST PROGRAM DELAY, BEFORE VFF (MS)
18 OPT LSKP,LMAC
19 ISEL
20 0016 URG SM10
21 MONEVD,GETRNG,*XTADR,*PXISTS,*RNGERR,*PBADH
22 MEF PCRF,PSPACE,SETMEM,ABORT,MONITR
23 REF PRMAD,ADH,ADDL,ADDM,COUNT
24 DEF BURN,MOVE,READ,VFF,*PINIT
25 *****
26 * PIA LOCATIONS:
27 *****
28 FBCE A PIA EQU *MFBCE
29 0001 A V50 EQU *MFBCE+PIA
30 0004 A PRUM EQU *MFBCE+PIA
31 *****
32 * STANDARD RAM BUFFER (DEFAULT)
33 *****
34 FC00 A RAM EQU *MFC00
35 *****
36 * CHARACTER TYPING MACRO
37 *****
38 TYPE MACRO CNAR
39 IF CNAR 0
40 LDA #CNAR
41 IEND
42 CALL PKINTA
43 *****
44 MEND
45 *****
46 * NRSRSH CALL MACRO
47 *****
48 CALL MACRO ITEM
49 *****
50 BYTE ITEM
51 MEND
52 *****
53 * NRSRSH CALL LOCATIONS
54 *****
55 0011 A PRINTA EQU 17
56 0010 A P&HEX EQU 16
57 *****
58 * INITIALIZE PRUM BURNER PIA'S
59 *****
60 0416 CE FBCE A *PINIT LDX #PIA
61 0419 06 38 * LDA #B'00111000 TURN OFF 50V
62 041B AA 01 * JHAA V50,X
63 041D A7 01 * STAA V50,X
64 041F 28 3A * LDA #B'00111010
65 0421 A7 05 * STAA PRM+1,X R/M TO READ
66 0423 A7 07 * STAA PRM+2,X (HOPE NO DOUBLE-DRIVE HERE)
67 0425 0F 04 * CLR PRM+2,X PRM DATA SET TO INPUTS
68 0427 0F 04 * CLR PRM+X
69 0429 03 04 * COM PRM+X
70 042B 06 3E * LDA #B'00111110 SELECT ADDRESS AS OUTPUTS
71 042D A7 05 * STAA PRM+1,X POINT TO ADDRESS OUTPUT REG.
72 *****
73 *****
74 * TYPE A IN BINARY, ENCLOSED BY SPACES
75 *****
76 0430 37 * P&BIN PSHM SAVE 8
77 0432 80 0F * BSR P&P PRINT LEADING SPACE
78 0434 32 08 * PULA PULA
79 0435 CE 08 * LDAB #8 8 DIGIT COUNTER
80 0437 49 * ROLA ROLA
81 0438 36 08 * PSHA PSHA #24 (=1/2 ASCII "0")
82 0439 06 18 * LDA #8
83 043B 49 * MOLA MOLA
84 043C *****
85 *****
86 043F 5A 0F * DEC9 DEC9 #8
87 0440 26 F5 * BNE BNE
88 0442 38 * PULB PULB
89 0443 7E 0007 R * P&P JMP PSPACE PRINT ONE MORE SPACE
90 *****
91 *****
92 *****
93 0446 CE FC00 A *RASY LDX #RAM INITIALIZE POINTERS TO DEFAULT RAM
94 0449 FF 000D R * LDX ADDL
95 044C CE FC00 A *RASY LDX #RAM+512
96 044F FF 000E R * STX ADDH
97 0452 7F 000F R * CLR COUNT SET FULL PRUM FLAG
98 0455 80 0003 R * JSR *PXISTS ...IF NO ADDRESS.
99 *****
100 045A 80 0001 R * JSR GETRNG
101 045D 7C 000F R * INC COUNT
102 0460 FE 000D R *1A1 LDX ADDL DEFAULT PRUM ADDRESS
103 0463 FE 0008 R *1A1 STX PROMAD 15 SAME AS START
104 0466 8D 0002 R * JSR *XTADR TRY FOR PRUM ADDRESS
105 0469 27 06 * BEQ #A3 NO.
106 046B FE 000C R * LDA ADR YES.
107 046E FF 000B R * STX PRMAD
108 0471 CE 000B R *1A3 LDX #PRMAD VERIFY THAT RANGE <= 512
109 0474 0D * SEC (FORCE BORROW)
110 0475 E6 07 * LDB #7,X *ADDH+1
111 0477 E2 05 * SBC #5,X *ADDL+1
112 0479 A6 06 * LDA #6,X
113 047B A2 04 * SBC #4,X
114 047D 81 02 * CMPA #2 SHOULD BE 1 OR 0
115 047F 0F 08 * BGE #A4 TOO BIG.
116 0481 E8 01 * ADDB #1,X ALSO SHOULD NOT OVERSTEP PRUM
117 0483 A9 00 * ADC A 0,X
118 0485 A0 00 * EURA 0,X
119 0487 86 FE * ANSB #FE
120 0489 26 01 * BNE #A4 IT DOES.
121 048B 39 * RTS
122 048C 7E 0004 R *1A4 JMP RNGERR ADDRESS RANGE ERROR
123 *****
124 * TYPE RAM & ROM ADDRESS & DATA

SOFTWARE SECTION

MICROCOMPUTER DEVELOPMENT SOFTWARE

```

125 048F CE 000D M VEHM LDX #ADDL TYPE RAM ADDRESS
126 0492 3F * CALL #PMEX
127 0493 10 * SM1
128 0494 FE 000D R * BYTE #PMEX
129 0497 A6 00 LDX ADDL NUM THE BYTE THERE
130 0499 8D 95 BSH #PMEX
131 049B 8B FB06 A LDAA #PRM+2*PIA THEN PRM DATA
132 049E 8D 90 BSH #PMEX
133 04A0 CE 000D M LDX #PRM+MAD NOM IF ADDRESS (LOW B)
134 04A3 A6 01 LDAA 1,x DOES NOT MATCH RAM ADDRESS,
135 04A5 A1 05 LMPA 5,x #ADDL
136 04A7 27 02 NEG #1
137 04A9 * CALL #PMEX PRINT PRM ADDRESS
138 04AA 3F * SM1
139 04AB 10 * BYTE #PMEX
139 04AC 8D 000D M IT JSH #PCRLF
140 04AE 86 44 LDAA #06 EXIT CRO, ZRO, V=1
141 04B1 39 HTS
142 *
143 * PHUM ADDRESS SETUP & DATA READ
144
145 04B2 CE 000B M ADMS LDX #PRM+MAD
146 04B5 A6 01 LDAA 1,x LOW B BITS
147 04B7 87 FB06 A STAA #PRM+PIA
148 04BA A6 00 LDAA 0,x HIGH BIT
149 04BC CE FB06 A LDX #PIA
150 04BF 48 ASLA POSITION IT
151 04C0 4C INCA #ITH DATA REGISTER SELECT
152 04C1 48 ASLA
153 04C2 48 ASLA
154 04C5 A8 07 EUNA #PRM+3,x INSERT INTO CONTROL
155 04C5 84 0C ANDA #12
156 04C7 A8 07 EUNA #PRM+3,x
157 04C9 A7 07 STAA #PRM+3,x
158 04CB A6 00 LDAA #PRM+2,x READ DATA
159 04CD 39 HTS
160 *
161 * PHUM VERIFY
162
163 04CE 8D 0446 I VFY JSH #RASY GO SETUP ADDRESSES
164 04D1 8D 2D 1V BSH #VFY VERIFY ONE LOCATION
165 04D3 24 02 BCC #N NO ERROR, OR PRINTED.
166 04D5 8D 3A BSH #JVER PRINT FIXABLE ERROR.
167 04D7 8D 11 IN BSH #INCAD INCREMENT ADDRESSES
168 04D9 2D F6 BRA 1V
169 *
170 * PHUM HEAD
171
172 04DB 8D 0446 I HEAD JSH #RASY SET UP POINTERS
173 04DE 8D 02 1K BSH #ADMS READ ONE BYTE
174 04E0 FE 000D R LDX #ADDL
175 04E3 8D 000B M JSH #SETMEM STORE IN RAM
176 04E6 8D 02 BSH #INCAD NEXTI
177 04E8 2D F4 BRA 1R
178 *
179 * INCREMENT RAM/PRM ADDRESS POINTERS
180
181 04EA FE 000B M INCAD LDX #PRM+MAD
182 04ED 08 INX
183 04EE FF 000B M STX #PRM+MAD
184 04F1 FE 000D M INK LDX #ADDL
185 04F4 08 INX
186 04F5 FF 000D M STX #ADDL
187 04F8 8C 000E M CPA #ADMS
188 04FB 28 85 BNE #ADMS
189 04FD 7E 000A M EX11 JMP #MONITR EXIT TO MONITOR
190 *
191 * PHUM DATA VERIFY, ONE BYTE
192
193 0500 8D 80 VFY1 BSH #ADMS SET UP & READ A BYTE
194 0502 FE 000D M LDX #ADDL COMPARE TO RAM
195 0505 A1 00 LMPA 0,x
196 0507 27 07 NEG 1X OK: C=0, Z=1, V=0
197 0509 43 CMA NO, IS IT FIXABLE?
198 050A AA 00 URAA 0,x I.E. NU RAM=0, PRM=1
199 050C 43 CMA
200 050D 28 02 BNE #JVER YES. C=1, Z=0, V=0
201 050F 4C INCA
202 0510 39 HTS
203 0511 7E 04BF I JVER JMP #VERM NO, TYPE ERROR
204 *
205 * PHUM BURNIN ROUTINE
206
207 0514 8D 0446 I BURN JSH #RASY SET UP PARAMETERS
208 0517 7D 000F R TST COUNT IF FULL, UNPARAMETERIZED.
209 051A 28 18 BNE #B COMPARE TO RAM
210 051C 7F 000B R BSH #PRM+MAD DD BLANK CHECK
211 051F 8D 91 IC BSH #ADMS
212 0521 28 75 BNE #NCCJDD AHA -- IT ISN'T
213 0523 CE 000B M LDX #PRM+MAD INCREMENT PRM ADDRESS
214 0526 8C 01 INC 1,x
215 0528 28 F5 BNE #C IC
216 052A 8C 00 INC 0,x
217 052C A6 00 LDAA 0,x
218 052E 48 BWA
219 052F 25 E8 BCS 1C
220 0531 8F 00 CLW 0,x
221 0533 2D 0C BRA #B
222 0535 8D 83 BSH #INCAD ADVANCE TO NEXT
223 0537 C6 03 18 LDAB #3 SET TRY COUNTER
224 0539 6D C5 BSH #VFY CHECK THIS LOCATION
225 053B 2V 00 BVS #EXIT CAN'T PROGRAM 1 TO 0
226 053D FE 000D R 1L LDX #ADDL GET DATUM
227 0540 A6 00 LDAA 0,x
228 0542 CE FB06 A LDX #PIA
229 0545 A7 08 BSH #MSEC
230 0547 A6 05 LDAA #PRM+1,x
231 0549 84 F7 ANDA #01111011 SET N/A TO W
232 054B A7 05 STAA #PRM+1,x
233 054D A6 07 LDAA #PRM+1,x TURN IT AROUND
234 054F 84 F8 ANDA #01111011 (TO OUTPUTS)
235 0551 A7 07 STAA #PRM+1,x
236 0553 8F 08 CLR #PRM+2,x
237 0555 83 00 CDM #PRM+2,x
238 0557 37 #MSHB
239 0558 C6 14 LDAB #20
240 055A 8D 3F BSH #MSEC CLRAR TIMER
241 055C 8D 3E 1P BSR #MSEC WAIT 1 MS BETWEEN PULSES
242 055E A6 01 LDAA #50,x
243 0560 84 F7 ANDA #01111011 SET HIGH VOLTAGE
244 0562 A7 01 STAA #50,x
245 0564 8D 3E BSR #MSEC 1 MS PULSE DURATION
246 0566 8D 3E BSR #MSEC
247 0568 8D 31 BSR #MSEC
248 056A 84 36 JRAA #0100111000 TURN OFF HIGH VOLTAGE
249 056C A7 01 STAA #50,x
250 056E 5A UELB
251 056F 28 E8 BNE #P 20 TIMES,
252 0571 8F 08 CLR #PRM+2,x CONVERT JUTPUTS TO INPUTS
253 0573 A6 05 LDAA #PRM+1,x TURN OFF WHITE
254 0575 84 36 JRAA #0100111000
255 0577 A7 05 STAA #PRM+1,x
256 0579 C6 0A 10 LDAB #DELAY
257 057B 84 1E BSR #MSEC
258 057D 5A UELB
260 057E 28 F8 BNE #M DELAY (8) MS
261 IEND
262 0590 33 PULB
263 0591 8F 08 CLR #M
264 0594 29 0F BVS 1J CHECK ITS
265 0596 27 40 BLS 1I #BAD BIT SHOWED UP
266 0598 21 21 TYPE 2I GOOD
IF 2I NO, TYPE A NAK
LDAA #2I 0
IEND
CALL #PRINTA
SM1
BYT E #PRINTA
LDX #PIA
DECB
AND TRY AGAIN
IL
JSR #VEAR
EQU *
GIVE UP
JMP #PBADN PRINT "BAD ADDRESS" AND QUIT
ABORT
*
UNE #MILLISECOND DELAY
MSEC TST #PRM+1,x
BPL #MSEC
CMPA #PRM,x
HTS
CLEAN IT (WITH A DATA READ)
*
MEMORY MOVE
I
IF #OVER
JSR #GETRNG GET SOURCE ADDRESS RANGE
JSH #NXTADR GET DESTINATION STARTING ADDRESS
BEQ #BAD ENHOR IF NONE
LDX #0 GET BYTE
LDAA 0,x
LDX #ADR
STOKE IT WITH VERIFY
JSH #SETMEM
I-INCREMENT POINTERS
JSH #INK
BRA #M
MVEY ELSE
LWU #RAM
IEND
*
END OF MODULE
END

```

SYMBOL TABLE:

| | | | | | | | |
|--------|--------|---------|--------|--------|--------|--------|--------|
| ABORT | 0009 R | ADUM | 000E M | ADDL | 000D R | ADRS | 0482 I |
| ADR | 000C R | BURN | 0519 I | CUUNT | 000F R | DELAY | 000A A |
| EXIT | 04FD I | GETRNG | 0001 M | INCAD | 04EA I | INK | 04F1 I |
| JBAD | 0595 I | JVER | 0511 I | MUSINT | 0000 R | MONITR | 000A M |
| MOVE | 0542 I | MOVEH | 0001 A | MSEC | 0598 I | NCCJDD | 0596 I |
| NXTADR | 0002 R | PMEX | 0010 A | PRM+1 | 0430 I | PRADR | 0005 R |
| PCRLF | 0006 R | PIA | FB06 A | PRINT | 0416 I | PRINTA | 0011 A |
| PHUM | 0004 A | PRM+MAD | 0008 R | PSR | 0443 I | PSPACE | 0007 R |
| PRISTS | 0003 M | RAM | FC00 A | RASY | 0446 I | READ | 048D I |
| RNGEHR | 0004 M | SETMEM | 0008 M | V50 | 0001 A | VERM | 048F I |
| VFY | 04CE I | VFY1 | 0500 I | | | | |

CHECKSUM = 93ED

LENGTH OF USECT = 0 (0000)

LENGTH OF ISECT = 424 (01A8)

NO ERRORS, NO WARNINGS, THIS ASSEMBLY

AMI's Re-entrant self-relative Subroutine ROM: (RSRSRS) = (RS)³

Edited by Robert A. Stevens

FOREWORD

This software article is the last of a four-part series on the EVK 6800 microcomputer hardware, firmware and supporting software. This month's article covers the EVK re-entrant self-relative subroutine program library software resident in ROM.

INTRODUCTION

The cost of microprocessor software development involves many small items: the cost of assembly time, storage time, transmission time, loading time, design, development, documentation and debug. The cost of many of these items continues to accumulate even though a subroutine library exists for common functions, in particular the time and cost of transmission, loading and ROM pattern generation.

The purpose of Re-entrant Self-Relative Subroutine ROMs (RS)³ is to give the user a hardware subroutine package which exists in the breadboard design from the beginning. The programs are documented, debugged and constitute some of the most commonly performed subroutines that assembly language programmers generate.

CONCEPTS

The (RS)³ uses a number of concepts to allow flexibility in the user environment. The first concept is self-relative programming. This simply means that the program will function correctly regardless of where it is located in memory. The user will need to know where it is located so he can reference it. However, this actual location will only have to be recorded once. The self-relative program uses relative address instructions for program control and the index and stack pointer instructions for data manipulation.

The stack is used for temporary storage of data to prevent (RS)³ from being tied to fixed addresses. This allows the program to be re-entrant; i.e. the program can be called at different times without completing the previous call. This means that the same routine can be called by the interrupt processor as well as by the program which was interrupted. The concept of re-entrant code is not to be confused with recursive code; even through recur-

sive coding could have been used in the subroutine package, it is not.

The subroutine calling mechanism uses the SWI instruction followed by a single byte index for the particular subroutine invoked. This was chosen because the SWI from an internal programming viewpoint is the most convenient and the safest. It is safe because an error in a ROM can be corrected by replacing the subroutine ROM without altering any other user ROM. If direct addresses to subroutine code exist in the user's domain, his ROMs would change if the location of the routine in the (RS)³ changed.

IMPLEMENTATION

The user places the base address of the (RS)³ into the SWI vector address. Each SWI instruction requires an index byte to follow the SWI instruction where the index indicates the function to be executed. After the function is performed, the user program will continue with the instruction following the index byte. In essence, a whole new set of instructions have been created for the user which are two bytes long.

To make the entry easier, a macro call can be provided which will assemble the correct index byte when the function name is used. A set of EQU assembler commands associates the name and the index byte value.

Example:

```

      .
      .
      .
      MUL8 EQU 10
      MUL16 EQU 11
      DIV8 EQU 12
      DIV16 EQU 13
      .
      .
      .
      FUN MACRO INDEX
          SWI INDEX
          BYTE INDEX
          MEND
      .
      .
      .
      FUN MUL8
  
```


Each (RS)³ ROM will have the ability to interrogate the index byte and vector to the appropriate subroutine if it is included in the ROM. If the index extends the number of subroutines included on the ROM, the number is subtracted from the temporary index value and the next (RS)³ ROM is automatically branched to. This allows the user to select any of several subroutine sets, where each set of subroutines is represented by a separate ROM. The selected ROMs are concatenated together into a contiguous region of the user's memory space, and are automatically linked together by the index value. Thus the actual value of the index byte for any particular subroutine is the sum of the total number of subroutines in the physically previous (RS)³ ROMs plus the offset in its own ROM. It must be noted that address assignments for (RS)³ ROMs must be made beginning at 1K boundary addresses.

The 2K X 8 ROM provided with the PROTO prototyping system includes a set of (RS)³ subroutines with a slightly different linkage from the standard (RS)³ form, although the calling sequence is the same. In particular, the provision for additional subroutines in the form of other (RS)³ ROMs is limited to a total of 127 subroutines. The first additional (RS)³ ROM address must be placed in RAM location FFF4 (which can be set via the Set Memory command or modified by an initialization code in a user program). Also, since it is incorporated into a larger program, the whole of which nearly fills the 2K bytes of the ROM, the (RS)³ part of the ROM does not start on an even page boundary, making it awkward for isolated use. However, the 24 subroutines included in this ROM are available to user program calls with the SWI calling sequence, as described.

(RS)³ SUBROUTINES

The ROM Subroutine Library (RS)³ operates on a single SWI (3F) command and a second byte of offset giving the S6800 an additional set of two-byte instructions.

Each of the subroutines in the ROM are described, giving the index for the call, a mnemonic subroutine name, and a descriptive title. A brief description of the subroutine operation is also given.



Codes, the B and A accumulators, and the Index Register. No registers are altered (except the Stack Pointer, which is decremented by 5).

| | | |
|----|--------|--|
| 01 | POPALL | Pop (= Pull) All Registers Five bytes are pulled from the stack into the Condition Codes, the B and A accumulators, and the Index Register, respectively. The Stack Pointer is incremented by 5. |
| 02 | TXAB | Transfer Index Register to A and B The most significant eight bits of the Index Register are copied to the A accumulator, and the least significant eight bits are copied to the B accumulator. |
| 03 | TABX | Transfer A and B to Index Accumulator A is copied to the most significant byte position of the Index Register, and accumulator B is copied to the least significant byte position of the Index Register. |
| 04 | XABX | Exchange A and B with Index The contents of the Index Register and the two accumulators are exchanged, A with the most significant byte of X, B with the least significant byte. |
| 05 | PUSHX | Push Index Register The contents of the Index Register is pushed onto the stack. The Stack Pointer is decremented by two. |
| 06 | PULLX | Pop (= Pull) Index Register from stack Two bytes are pulled from the stack into the Index Register, and the Stack Pointer is incremented by two. |
| 07 | ADDXAB | Add Index to A and B Add the contents of the Index Register to the two accumulators, as a 16-bit sum, leaving the result in the two accumulators. The most significant byte is assumed to be in accumulator A. The condition codes are set according to the result. |

Condition Codes:
 H = carry from bit 11 to bit 12 of sum
 N = bit 15 of sum
 Z = 1 if sum is zero; else = 0

| | | | | | |
|----|--------|--|----|--------|--|
| | | V = 1 if two's complement overflow C = carry out of bit 15 of sum | 0E | SUBBX | Subtract B from Index Register Subtract the contents of the B accumulator from the Index Register, leaving the difference in the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as SUBXAB) |
| 08 | ADDABX | Add A and B to Index Register Add the contents of the two accumulators to the Index Register, leaving the 16-bit sum in the Index Register. Accumulator A is assumed to be more significant than accumulator B. The condition codes are set according to the result. Condition H = carry from bit 11 to bit 12 of sum Codes: N = bit 15 of sum Z = 1 if sum is zero, = 0 otherwise V = 1 if two's complement overflow C = carry out of bit 15 of sum | 0F | P2HEX | Print Byte in Hex The byte pointed to be the address in the Index Register is converted to hexadecimal notation in ASCII, and output to the ACIA located as follows: Memory locations FFF6—FFF7 contain an address of a pair of bytes (indirect pointer) which in turn contain the address of the ACIA Status register. FFF7 iL FFF6 iH ... i+1 aL i aH ... a+1 ACIA Data a ACIA Status Each byte of the output is stored into the ACIA Data Register after bit 1 of the Status Register is true. The Control Register of the ACIA is not altered, and the Data Register is not read by this routine. The Index Register is incremented past the byte which is output. |
| 09 | ADDAX | Add A to Index Register Add the A accumulator to the contents of the Index Register, and return the sum to the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as ADDABX) | 10 | P4HEX | Print Address in Hex The two bytes in memory pointed to by the Index Register are converted to four ASCII digits and output to the ACIA located at the address pointed to by the pointer pointed to by the byte pair at FFF6—FFF7 (see P2HEX). The Index Register is incremented by two. |
| 0A | ADDBX | Add B to Index Register Add the contents of the B accumulator to the Index Register, and leave the sum in the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as ADDABX) | 11 | PRINTA | Print the Byte in A The byte in accumulator A is output to the ACIA, the address of whose address is the locations FFF6—FFF7. No registers are altered except the ACIA Data Register. |
| 0B | SUBXAB | Subtract Index from A, B Subtract the contents of the Index Register from accumulators A and B as a 16-bit difference. The Condition Codes are set according to the result. Condition Codes: H = undefined N = bit 14 of difference Z = 1 if result is zero, = 0 otherwise V = 1 if two's complement overflow C = borrow into bit 15 of difference | 12 | PMSG | Print Message String A message string, the first byte of which is pointed to by the Index Register, is output to the ACIA, the address of whose address is in locations FFF6—FFF7. The string is terminated by an ASCII EXT (= hex 04), and the Index Register is left pointing to that byte on return. |
| 0C | SUBABX | Subtract A and B from Index Register Subtract the contents of the A and B accumulators from the Index Register, leaving the difference in the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as SUBXAB) | 13 | VALAN | Validate AlphaNumeric The character pointed to by the Index Register is analyzed, and the Carry flag is set if it is a letter or digit; if it is not a hexadecimal digit, the Overflow flag is set. Other than the condition codes, no registers are altered. |
| 0D | SUBAX | Subtract A from Index Register Subtract the contents of the A accumulator from the contents of the Index Register and return the difference to the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as SUBXAB) | | | Exit:Condition Codes: H = undefined N = undefined Z = 0 V = 0 if character in range 0—9, A—F; else = 1 |

C = 1 if character in range 0-9, A-Z; else = 0

14 INPUTA

Input ACIA byte to A
One byte is input from the ACIA, the address of whose address is at location FFF6-FFF7, and this byte is returned to accumulator A. The ACIA is not written to, and except for the A accumulator, no registers are changed. (RS)³ samples bit 0 of the status register of the ACIA, and when it goes to one, reads the Data Register. The input byte has bit 7 removed (set to zero).

15 CONHB

Convert Hex String to Binary
A string of characters in memory beginning at the address in the Index Register is scanned for valid Hexadecimal digits; when one is found, it and all immediately following hex digits are converted to a binary number, which is left in the A and B accumulators (A is more significant). When this routine is called, the maximum length of the string is in the B accumulator. On exit, the Carry flag is set to one if the conversion resulted in a valid binary number, and the Index Register is left pointing to the next character in the string, or if the string is exhausted before finding any hex digits, to the last character of the string. Max string length in B is (< 128).

Condition Codes:
H = undefined
N = undefined
Z = undefined
V = undefined
C = 1 if valid number; = 0 if not

16 INDEX

Multiply A X B and Add to Index
The contents of the A accumulator is multiplied by the contents of the B accumulator, and the product is added to the Index Register. The Condition Codes are set according to the Result.

Condition Codes: (Same as ADDABX)

17 MUL8

Multiply A Times B
Multiply the contents of the A accumulator times the content of the B accumulator, and leave the product in both accumulators as a 16-bit number, with the most significant part in A. This is an unsigned multiply, and if either or both of the factors is negative (two's complement signed) the product will not be a true signed product of the signed factors, as may be seen in this formula:
 $(-n)X(m) = (256-n)Xm = 256m + (-nm)$
The condition codes are nonetheless set according to the result.

Condition Codes:
H = undefined
N = bit 15 of product
V = 0
Z = 1 if product is zero; otherwise = D
C = 0

RS³ ASSEMBLY PROGRAM LISTING

Page 1 R5R5H 01/09/76 9128 R5R5H -- RELENTANT SELF RELATIVE SUBROUTINE ROM

| START | LOC | INSTR | STATEMENT | |
|-------|-----|-------|---|--|
| 1 | | | TITLE R5R5H -- RELENTANT SELF RELATIVE SUBROUTINE ROM | |
| 2 | | | ***** | |
| 3 | | | *(RS)**3 SUBROUTINE ROM FOR USE WITH PRUOT | |
| 4 | | | * (HS)**3 SUBROUTINE ROM FOR USE WITH PRUOT | |
| 5 | | | * VERSION 2.0 01/09/76 | |
| 6 | | | * COPYRIGHT 1976 BY AMERICAN MICROSYSTEMS INC. | |
| 7 | | | ***** | |
| 8 | | | ***** | |
| 9 | | | ***** | |
| 10 | | | ***** | |
| 11 | | | ***** | |
| 12 | | | ***** | |
| 13 | | | ***** | |
| 14 | | | ***** | |
| 15 | | | ***** | |
| 16 | | | ***** | |
| 17 | | | ***** | |
| 18 | | | ***** | |
| 19 | | | ***** | |
| 20 | | | ***** | |
| 21 | | | ***** | |
| 22 | | | ***** | |
| 23 | | | ***** | |
| 24 | | | ***** | |
| 25 | | | ***** | |
| 26 | | | ***** | |
| 27 | | | ***** | |
| 28 | | | ***** | |
| 29 | | | ***** | |
| 30 | | | ***** | |
| 31 | | | ***** | |
| 32 | | | ***** | |
| 33 | | | ***** | |
| 34 | | | ***** | |
| 35 | | | ***** | |
| 36 | | | ***** | |
| 37 | | | ***** | |
| 38 | | | ***** | |
| 39 | | | ***** | |
| 40 | | | ***** | |
| 41 | | | ***** | |
| 42 | | | ***** | |
| 43 | | | ***** | |
| 44 | | | ***** | |
| 45 | | | ***** | |
| 46 | | | ***** | |
| 47 | | | ***** | |
| 48 | | | ***** | |
| 49 | | | ***** | |
| 50 | | | ***** | |
| 51 | | | ***** | |
| 52 | | | ***** | |
| 53 | | | ***** | |
| 54 | | | ***** | |
| 55 | | | ***** | |
| 56 | | | ***** | |
| 57 | | | ***** | |
| 58 | | | ***** | |
| 59 | | | ***** | |
| 60 | | | ***** | |
| 61 | | | ***** | |
| 62 | | | ***** | |
| 63 | | | ***** | |
| 64 | | | ***** | |
| 65 | | | ***** | |
| 66 | | | ***** | |
| 67 | | | ***** | |
| 68 | | | ***** | |
| 69 | | | ***** | |
| 70 | | | ***** | |
| 71 | | | ***** | |
| 72 | | | ***** | |
| 73 | | | ***** | |
| 74 | | | ***** | |
| 75 | | | ***** | |
| 76 | | | ***** | |
| 77 | | | ***** | |
| 78 | | | ***** | |
| 79 | | | ***** | |
| 80 | | | ***** | |
| 81 | | | ***** | |
| 82 | | | ***** | |
| 83 | | | ***** | |
| 84 | | | ***** | |
| 85 | | | ***** | |
| 86 | | | ***** | |
| 87 | | | ***** | |
| 88 | | | ***** | |
| 89 | | | ***** | |
| 90 | | | ***** | |
| 91 | | | ***** | |
| 92 | | | ***** | |
| 93 | | | ***** | |
| 94 | | | ***** | |
| 95 | | | ***** | |
| 96 | | | ***** | |
| 97 | | | ***** | |
| 98 | | | ***** | |
| 99 | | | ***** | |
| 100 | | | ***** | |
| 101 | | | ***** | |
| 102 | | | ***** | |
| 103 | | | ***** | |
| 104 | | | ***** | |
| 105 | | | ***** | |
| 106 | | | ***** | |
| 107 | | | ***** | |
| 108 | | | ***** | |
| 109 | | | ***** | |
| 110 | | | ***** | |
| 111 | | | ***** | |
| 112 | | | ***** | |
| 113 | | | ***** | |
| 114 | | | ***** | |
| 115 | | | ***** | |
| 116 | | | ***** | |
| 117 | | | ***** | |
| 118 | | | ***** | |
| 119 | | | ***** | |
| 120 | | | ***** | |
| 121 | | | ***** | |
| 122 | | | ***** | |
| 123 | | | ***** | |
| 124 | | | ***** | |
| 125 | | | ***** | |
| 126 | | | ***** | |
| 127 | | | ***** | |
| 128 | | | ***** | |
| 129 | | | ***** | |
| 130 | | | ***** | |
| 131 | | | ***** | |
| 132 | | | ***** | |
| 133 | | | ***** | |
| 134 | | | ***** | |
| 135 | | | ***** | |
| 136 | | | ***** | |
| 137 | | | ***** | |
| 138 | | | ***** | |
| 139 | | | ***** | |
| 140 | | | ***** | |
| 141 | | | ***** | |
| 142 | | | ***** | |
| 143 | | | ***** | |
| 144 | | | ***** | |
| 145 | | | ***** | |
| 146 | | | ***** | |
| 147 | | | ***** | |
| 148 | | | ***** | |
| 149 | | | ***** | |
| 150 | | | ***** | |
| 151 | | | ***** | |
| 152 | | | ***** | |
| 153 | | | ***** | |
| 154 | | | ***** | |
| 155 | | | ***** | |
| 156 | | | ***** | |
| 157 | | | ***** | |
| 158 | | | ***** | |
| 159 | | | ***** | |
| 160 | | | ***** | |
| 161 | | | ***** | |
| 162 | | | ***** | |

SOFTWARE SECTION

MICROCOMPUTER DEVELOPMENT SOFTWARE

```

183 *
184 * MELUPT "PULLED" REGISTERS
185 *
186 0001 C0 05 * LDA B #5 FIVE OF THEM
187 0010 A0 09 * LDA A UC+7,X OFFSET OF 7
188 0012 A7 02 * STA A UC,X
189 0014 08 * JNB DEC B
190 0015 54 * DEC B
191 0016 20 F8 * BNE IC
192 *
193 * SHIFT EVENTING OVER
194 *
195 0018 C0 09 * LDA B #9 NINE BYTES
196 001A A0 09 * LDA A UCL+5,X OFFSET 5
197 001C A7 00 * STA A URL,X
198 001E 09 * JNB DEC B
199 001F 54 * DEC B
200 0020 20 F8 * BNE IS
201 *
202 * FINALLY INCREMENT SP
203 *
204 0022 51 * INS
205 0023 51 * INS
206 0024 51 * INS
207 0025 51 * INS
208 0026 51 * INS
209 0027 39 * MTS
210 *
211 * TRANSFER X TO A,B
212 *
213 0028 50 * TABD ISX
214 0029 A6 05 * LDA A URM,X X HIGH
215 002B E0 00 * LDA B URL,X X LOW
216 002D A7 04 * STA A URL,X TO A
217 002F E7 05 * STA B URL,X TO B
218 *
219 0031 34 * HIS
220 *
221 * TRANSFER A,B TO X
222 *
223 0032 50 * TABX ISX
224 0033 A6 04 * LDA A UR,X A
225 0035 A7 05 * STA A UR,X TO X HIGH
226 *
227 0037 A6 05 * LDA A UR,X B
228 0039 A7 06 * STA A URL,X TO X LOW
229 *
230 003B 39 * HIS
231 *
232 * LALTRIGE A,X A,X
233 *
234 003C 50 * ADPA EQU *
235 *
236 * LOWEST STACK
237 *
238 * PUSH SHM SHL C B A XH XL URM URL XH XL
239 *
240 003D 50 * ADPA EQU *
241 *
242 * MOVE STACK DOWN TWO
243 *
244 003E 00 05 * LDA A #9 MOVE TOTAL OF 9 BYTES
245 0040 E0 02 * STA B Z,X
246 0042 E7 00 * STA B URL,X
247 0044 08 * JNB URL,X
248 0046 4A * DEC A
249 0048 20 F8 * BNE IA
250 *
251 * STACK MOVED -- INSEMI A
252 *
253 0049 50 * TABX ISX
254 004A A6 05 * LDA A URM,X
255 004C A7 04 * STA A URM,X
256 004E A7 0A * STA A URL,X
257 *
258 0050 59 * HIS
259 *
260 * STACK UNRET
261 *
262 * SHM SHL C B A XH XL URM URL XH XL
263 *
264 * SP
265 *
266 * PUL X
267 *
268 * LOCAL
269 *
270 0051 50 * ADPA EQU *
271 *
272 * GET X FROM STACK
273 *
274 0052 30 * TABX ISX
275 0053 A6 04 * LDA A UR,X COMMENT X ON STACK
276 0055 A7 04 * STA A URL,X NEW X
277 0057 A6 04 * LDA A URL,X
278 0059 A7 06 * STA A URL,X
279 *
280 * MOVE UP TWO
281 *
282 005A 00 05 * LDA A #9 BYTE COUNT
283 005C E0 02 * STA B Z,X
284 005E E7 00 * STA B URL,X
285 0060 04 * DEC A
286 0062 4A * DEC A
287 0064 20 F8 * BNE IA
288 *
289 * UPDATE SP
290 *
291 0065 51 * INS
292 0066 51 * INS
293 *
294 0067 59 * HIS
295 *
296 * LOCAL
297 *
298 * ADU X TO A,B
299 *
300 0068 50 * ADPA EQU *
301 *
302 * ADU AND TO X
303 *
304 0069 50 * ADPA EQU *
305 006A A6 04 * LDA A UR,X
306 006C A7 04 * STA A URL,X
307 *
308 * LLU SHARED BY ADUAS, IDEA
309 *
310 006D 50 * ADPA EQU *
311 006E A6 04 * LDA A URL,X ADD VAL TO US
312 006F A7 04 * STA A URL,X STORE INTO URL
313 *
314 0070 E4 05 * ADU B URM,X ADD VAL TO UA
315 0072 E7 05 * STA B URL,X SAVE STATUS
316 0074 E7 05 * STA B URL,X STORE INTO URM
317 *
318 0075 02 00 * TST URL,X TEST URL BYTE FROM ZCU
319 *
320 * LLU SHARED BY ADUAS, MULC, MULB
321 *
322 0076 50 * ADPA EQU *
323 0077 50 * ADPA EQU *
324 0078 50 * ADPA EQU *
325 0079 50 * ADPA EQU *
326 007A 50 * ADPA EQU *
327 007B 50 * ADPA EQU *
328 007C 50 * ADPA EQU *
329 007D 50 * ADPA EQU *
330 007E 50 * ADPA EQU *
331 007F 50 * ADPA EQU *
332 0080 50 * ADPA EQU *
333 0081 50 * ADPA EQU *
334 0082 50 * ADPA EQU *
335 0083 50 * ADPA EQU *
336 0084 50 * ADPA EQU *
337 0085 50 * ADPA EQU *
338 0086 50 * ADPA EQU *
339 0087 50 * ADPA EQU *
340 0088 50 * ADPA EQU *
341 0089 50 * ADPA EQU *
342 008A 50 * ADPA EQU *
343 008B 50 * ADPA EQU *
344 008C 50 * ADPA EQU *
345 008D 50 * ADPA EQU *
346 008E 50 * ADPA EQU *
347 008F 50 * ADPA EQU *
348 0090 50 * ADPA EQU *
349 0091 50 * ADPA EQU *
350 0092 50 * ADPA EQU *
351 0093 50 * ADPA EQU *
352 0094 50 * ADPA EQU *
353 0095 50 * ADPA EQU *
354 0096 50 * ADPA EQU *
355 0097 50 * ADPA EQU *
356 0098 50 * ADPA EQU *
357 0099 50 * ADPA EQU *
358 009A 50 * ADPA EQU *
359 009B 50 * ADPA EQU *
360 009C 50 * ADPA EQU *
361 009D 50 * ADPA EQU *
362 009E 50 * ADPA EQU *
363 009F 50 * ADPA EQU *
364 00A0 50 * ADPA EQU *
365 00A1 50 * ADPA EQU *
366 00A2 50 * ADPA EQU *
367 00A3 50 * ADPA EQU *
368 00A4 50 * ADPA EQU *
369 00A5 50 * ADPA EQU *
370 00A6 50 * ADPA EQU *
371 00A7 50 * ADPA EQU *
372 00A8 50 * ADPA EQU *
373 00A9 50 * ADPA EQU *
374 00AA 50 * ADPA EQU *
375 00AB 50 * ADPA EQU *
376 00AC 50 * ADPA EQU *
377 00AD 50 * ADPA EQU *
378 00AE 50 * ADPA EQU *
379 00AF 50 * ADPA EQU *
380 00B0 50 * ADPA EQU *
381 00B1 50 * ADPA EQU *
382 00B2 50 * ADPA EQU *
383 00B3 50 * ADPA EQU *
384 00B4 50 * ADPA EQU *
385 00B5 50 * ADPA EQU *
386 00B6 50 * ADPA EQU *
387 00B7 50 * ADPA EQU *
388 00B8 50 * ADPA EQU *
389 00B9 50 * ADPA EQU *
390 00BA 50 * ADPA EQU *
391 00BB 50 * ADPA EQU *
392 00BC 50 * ADPA EQU *
393 00BD 50 * ADPA EQU *
394 00BE 50 * ADPA EQU *
395 00BF 50 * ADPA EQU *
396 00C0 50 * ADPA EQU *
397 00C1 50 * ADPA EQU *
398 00C2 50 * ADPA EQU *
399 00C3 50 * ADPA EQU *
400 00C4 50 * ADPA EQU *
401 00C5 50 * ADPA EQU *
402 00C6 50 * ADPA EQU *
403 00C7 50 * ADPA EQU *
404 00C8 50 * ADPA EQU *
405 00C9 50 * ADPA EQU *
406 00CA 50 * ADPA EQU *
407 00CB 50 * ADPA EQU *
408 00CC 50 * ADPA EQU *
409 00CD 50 * ADPA EQU *
410 00CE 50 * ADPA EQU *
411 00CF 50 * ADPA EQU *
412 00D0 50 * ADPA EQU *
413 00D1 50 * ADPA EQU *
414 00D2 50 * ADPA EQU *
415 00D3 50 * ADPA EQU *
416 00D4 50 * ADPA EQU *
417 00D5 50 * ADPA EQU *
418 00D6 50 * ADPA EQU *
419 00D7 50 * ADPA EQU *
420 00D8 50 * ADPA EQU *
421 00D9 50 * ADPA EQU *
422 00DA 50 * ADPA EQU *
423 00DB 50 * ADPA EQU *
424 00DC 50 * ADPA EQU *
425 00DD 50 * ADPA EQU *
426 00DE 50 * ADPA EQU *
427 00DF 50 * ADPA EQU *
428 00E0 50 * ADPA EQU *
429 00E1 50 * ADPA EQU *
430 00E2 50 * ADPA EQU *
431 00E3 50 * ADPA EQU *
432 00E4 50 * ADPA EQU *
433 00E5 50 * ADPA EQU *
434 00E6 50 * ADPA EQU *
435 00E7 50 * ADPA EQU *
436 00E8 50 * ADPA EQU *
437 00E9 50 * ADPA EQU *
438 00EA 50 * ADPA EQU *
439 00EB 50 * ADPA EQU *
440 00EC 50 * ADPA EQU *
441 00ED 50 * ADPA EQU *
442 00EE 50 * ADPA EQU *
443 00EF 50 * ADPA EQU *
444 00F0 50 * ADPA EQU *
445 00F1 50 * ADPA EQU *
446 00F2 50 * ADPA EQU *
447 00F3 50 * ADPA EQU *
448 00F4 50 * ADPA EQU *
449 00F5 50 * ADPA EQU *
450 00F6 50 * ADPA EQU *
451 00F7 50 * ADPA EQU *
452 00F8 50 * ADPA EQU *
453 00F9 50 * ADPA EQU *
454 00FA 50 * ADPA EQU *
455 00FB 50 * ADPA EQU *
456 00FC 50 * ADPA EQU *
457 00FD 50 * ADPA EQU *
458 00FE 50 * ADPA EQU *
459 00FF 50 * ADPA EQU *

```

```

340 00FA 4B 05 * LDA A UR,X
341 00FC 20 F7 * BNE ADDZ
342 *
343 *
344 *
345 * SUBTRACT A FROM A,B
346 *
347 00FE 30 * SUBRAB ISX
348 00FF 00 04 * DSH XABX+1
349 00A1 00 03 * DSH XABX+1
350 00A3 20 90 * BNA XABX+1
351 *
352 *
353 * SUBTRACT A,B FROM X
354 *
355 00A5 50 * SUBRAX EQU *
356 00A6 E0 05 * LDA B URM,X
357 00A8 A0 06 * LDA A URL,X
358 *
359 00AA A0 03 * SUB A URL,X
360 00AC A7 00 * STA A URL,X
361 *
362 00AE E2 04 * SBC B UA,X
363 00B0 20 04 * BNA STAU,X
364 *
365 *
366 *
367 *
368 *
369 00B2 50 * SUBRAX EQU *
370 00B3 E0 04 * LDA B UR,X
371 00B5 A0 00 * SUB LDA A URL,X
372 00B7 10 * DSH XABX+1
373 00B8 A7 06 * STA A URL,X SUB A FROM XL
374 * STORE XL
375 *
376 00BA E0 05 * LDA B UR,X
377 00BC C2 00 * SBC B #0
378 00BE 20 C6 * MRA STAU,X
379 *
380 *
381 *
382 *
383 *
384 00C0 50 * SUBRAX EQU *
385 00C1 E0 03 * LDA B UR,X
386 00C3 20 F0 * MRA ISUB
387 *
388 *
389 * INVERT A+B (SAVE USENA,B)
390 *
391 *
392 *
393 00C5 00 11 * INDEB EQU *
394 *
395 * EXCHANGE A & B TO SHAKE CODE W/ ADUASX
396 *
397 00C7 37 * PSH B
398 00C8 10 * PSH A
399 00C9 32 * PUL A
400 00CA 30 * ISX
401 00CB 20 B3 * BNA ADDAB
402 *
403 *
404 *
405 *
406 *
407 00CD 00 04 * MULB EQU *
408 00CE 10 * BSH MPTB
409 00D0 E7 03 * STA B UR,X
410 00D2 A7 04 * STA A UR,X SAVE RESULT
411 00D4 07 10 * DSH XABX+1 SET UP M BIT
412 00D5 50 * TST B
413 00D6 20 B3 * JMPTZ BNA TESTZ UPDATE USER C & RETURN
414 *
415 *
416 *
417 *
418 *
419 *
420 *
421 *
422 *
423 *
424 *
425 *
426 *
427 *
428 *
429 *
430 *
431 *
432 *
433 *
434 *
435 *
436 *
437 *
438 *
439 *
440 *
441 *
442 *
443 *
444 *
445 *
446 *
447 *
448 *
449 *
450 *
451 *
452 *
453 *
454 *
455 *
456 *
457 *
458 *
459 *
460 *
461 *
462 *
463 *
464 *
465 *
466 *
467 *
468 *
469 *
470 *
471 *
472 *
473 *
474 *
475 *
476 *
477 *
478 *
479 *
480 *
481 *
482 *
483 *
484 *
485 *
486 *
487 *
488 *
489 *
490 *
491 *
492 *
493 *
494 *
495 *
496 *
497 *
498 *
499 *
500 *
501 *
502 *
503 *
504 *
505 *
506 *
507 *
508 *
509 *
510 *
511 *
512 *
513 *
514 *
515 *
516 *
517 *
518 *
519 *
520 *
521 *
522 *
523 *
524 *
525 *
526 *
527 *
528 *
529 *
530 *
531 *
532 *
533 *
534 *
535 *
536 *
537 *
538 *
539 *
540 *
541 *
542 *
543 *
544 *
545 *
546 *
547 *
548 *
549 *
550 *
551 *

```

SOFTWARE SECTION

MICROCOMPUTER DEVELOPMENT SOFTWARE

552 *
553 LOCAL EQU *
554 *
555 0721 A6 00 U7E7 I PHEX EQU *
556 0720 00 20 LSA A 01 GET THE CHAN
557 0720 10 PSH A *
558 0720 00 00 LDA A 01X CONVERT THE RIGHT NIBBLE AND RESULT IN A
559 0720 00 00 LDA A 01X SAVE IT
560 0720 00 00 BSH ASCIIL GET CHAN AGAIN
561 0720 00 00 BSH ASCIIL CONVERT THE LEFT NIBBLE INTO A
562 0720 00 00 PUL A * PRINT A REG CHAN
563 0720 00 10 BSH PUTA RECOVER SAVED
564 * *****
565 * INCREMENT THE USEMS X IN THE STACK
566 *****
567 LOCAL EQU *
568 *
569 0735 30 0735 I PINEX EQU *
570 0730 00 00 INC USEM,X SP IS +2 SINCE TWO HSR DUAY IN CALLS
571 0730 20 02 INC MEMO,X INC MEMORY & LOW
572 0730 20 02 DNE INTS JVEN FLUX MEANS INC HIGH PART
573 0730 00 11 INC USEM2,X YES -- INC HIGH
574 0730 30 INTS INTS EXIT
575 *
576 * PRINT THE CHAN USEMS A
577 *
578 *
579 0730 30 0730 I PPRINT EQU *
580 0730 00 00 LDA A 01X GET CHAN
581 0730 00 00 LOCAL EQU *
582 *
583 * PRINT CHAN IN DESIGNATED REG
584 * ALIA ADDRESS IN X
585 *
586 *
587 *
588 *
589 *
590 *
591 *
592 *
593 *
594 *
595 *
596 *
597 *
598 *
599 *
600 *
601 *
602 *
603 *
604 *
605 *
606 *
607 *
608 *
609 *
610 *
611 *
612 *
613 *
614 *
615 *
616 *
617 *
618 *
619 *
620 *
621 *
622 *
623 *
624 *
625 *
626 *
627 *
628 *
629 *
630 *
631 *
632 *
633 *
634 *
635 *
636 *
637 *
638 *
639 *
640 *
641 *
642 *
643 *
644 *
645 *
646 *
647 *
648 *
649 *
650 *
651 *
652 *
653 *
654 *
655 *
656 *
657 *
658 *
659 *
660 *
661 *
662 *
663 *
664 *
665 *
666 *
667 *
668 *
669 *
670 *
671 *
672 *
673 *
674 *
675 *
676 *
677 *
678 *
679 *
680 *
681 *
682 *
683 *
684 *
685 *
686 *
687 *
688 *
689 *
690 *
691 *
692 *
693 *
694 *
695 *
696 *
697 *
698 *
699 *
700 *
701 *
702 *
703 *
704 *
705 *
706 *
707 *
708 *
709 *
710 *
711 *
712 *
713 *
714 *
715 *
716 *
717 *
718 *
719 *
720 *
721 *
722 *
723 *
724 *
725 *
726 *
727 *
728 *
729 *
730 *
731 *
732 *
733 *
734 *
735 *
736 *
737 *
738 *
739 *
740 *
741 *
742 *
743 *
744 *
745 *
746 *
747 *
748 *
749 *
750 *
751 *
752 *
753 *
754 *
755 *
756 *
757 *
758 *
759 *
760 *
761 *
762 *
763 *
764 *
765 *
766 *
767 *
768 *
769 *
770 *
771 *
772 *
773 *
774 *
775 *
776 *
777 *
778 *
779 *
780 *
781 *
782 *
783 *
784 *
785 *
786 *
787 *
788 *
789 *
790 *
791 *
792 *
793 *
794 *
795 *
796 *
797 *
798 *
799 *
800 *
801 *
802 *
803 *
804 *
805 *
806 *
807 *
808 *
809 *
810 *
811 *
812 *
813 *
814 *
815 *
816 *
817 *
818 *
819 *
820 *
821 *
822 *
823 *
824 *
825 *
826 *
827 *
828 *
829 *
830 *
831 *
832 *
833 *
834 *
835 *
836 *
837 *
838 *
839 *
840 *
841 *
842 *
843 *
844 *
845 *
846 *
847 *
848 *
849 *
850 *
851 *
852 *
853 *
854 *
855 *
856 *
857 *
858 *
859 *
860 *
861 *
862 *
863 *
864 *
865 *
866 *
867 *
868 *
869 *
870 *
871 *
872 *
873 *
874 *
875 *
876 *
877 *
878 *
879 *
880 *
881 *
882 *
883 *
884 *
885 *
886 *
887 *
888 *
889 *
890 *
891 *
892 *
893 *
894 *
895 *
896 *
897 *
898 *
899 *
900 *
901 *
902 *
903 *
904 *
905 *
906 *
907 *
908 *
909 *
910 *
911 *
912 *
913 *
914 *
915 *
916 *
917 *
918 *
919 *
920 *
921 *
922 *
923 *
924 *
925 *
926 *
927 *
928 *
929 *
930 *
931 *
932 *
933 *
934 *
935 *
936 *
937 *
938 *
939 *
940 *
941 *
942 *
943 *
944 *
945 *
946 *
947 *
948 *
949 *
950 *
951 *
952 *
953 *
954 *
955 *
956 *
957 *
958 *
959 *
960 *
961 *
962 *
963 *
964 *
965 *
966 *
967 *
968 *
969 *
970 *
971 *
972 *
973 *
974 *
975 *
976 *
977 *
978 *
979 *
980 *
981 *
982 *
983 *
984 *
985 *
986 *
987 *
988 *
989 *
990 *
991 *
992 *
993 *
994 *
995 *
996 *
997 *
998 *
999 *
1000 *

722 LOCAL EQU *
723 *
724 *
725 *
726 *
727 *
728 *
729 *
730 *
731 *
732 *
733 *
734 *
735 *
736 *
737 *
738 *
739 *
740 *
741 *
742 *
743 *
744 *
745 *
746 *
747 *
748 *
749 *
750 *
751 *
752 *
753 *
754 *
755 *
756 *
757 *
758 *
759 *
760 *
761 *
762 *
763 *
764 *
765 *
766 *
767 *
768 *
769 *
770 *
771 *
772 *
773 *
774 *
775 *
776 *
777 *
778 *
779 *
780 *
781 *
782 *
783 *
784 *
785 *
786 *
787 *
788 *
789 *
790 *
791 *
792 *
793 *
794 *
795 *
796 *
797 *
798 *
799 *
800 *
801 *
802 *
803 *
804 *
805 *
806 *
807 *
808 *
809 *
810 *
811 *
812 *
813 *
814 *
815 *
816 *
817 *
818 *
819 *
820 *
821 *
822 *
823 *
824 *
825 *
826 *
827 *
828 *
829 *
830 *
831 *
832 *
833 *
834 *
835 *
836 *
837 *
838 *
839 *
840 *
841 *
842 *
843 *
844 *
845 *
846 *
847 *
848 *
849 *
850 *
851 *
852 *
853 *
854 *
855 *
856 *
857 *
858 *
859 *
860 *
861 *
862 *
863 *
864 *
865 *
866 *
867 *
868 *
869 *
870 *
871 *
872 *
873 *
874 *
875 *
876 *
877 *
878 *
879 *
880 *
881 *
882 *
883 *
884 *
885 *
886 *
887 *
888 *
889 *
890 *
891 *
892 *
893 *
894 *
895 *
896 *
897 *
898 *
899 *
900 *
901 *
902 *
903 *
904 *
905 *
906 *
907 *
908 *
909 *
910 *
911 *
912 *
913 *
914 *
915 *
916 *
917 *
918 *
919 *
920 *
921 *
922 *
923 *
924 *
925 *
926 *
927 *
928 *
929 *
930 *
931 *
932 *
933 *
934 *
935 *
936 *
937 *
938 *
939 *
940 *
941 *
942 *
943 *
944 *
945 *
946 *
947 *
948 *
949 *
950 *
951 *
952 *
953 *
954 *
955 *
956 *
957 *
958 *
959 *
960 *
961 *
962 *
963 *
964 *
965 *
966 *
967 *
968 *
969 *
970 *
971 *
972 *
973 *
974 *
975 *
976 *
977 *
978 *
979 *
980 *
981 *
982 *
983 *
984 *
985 *
986 *
987 *
988 *
989 *
990 *
991 *
992 *
993 *
994 *
995 *
996 *
997 *
998 *
999 *
1000 *