
# FAIRCHILD SEMICONDUCTOR

LOW POWER SCHOTTKY AND MACROLOGIC™TTL



## LOW POWER SCHOTTKY AND MACROLOGIC™TTL






464 Ellis Street, Mountain View, California 94042

## **TABLE OF CONTENTS**

Page
INTRODUCTION 1-1 General Description 1-3 Circuit Characteristics 1-4 Input Configuration 1-4 Output Configuration 1-4 Output Characteristics 1-5 AC Switching Characteristics 1-6 Definition of Terms and Symbols 1-7
DESIGN CONSIDERATIONS       2-1         Supply Voltage and Temperature Range       2-3         Noise Immunity       2-3         Fan-in and Fan-out       2-4         Wired-OR Applications       2-5         Unused Inputs       2-5         Interconnection Delays       2-6
DEVICE INDEX AND SELECTOR INFORMATION 3-1 Numerical Index of Devices 3-2 SSI Selector and Replacement Guide 3-6 MSI Selector Guide by Function 3-12
SSI DATA SHEETS
MSI DATA SHEETS 5-1
MACROLOGIC™ TTL DATA SHEETS
ORDERING INFORMATION AND PACKAGE OUTLINES
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

# LOW POWER SCHOTTKY AND MACROLOGIC TILL



INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS description of the state of	4
MSI DATA SHEETS	5
MACROLOGIC™ TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7
FAIRCHILD FIELD SALES OFFICES,	

SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS


### INTRODUCTION

General Description — For many years TTL has been the most popular digital integrated circuit technology, offering a good compromise between cost, speed, power consumption and ease of use. As the price of TTL circuits decreased and the average IC complexity increased to MSI (medium scale integration), the cost and size of the power supply and the difficulty of removing the heat dissipated in the TTL circuits became increasingly important factors. Recent improvements in semiconductor processing have made it possible to not only reduce TTL power consumption significantly, but also to improve the speed over that of standard TTL.

Fairchild's 9LS Low Power Schottky TTL family combines a current and power reduction by a factor 5 (compared to 7400 TTL) with anti-saturation Schottky diode clamping and advanced processing, using shallower diffusions and higher sheet resistivity to achieve circuit performance better than conventional TTL. With a full complement of popular TTL functions available in 9LS and the new, more complex and powerful LSI MACRO-LOGIC™ circuits introduced in 1975, Low Power Schottky is destined to become the dominating TTL logic family.

9LS represents more than just a conventional speed versus power trade-off. This is best illustrated by *Figure 1* which compares 9LS to other TTL technologies. Note that 9LS dissipates eleven times less power than 9S or 74S, suffering a delay increase of only 1.7 times. 9L (Fairchild's Low Power non-Schottky family) by comparison also dissipates eleven times less power than 74H, and 74L dissipates ten times less power than 74N, but both suffer a delay increase of 3.4 times.

The performance of 9LS is not just the result of Schottky clamping. 9LS is four times faster than 9L at the same power dissipation, while 9S and 74S are only two times faster than 74H at the same power. The new and higher level of efficiency exhibited by 9LS is made pos-




sible by advanced processing, which provides better switching transistors without any sacrifice in manfacturability.

To the system designer the advantages of this new TTL family are many:

- Less supply current allows smaller, cheaper power supplies, reducing equipment cost, size and weight.
- Lower power consumption means less heat is generated, which simplifies thermal design. Packing density can be increased or cooling requirements reduced, or perhaps both. The number of cooling fans can be reduced, or slower, quieter ones substituted.
- Reliability is enhanced, since lower dissipation causes less chip temperature rise above ambient; lower junction temperature increases MTBF. Also, lower chip current densities minimizes metal related failure mechanisms.
- Less noise is generated, since the improved transistors and lower operating currents lead to much smaller current spikes than standard TTL, which means that fewer or smaller power supply decoupling capacitors are needed. In addition, load currents are only 25% of standard TTL and 20% of HTTL, which means that when a logic transition occurs the current changes along signal lines are proportionately smaller, as are the changes in ground current. Rise and fall times, and thus wiring rules, are the same as for standard TTL and more relaxed than for HTTL or STTL.
- Simplified MOS to TTL interfacing is provided, since the input load current of LSTTL is only 25% of a standard TTL load.
- Ideally suited for CMOS to TTL interfacing. All Fairchild CMOS and most other 4000 or 74C CMOS are designed to drive one 9LS input load at 5.0 V. The 9LS can also interface directly with CMOS operating up to 15 V due to the high voltage Schottky input diodes.
- Best TTL to MOS or CMOS driver. With the modest input current of MOS or CMOS as a load, any 9LS output will rise up to within 1 V of V<sub>CC</sub>, and can be pulled up to 10 V with an external resistor.
- Interfaces directly with other TTL types, as indicated in the input and output loading tables.
- The functions and pinouts are the same as the familiar 7400/9300 series, which means that no extensive learning period is required to become adept in their use.

#### **Circuit Characteristics**

The 9LS circuit features are easiest explained by using the 9LS00 2-input NAND gate as an example. The input/output circuits of all 9LS TTL, including, SSI, MSI and MACROLOGIC are almost identical. While the logic function and the basic structure of 9LS circuits are the same as conventional TTL, there are also significant differences, as explained below:




#### Input Configuration

LSTTL is considered part of the TTL family, but it does not use the multi-emitter input structure that originally gave TTL its name. All 9LS TTL, with the exception of some early designs (see Note 1), employ a DTL-type input circuit which uses Schottky diodes to perform the AND function. Compared to the classical multi-emitter structure, this circuit is faster and it increases the input breakdown voltage to 15 V. Each input has a Schottky clamping diode which conducts when an input signal goes negative, as indicated by the input characteristic of Figure 3. This helps to simplify interfacing with those MOS circuits whose output signal tends to go negative. For a long TTL interconnection, which acts like a transmission line, the clamp diode acts as a termination for a negative-going signal and thus minimizes ringing. Otherwise, ringing could become significant when the finite delay along an interconnection is greater than one-fourth the fall time of the driving signal.

The effective capacitance of an LSTTL input is approximately 3.3 pF. For an input which serves more than one internal function, each additional function adds 1.5 pF.

Note 1. The 9LS03, 05, 22, 74, 109, 112, 113 and 114 use transistor inputs at present, but will be redesigned by the first part of 1976 to incorporate diode inputs.



#### **Output Configuration**

The output circuits of 9LS Low Power Schottky TTL have several features not found in conventional TTL. A few of these features are discussed below.

- The base of the pull-down output transistor is returned to ground through a resistor-transistor network instead of through a simple resistor. This squares up the transfer characteristics since it prevents conduction in the phase-splitter until base current is supplied to the pull-down output transistor. This also improves the propagation delay and transition time. (See Figure 4)
- The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a 5 kΩ resistor to the output terminal. (Unlike 74H and 74S where it is returned to ground, which is a more power consuming configuration). This configuration allows the output to pull-up to one V<sub>BE</sub> below V<sub>CC</sub> for low values of output current.
- As a unique feature, the 9LS outputs use a Schottky diode in series with the Darlington collector resistor. This diode allows the output to be pulled substantially higher than  $V_{CC}$  (e.g., to  $\pm 10$  V, convenient for interfacing with CMOS). For the same reason the parasistic diode of the base return resistor is connected to the Darlington common collector, not to V<sub>CC</sub>. Some early 9LS designs - the 9LS00, 02, 04, 10, 11, 20, 32, 74, 109, 112, 113 and 114 - do not have the diode in series with the Darlington collector resistor. These outputs are, therefore, clamped one diode drop above the positive supply voltage (V<sub>CC</sub>). These older circuits also contain a "speed-up" diode that supplies additional phase splitter current while the output goes from HIGH to LOW and also limits the maximum output voltage to one diode drop above V<sub>CC</sub>. Since this is the fastest transition even without additional speed-up, this diode is omitted in all new designs.

#### **Output Characteristics**

Figure 5 shows the LOW state output characteristics. For low I<sub>OL</sub> values, the pull-down transistor is clamped out of deep saturation which contributes to speed. The curves also show the clamping effect when I<sub>OL</sub> tends to go negative, as it often does due to reflections on a long interconnection after a negative-going transition. This clamping effect helps to minimize ringing.


The waveform of a rising output signal resembles an exponential, except that the signal is slightly rounded at the beginning of the rise. Once past this initial rounded portion, the starting edge rate is approximately 0.5 V/ns with a 15 pF load and 0.25 V/ns with a 50 pF load. For analytical purposes, the rising waveform can be approximated by the following expression.

$$v(t) = V_{OL} + 3.7 [1 - exp (-t/T)]$$

where

T = 8 ns for 
$$C_L$$
 = 15 pF  
= 16 ns for  $C_I$  = 50 pF

The waveform of a falling output signal resembles that part of a cosine wave between angles of 0° and 180°. Fall times from 90% to 10% are approximately 4.5 ns with a 15 pF load and 8.5 ns with a 50 pF load. Equivalent edge rates are approximately 0.8 V/ns and 0.4 V/ns, respectively. For analytical purposes, the falling waveform can be approximated by the following expression.



$$v(t) = V_{OL} + 1.9 \mu(t) [1 + \cos \omega t] - 1.9 \mu(t-a) [1 + \cos \omega (t-a)]$$

where

$$\mu(t) = 0 \text{ for } t < 0$$
  
= 1 for t > 0

and

$$\mu(t-a) = 0 \text{ for } t < a$$
  
= 1 for t > a

For t in nanoseconds and 
$$C_L$$
 = 15 pF,

$$a = 7.5 \text{ ns. } \omega = 0.42$$

For 
$$C_L = 50 pF$$
,

$$a = 14 \text{ ns}, \ \omega = 0.23$$

#### **AC Switching Characteristics**

The average propagation delay of a Low Power Schottky gate is 5 ns at a load of 15 pF as shown in *Figure 6*. The delay times increase at an average of 0.08 ns/pF for larger values of capacitance load. These delay times are relatively insensitive to variations in power supply and temperature. The average propagation delay time changes less than 1.0 ns over temperature and less than

0.5 ns with  $V_{CC}$  for the military temperature and voltage ranges. (See *Figures 8* and 9).

The power versus frequency characteristics of the 9LS family, as shown in *Figure 7*, indicate that at operating frequencies above 1 MHz the Low Power Schottky devices are more efficient than CMOS for most applications.




Fig. 6.




Fig. 8.




Fig. 7.




Fig. 9.

#### **DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET**

**CURRENTS** — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

 $\label{eq:CC} \textbf{Supply current} - \text{The current flowing into the V}_{\text{CC}} \text{ supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.}$ 

Input HIGH current — The current flowing into an input when a specified HIGH voltage is applied.

I<sub>IL</sub> Input LOW current – The current flowing out of an input when a specified LOW voltage is applied.

Output HIGH current — The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the I<sub>OH</sub> is the current flowing out of an output which is in the HIGH state.

I<sub>OL</sub> Output LOW current – The current flowing into an output which is in the LOW state.

I<sub>OS</sub>
Output short circuit current — The current flowing out of an output which is in the HIGH state when that output is short circuited to ground (or other specified potential).

I<sub>OZH</sub>
Output off current HIGH — The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.

Output off current LOW – The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

**VOLTAGES** – All voltages are referenced to ground. Negative voltage limits are specified as absolute values (*i.e.*, –10 V is greater than –1.0 V).

V<sub>CC</sub> Supply voltage – The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

V<sub>CD(MAX)</sub>
Input clamp diode voltage — The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.

V<sub>IH</sub> Input HIGH voltage — The range of input voltages that represents a logic HIGH in the system.

V<sub>IH(MIN)</sub> Minimum input HIGH voltage — The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

V<sub>IL</sub> Input LOW voltage — The range of input voltages that represents a logic LOW in the system.

V<sub>IL(MAX)</sub> Maximum input LOW voltage — The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

V<sub>OH(MIN)</sub> Output HIGH voltage — The minimum voltage at an output terminal for the specified output current I<sub>OH</sub> and at the minimum value of V<sub>CC</sub>.

V<sub>OL(MAX)</sub> Output LOW voltage — The maximum voltage at an output terminal sinking the maximum specified load current I<sub>OL</sub>.

### DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET (Cont'd)

- V<sub>T+</sub> Positive-going threshold voltage The input voltage of a variable threshold device (*i.e.*, Schmitt Trigger) that is interpreted as a V<sub>IH</sub> as the input transition rises from below V<sub>T</sub>-(MIN).
- $V_{T-}$  Negative-going threshold voltage The input voltage of a variable threshold device (i.e., Schmitt Trigger) that is interpreted as a  $V_{IL}$  as the input transition falls from above  $V_{T+(MAX)}$ .

#### **AC SWITCHING PARAMETERS**

- f<sub>MAX</sub>

  Toggle frequency/operating frequency The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.
- tpLH Propagation delay time The time between the specified reference points, normally 1.3 V on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level.
- tpHL Propagation delay time The time between the specified reference points, normally 1.3 V on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level.
- t<sub>W</sub> Pulse width The time between 1.3 V amplitude points on the leading and trailing edges of a pulse.
- th

  Hold time The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.
- ts


  Set-up time The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
- tpHZ

  Output disable time (of a 3-state output) from HIGH level The time between the 1.3 V level on the input and a voltage 0.5 V below the steady state output HIGH level with the 3-state output changing from the defined HIGH level to a high-impedance (off) state.
- t<sub>PLZ</sub>
  Output disable time (of a 3-state output) from LOW level The time between the 1.3 V level on the input and a voltage 0.5 V above the steady state output LOW level with the 3-state output changing from the defined LOW level to a high-impedance (off) state.
- tpZH

  Output enable time (of a 3-state output) to a HIGH level The time between the 1.3 V levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a HIGH level.
- tpZL Output enable time (of a 3-state output) to a LOW level The time between the 1.3 V levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a LOW level.
- t<sub>rec</sub>

  Recovery time The time between the 1.3 V level on the trailing edge of an asynchronous input control pulse and the 1.3 V level on a synchronous input (clock) pulse such that the device will respond to the synchronous input.

# LOW POWER SCHOTTKY AND MACROLOGIC THE TTL



INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS Control of the contr	4
MSI DATA SHEETS	5
MACROLOGIC™ TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7

FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

## **DESIGN CONSIDERATIONS**

#### Supply Voltage and Temperature Range

The nominal supply voltage ( $V_{CC}$ ) for all TTL circuits is  $\pm 5.0$  V. Commercial grade parts are guaranteed to perform with a  $\pm 5\%$  supply tolerance ( $\pm 250$  mV) over an ambient temperature range of 0°C to 75°C. MIL-grade parts are guaranteed to perform with a  $\pm 10\%$  supply

tolerance ( $\pm 500\,$  mV) over an ambient temperature range of  $-55\,^{\circ}\text{C}$  to  $+125\,^{\circ}\text{C}$ .

TTL families may be mixed for optimum system design. The following tables specify the worst case noise immunity in mixed systems.

### Worst Case TTL DC Noise Immunity / Noise Margins

#### **Electrical Characteristics**

			Military (-55 to +125°C) Commercial (0 to 75°C)								
Item	Symbol	Fairchild TTL Families	VIL	VIH	VOL	VOH	$v_{IL}$	VIH	VOL	VOH	Units
6	TTL	Standard TTL 9000, 9N (54/74)	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
7	HTTL	High Speed TTL 9H (54H/74H)	0.8	2.0	0.4	2.4	8.0	2.0	0.4	2.4	V
8	LPTTL	Low Power TTL, 93L00 (MSI)	0.7	2.0	0.3	2.4	8.0	2.0	0.3	2.4	V
9	STTL	Schottky TTL 9S (54S/74S), 93S00	0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.7	V
10	LSTTL	Low Power Schottky TTL 9LS (54LS/74LS)	0.7	2.0	0.4	2.5	8.0	2.0	0.5	2.7	V

 $V_{OL}$  and  $V_{OH}$  are the voltages generated at the output.  $V_{IL}$  and  $V_{IH}$  are the voltage required at the input to generate the appropriate output levels. The numbers given above are guaranteed worst-case values.

#### LOW Level Noise Margins (Military)

#### Τo From TTL HTTL LPTTL STTL **LSTTL** Units TTI 400 400 300 400 300 mV 400 400 300 400 300 mV HTTL **LPTTL** 500 500 400 500 400 mV STTL 300 300 200 300 200 mV 400 **LSTTL** 400 300 400 300 mV

From "VOL" to "VIL"

HIGH Level Noise Margins (Military)

s	From To	TTL	HTTL	LPTTL	STTL	LSTTL	Units
	TTL	400	400	400	400	400	mV
1	HTTL	400	400	400	400	400	mV
	LPTTL	400	400	400	400	400	mV
	STTL	500	500	500	500	500	mV
	LSTTL	500	500	500	500	500	mV

From "VOH" to "VIH"

### LOW Level Noise Margins (Commercial)

From To	TTL	HTTL	LPTTL	STTL	LSTTL	Units	
TTL	400	400	400	400	400	mV	
HTTL	400	400	400	400	400	mV	
LPTTL	500	500	500	500	500	mV	
STTL	300	300	300	300	300	mV	
LSTTL	300	300	300	300	300	mV	
From "VOL" to "VIL"							

From "VOH" to "VIH"

<b>HIGH Level</b>	Noise	Margins	(Commercial)

S	From To	TTL	HTTL	LPTTL	STTL	LSTTL	Units
	TTL	400	400	400	400	400	mV
1	HTTL	400	400	400	400	400	mV
	LPTTL	400	400	400	400	400	mV
	STTL	700	700	700	700	700	mV
	LSTTL	700	700	700	700	700	mV

#### Fan-in and Fan-out

In order to simplify designing with Fairchild TTL devices, the input and output loading parameters of all families are normalized to the following values:

1 TTL Unit Load (U.L.) = 40  $\mu$ A in the HIGH state (logic "1")

1 TTL Unit Load (U.L.) = 1.6 mA in the LOW state (logic "O")

Input loading and output drive factors of all products described in this handbook are related to these definitions.

#### **EXAMPLES - INPUT LOAD**

- A 9N00/7400 gate, which has a maximum I<sub>|L</sub> of 1.6 mA and I<sub>|H</sub> of 40 µA is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.)
- 2. The 9LS95 which has a value of  $I_{\parallel L}=0.8$  mA and  $I_{\parallel H}$  of 40  $\mu$ A on the CP terminal, is specified as having an input LOW load factor of

$$\frac{0.8 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.5 U.L.

and an input HIGH load factor of

$$\frac{40 \mu A}{40 \mu A}$$
 or 1 U.L.

3. The 9LS00 gate which has an I $_{IL}$  of 0.36 mA and an I $_{IH}$  of 20  $\mu$ A, has an input LOW load factor of

$$\frac{0.36 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.225 U.L.

(normally rounded to 0.25 U.L.) and an input HIGH load factor of

$$\frac{20 \ \mu A}{40 \ \mu A}$$
 or 0.5 U.L.

#### EXAMPLES - OUTPUT DRIVE

 The output of the 9N00/7400 will sink 16 mA in the LOW (logic "0") state and source 800 μA in the HIGH (logic "1") state. The normalized output LOW drive factor is therefore

$$\frac{16 \text{ mA}}{1.6 \text{ mA}} = 10 \text{ U.L.}$$

and the output HIGH drive factor is

$$\frac{800 \mu A}{40 \mu A}$$
 or 20 U.L.

2. The output of the 9LS00XC (Commercial Grade) will sink 8.0 mA in the LOW state and source 400  $\mu$ A in the HIGH state. The normalized output LOW drive factor is

$$\frac{8.0 \text{ mA}}{1.6 \text{ mA}}$$
 or 5 U.L.

and the output HIGH drive factor is

$$\frac{400 \,\mu\text{A}}{40 \,\mu\text{A}}$$
 or 10 U.L.

Relative load and drive factors for the basic TTL families are given in *Table I*.

TABLE I

FAMILY	INPUT	LOAD	OUTPUT DRIVE		
PAIVILT	HIGH	LOW	HIGH	LOW	
9LS00	0.5 U.L.	0.25 U.L.	10 U.L.	5 U.L.	
9N00/7400	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
9000	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
9H00/74H00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.	
9S00/74S00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.	

Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.

### Wired-OR Applications

Certain TTL devices are provided with an "open" collector output to permit the Wired-OR (actually Wired-AND) function. This is achieved by connecting open collector outputs together and adding an external pullup resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between a maximum value (established to maintain the required  $V_{OH}$  with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

# MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$R_{X(MIN)} = \frac{V_{CC(MAX)} - V_{OL}}{I_{OL} - N_2(LOW) \cdot 1.6 \text{ mA}}$$

$$R_{X(MAX)} = \frac{V_{CC(MIN)} - V_{OH}}{N_1 \cdot I_{OH} + N_2(HIGH) \cdot 40 \mu A}$$

where:

R<sub>X</sub> = External Pull-up Resistor

N<sub>1</sub> = Number of Wired-OR Outputs

N<sub>2</sub> = Number of Input Unit Loads being Driven

I<sub>OH</sub> = I<sub>CEX</sub> = Output HIGH Leakage Current

I<sub>OL</sub> = LOW Level Fan-out Current of Driving Element

V<sub>OL</sub> = Output LOW Voltage Level (0.5 V) V<sub>OH</sub> = Output HIGH Voltage Level (2.4 V)

V<sub>CC</sub> = Power Supply Voltage

Example: Four 9LS03 gate outputs driving four other 9LS gates or MSI inputs.

$$R_{X \text{ (MIN)}} = \frac{5.25 \text{ V} - 0.5 \text{ V}}{8 \text{ mA} - 1.6 \text{ mA}} = \frac{4.75 \text{ V}}{6.4 \text{ mA}} = 742 \Omega$$

$$R_{X(MAX)} = \frac{4.75 \text{ V} - 2.4 \text{ V}}{4 \cdot 100 \, \mu\text{A} + 2 \cdot 40 \, \mu\text{A}} = \frac{2.35 \text{ V}}{0.48 \text{ mA}} = 4.9 \text{ k}\Omega$$

where:

 $N_1 = 4$ 

 $N_2(HIGH) = 4 \cdot 0.5 \text{ U.L.} = 2 \text{ U.L.}$ 

 $N_2(LOW) = 4 \cdot 0.25 \text{ U.L.} = 1 \text{ U.L.}$ 

 $I_{OH} = 100 \,\mu A$ 

 $I_{OL} = 8 \text{ mA}$ 

 $V_{OL} = 0.5 V$ 

 $V_{OH} = 2.4 V$ 

Any value of pull-up resistor between 742  $\Omega$  and 4.9 k $\Omega$  can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

#### **Unused Inputs**

For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage.

Two possible ways of handling unused inputs are:

- 1. Connect unused input to V<sub>CC</sub>. Most 9LS inputs have a breakdown voltage  $\geq$  15 V and require, therefore, no series resistor. For all multi-emitter conventional TTL inputs, a 1 to 10 k $\Omega$  current limiting series resistor is recommended, to protect against V<sub>CC</sub> transients that exceed 5.5 V.
- 2. Connect the unused input to the output of un unused gate that is forced HIGH.

CAUTION: Do not connect an unused LSTTL input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity.

#### Interconnection Delays

For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns/inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes with STTL to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to 0.22 ns/inch.

Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time, the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally 150  $\Omega$  to 200  $\Omega$ ), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, whereupon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.


If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transi-

tion. Thus, in a worst-cast situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return.

When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.

Another advantage of LSTTL has to do with its output impedance during a positive-going transition. Whereas the low output impedance of STTL and HTTL allows these circuits to force a larger initial swing into a low impedance interconnection, the low output impedance also has a disadvantage. It makes the reflection coefficient negative at the driven end of the interconnection, a circumstance that exists any time a transmission line is terminated by an impedance lower than its characteristic impedance. This means that when the reflection from the (essentially) open end of the interconnection arrives back at the driver it will be re-reflected with the opposite polarity. The result is a sequence of reflected signals which alternate in sign and decrease in magnitude, commonly known as ringing. The lower the driver output impedance, the greater the amplitude of the ringing and the longer it takes to damp out.

The output impedance of LSTTL, on the other hand, is closer to the characteristic impedance of the interconnections commonly used with TTL, and ringing is practically non-existent. Thus no special packaging is required. This advantage, combined with excellent speed, modest edge rates and very low transient currents, are some of the reasons that designers have found LSTTL extremely easy to work with and very cost effective.



INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS	4
MSI DATA SHEETS	5
MACROLOGIC™ TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	8

## **NUMERICAL INDEX OF DEVICES**

DEVICE	DESCRIPTION	PAGE
54LS/74LS00	Quad 2-Input NAND Gate	4-3
54LS/74LS02	Quad 2-Input NOR Gate	4-4
54LS/74LS03	Quad 2-Input NAND Gate (Open Collector)	4-5
54LS/74LS04	Hex Inverter	4-6
54LS/74LS05	Hex Inverter (Open Collector)	4-7
54LS/74LS08	Quad 2-Input AND Gate	4-8
54LS/74LS09	Quad 2-Input AND Gate (Open Collector)	4-9
54LS/74LS10	Triple 3-Input NAND Gate	4-10
54LS/74LS11	Triple 3-Input AND Gate	4-11
54LS/74LS14	Hex Schmitt Trigger	4-12
54LS/74LS15	Triple 3-Input AND Gate (Open Collector)	4-14
54LS/74LS20	Dual 4-Input NAND Gate	4-15
54LS/74LS21	Dual 4-Input AND Gate	4-16
54LS/74LS22	Dual 4-Input NAND Gate (Open Collector)	4-17
54LS/74LS27	Triple 3-Input NOR Gate	4-18
54LS/74LS30	8-Input NAND Gate	4-19
54LS/74LS32	Quad 2-Input OR Gate	4-20
54LS/74LS37	Quad 2-Input NAND Buffer	4-21
54LS/74LS38	Quad 2-Input NAND Buffer (Open Collector)	4-22
54LS/74LS40	Dual 4-Input NAND Buffer	4-23
54LS/74LS42	1-of-10 Decoder	5-3
54LS/74LS51	Dual AND-OR-Invert Gate	4-24
54LS/74LS54	2-3-3-2-Input	4-25
54LS/74LS55	2-Wide 4-Input	4-26
54LS/74LS73	Dual JK Flip-Flop	4-27
54LS/74LS74	Dual D Flip-Flop	4-29
54LS/74LS83	4-Bit Full Adder	5-6
54LS/74LS86	Quad Exclusive OR Gate	4-31
54LS/74LS90	Decade Counter	5-9
54LS/74LS92	Divide-by-12 Counter	5-9
54LS/74LS93	4-Bit Binary Counter	5-9
54LS/74LS95	4-Bit Shift Register	5-15
54LS/74LS109	Dual JK Edge-Triggered Flip-Flop	4-32
54LS/74LS112	Dual JK Edge-Triggered Flip-Flop	4-34
54LS/74LS113	Dual JK Edge-Triggered Flip-Flop	4-36
54LS/74LS114	Dual JK Edge-Triggered Flip-Flop	4-38
54LS/74LS125	Quad 3-State Buffer (LOW Enable)	4-40
54LS/74LS126	Quad 3-State Buffer (HIGH Enable)	4-40
54LS/74LS132	Quad 2-Input Schmitt Trigger	4-42
54LS/74LS133	13-Input NAND Gate	4-44
54LS/74LS136	Quad Exclusive OR (Open Collector)	4-45
54LS/74LS138	1-of-8 Decoder/Demultiplexer	
54LS/74LS139	Dual 1-of-4 Decoder/Demultiplexer	5-22
54LS/74LS151	8-Input Multiplexer	
54LS/74LS152	8-Input Multiplexer	
54LS/74LS153	Dual 4-Input Multiplexer	
54LS/74LS155	Dual 1-of-4 Decoder	
54LS/74LS156	Dual 1-of-4 Decoder (Open Collector)	
54LS/74LS157	Quad 2-Input Multiplexer (Non-inverting)	

## NUMERICAL INDEX OF DEVICES (Cont'd)

DEVICE	DESCRIPTION	PAGE
54LS/74LS158	Quad 2-Input Multiplexer (Inverting)	5-41
54LS/74LS160	BCD Decade Counter, Asynchronous Reset (9310 Type)	5-44
54LS/74LS161	4-Bit Binary Counter, Asynchronous Reset (9316 Type)	
54LS/74LS162	BCD Decade Counter, Synchronous Reset	
54LS/74LS163	4-Bit Binary Counter, Synchronous Reset	5-44
54LS/74LS164	8-Bit Shift Register (Serial In-Parallel Out)	5-49
54LS/74LS170	4 x 4 Register File (Open Collector)	
54LS/74LS174	Hex D Flip-Flop w/Clear	5-57
54LS/74LS175	Quad D Flip-Flop w/Clear	
54LS/74LS181	4-Bit ALU	5-63
54LS/74LS190	Up/Down Decade Counter	5-68
54LS/74LS191	Up/Down Binary Counter	5-68
54LS/74LS192	Up/Down Decade Counter	5-75
54LS/74LS193	Up/Down Binary Counter	5-75
54LS/74LS194	4-Bit Right/Left Shift Register	5-81
54LS/74LS195	4-Bit Shift Register (9300 Type)	5-85
54LS/74LS196	Decade Counter	
54LS/74LS197	4-Bit Binary Counter	
54LS/74LS251	8-Input Multiplexer (3-State)	5-95
54LS/74LS253	Dual 4-Input Multiplexer (3-State)	5-99
54LS/74LS257	Quad 2-Input Multiplexer (3-State)	5-102
54LS/74LS258	Quad 2-Input Multiplexer (3-State)	5-105
54LS/74LS259	8-Bit Addressable Latch (9334)	
54LS/74LS266	Quad Exclusive NOR (Open Collector)	4-46
54LS/74LS279	Quad Set-Reset Latch	
54LS/74LS283	4-Bit Full Adder (Rotated LS83)	
54LS/74LS290	Decade Counter	
54LS/74LS293	4-Bit Binary Counter	
54LS/74LS295	4-Bit Shift Register (3-State)	
54LS/74LS298	Quad 2-Input Multiplexer w/Output Latches	
54LS/74LS365	Hex Buffer w/Common Enable (3-State)	
54LS/74LS366	Hex Inverter w/Common Enable (3-State)	
54LS/74LS367	Hex Buffer, 4-Bit & 2-Bit (3-State)	
54LS/74LS368	Hex Inverter, 4-Bit & 2-Bit (3-State)	
54LS/74LS670	4 x 4 Register File (3-State)	5-124

## NUMERICAL INDEX OF DEVICES (Cont'd)

DEVICE	DESCRIPTION	PAGE
9LS00	Quad 2-Input NAND Gate	4-3
9LS02	Quad 2-Input NOR Gate	4-4
9LS03	Quad 2-Input NAND Gate (Open Collector)	
9LS04	Hex Inverter	
9LS05	Hex Inverter (Open Collector)	
9LS08	Quad 2-Input AND Gate	
9LS09	Quad 2-Input AND Gate (Open Collector)	4-9
9LS10	Triple 3-Input NAND Gate	4-10
9LS11	Triple 3-Input AND Gate	4-11
9LS14	Hex Schmitt Trigger	4-12
9LS15	Triple 3-Input AND Gate (Open Collector)	4-14
9LS20	Dual 4-Input NAND Gate	4-15
9LS21	Dual 4-Input AND Gate	4-16
9LS22	Dual 4-Input NAND Gate (Open Collector)	4-17
9LS27	Triple 3-Input NOR Gate	4-18
9LS30	8-Input NAND Gate	4-19
9LS32	Quad 2-Input OR Gate	4-20
9LS37	Quad 2-Input NAND Buffer	4-21
9LS38	Quad 2-Input NAND Buffer (Open Collector)	4-22
9LS40	Dual 4-Input NAND Buffer	4-23
9LS42	1-of-10 Decoder	5-3
9LS51	Dual AND-OR-Invert Gate	4-24
9LS54	2-3-3-2-Input	4-25
9LS55	2-Wide 4-Input	4-26
9LS73	Dual JK Flip-Flop	4-27
9LS74	Dual D Flip-Flop	
9LS83	4-Bit Full Adder	
9LS86	Quad Exclusive OR Gate	4-31
9LS90	Decade Counter	
9LS92	Divide-by-12 Counter	5-9
9LS93	4-Bit Binary Counter	5-9
9LS95	4-Bit Shift Register	
9LS109	Dual JK Edge-Triggered Flip-Flop	4-32
9LS112	Dual JK Edge-Triggered Flip-Flop	
9LS113	Dual JK Edge-Triggered Flip-Flop	
9LS114	Dual JK Edge-Triggered Flip-Flop	
9LS125	Quad 3-State Buffer (LOW Enable)	4-40
9LS126	Quad 3-State Buffer (HIGH Enable)	
9LS132	Quad 2-Input Schmitt Trigger	4-42
9LS133	13-Input NAND Gate	4-44
9LS136	Quad Exclusive OR (Open Collector)	
9LS138	1-of-8 Decoder/Demultiplexer	5-19
9LS139	Dual 1-of-4 Decoder/Demultiplexer	
9LS151	8-Input Multiplexer	5-25
9LS152	8-Input Multiplexer	
9LS153	Dual 4-Input Multiplexer	
9LS155	Dual 1-of-4 Decoder	5-34
9LS156	Dual 1-of-4 Decoder (Open Collector)	5-34
9LS157	Quad 2-Input Multiplexer (Non-inverting)	5-38

## NUMERICAL INDEX OF DEVICES (Cont'd)


DEVICE	DESCRIPTION	PAGE
9LS158	Quad 2-Input Multiplexer (Inverting)	5-41
9LS160	BCD Decade Counter, Asynchronous Reset (9310 Type)	5-44
9LS161	4-Bit Binary Counter, Asynchronous Reset (9316 Type)	5-44
9LS162	BCD Decade Counter, Synchronous Reset	5-44
9LS163	4-Bit Binary Counter, Synchronous Reset	5-44
9LS164	8-Bit Shift Register (Serial In-Parallel Out)	5-49
9LS170	4 x 4 Register File (Open Collector)	5-53
9LS174	Hex D Flip-Flop w/Clear	5-57
9LS175	Quad D Flip-Flop w/Clear	5-60
9LS181	4-Bit ALU	5-63
9LS190	Up/Down Decade Counter	5-68
9LS191	Up/Down Binary Counter	5-68
9LS192	Up/Down Decade Counter	5-75
9LS193	Up/Down Binary Counter	5-75
9LS194	4-Bit Right/Left Shift Register	5-81
9LS195	4-Bit Shift Register (9300 Type)	5-85
9LS196	Decade Counter	5-89
9LS197	4-Bit Binary Counter	5-89
9LS251	8-Input Multiplexer (3-State)	5-95
9LS253	Dual 4-Input Multiplexer (3-State)	
9LS257	Quad 2-Input Multiplexer (3-State)	
9LS258	Quad 2-Input Multiplexer (3-State)	
9LS259	8-Bit Addressable Latch (9334)	
9LS266	Quad Exclusive NOR (Open Collector)	
9LS279	Quad Set-Reset Latch	
9LS283	4-Bit Full Adder (Rotated LS83)	5-109
9LS290	Decade Counter	5-112
9LS293	4-Bit Binary Counter	
9LS295	4-Bit Shift Register (3-State)	
9LS298	Quad 2-Input Multiplexer w/Output Latches	5-121
9LS365	Hex Buffer w/Common Enable (3-State)	
9LS366	Hex Inverter w/Common Enable (3-State)	
9LS367	Hex Buffer, 4-Bit & 2-Bit (3-State)	
9LS368	Hex Inverter, 4-Bit & 2-Bit (3-State)	
9LS670	4 x 4 Register File (3-State)	
96L02	Dual Retriggerable Multivibrator	
96S02	Dual Retriggerable Multivibrator	
9401	CRC Generator Checker	6-5
9403	FIFO Buffer Memory	6-9
9404	Data Path Switch	
9405	Arithmetic Logic Register Stack	
9406	Program Stack	2-33
9407	Data Access Register	
9410	16 x 4 Clocked RAM (3-State)	

## SSI SELECTOR AND REPLACEMENT GUIDE


Function	Low Power Schottky 5 ns/2 mW	Std. TTL 9N(54/74) 10 ns/10 mW	High Speed 9H(54/74H) 6 ns/22 mW	High Speed Schottky 3 ns/19 mW	Logic Symbol	LSTTL Data Sheet Page No.
NAND Gates		<u> </u>	<u> </u>			
Hex Inverters	9LS04 (54/74LS04)	9N04 (54/7404)	9H04 (54/74H04)	9S04 (54/74S04) 9S04A	D-1	4-6
Hex Inverts (O.C.)	9LS05 (54/74LS05)	9N05 (54/7405)	9H05 (54/74H05)	9S05 (54/74S05) 9S05A	D-1	4-7
Hex Schmitt Trigger	9LS14 (54/74LS14)	9N14 (54/7414)			D-1	4-12
Quad 2-Input	9LS00 (54/74LS00)	9N00 (54/7400)	9H00 (54/74H00)	9S00 (54/74S00)	D-2	4-3
Quad 2-Input (O.C.)	9LS03 (54/74LS03)	9N03 (54/7403)	9H01 (54/74H01)	9S03 (54/74S03)	D-2	4-5
Quad 2-Input (48 mA)	9LS37 (54/74LS37)	9N37 (54/7437)			D-2	4-21
Quad 2-Input (O.C. 48 mA)	9LS38 (54/74LS138)	9N38 (54/7438)			D-2	4-22
Quad 2-Input Schmitt	9LS132 (54/74LS132)	9N132 (54/74132)		9S132 (54/74S132)	D-2	4-42
Triple 3-Input	9LS10 (54/74LS10)	9N10 (54/7410)	9H10 (54/74H10)	9S10 (54/74S10)	D-3	4-10
Dual 4-Input	9LS20 (54/74LS20)	9N20 (54/7420)	9H2O (54/74H2O)	9S20 (54/74S20)	D-4	4-15
Dual 4-Input (O.C.)	9LS22 (54/74LS22)	9N22 (54/7422)	9H22 (54/74H22)	9S22 (54/74S22)	D-4	4-17
Dual 4-Input Buffer	9LS40 (54/74LS40)	9N40 (54/7440)	9H40 (54/74H40)	9\$40 (54/74\$40)	D-4	4-23
8-Input	9LS30 (54/74LS30)	9N30 (54/7430)	9H30 (54/74H30)	9S30 (54/74S30)	D-5	4-19
NOR Gates						
Quad 2-Input	9LS02 (54/74LS02)	9N02 (54/7402)		9S02 (54/74S02)	D-6	4-4

#### ē


## **SSI LOGIC SYMBOLS**




9LS04, 9LS05, 9LS14




9LS00, 9LS03, 9LS37 9LS38, 9LS132



9LS10




9LS20, 9LS22, 9LS40



D5

9LS30




9LS02

## SSI SELECTOR AND REPLACEMENT GUIDE

Function	Low Power Schottky 5 ns/2 mW	Std. TTL 9N(54/74) 10 ns/10 mW	High Speed 9H(54/74H) 6 ns/22 mW	High Speed Schottky 3 ns/19 mW	Logic Symbol	LSTTL Data Sheet Page No.
AND Gates						
Quad 2-Input	9LS08 (54/74LS08)	9N08 (54/7408)	9H08 (54/74H08)	9S08 (54/74S08)	D-7	4-8
Quad 2-Input (O.C.)	9LS09 (54/74LS09)	9N09 (54/7409)	9H09 (54/74H09)	9S09 (54/74S09)	D-7	4-9
Triple 3-Input	9LS11 (54/74LS11)	9N11 (54/7411)	9H11 (54/74H11)	9S11 (54/74S11)	D-8	4-11
Triple 3-Input (O.C.)	9LS15 (54/74LS15)		9H15 (54/74H15)	9S15 (54/74S15)	D-8	4-14
Dual 4-Input	9LS21 (54/74LS21)	9N21 (54/7421)	9H21 (54/74H21)		D-9	4-16
OR Gates						
Quad 2-Input	9LS32 (54/74LS32)	9N32 (54/7432)		9\$32 (54/74\$32)	D-10	4-20
Exclusive OR Gate						
Quad 2-Input	9LS86 (54/74LS86)	9N86 (54/7486)		9S86 (54/74S86)	D-11	4-31
Quad 2-Input (O.C)	9LS136 (54/74LS136)				D-11	4-45
Exclusive NOR Gate						
Quad 2-Input (O.C.)	9LS266 (54/74LS266)	9386 (8242)			D-12	4-46
AND-OR-INVERT Gate	s					
Dual 2-2 Input	9LS51 (54/74LS51)	9N51 (54/7451)	9H51 (54/74H51)	9S51 (54/74S51)	D-13	4-24
2-2-3-3 Input	9LS54 (54/74LS54)				D-14	4-25
4-4 Input	9LS55 (54/74LS55)				D-15	4-26


## **SSI LOGIC SYMBOLS**



## SSI SELECTOR AND REPLACEMENT GUIDE

Function	Low Power Schottky 5 ns/2 mW	Std. TTL 9N(54/74) 10 ns/10 mW	High Speed 9H(54/74H) 6 ns/22 mW	High Speed Schottky 3 ns/19 mW	Logic Symbol	LSTTL Data Sheet Page No.
Dual Flip-Flops						
Dual JK	9LS73 (54/74LS73)	9N73 (54/7473)	9H73, 103 (55/74H73, 54/74H103)		D-16	4-27
Dual D	9LS74 (54/74LS74)	9N74 (54/7474)	9H74 (54/74H74)	9S74 (54/74S74)	D-17	4-29
Dual JK	9LS109 (54/74LS109)	9024 (54/74109)		9S109 (54/74S109)	D-18	4-32
Dual JK	9LS112 (54/74LS112)			9S112 (54/74S112)	D-19	4-34
Dual JK	9LS113 (54/74LS113)			9S113 (54/74S113)	D-20	4-36
Dual JK	9LS114 (54/74LS114)			9S114 (54/74S114)	D-21	4-38

## SSI FLIP-FLOP LOGIC DIAGRAM



# Arithmetic and Macrologic Operators (CLA = Carry Lookahead)

Function	DEVICE NO.	Description	No. of Bits	t <sub>pd</sub> sn	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
Adder	9LS83/ 74LS83	Full Binary 4-Bit w/Carry	4	15	95	5-6
Adder	9LS283/ 74LS283	Full Binary 4-Bit w/Carry	4	15	95	5-109
Arithmetic Logic Unit	9LS181/ 74LS181	ALU with External CLA	4	20	105	5-63
Arith. Logic Reg. Stack	9405	4-Bit ALU, 4-Bit Registers, Ext. CLA	4	70	475	6-24
Data Path Switch	9404	Mut. Arith. / Logic Oper.	4	30	350	6-20
Cyclic Redundancy Chk.	9401	CRC Generator Checker	16	30	350	6-3
LIFO P-Stack	9406	Last-In First-Out Memory	64	70	420	6-31
R-Stack	9410	16x4 Random Access Memory w/Output Register	64	50	400	6-48
FIFO	9403	First-In First-Out Memory	64	75	475	6-7

## Counters

A = Asynchronous S = Synchronous

Function	DEVICE NO.	Modulo	Parallel Load	Clock Transition	Max Clock Rate MHz (typ)	Clock to Q Output Delay ns (typ)	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
Asynchronous	9LS90/74LS90	2x5		7	50	33	45	5-9
Asynchronous	9LS92/74LS92	2x6		Z	50	33	45	5-9
Asynchronous	9LS93/74LS93	2x8		1	50	46	45	5-9
Asynchronous	9LS196/74LS196	2x5	А	7_	60	48	60	5-89
Asynchronous	9LS197/74LS197	2x8	А	1	70	60	60	5-89
Synchronous	9LS160/74LS160	10 Presettable	s		45	15	95	5-44
Synchronous	9LS161/74LS161	16 Presettable	s	J	45	15	95	5-44
Synchronous	9LS162/74LS162	10 Presettable	s	5	45	15	95	5-44
Synchronous	9LS163/74LS163	16 Presettable	s	T	45	15	95	5-44
Up / Down	9LS192/74LS192	10	А		40	30	85	5-75
Up / Down	9LS193/74LS193	16	А	丁	40	30	85	5-75
Up / Down	9LS190/74LS190	10	А	丁	40	20	90	5-68
Up / Down	9LS191/74LS191	16	А	5	40	20	90	5-68

# Decoders/Demultiplexers Unit Load (UL) = 40 $\mu$ A HIGH/1.6 mA LOW

Function	DEVICE NO.	Address Inputs	Active LOW Enable	Active LOW Outputs	Open Collector Output Voltage	Address Delay ns (typ)	Enable Delay ns (typ)	Power Dissipation mW (typ)	Fan-out (UL)	LSTTL Data Sheet Page No.
Dual 1-of-4	9LS139/ 74LS139	2+2	1+1	4+4		22	19	34	5	5-22
Dual 1-of-4	9LS155/ 74LS155	2	2+2	4+4		18	15	30	5	5-34
Dual 1-of-4	9LS156/ 74LS156	2	2+2	4+4	5.5 V	33	26	31	5	5-34
1-0f-8	9LS259/ 74LS259	3	1	8		30	19	60	5	5-108
1-of-8	9LS42/ 74LS42	3	1	8		17	17	35	5	5-3
1-of-8	9LS138/ 74LS138	3	3	8		22	21	34	5	5-19
1-of-10	9LS42/ 74LS42	4 (BCD)		10		17		35	5	5-3

## Latches/Flip-Flops

Function	DEVICE NO.	Data Inputs	Common Clear	Enable/Clock Inputs (Level)	Required Enable/Clock Pulse Width ns (typ)	Enable/Clock to Q Delay ns (typ)	Data to Q Delay ns (typ)	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
4-Bit R-S Latch	9LS279/ 74LS279	4x(RS)	-	-	-	-	14	19	4-47
4-Bit D Latch	9LS196/ 74LS197	4xD	L	1(L)	20	28	24	60	5-89
4-Bit D Latch	9LS197/ 74LS197	4xD	L	1(L)	20	28	24	60	5-89
4-Bit D Flip-Flop	9LS175/ 74LS175	4xD	L	1()	20	21	-	55	5-60
4-Bit D Flip-Flop	9LS298/ 74LS298	4x2	-	1(¬_ )	20	20	-	65	5-121
6-Bit D Flip-Flop	9LS174/ 74LS174	6	L	1()	20	21	-	80	5-57
8-Bit Add. Latch	9LS259/ 74LS259	1xD	L	1(L) 3 add. bits	11	18	28	70	5-108
4x4 Register File	9LS170/ 74LS170	4xD	-	2	25	-	26	125	5-53
4x4 Register File (3-state)	9LS670/ 74LS670	4xD	-	2	25	-	24	150	5-124

## Monostables (One-Shots)

Function DEVICE NO.		1	Width ion (%)		. of outs	able	ıt (tw) ns	Dissipation V (typ)	'L heet Vo.
	vs. V <sub>CC</sub>	vs. Temp	Positive	Negative	Resettable	Min Output	Power Dis mW (1	LST DAta S Page	
Dual Retriggerable	96L02	±0.4%	±1.5%	1	1	х	110	50	5-129
Dual Retriggerable	96S02	±0.2%	±0.2%	1	1	х	27	250	5-135

## 


								,		
Function	DEVICE NO.	Enable Inputs	True Output	Complement Output	Select Delay ns (typ)	Enable Delay ns (typ)	Data Delay ns (typ)	Power Dissipation mW (typ)	Fan-Out (UL)	LSTTL Data Sheet Page No.
Quad 2-Input	9LS157/ 74LS157	1	х		18	14	9	49	5	5-38
Quad 2-Input	9LS158/ 74LS158	1		×	16	12	7	24	5	5-41
Quad 2-Input	9LS257/ 74LS257	1	3-State		14	16	12	50	5	5-102
Quad 2-Input	9LS258/ 74LS258	1		3-State	12	16	10	35	5	5-105
Quad 2-Input	9LS298/ 74LS298	Clocked (edge-trigger)	X Latched		~	20	-	65	5	5-121
Dual 4-Input	9LS153/ 74LS153	2	x		18	16	10	31	5	5-31
Dual 4-Input	9LS253/ 74LS253	2	3-State		18	16	10	43	5	5-99
8-Input	9LS151/ 74LS151	1	х	×	28	25	18	30	5	5-25
8-Input	9LS251/ 74LS251	1	3-State	3-State	29	21	18	33	5	5-95
8-Input	9LS152/ 74LS152			х	22	-	11	28	5	5-28

## Registers

A = Asynchronous S = Synchronous

Function	DEVICE NO.	No. of Bits	Serial Entry	Parallel Entry No. of Bits	Clock Edge	Max Clock Freq MHz (typ)	Clock to Output Delay ns (typ)	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
Parallel-in / Parallel-out Shift Right	9LS95/ 74LS95	4	D	48	Z.	36	20	65	5-15
Parallel-in / Parallel-out Shift Right	9LS195/ 74LS195	4	J, K	48		39	17	70	5-85
Parallel-in / Parallel-out Shift Right	9LS295/ 74LS295	4	D	48		28	40	75	5-117
Parallel-in / Parallel-out Bi-Directional	9LS194/ 74LS194	4	DR, DL	48	5	36	16	75	5-81
Serial-in / Parallel-out	9LS164/ 74LS164	8	2D	-		18	50	95	5-49
Parallel-in / Parallel-out	9LS174/ 74LS174	6	-	6S		40	21	65	5-57
Parallel-in / Parallel-out	9LS175/ 74LS175	4	-	48		40	21	45	5-60
Parallel-in / Parallel-out	9LS298/ 74LS298	4	-	2D MUX	工	30	21	65	5-121
Multiport Registers	9LS170/ 74LS170	16	-	4A	T.	-	25	125	5-53
Multiport Registers	9LS670/ 74LS670	16	-	4A	L	-	30	150	5-124






INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS	4
MSI DATA SHEETS	5
MACROLOGIC <sup>TM</sup> TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7
FAIRCHILD FIELD SALES OFFICES,	

8


SALES REPRESENTATIVES AND

DISTRIBUTOR LOCATIONS



# **FAIRCHILD • 9LS00 (54LS/74LS00)**

### **QUAD 2-INPUT NAND GATE**



**GUARANTEED OPERATING RANGES** 

DADT MUMADEDO		SUPPLY VOLTAGE							
PART NUMBERS	MIN	MIN TYP MA							
9LS00XM / 54LS00XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C					
9LS00XC/74LS00XC	4.75 V	5.0 V	5.25 V	0°C to 75°C					

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


0.4.00	242445752			LIMITS		LINUTO	TEST CONDITIONS (Note: 1)	
SYMBOL	PARAMETER	=K		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>iH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOW Voltage	XC			0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Guaranteed input LOVV Voltage	
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
.,	Outsut HICH Valence	XM	2.5	3.4		· v	V - MIN I - 400 V - V	
VOH	OH Output HIGH Voltage	XC	2.7	3.4		7 °	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
Iн	input man current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$	
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
Іссн	Supply Current HIGH			0.8	1.6	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
ICCL	Supply Current LOW			2.4	4.4	mA	V <sub>CC</sub> = MAX, Inputs Open	

# AC CHARACTERISTICS: $T_{\Lambda} = 25^{\circ}C$ (See Page 4-50 for Waveforms)

SYMBOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX		
t <sub>PLH</sub>	Turn Off Delay, Input to Output	3.0	5.0	10	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output	3.0	5.0	10	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C. 3. Not more than one output should be shorted at a time.

### **QUAD 2-INPUT NOR GATE**



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPEDATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS02XM / 54LS02XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS02XC/74LS02XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL PARAMETER			ļ	LIMITS		LIMITO	TECT COMPITIONS (Notes 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOW Voltage	XC			0.8	·	Guaranteed input 2500 Voltage	
$v_{CD}$	Input Clamp Diode Volta	ige		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
V	Output HICH Voltage	XM	2.5	3.4		.,	V - MIN I400 (A V - V	
VOH	Output HIGH Voltage	xc	2.7	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V-	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
VOL	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
I	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
lH	input mon current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
I <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>1</sup> ссн	Supply Current HIGH			1.6	3.2	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
ICCL	Supply Current LOW			2.4	5.4	mA	V <sub>CC</sub> = MAX, Inputs Open	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output	3.0	5.0	10	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output	3.0	5.0	10	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

### QUAD 2-INPUT NAND GATE



\*OPEN COLLECTOR OUTPUTS

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS03XM / 54LS03XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS03XC/74LS03XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAMETER				LIMITS		LINUTE	TECT COMPITIONS (No. 4)	
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)		
V <sub>iH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	1 1 ONA V-1	XM			0.7		Comment of lawys I COM Valence	
VIL	Input LOW Voltage	XC			0.8	V	Guaranteed Input LOW Voltage	
v <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
ЮН	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IL}$	
\/	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} - 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
<sup>I</sup> IH	input riidri current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 5.5 V$	
IL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
Іссн	Supply Current HIGH			0.8	1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V	
CCL	Supply Current LOW			2.4	4.4	mA	V <sub>CC</sub> = MAX, Inputs Open	


# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	PANAIVIETEN	MIN	TYP	MAX	UNITS	1EST CONDITIONS
t <sub>PLH</sub>	Turn Off Delay, Input to Output		14	22	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 15 \text{ pF, } R_{L} = 2.0 \text{ k}\Omega$

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

### **HEX INVERTER**



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEL 4050 A TUDE		
	MIN	TYP	MAX	TEMPERATURE
9LS04XM/54LS04XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS04XC/74LS04XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
$V_{IL}$	Input LOW Voltage	XC			0.8	]	Guaranteed input LOVV Voltage	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
V	Output HIGH Voltage	XM	2.5	3.4		V	\( \ = \text{MIN} \\ \ \ = \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
v <sub>OH</sub>	Output nigh voitage	XC	2.7	3.4		]	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V-	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
IH .	Input man current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$	
I <sub>IL</sub>	Input LOW Current				0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
ICCH	Supply Current HIGH			1.2	2.4	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
ICCL	Supply Current LOW			3.6	6.6	mA	V <sub>CC</sub> = MAX, Inputs Open	


# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS	
	FANAIVIETEN	MIN	TYP	MAX	UNITS		
t <sub>PLH</sub>	Turn Off Delay, Input to Output	3.0	5.0	10	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output	3.0	5.0	10	ns	C <sub>L</sub> = 15 pF	

#### NOTE

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

### **HEX INVERTER**



\*OPEN COLLECTOR OUTPUTS

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPEDATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS05XM/54LS05XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS05XC/74LS05XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	DADAMETED		LIMITS			LINUTO	TEST CONDITIONS (N 1)	
SYMBOL	PARAMETER	FANAIVIETEN		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	/ <sub>IL</sub> Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
VIL		XC			0.8	\ \ \	Guaranteed input LOVV Voltage	
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
loн	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IL}$	
	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
$V_{OL}$	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ήн	input fildin current				0.1	mA	$V_{CC} = MAX, V_{IN} = 5.5 V$	
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
<sup>I</sup> ссн	Supply Current HIGH			1.2	2.4	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
CCL	Supply Current LOW			3.6	6.6	mA	V <sub>CC</sub> = MAX, Inputs Open	


# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER	MIN	LIMITS MIN TYP MAX		UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		14	22	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 15 \text{ pF}, R_{L} = 2.0 \text{ k}\Omega$

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C.

### **QUAD 2-INPUT AND GATE**



#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPEDATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS08XM/54LS08XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS08XC/74LS08XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


0.4.00	0.0.0.4.45750	DADAMETER		LIMITS		LIMITO	TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V <sub>IL</sub> Input LOW Voltage	Innut I OW Valence	XM			0.7	V	Cuprostand Innut I OW Voltage	
	XC			0.8	]	Guaranteed Input LOW Voltage		
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
	/ O. 4 4 LHCH V-1		2.5	3.4		V	V - MIN I 400 "A V - V	
V <sub>OH</sub> Output HIGH Voltage	XC	2.7	3.4		A CC - MIN	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IH}$		
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN$ , $I_{OL} = 4.0$ mA, $V_{IN} = V_{IL}$	
VOL	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN$ , $I_{OL} = 8.0$ mA, $V_{IN} = V_{IL}$	
L	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
ΉΗ	input riigii cuireiti				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
I <sub>CCH</sub>	Supply Current HIGH			2.4	4.8	mA	V <sub>CC</sub> = MAX, Inputs Open	
ICCL	Supply Current LOW			4.4	8.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	040445750		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		8.0	13	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		7.5	11	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

# QUAD 2-INPUT AND GATE (WITH OPEN-COLLECTOR OUTPUT)



# **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE						
	MIN	TYP	MAX	TEMPERATURE				
9LS09XM /54LS09XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C				
9LS09XC/74LS09XC	4.75 V	5.0 V	5.25 V	0°C to 75°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CYMAROL DARAMETER				LIMITS			TEST SOMBITIONS (N 4)	
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HiGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V <sub>IL</sub> Input LOW Voltage	XM			0.7	V	Guaranteed Input I OW Voltage		
	XC			0.8	]	Guaranteed Input LOW Voltage		
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
<sup>I</sup> он	Output HIGH Current				100	μΑ	$V_{CC} = MIN$ , $V_{OH} = 5.5 \text{ V}$ , $V_{IN} = V_{IH}$	
.,	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN$ , $I_{OL} = 4.0 \text{ mA}$ , $V_{IN} = V_{IL}$	
VOL	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN$ , $I_{OL} = 8.0 \text{ mA}$ , $V_{IN} = V_{IL}$	
	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
IH	input fildri current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
l <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
<sup>І</sup> ссн	Supply Current HIGH			2.4	4.8	mA	V <sub>CC</sub> = MAX, Inputs Open	
l <sub>CCL</sub>	Supply Current LOW			4.4	8.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMETED		LIMITS		LIAUTO	TEGT COMPITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output		13	20	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output		10	15	ns	$C_{L} = 15 \text{ pF, } R_{L} = 2.0 \text{ k}\Omega$	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

### TRIPLE 3-INPUT NAND GATE



### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPEDATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS10XM/54LS10XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS10XC/74LS10XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

OVA ADOL	PARAMETER		LIMITS			LINUTC	TEST COMPITIONS (Note 1)	
SYMBOL	PARAMETER		MIN	TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
\/	V <sub>IL</sub> Input LOW Voltage	XM			0.7	V	Cuaranteed Input I OW Valtage	
AIL		XC			0.8	\ \ \	Guaranteed Input LOW Voltage	
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
.,	0	XM	2.5	3.4		V	V - MIN I - 400 V - V	
VOH	OH Output HIGH Voltage	XC	2.7	3.4		) V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
$V_{OL}$	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
I	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} - 2.7 V$	
IH	input mon current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$	
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>1</sup> ссн	Supply Current HIGH	100000000000000000000000000000000000000		0.6	1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V	
ICCL	Supply Current LOW			1.8	3.3	mA	V <sub>CC</sub> = MAX, Inputs Open	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)


SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	FANAIVIETEN	MIN	TYP	MAX	UNITS	
<sup>t</sup> PLH	Turn Off Delay, Input to Output	3.0	6.0	10	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output	3.0	6.0	10	ns	C <sub>L</sub> = 15 pF

#### NOTE

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

# FAIRCHILD • 9LS11 (54LS/74LS11)

### TRIPLE 3-INPUT AND GATE



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE		TEMPERATURE			
	MIN	TYP	MAX	TEMPERATURE			
9LS11XM/54LS11XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS11XC/74LS11XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/14001	DADAMETED			LIMITS		LINUTC	TECT CONDITIONS (Notes 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
V <sub>IL</sub>	input LOW Voltage	XC			0.8		Guaranteed input LOVV Voltage
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
.,	Outsut HICH Voltage	XM	2.5	3.4		V	V = MIN I = -400 (A V = V
VOH	Output HIGH Voltage	XC	2.7	3.4		]	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IH}$
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = V_{IL}$
$v_{OL}$	Odtput LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN$ , $I_{OL} = 8.0$ mA, $V_{IN} = V_{IL}$
I	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
lH.	input mon current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 \text{ V}$
l <sub>I</sub> L	Input LOW Current			<u> </u>	-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
I <sub>ССН</sub>	Supply Current HIGH			1.8	3.6	mA	V <sub>CC</sub> = MAX, Inputs Open
ICCL	Supply Current LOW			3.3	6.6	mA	$V_{CC} = MAX, V_{IN} = 0 V$

# AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-50 for Waveforms)


SYMBOL	DADAMETER		LIMITS		LINUTO	TEGT COMPLETIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Turn Off Delay, Input to Output	4.0	8.5	13	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output	3.0	7.5	11	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

#### HEX SCHMITT TRIGGER INVERTER

**DESCRIPTION** – The 9LS14 (54LS/74LS14) contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.






Fig. 2




Fig. 3

# FAIRCHILD • 9LS14 (54LS / 74LS14)

**GUARANTEED OPERATING RANGES** 

DART MUNAPERO		SUPPLY VOLTAGE					
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
9LS14XM / 54LS14XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS14XC/74LS14XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)44001	DADA445T5D			LIMITS			TEST COMPLETIONS (N	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>T+</sub>	Positive-Going Threshold	Voltage		1.6		V	V <sub>CC</sub> = 5.0 V	
V <sub>T</sub> _	Negative-Going Threshol	d Voltage		0.8		V	V <sub>CC</sub> = 5.0 V	
$v_{T+}-v_{T-}$	Hysteresis		0.4	0.8		V	V <sub>CC</sub> = 5.0 V	
V <sub>CD</sub>	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
	0	XM	2.5	3.4		.,	400 4 1/4	
V <sub>ОН</sub>	Output HIGH Voltage	XC	2.7	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
I <sub>T+</sub>	Input Current at Positive-Going Threshold			-0.14		mA	$V_{CC} = 5.0 \text{ V, } V_{IN} = V_{T+}$	
I <sub>T-</sub>	Input Current at Negative-Going Threshol	d		0.18		mA	V <sub>CC</sub> = 5.0 V, V <sub>IN</sub> = V <sub>T</sub> -	
1	Input HIGH Current			1.0	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
lН	input man current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
Іссн .	Supply Current HIGH			8.6	16	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V	
l <sub>CCL</sub>	Supply Current LOW			12	21	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 4.5 V	

### AC CHARACTERISTICS: $T_A = 25$ °C


SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	FANAIVIETEN	MIN	TYP	MAX	OWITS	TEST CONDITIONS
<sup>t</sup> PLH	Propagation Delay, Input to Output			20	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Propagation Delay, Input to Output			20	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.



# FAIRCHILD • 9LS15 (54LS/74LS15)

### **TRIPLE 3-INPUT AND GATE**



\*OPEN COLLECTOR OUTPUTS

### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE		TEMBEDATURE			
PART NUIVIBERS	MIN	TYP	MAX	TEMPERATURE			
9LS15XM/54LS15XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS15XC/74LS15XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/14001	DADAMETED		1	LIMITS		UNITS	TECT COMPITIONS (No. 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
	Janut I OW Valtage	XM			0.7	V	Guaranteed Input LOW Voltage
VIL	Input LOW Voltage	XC			0.8	] v	Guaranteed input LOVV Voltage
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
ЮН	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IH}$
	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = V_{IL}$
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = V_{IL}$
	Input HIGH Current			1.0	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
<sup>1</sup> IH	input high current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
I <sub>CCH</sub>	Supply Current HIGH			1.8	3.6	mA	V <sub>CC</sub> = MAX, Inputs Open
I <sub>CCL</sub>	Supply Current LOW			3.3	6.6	mA	$V_{CC} = MAX, V_{IN} = 0 V$

# AC CHARACTERISTICS: $T_A = 25^{\circ}C$ (See Page 4-50 for Waveforms)


SYMBOL	PARAMETER		LIMITS		UNITS	TECT CONDITIONS	
	PANAIVIETEN	MIN	TYP	MAX	ONIIS	TEST CONDITIONS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output	7.0	13	20	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output	5.0	10	15	ns	$C_{L} = 15 \text{ pF, } R_{L} = 2.0 \text{ k}\Omega$	

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

# **FAIRCHILD • 9LS20 (54LS/74LS20)**

### **DUAL 4-INPUT NAND GATE**



**GUARANTEED OPERATING RANGES** 

DA DT NUMBERS		SUPPLY VOLTAGE					
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
9LS20XM/54LS20XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS20XC/74LS20XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DADAMETER			LIMITS		LIMITO	TEST CONDITIONS (Note: 1)
PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
Innut i OW Valtage	XM			0.7	V	Guaranteed Input LOW Voltage
input LOW Voltage	XC			0.8	]	duaranteed input LOVV Voltage
Input Clamp Diode Volta	ge		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Outrus HICH Valtage	XM	2.5	3.4		V	V - MIN I 400 44 V - V
Output HIGH Voltage	XC	2.7	3.4		]	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$
Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
input riigh current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
Supply Current HIGH			0.4	0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V
Supply Current LOW			1.2	2.2	mA	V <sub>CC</sub> = MAX, Inputs Open
	Input LOW Voltage Input Clamp Diode Volta Output HIGH Voltage Output LOW Voltage Input HIGH Current Input LOW Current Output Short Circuit Current (Note 3) Supply Current HIGH	Input HIGH Voltage  Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Voltage  Output LOW Voltage  Input LOW Voltage  Input HIGH Current  Input LOW Current  Output Short Circuit Current (Note 3)  Supply Current HIGH	Input HIGH Voltage  Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Voltage  Output LOW Voltage  XM 2.5 XC 2.7  AC 2.7  AC 2.7  Input LOW Voltage  Input HIGH Current  Input LOW Current  Output Short Circuit Current (Note 3)  Supply Current HIGH	Name	Name	Name


# AC CHARACTERISTICS: $T_A = 25^{\circ}C$ (See Page 4-50 for Waveforms)

SYMBOL	BABAMETER		LIMITS		LINUTC	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output	3.0	7.0	10	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output	3.0	7.0	10	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
   Not more than one output should be shorted at a time.

# **FAIRCHILD • 9LS21 (54LS/74LS21)**

#### **DUAL 4-INPUT AND GATE**



### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE			
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE	
9LS21XM/54LS21XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C	
9LS21XC/74LS21XC	4.75 V	5.0 V	5.25 V	0°C to 75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	DADAMETER			LIMITS		LIMITO	TECT CONDITIONS (News 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
· · · · · · · · · · · · · · · · · · ·	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
VIL	input LOVV Voitage	XC			0.8	]	Guaranteed input LOW Voltage
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
	Outrus UICH Voltage	XM	2.5	3.4		v	\( - \text{NIN} \) = 400 \( \text{NA} \) \( \text{V} \)
VOН	Output HIGH Voltage	XC	2.7	3.4		]	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IH}$
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN$ , $I_{OL} = 4.0$ mA, $V_{IN} = V_{IL}$
VOL	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN$ , $I_{OL} = 8.0$ mA, $V_{IN} = V_{IL}$
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
lH	input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$
I <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
Іссн	Supply Current HIGH			1.2	2.4	mA	V <sub>CC</sub> = MAX, Inputs Open
ICCL	Supply Current LOW			2.2	4.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		8.0	12	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C.
- 3. Not more than one output should be shorted at a time.

#### **DUAL 4-INPUT NAND GATE**



\*OPEN COLLECTOR OUTPUTS

### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPED A TUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS22XM/54LS22XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C
9LS22XC/74LS22XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

OVARDOL	DADAMETER			LIMITS		LINUTO	TEST CONDITIONS (N 4)	
SYMBOL	PARAMETER	TER		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
∨ <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
.,					0.7	V	Currents and Innut I OW Valence	
V <sub>IL</sub>	Input LOW Voltage	XC			0.8	7 "	Guaranteed Input LOW Voltage	
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
lон	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 V, V_{IN} = V_{IL}$	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
VOL	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
IH.	input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 5.5 V$	
IL	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
<sup>I</sup> CCH	Supply Current HIGH			0.4	0.8	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
I <sub>CCL</sub>	Supply Current LOW			1.2	2.2	mA	V <sub>CC</sub> = MAX, Inputs Open	


# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTC	TEGT COMPLETIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH	Turn Off Delay, Input to Output		14	22	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output		10	18	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.

# **TRIPLE 3-INPUT NOR GATE**



**GUARANTEED OPERATING RANGES** 

DART NUMBERS		TENADEDATUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS27XM/54LS27XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS27XC/74LS27XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

- 0 0				100000 00	NSA 48		L (diness etherwise specifica)
SYMBOL	PARAMETER		MIN	LIMITS TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V <sub>IL</sub>	Input LOW Voltage	XM			0.7 0.8	V	Guaranteed Input LOW Voltage
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$
V <sub>ОН</sub>	Output HIGH Voltage	XM XC	2.5 2.7	3.4 3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
V <sub>OL</sub>	Culput LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
l <sub>IH</sub>	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
'IH					0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
l <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-15		-100	mA	$V_{CC} = MAX$ , $V_{OUT} = 0 V$
Іссн	Supply Current HIGH			2.0	4.0	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$
I <sub>CCL</sub>	Supply Current LOW			3.4	6.8	mA	V <sub>CC</sub> = MAX, Inputs Open


### AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTC	TECT COMPITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		8.0	13	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		8.0	13	ns	C <sub>L</sub> = 15 pF

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

# **FAIRCHILD • 9LS30 (54LS/74LS30)**

#### **8-INPUT NAND GATE**



### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE						
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE				
9LS30XM/54LS30XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C				
9LS30XC / 74LS30XC	4.75 V	5.0 V	5.25 V	0°C to 75°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	PARAMETER			LIMITS		LINUTO	TEST CONDITIONS (N 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
· · · · · · · · · · · · · · · · · · ·	Input LOW Voltage	XM			0.7	V	Cuprenteed Input LOW/ Voltage
$V_{IL}$	input LOVV Voltage	XC			0.8	1	Guaranteed Input LOW Voltage
V <sub>CD</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
	Output HIGH Voltage	XM	2.5	3.4		v	V - MIN I - 400 - A V - V
v <sub>OH</sub>	Output High Voltage	XC	2.7	3.4		1 "	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$
Va	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
I <sub>IH</sub>	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
'IH	input mon current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
	Current (Note 3)						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
<sup>I</sup> ссн	Supply Current HIGH			0.35	0.5	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$
I <sub>CCL</sub>	Supply Current LOW			0.6	1.1	mA	V <sub>CC</sub> = MAX, Inputs Open


# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMSTED		LIMITS		UNITS	TECT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH	Turn Off Delay, Input to Output		7.0	12	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Turn On Delay, Input to Output		9.0	15	ns	C <sub>L</sub> = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

# **FAIRCHILD • 9LS32 (54LS/74LS32)**

#### **QUAD 2-INPUT OR GATE**



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE		TEMPEDATURE			
	MIN	TYP	MAX	TEMPERATURE			
9LS32XM/54LS32XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS32XC/74LS32XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


T T T T T T T T T T T T T T T T T T T	<u> </u>	1			1171110	T	
PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)	
SYMBOL PARAMETER		MIN	TYP	P MAX			
Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
I	XM			0.7	1	Comment of the control of the contro	
Input LOW Voltage	XC			0.8	7 °	Guaranteed Input LOW Voltage	
Input Clamp Diode Voltaç	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
0	XM	2.5	3.4		1	V - MIN I - 400 V - V	
Output HIGH Voltage	XC	2.7	3.4		7 °	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IH}$	
Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN$ , $I_{OL} = 4.0 \text{ mA}$ , $V_{IN} = V_{IL}$	
Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN$ , $I_{OL} = 8.0 \text{ mA}$ , $V_{IN} = V_{IL}$	
Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
input marr current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
Supply Current HIGH			3.1	6.2	mA	V <sub>CC</sub> = MAX, Inputs Open	
Supply Current LOW	, , , , , , , , , , , , , , , , , , , ,		4.9	9.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$	
	PARAMETER  Input HIGH Voltage  Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Voltage  Output LOW Voltage  Input HIGH Current  Input LOW Current  Output Short Circuit Current (Note 3)  Supply Current HIGH	PARAMETER  Input HIGH Voltage  Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Voltage  Output LOW Voltage  Input LOW Voltage  Input HIGH Current  Input LOW Current  Output Short Circuit Current (Note 3)  Supply Current HIGH	PARAMETER  Input HIGH Voltage  Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Voltage  Output LOW Voltage  XM 2.5 XC 2.7  XM,XC XC  Input HIGH Current  Input LOW Current  Output Short Circuit Current (Note 3)  Supply Current HIGH	PARAMETER	Description	Name	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output	3.0	7.0	11	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output	3.0	7.0	11	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

### **QUAD 2-INPUT NAND BUFFER**



**GUARANTEED OPERATING RANGES** 

		SUPPLY VOLTAGE		TENADEDATUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE		
9LS37XM/54LS37XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C		
9LS37XC/74LS37XC	4.75 V	5.0 V	5.25 V	0°C to 75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


	0.4.0.4.6.7.6.0			LIMITS		LINUTO	TEGT COMPLETIONS (N 4)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
<sup>/</sup> IL	input LOW Voitage	XC			0.8		Guaranteed input LOVV Voltage
√ <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$
.,	Outset UCH Valtage	XM	2.5	3.4		V	V - MIN I12 mA V - V
VOH	Output HIGH Voltage	XC	2.7	3.4		]	$V_{CC} = MIN$ , $I_{OH} = -1.2 \text{ mA}$ , $V_{IN} = V_{IL}$
	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC}$ = MIN, $I_{OL}$ = 12 mA, $V_{IN}$ = 2.0 V
VOL	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 24 \text{ mA}, V_{IN} = 2.0 \text{ V}$
	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
IH	input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$
IL.	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
І <sub>ссн</sub>	Supply Current HIGH			0.9	2.0	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$
l <sub>CCL</sub>	Supply Current LOW			6.0	12	mA	V <sub>CC</sub> = MAX, Inputs Open

# AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-50 for Waveforms)

0.4450	DADAMETER		LIMITS		LIMITO	TECT CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	15	ns	$C_{L} = 45 \text{ pF, } R_{L} = 667 \Omega$

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  =  $25^{\circ}$  C.
- 3. Not more than one output should be shorted at a time.

#### **QUAD 2-INPUT NAND BUFFER**



\*OPEN COLLECTOR OUTPUTS

**GUARANTEED OPERATING RANGES** 

PART NUMBERS	1	SUPPLY VOLTAGE		TEMBERATURE			
	MIN	TYP	MAX	TEMPERATURE			
9LS38XM/54LS38XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS38XC/74LS38XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


				LIMITS			TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER	PARAMETER MIN		TYP	MAX	UNITS		
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
					0.7	v	Constant low Value	
V <sub>IL</sub>	Input LOW Voltage	XC			0.8	1 '	Guaranteed Input LOW Voltage	
v <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
lон	Output HIGH Current				250	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IL}$	
\/	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 12 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
v <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN$ , $I_{OL} = 24$ mA, $V_{IN} = 2.0$ V	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
ŀІН	input riidri current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
l <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
<sup>І</sup> ссн	Supply Current HIGH			0.9	2.0	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
<sup>I</sup> CCL	Supply Current LOW			6.0	12	mA	V <sub>CC</sub> = MAX, Inputs Open	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	FANAIVIETEN	MIN	TYP	MAX	ONITS	1E31 CONDITIONS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output		14	22	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 45 \text{ pF, } R_{L} = 667 \Omega$	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

#### **DUAL 4-INPUT NAND BUFFER**



**GUARANTEED OPERATING RANGES** 

DART MUMADEDO		SUPPLY VOLTAGE		TEMPEDATURE			
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
9LS40XM/54LS40XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS40XC/74LS40XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVMDOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
V <sub>IL</sub>	input LOVV Voltage	XC			0.8	ľ	Guaranteed input LOVV Voltage
v <sub>CD</sub>	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
\ /	Outside UICH Voltage	XM	2.5	3.4		V	V = NAIN   = -1.2 mA V = V
v <sub>OH</sub>	Output HIGH Voltage	XC	2.7	3.4		ľ	$V_{CC} = MIN$ , $I_{OH} = -1.2 \text{ mA}$ , $V_{IN} = V_{IL}$
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 12 \text{ mA}, V_{IN} = 2.0 \text{ V}$
$v_{OL}$	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 24 \text{ mÅ}, V_{IN} = 2.0 \text{ V}$
J., .	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
IH	input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-30		-100	mA	$V_{CC} = MAX$ , $V_{OUT} = 0 V$
Іссн	Supply Current HIGH			0.45	1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V
ICCL	Supply Current LOW			3.0	6.0	mA	V <sub>CC</sub> = MAX, Inputs Open

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

0.44501			LIMITS				
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	15	ns	$C_L = 45 \text{ pF, } R_L = 667 \Omega$	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

### **DUAL 2-WIDE 2-INPUT/3-INPUT AND-OR-INVERT GATE**



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE		TEMPEDATURE			
	MIN	TYP	MAX	TEMPERATURE			
9LS51XM/54LS51XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS51XC/74LS51XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


C)/MADOL	DADAMETER			LIMITS		LINITO	TECT COMPITIONS (Notes 1)	
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
.,	Innut I OW Valtage	XM			0.7	V	Customated Innut I OW Voltage	
V <sub>IL</sub>	Input LOW Voltage	XC			0.8	]	Guaranteed Input LOW Voltage	
V <sub>CD</sub>	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
	0.44.18611.74-14	XM	2.5	3.4		V	V - NAIN I - 400 - A V - V	
v <sub>OH</sub>	Output HIGH Voltage	XC	2.7	3.4		1 V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
I	Input HIGH Current			1.0	20	μΑ	$V_{CC}$ – MAX, $V_{IN}$ = 2.7 V	
l <sub>I</sub> IH	input man current			·	0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
l <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit		-15		-100	mA	$V_{CC} = MAX, V_{OLIT} = 0 V$	
	Current (Note 3)							
<sup>І</sup> ссн	Supply Current HIGH			0.8	1.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$	
<sup>l</sup> ccl	Supply Current LOW			1.4	2.8	mA	V <sub>CC</sub> = MAX, Inputs Open	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTC	TECT CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Turn Off Delay, Input to Output		8.0	13	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		8.0	13	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C.
- 3. Not more than one output should be shorted at a time.

#### 3-2-2-3-INPUT AND-OR-INVERT GATE



**GUARANTEED OPERATING RANGES** 

DADT AUJAADEDC		SUPPLY VOLTAGE		TEMPERATURE
PART NUMBERS	MIN	TYP	MAX	
9LS54XM/54LS54XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS54XC/74LS54XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CYMPOL	PARAMETER		grafing.	LIMITS	(1)	UNITS	TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER	<u>'</u>		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V <sub>IL</sub>	Input LOW Voltage	XM XC			0.7 0.8	V	Guaranteed Input LOW Voltage	
V <sub>CD</sub>	Input Clamp Diode Volta			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
	Output HICH Voltage	XM	2.5	3.4		V	V - MIN I400 V - V	
V <sub>OH</sub>	Output HIGH Voltage	XC	2.7	3.4		1	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V -	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
VOL	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
<sup>1</sup> IH	Input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>I</sup> ссн	Supply Current HIGH			0.8	1.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$	
ICCL	Supply Current LOW			1.0	2.0	mA	V <sub>CC</sub> = MAX, Inputs Open	

### AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-50 for Waveforms)

SYMBOL	DADAMETER		LIMITS		LINUTO	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .
- 3. Not more than one output should be shorted at a time.

### 2-WIDE 4-INPUT AND-OR-INVERT GATE



### **GUARANTEED OPERATING RANGES**

DART NUMBERS		SUPPLY VOLTAGE		TEMPERATURE
PART NUMBERS	MIN	TYP	MAX	IEWIPERATURE
9LS55XM/54LS55XM	4.5 V	5.0 V	5.5 V	55°C to 125°C
9LS55XC/74LS55XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS	ģ.	UNITS	TEST CONDITIONS (Note 1)	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
VIL	Input LOW Voltage	XM			0.7	v	Guaranteed Input LOW Voltage	
- IL		xc			0.8			
$v_{CD}$	Input Clamp Diode Volta	ige		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
V	Output HIGH Voltage	XM	2.5	3.4		V	V - MIN I400 "A V - V	
VOH	Output high voitage	XC	2.7	3.4			$V_{CC} = MiN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V <sub>OL</sub>	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN$ , $I_{OL} = 4.0 \text{ mA}$ , $V_{IN} = 2.0 \text{ V}$	
*OL	Output LOVV Voltage	xc		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
l	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
IH	input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
IL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
laa	Output Short Circuit		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
los	Current (Note 3)		, ,		100		vCC 101/2X, vOU1 0 v	
I <sub>CCH</sub>	Supply Current HIGH			0.4	0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$	
ICCL	Supply Current LOW			0.7	1.3	mA	V <sub>CC</sub> = MAX, Inputs Open	

# AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-50 for Waveforms)


SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
	FARAIVIETER	MIN	TYP	MAX	UNITS		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

# **FAIRCHILD** • 9LS73 (54LS / 74LS73)

#### **DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP**

DESCRIPTION - The 9LS73 (54LS/74LS73) offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (VCC)	<i>P</i>	TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMFERATURE		
9LS73XM/54LS73XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C		
9LS73XC/74LS73XC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product. with West

	PARAMETER		LIMITS					
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOVV Voitage	XC			0.8	•	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
	0	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
VOH	Output HIGH Voltage	XC	2.7	3.4		\ \ \	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
\/ -	Output LOW Voltage	XM,XC		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> o	
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
l <sub>IH</sub>	Input HIGH Current J, K Clear Clock				20 60 80	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
	J, K Clear Clock				0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
I <sub>IL</sub>	Input LOW Current J, K Clear Clock				-0.36 -0.8 -0.72	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
l <sub>CC</sub>	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$	

# **FAIRCHILD • 9LS73 (54LS / 74LS73)**

#### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTPUTS		
OPERATING MODE	$\overline{c}_D$	J	Κ	Q	ā
Reset (Clear)	L	х	х	L	н
Toggle	н	h	h	q	q
Load "0" (Reset)	н	ı	h	L	н
Load "1" (Set)	н	h	1	н	L
Hold	Н	- 1	ı	q	q

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

SYMBOL	DARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIMBUL PAI	PARAMETER	MIN	TYP	MAX			
f <sub>MAX</sub>	Maximum Clock Frequency	30	45		MHz	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 1	$V_{CC} = 5.0 \text{ V},$ $C_{L} = 15 \text{ pF}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clear to Output		11 16	16 24	ns	Fig. 2	

# AC SET-UP REQUIREMENTS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

CVAADOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL P	PARAMETER	MIN	TYP	MAX	UNIIS		
t <sub>W</sub> CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3	
t <sub>W</sub> CP(L)	Clock Pulse Width (LOW)	15	10		ns		
tw	Clear Pulse Width	15	10		ns	Fig. 2	
t <sub>s</sub> (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V <sub>CC</sub> = 5.0 V
t <sub>h</sub> (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3	
t <sub>s</sub> (L)	Set-up Time LOW, J or K TO Clock	15	10		ns		
t <sub>h</sub> (L)	Hold Time LOW, J or K to Clock	0	-13		ns		


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
   Not more than one output should be shorted at a time.
- 4. SET-UP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

# **FAIRCHILD** • 9LS74 (54LS / 74LS74)

### **DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP**

**DESCRIPTION** — The 9LS74 (54LS/74LS74) dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and  $\overline{Q}$  outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.



### **GUARANTEED OPERATING RANGES**

DADT AU IMPEDO		SUPPLY VOLTAGE					
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
9LS74XM /54LS74XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C			
9LS74XC/74LS74XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETED			LIMITS		LINUTC	TECT CONDITIONS (News 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
VIL	input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
*IL	input LOW Voltage	XC			0.8		for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$
· · · · · · · · · · · · · · · · · · ·	Outrot HICH Valtage	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$
VOH	Output HIGH Voltage	XC	2.7	3.4		7	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V -	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
VOL	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
<sup>I</sup> ін	input HIGH Current Data Clock, Set Clear				20 40 60	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
	Data Clock, Set Clear				0.1 0.2 0.3	mA	$V_{CC} = MAX$ , $V_{IN} = 5.5 V$
l <sub>IL</sub>	Input LOW Current Data Clock, Set Clear				-0.4 -0.8 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
lcc	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$

# FAIRCHILD • 9LS74 (54LS / 74LS74)

# MODE SELECT - TRUTH TABLE

OPERATING MODE $\overline{S_D}$ $\overline{C_D}$ D Q	OUTPUTS		
Set I II Y II	ā		
Set L II X H	L		
Reset (Clear) H L X L	н		
*Undetermined L L X H	Н		
Load "1" (Set) H H h H	L		
Load "O" (Reset) H H I L	Н		

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{S}_D$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I ≈ LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

SYMBOL PARAMETER			LIMITS		LINUTO	TEST CONDITIONS		
		MIN	TYP	MAX	UNITS			
fMAX	Maximum Clock Freque	ency	30	45		MHz	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output			15 22	20 30	ns	Fig. 1	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF
t <sub>PLH</sub>	Propagation Delay,			10	15	ns	Fig. 2	
<sup>t</sup> PHL	Set or Clear to Output	CP = L		18	24		ļ	
<sup>t</sup> PHL		CP = H		26	35			


### AC SET-UP REQUIREMENTS: $T_{\Lambda} = 25^{\circ}C$ (See Page 4-51 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS		
t <sub>w</sub> CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 1	
t <sub>w</sub>	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t <sub>s</sub> (H)	Set-up Time HIGH, Data to Clock	10	6		ns		$v_{CC} = 5.0 \text{ V}$
t <sub>h</sub> (H)	Hold Time HIGH, Data to Clock	0	-14		ns	Fig. 1	
t <sub>s</sub> (L)	Set-up Time LOW, Data to Clock	20	14		ns		
t <sub>h</sub> (L)	Hold Time LOW, Data to Clock	0	-6		ns		

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C.
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t<sub>s</sub>) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs,
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

#### 4

### QUAD 2-INPUT EXCLUSIVE OR GATE



TR	TRUTH TABLE							
IN OUT								
Α	В	Z						
L	L	L						
L	Н	н						
Н	н							
Н	н	L						

**GUARANTEED OPERATING RANGES** 

DART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )		TEMPERATURE	
PART NUMBERS	MIN	TYP	MAX	TEIVIFENATURE	
9LS86XM/54LS86XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C	
9LS86XC/74LS86XC	4.75 V	5.0 V	5.25 V	0°C to 75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETER			LIMITS		LINUTC	TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER		MIN TYP MAX		MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH voltage for All Inputs	
	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
VIL	input LOW Voltage	XC			0.8	]	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
.,	Output HICH Valence	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$	
VOH	Output HIGH Voltage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH}$	
VOL	Output LOVV Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ or $V_{IL}$ per Truth Table	
	Input HIGH Current				40	μΑ	$V_{CC} = MAX, V_{1N} = 2.7 V$	
<sup>I</sup> IH	input nigh current				0.2	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
l <sub>IL</sub>	Input LOW Current				-0.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>І</sup> ссн	Supply Current			6.1	10	mA	V <sub>CC</sub> = MAX	

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input LOW			12 17	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input HIGH			10 12	ns	C <sub>L</sub> = 15 pF


#### NOTE

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

# FAIRCHILD • 9LS109 (54LS / 74LS109)

#### **DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP**

**DESCRIPTION** — The 9LS109 (54LS/74LS109) consists of two high speed completely independent transition clocked  $J\overline{K}$  flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The  $J\overline{K}$  design allows operation as a D flip-flop by simply connecting the J and  $\overline{K}$  pins together. The 9LS109 is a pin-for-pin replacement of the 9024 and 9L24.



**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEIVIPERATURE
9LS109XM/54LS109XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C
9LS109XC/74LS109XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER	OPERATING TEMPERATURE RANG	GE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)
STIVIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
*IL	input LOVV Voitage	XC			0.8	] `	for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
Vон	Output High voltage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
VOL	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
*OL	Culput Lovy Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table
I <sub>ІН</sub>	Input HIGH Current J, K Clock, Set Clear				20 40 80	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
	J, K Clock, Set Clear				0.1 0.2 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V
I <sub>IL</sub>	Input LOW Current J, K Clock, Set Clear				-0.4 -0.8 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>l</sup> cc	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$

# FAIRCHILD • 9LS109 (54LS / 74LS109)

#### MODE SELECT - TRUTH TABLE

ODER A TIME MODE	ı	NPUTS	OUTPUTS			
OPERATING MODE	$\overline{s}_D$	<u>C</u> D	J	ĸ	Q	ā
Set	L	н	×	×	н	L
Reset (Clear)	н	L	X	×	L	н
*Undetermined	L	L	Х	x	н	Н
Load "1" (Set)	н	н	h	h	н	L
Hold	н	н	1	h	q	q
Toggle	Н	н	h	1	q	q
Load "0" (Reset)	н	н	I	1	L	Н

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{S_D}$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

0.4400.	0.			LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	I ESI C	JNDITIONS	
f <sub>MAX</sub>	Maximum Clock Freque	ency	30	45		MHz	Fig. 1		
t <sub>PLH</sub>	Propagation Delay, Clock to Output			15 22	20 30	ns	Fig. 1	$V_{CC} = 5.0 \text{ V},$ $C_{L} = 15 \text{ pF}$	
t <sub>PLH</sub>	Propagation Delay,			10	15	ns	Fig. 2	7	
t <sub>PHL</sub>	Set or Clear to Output	CP = L		18	24				
t <sub>PHL</sub>		CP = H		26	35				

# AC SET-UP REQUIREMENTS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

SYMBOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS		
t <sub>W</sub> CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 1	
tW	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t <sub>S</sub> (H)	Set-up Time HIGH, Data to Clock	18	12		ns		$V_{CC} = 5.0 \text{ V}$
t <sub>h</sub> (H)	Hold Time HIGH, Data to Clock	0	-13		ns	Fig. 1	
t <sub>s</sub> (L)	Set-up Time LOW, Data to Clock	20	13		ns	}	
t <sub>h</sub> (L)	Hold Time LOW, Data to Clock	0	-12		ns	1	1

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t<sub>s</sub>) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

#### **DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP**

DESCRIPTION - The 9LS112 (54LS/74LS112) dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

# LOGIC SYMBOL LOGIC DIAGRAM (EACH FLIP-FLOP) **O** 0 CLEAR (CD) O-15(14) O SET (\$0) 4(10) $V_{CC} = Pin 16$ GND = Pin 8

CLOCK (CP)

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN TYP		MAX	TEMPERATURE
9LS112XM/54LS112XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS112XC/74LS112XC	4.75 V	5.0 V	5.25 V	O°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) LIMITS SYMBOL PARAMETER UNITS TEST CONDITIONS (Note 1) MIN TYP MAX Guaranteed Input HIGH Voltage Input HIGH Voltage 2.0 ٧  $V_{IH}$ for All inputs XM 0.7 Guaranteed Input LOW Voltage  $V_{II}$ Input LOW Voltage v for All Inputs XC 8.0  $v_{CD}$ Input Clamp Diode Voltage -0.65-1.5 $V_{CC} = MIN$ ,  $I_{IN} = -18 \text{ mA}$ XM 2.5 3.4  $V_{CC} = MIN, I_{OH} = -400 \, \mu A$ Output HIGH Voltage  $V_{OH}$ XC 27 34  $V_{IN} = V_{IH}$  or  $V_{IL}$  per Truth Table  $I_{OL} = 4.0 \text{ mA} \mid V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$ XM.XC 0.25 V Output LOW Voltage VOL XC 0.35 0.5 v IOI = 8.0 mA VII per Truth Table Input HIGH Current 20 J, K Set. Clear 60 μΑ  $V_{CC} = MAX$ ,  $V_{IN} = 2.7 V$ Clock 80 ΊН J, K 0.1 Set, Clear 0.3 mΑ  $V_{CC} = MAX$ ,  $V_{IN} = 5.5 V$ Clock 0.4 Input LOW Current J. K -0.36Set, Clear -0.8mΑ  $V_{CC} = MAX$ ,  $V_{IN} = 0.4 V$ 1/L Clock -0.72Output Short Circuit  $V_{CC} = MAX, V_{OUT} = 0 V$ -15 -100 mΑ los Current (Note 3)  $V_{CC} = MAX, V_{CP} = 0 V$ Power Supply Current 4.0 8.0 mΑ <sup>1</sup>cc

# FAIRCHILD • 9LS112 (54LS / 74LS112)

#### **MODE SELECT - TRUTH TABLE**

OPERATING MODE		INPUTS		OUTPUTS		
OPERATING MODE	≅ <sub>D</sub>	_CD	J	κ	Q	ā
Set	L	Н	х	×	Н	L
Reset (Clear)	н	L	×	×	L	Н
*Undetermined	L	L	×	×	Н	н
Toggle	н	Н	h	h	q	q
Load "0" (Reset)	н	н	1	h	L	н
Load "1" (Set)	н	н	h	ı	н	L
Hold	н	н	ı	ı	q	q

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{S}_D$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

	PARAMETER			ļ			
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 3	
t <sub>PLH</sub>	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 3	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF
t <sub>PLH</sub>	Propagation Delay, Set or Clear to Output		11 16	16 24	ns	Fig. 2	

### AC SET-UP REQUIREMENTS: $T_A = 25^{\circ}C$ (See Page 4-51 for Waveforms)


SYMBOL	DARAMETER		LIMITS		LINITO	TEST CONDITIONS		
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	IESI CO	JNDITIONS	
t <sub>W</sub> CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3		
t <sub>W</sub> CP(L)	Clock Pulse Width (LOW)	15	10		ns			
<sup>t</sup> W	Set or Clear Pulse Width	15	10		ns	Fig. 2		
t <sub>s</sub> (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V <sub>CC</sub> = 5.0 V	
t <sub>h</sub> (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3		
t <sub>s</sub> (L)	Set-up Time LOW, J or K to Clock	15	10		ns			
t <sub>h</sub> (L)	Hold Time LOW, J or K to Clock	0	-13		ns			

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t<sub>s</sub>) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

# FAIRCHILD • 9LS113 (54LS / 74LS113)

#### **DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP**

**DESCRIPTION** — The 9LS113 (54LS/74LS113) offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.



**GUARANTEED OPERATING RANGES** 

DADT NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS113XM/54LS113XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS113XC/74LS113XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

0)/14001	DADAMETER		LIMITS			LINUTO	TEOT CONDITIONS (N 4)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOW Voltage	XC			0.8	1 "	for All Inputs	
VCD	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
.,	Outside HIGH Valessa	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
Vон	Output HIGH Voltage	XC	2.7	3.4		\ \ \	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V -	Output LOW Voltage	XM,XC		0.25	0.4	V	IOL = 4.0 mA VCC = MIN, VIN = VIH of	
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
lн	Input HIGH Current J, K Set Clock				20 60 80	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
	J, K Set Clock				0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
l <sub>IL</sub>	Input LOW Current J, K Set Clock				-0.36 -0.8 -0.72	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>l</sup> cc	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$	

# FAIRCHILD • 9LS113 (54LS / 74LS113)

#### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTPUTS		
OF ENATING MODE	₹D	J	К	Q	ā
Set	L	×	х	Н	L
Toggle	н	h	h	q	q
Load "0" (Reset)	н	1	h	L	н
Load "1" (Set)	н	h	1	н	L
Hold	н	ı	ı	q	$\overline{q}$

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-51 for Waveforms)

					Г		
SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 3	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 3	$V_{CC} = 5.0 \text{ V},$ $C_L = 15 \text{ pF}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Set to Output		11 16	16 24	ns	Fig. 2	

# AC SET-UP REQUIREMENTS: $T_A = 25$ °C (See Page 4-51 for Waveforms)


SYMBOL	PARAMETER	LIMITS			LINUTO	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>W</sub> CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3	
t <sub>W</sub> CP(L)	Clock Pulse Width (LOW)	15	10		ns		
tw	Set Pulse Width	15	10		ns	Fig. 2	
t <sub>s</sub> (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V <sub>CC</sub> = 5.0 V
t <sub>h</sub> (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3	
t <sub>S</sub> (L)	Set-up Time LOW, J or K to Clock	15	10		ns		
t <sub>h</sub> (L)	Hold Time LOW, J or K to Clock	0	-13		ns		

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t<sub>s</sub>) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

### FAIRCHILD • 9LS114 (54LS / 74LS114)

#### **DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP**

**DESCRIPTION** — The 9LS114 (54LS114/74LS114) offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.



#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE		TEMPERATURE
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS114XM/54LS114XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C
9LS114XC/74LS114XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

0)400	PARAMETER		l	LIMITS			TECT COMPITIONS (No. 1)	
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>iH</sub>	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
'IL	mpat 2011 Tollago	XC			0.8	·	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
	Output HICH Voltage	XM	2.5	3.4		v	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$	
<sup>V</sup> он	Output HIGH Voltage	XC	2.7	3.4		V	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
.,	Output LOW Voltage	XM,XC		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
VOL	Output LOVV Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
I <sub>IH</sub>	Input HIGH Current J, K Set Clear Clock				20 60 120 160	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
	J, K Set Clear Clock				0.1 0.3 0.6 0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
IL.	Input LOW Current J, K Set Clear Clock				-0.36 -0.8 -1.6 -1.44	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
<sup>l</sup> os	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>l</sup> cc	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$	

#### FAIRCHILD • 9LS114 (54LS / 74LS114)

#### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTPUTS			
OPERATING MODE	$\overline{s}_{D}$	Ċ <sub>D</sub>	J	К	Q	ā
Set	L	Н	x	х	н	L
Reset (Clear)	н	L	×	×	L	Н
*Undetermined	L	L	×	×	н	Н
Toggle	н	н	h	h	q	q
Load "0" (Reset)	н	н	1	h	L	Н
Load "1" (Set)	н	н	h	1	н	L
Hold	н	н	1	1	q	$\overline{q}$
	1	1	i	I	1	

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{S}_D$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

## AC CHARACTERISTICS: $T_A = 25^{\circ}C$ (See Page 4-51 for Waveforms)

	PARAMETER		LIMITS		UNITE	TEST COMPITIONS	
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 3	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 3	$V_{CC} = 5.0 \text{ V},$ $C_{L} = 15 \text{ pF}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Set or Clear to Output		11 16	16 24	ns	Fig. 2	


#### $\Delta C$ SET-UP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-51 for Waveforms)


OVERDOL	DADAMETED		LIMITS		LINITO	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	IESI CI	ONDITIONS
t <sub>W</sub> CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3	
t <sub>W</sub> CP(L)	Clock Pulse Width (LOW)	15	10		ns		
t <sub>W</sub>	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t <sub>s</sub> (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V <sub>CC</sub> = 5.0 \
t <sub>h</sub> (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3	
t <sub>S</sub> (L)	Set-up Time LOW, J or K to Clock	15	10		ns		
t <sub>h</sub> (L)	Hold Time LOW, J or K to Clock	0	-13		ns		

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t<sub>s</sub>) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

### FAIRCHILD • 9LS125 (54LS/74LS125) • 9LS126 (54LS/74LS126)

#### QUAD 3-STATE BUFFERS WITH ACTIVE HIGH ENABLES





**GUARANTEED OPERATING RANGES** 

DAOT NUMBERO		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS125XM/54LS125XM 9LS126XM/54LS126XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C
9LS125XC/74LS125XC 9LS126XC/74LS126XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		(4) (4)	LIMITS		UNITS	TEST COMPITIONS	
STIVIBUL	PANAWEIEN	party is	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V <sub>IH</sub>	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
*IL	mput 2011 Tollage	XC			0.8		for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Voltage	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
V	Output HIGH Voltage	XM	2.4	3.4		V	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
VOH	Output High Voltage	XC	2.4	3.1		V	I <sub>OH</sub> = -2.6 mA V <sub>IL</sub> per Truth Table	
V <sub>OL</sub>	Output LOW Voltage	XM,XC		0.25	0.4	٧	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
*OL	Output 2011 Voltage	XC		0.35	0.5	٧	I <sub>OL</sub> = 24 mA V <sub>IL</sub> per Truth Table	
l <sub>OZH</sub>	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V, V_{E} = V_{IL}$	
OZL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX$ , $V_{OUT} = 0.4 V$ , $V_E = V_{IL}$	
	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
lH.	input high current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit Current (Note 3)		-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
	Power Supply Current,	9LS125			16	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$ , $V_{\overline{E}} = 0 V$	
1	Outputs LOW	9LS126			20	mA	$V_{CC} = MAX, V_{IN} = 0 V, V_{E} = 4.5 V$	
ICC	Power Supply Current,	9LS125			20	mA	$V_{CC} = MAX, V_{IN} = 0 V, V_{\overline{E}} = 4.5 V$	
	Outputs Off	9LS126			24	mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$ , $V_E = 0 V$	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

## FAIRCHILD • 9LS125 (54LS/74LS125) • 9LS126 (54LS/74LS126)

#### **TRUTH TABLES**

9LS125

	INPUTS E D		OUTPUT
			001701
	L	L	L
	LH		н
	Н	×	(Z)

#### 9LS126

	INPUTS E D		OUTPUT
			001101
	Н	L	L
	Н	Н	н
	L	X	(Z)

L = LOW Voltage Level H = HIGH Voltage Level X = Don't Care (Z) = High Impedance (off)

## AC CHARACTERISTICS: $T_A = 25$ °C

CVAADOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	I TEST CONL	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output			10 16	ns	Fig. 2	V -50V		
<sup>t</sup> PZH	Output Enable Time to HIGH Level			16	ns	Figs. 4, 5	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$ $R_1 = 667 \Omega$		
<sup>t</sup> PZL	Output Enable Time to LOW Level			30	ns	Figs. 3, 5	N 007 12		
<sup>t</sup> PLZ	Output Disable Time from LOW Level			15	ns	Figs. 3, 5	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 5 \text{ pF}$		
t <sub>PHZ</sub>	Output Disable Time from HIGH Level			23	ns	Figs. 4, 5	$R_L = 667 \Omega$		




Fig. 1




Fig. 2




Fig. 3





Fig. 4



### SWITCH POSITIONS

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
<sup>t</sup> PLZ	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed


Fig. 5

#### **OUAD 2-INPUT SCHMITT TRIGGER NAND GATE**

**DESCRIPTION** — The 9LS132 (54LS/74LS132) contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional NAND Gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than  $V_{T+}$  (MAX), the gate will respond to the transitions of the other input as shown in Figure 1.

## LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



## V<sub>IN</sub> VERSUS V<sub>OUT</sub> TRANSFER FUNCTION




Fig. 1

# THRESHOLD VOLTAGE AND HYSTERESIS VERSUS POWER SUPPLY VOLTAGE




Fig. 2

# THRESHOLD VOLTAGE AND HYSTERESIS VERSUS TEMPERATURE




Fig. 3

## FAIRCHILD • 9LS132 (54LS / 74LS132)

#### **GUARANTEED OPERATING RANGES**

DART NUMBERO		SUPPLY VOLTAGE					
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
9LS132XM / 54LS132XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
9LS132XC/74LS132XC	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

OVARDOL	BARAMETER			LIMITS		LINUTO	TEST COMPITIONS (No. 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>T+</sub>	Positive-Going Threshold	Voltage		1.6		V	V <sub>CC</sub> = 5.0 V	
$V_{T-}$	Negative-Going Threshold	d Voltage		0.8		V	V <sub>CC</sub> = 5.0 V	
$\overline{v_{T^+} - v_{T^-}}$	Hysteresis		0.4	0.8		V	V <sub>CC</sub> = 5.0 V	
V <sub>CD</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
	0.4.4.111011.1/-14	XM	2.5	3.4		.,	V - MIN I - 400 - A V - V	
V <sub>ОН</sub>	Output HIGH Voltage	XC	2.7	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
VOL	Output LOW Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
I <sub>T+</sub>	Input Current at Positive-Going Threshold			-0.14		mA	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T+}$	
I <sub>T</sub>	Input Current at Negative-Going Threshold	d		-0.18		mA	V <sub>CC</sub> = 5.0 V, V <sub>IN</sub> = V <sub>T</sub> _	
	Input HIGH Current			1.0	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
IН	input high current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
Іссн	Supply Current HIGH			5.9	11	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V	
CCL	Supply Current LOW			8.2	14	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 4.5 V	

## AC CHARACTERISTICS: $T_A = 25$ °C


CVMPOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAIVIETEN	MIN	TYP	MAX		
<sup>t</sup> PLH	Turn Off Delay, Input to Output			20	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output			20	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.



## FAIRCHILD • 9LS133 (54LS/74LS133)

#### 13-INPUT NAND GATE



**GUARANTEED OPERATING RANGES** 

DADT AUGADEDO		SUPPLY VOLTAGE		TEMPERATURE	
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE	
9LS133XM/54LS133XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C	
9LS133XC/74LS133XC	4.75 V	5.0 V	5.25 V	0°C to 75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINUTC	TEST SOMBITIONS (N 4)
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
	Innut I OW Valtage	XM			0.7	V	Cuarantand Innut I OW Valtage
VIL	Input LOW Voltage	XC			0.8	]	Guaranteed Input LOW Voltage
v <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
	Cutant UICH Valtage	XM	2.5	3.4		V	V - MIN I - 400 V - V
v <sub>он</sub>	Output HIGH Voltage	XC	2.7	3.4		]	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$ , $V_{IN} = V_{IL}$
V-	Output LOW Voltage	XM,XC		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
VOL	Output LOVV Voltage	XC		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
ΊΗ	input riidri current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
I <sub>I</sub> L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
Іссн	Supply Current HIGH			0.35	0.5	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V
CCL	Supply Current LOW			0.6	1.1	mA	V <sub>CC</sub> = MAX, Inputs Open


## AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

CVMADOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		17	25	ns	C <sub>L</sub> = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 3. Not more than one output should be shorted at a time.

#### 4

#### **QUAD 2-INPUT EXCLUSIVE OR GATE**



TRI	ITH	TΔ	RI	F

11	OUT	
Α	Z	
L	٦	L
L	Н	н
н	L	Н
н	н	L

\*Open Collector Outputs

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPEDATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS136XM/54LS136XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS136XC / 74LS136XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


				LIMITS			c (arried of the triple of the triple)
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH voltage for All Inputs
	Innut I OW Valtage	XM			0.7	v	Guaranteed Input LOW Voltage
$V_{IL}$	Input LOW Voltage	XC			0.8	1	for All Inputs
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
<sup>1</sup> ОН	Output HIGH Current				100	μΑ	$V_{CC} = MIN$ , $V_{OH} = 5.5 V$ $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
	0	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub>
VOL	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ or $V_{IL}$ per Truth Table
	In the Initial Courses	_			40	μΑ	$V_{CC} = MAX, V_{IN} - 2.7 V$
ΉΗ	Input HIGH Current				0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
I <sub>IL</sub>	Input LOW Current				-0.6	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
Icc	Power Supply Current			6.1	10	mA	V <sub>CC</sub> = MAX

## AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	FANAMETER	MIN	TYP	MAX	ONIIS	TEST CONDITIONS
t <sub>PLH</sub>	Propagation Delay, Other Input LOW			23 23	ns	ν <sub>CC</sub> = 5.0 ν
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input HIGH			23 23	ns	$C_L = 15 \text{ pF, R}_L = 2.0 \text{ k}\Omega$

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

#### **QUAD 2-INPUT EXCLUSIVE NOR GATE**



TRUTH	TABLE
-------	-------

II	OUT	
Α	Z	
L	L	Н
L	Н	L
Н	L	L
Н	Н	н

\*Open Collector Outputs

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPERATURE		
TART NOMBERS	MIN	TYP	MAX	TEMPENATURE
9LS266XM/54LS266XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS266XC/74LS266XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS		UNITS	TEST CONDITIONS (Note 1)			
STIVIBUL	PANAMETEN	W. 10 - 1 - 10 - 10 - 10 - 10 - 10 - 10 -	MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH voltage for All Inputs	
\ <u>'</u>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
$V_{IL}$	Tiput LOW Voltage	XC			0.8	"	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
loн	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 V$	
·OH	output mon dunion					μ,,	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA} \mid V_{CC} = \text{MIN}, V_{IN} = V_{IH}$	
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ or $V_{IL}$ per Truth Table	
1	Input HIGH Current				40	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
ΊΗ	Input HIGH Current				0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
IIL	Input LOW Current				-0.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
lcc	Power Supply Current			8.0	13	mA	V <sub>CC</sub> = MAX	

## AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)


SYMBOL	DADAMETER	LIMITS			LINUTC	TEST COMPLETIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Propagation Delay, Other Input LOW			23 23	ns	V <sub>CC</sub> = 5.0 V
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay, Other Input HIGH			23 23	ns	$C_{L} = 15 \text{ pF, R}_{L} = 2.0 \text{ k}\Omega$

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

#### 4

#### QUAD SET-RESET LATCH



#### **TRUTH TABLE**

	NPUT	OUTPUT				
$\bar{s}_1$	$\overline{S}_2$	R	(Q)			
L	L	L	h			
L	Х	Н	Н			
X	L	Н	Н			
Н	Н	L	L			
Н	Н	н	No Change			
1			1			

- L = LOW Voltage Level
- H = HIGH Voltage Level
- X = Don't Care
- h = The output is HIGH as long as S<sub>1</sub> or S<sub>2</sub> is LOW. If all inputs go HIGH simultaneously, the output state is indeterminate; otherwise, it follows the Truth Table.

#### **GUARANTEED OPERATING RANGES**

DADT NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS279XM/54LS279XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C
9LS279XC/74LS279XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		MIN	LIMITS TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
· IL	input 2011 totalge	XC			0.8		for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	<b>&gt;</b>	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$
·	Output HICH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$
v <sub>OH</sub>	Output HIGH Voltage	XC	2.7	3.4		7 <b>'</b>	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V-	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or
VOL	Output LOVV Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
ΉΗ	input nigh current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
ΊL	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>I</sup> cc	Power Supply Current			3.8	7.0	mA	V <sub>CC</sub> = MAX

#### NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 3. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: T<sub>A</sub> = 25°C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER	LIMITS			UNUTO	TECT COMPITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Propagation Delay, \$\overline{S}\$ to Output			22	ns	V = 50 V
<sup>t</sup> PHL	Tropagation belay, 3 to output			15	113	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Propagation Delay, R to Output			27	ns	C <sub>L</sub> = 15 pF

### FAIRCHILD • 9LS365 (54LS / 74LS365) • 9LS366 (54LS / 74LS366) 9LS367 (54LS / 74LS367) • 9LS368 (54LS / 74LS368)


#### 9LS365 (54LS/74LS365) HEX 3-STATE BUFFER WITH COMMON 2-INPUT NOR ENABLE



#### TRUTH TABLE

11	NPUT:	S	ОИТРИТ		
E <sub>1</sub>	$\overline{E}_2$	D			
L	L	L	L		
L	L	Н	Н		
Н	Х	Х	(Z)		
Х	Н	Х	(Z)		


#### 9LS367 (54LS/74LS367) HEX 3-STATE BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



#### TRUTH TABLE

	INUIN IABLE					
INP	UTS	OUTBUT				
Ē	D	OUTPUT				
L	L	L				
L	Н	Н				
Н	Х	(Z)				


#### 9LS366 (54LS/74LS366) HEX 3-STATE INVERTER BUFFER WITH COMMON 2-INPUT NOR ENABLE



#### TRUTH TABLE

11	NPUT	S	OUTPUT		
Ē <sub>1</sub>	E <sub>2</sub>	D			
L	L	L	Н		
L	L	Н	L		
Н	Х	Х	(Z)		
Х	Н	Х	(Z)		

# 9LS368 (54LS/74LS368) HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



#### TRUTH TABLE

INP	UTS	OUTPUT
Ē	D	001101
L	L	Н
L	Н	L
Н	Х	(Z)

**DESCRIPTION** — The 9LS365/366/367/368 are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable ( $\overline{E}$ ) is LOW.

When the Output Enable Input  $(\overline{E})$  is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

## FAIRCHILD • 9LS365 (54LS/74LS365) • 9LS366 (54LS/74LS366) 9LS367 (54LS/74LS367) • 9LS368 (54LS/74LS368)

PART NUMBERS	S	SUPPLY VOLTAGE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
9LS365XM/54LS365XM 9LS366XM/54LS366XM 9LS367XM/54LS367XM 9LS368XM/54LS368XM	4.5 V	5.0 V	5.5 V	−55°C to 125°C
9LS365XC/74LS365XC 9LS366XC/74LS366XC 9LS367XC/74LS367XC 9LS368XC/74LS368XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

OVA ADOL	DADAMETED				LIMITS			TEST CONDITIO	No		
SYMBOL	PARAMETER	н		MIN	TYP	MAX	UNITS	TEST CONDITIONS			
V <sub>IH</sub>	Input HIGH Volta	age		2.0			V	Guaranteed Inpu for All Inputs	ut HIGH Voltage		
V <sub>IL</sub>	Input LOW Volta	ide	XM			0.7	V	Guaranteed Input LOW Voltage			
*IL	Impat 2017 Voita	ge	XC			0.8		for All Inputs			
V <sub>CD</sub>	Input Clamp Dioc	de Voltag	je		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= -18 mA		
\/	Output HIGH Vo	ltage	XM	2.4	3.4			$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = MIN, V_{IN} = V_{IH}$ or		
v <sub>он</sub>	Output High voi	itage	XC	2.4	3.1		1	I <sub>OH</sub> = -2.6 mA	V <sub>IL</sub> per Truth Table		
V <sub>OL</sub>	Output LOW Vol	ltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = MIN$ , $V_{IN} = V_{IH}$ or		
*OL	Output 2011 Voi	lage	XC		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IL</sub> per Truth Table		
<sup>l</sup> ozh	Output Off Curre	ent HIGH				20	μΑ	$V_{CC} = MAX$ , $V_{OUT} = 2.4 \text{ V}$ , $V_{\overline{E}} = 2.0 \text{ V}$			
OZL	Output Off Curre	ent LOW				-20	μΑ	V <sub>CC</sub> = MAX, V <sub>C</sub>	OUT = 0.4 V, VE = 2.0 V		
	Input HIGH Curr					20	μΑ	V <sub>CC</sub> = MAX, V <sub>II</sub>	<sub>V</sub> = 2.7 V		
<sup>1</sup> ІН	input nigh Cum	ent				0.1	mA	V <sub>CC</sub> = MAX, V <sub>II</sub>	<sub>V</sub> = 7.0 V		
IIL	Input LOW Curre	ent				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>II</sub>	N = 0.4 V		
los	Output Short Circuit Current (Note 3)			-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>C</sub>	<sub>OUT</sub> = 0 V		
1	Power Supply S	9LS365/	367		13.5	24	mA	\/ = MAY \/	- 0 V V= - 4 5 V		
cc	Current 9LS366/368				11.8	21	ına	VCC - MAX, VII	<sub>V</sub> = 0 V, V <sub>E</sub> = 4.5 V		

#### NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C.
- 3. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V (See Page 4-41 for Waveforms)


SYMBOL	DADAMETED		LIMITS		LINITO	TEGT CONDITIONS		
STINIBUL	PARAMETER	MIN TYP MAX		UNITS	TEST CONDITIONS			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output (9LS365 • 9LS367)			10 16	ns	Fig. 2	C <sub>L</sub> = 45 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output (9LS366 • 9LS368)			10 16	ns	Fig. 1	C <sub>L</sub> = 45 pF	
<sup>t</sup> PZH	Output Enable Time to HIGH Level			16	ns	Figs. 4, 5	C <sub>L</sub> = 45 pF	
<sup>t</sup> PZL	Output Enable Time to LOW Level			30	ns	Figs. 3, 5	R <sub>L</sub> = 667 Ω	
t <sub>PLZ</sub>	Output Disable Time from LOW Level			15	ns	Figs. 3, 5	C <sub>L</sub> = 5.0 pF	
<sup>t</sup> PHZ	Output Disable Time from HIGH Level			23	ns	Figs. 4, 5	R <sub>L</sub> = 667 Ω	

#### **FAIRCHILD • AC WAVEFORMS**

#### AC TEST CIRCUITS AND WAVEFORMS


The following test circuits and conditions represent Fairchild's typical AC test procedures. The output loading for standard Low Power Schottky devices is a 15 pF capacitor. Experimental evidence shows that test results using the additional diode-resistor load are within 0.2 ns of the capacitor only load. The capacitor only load also has the advantage of repeatable, easily correlated test results. The input pulse rise and fall times are specified at 6 ns to closely approximate the Low Power Schottky output transitions through the active threshold region. The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.

#### **Test Circuit for Standard Output Devices**




\*Includes all probe and jig capacitance

#### Optional Load (Guaranted - Not Tested)



#### **Test Circuit for Open Collector Output Devices**




\*Includes all probe and jig capacitance


## Pulse Generator Settings (unless otherwise specified)

Frequency = 1 mHz Duty Cycle = 50%  $t_{TLH}(t_f) = 6$  ns  $t_{THL}(t_f) = 6$  ns Amplitude = 0 to 3 V

#### **Waveform for Inverting Outputs**



#### Waveform for Non-inverting Outputs



#### **FAIRCHILD • AC WAVEFORMS**

#### WAVEFORMS FOR 9LS73, 9LS74, 9LS109, 9LS112, 9LS113, AND 9LS114

Fig. 1 CLOCK TO OUTPUT DELAYS,
DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH




Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS





Fig. 3 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



\*The shaded areas indicate when the input is permitted to change for predicatable output performance.

LOW POV		
H	T	

INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS	4
MSI DATA SHEETS	5
MACROLOGIC™ TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	8



## 9LS42 (54LS/74LS42)

## ONE-OF-TEN DECODER

**DESCRIPTION** — The LSTTL/MSI 9LS42 (54LS/74LS42) is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The 9LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

- MULTI-FUNCTION CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

# PIN NAMES

LOADING (Note a)


Address Inputs
Outputs, Active LOW (Note b)


HIGH	LOW
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.

#### NOTES:


 $\frac{A_0 - A_3}{0 \text{ to } 9}$ 

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

### FAIRCHILD • 9LS42 (54LS / 74LS42)

**FUNCTIONAL DESCRIPTION** — The 9LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with active LOW input enables.

The logic design of the 9LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input  $A_3$  produces a useful inhibit function when the 9LS42 is used as a one-of-eight decoder. The  $A_3$  input can also be used as the Data input in an 8-output demultiplexer application.

#### **TRUTH TABLE**

A <sub>0</sub>	Α1	Α2	Α3	ō	1	2	3	4	5	6	7	8	9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	н	L	Н	н	Н	н	Н	Н	Н	Н
L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
н	Н	L	L	н	н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	н	Н	Н	Н	L	Н	Н	Н	Н	Н
н	L	Н	L	н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	Н	L	н	н	Н	Н	Н	Н	L	Н	Н	Н
н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
н	L	L	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н
Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	н	Н	Н	Н	Н	Н	Н	H`	Н	Н
н	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	н	н	Н	Н	Н	Н	Н	Н	Н	Н	н
н	Н	Н	Н	н	Н	Н	н	Н	Н	Н	Н	Н	н

H = HIGH Voltage Level L = LOW Voltage Level

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

–0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )								
	MIN	TYP	MAX	TEMPERATURE						
9LS42XM/54LS42XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C						
9LS42XC/74LS42XC	4.75 V	5.0 V	5.25 V	0°C to +75°C						

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

## FAIRCHILD • 9LS42 (54LS /74LS42)

DC CHA	RACTERISTICS OVE	R OPERA	ATING	ТЕМРЕ	RATURE	RANG	E (unless otherwise specified)			
SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS				
STIVIBUL	FANAIVIETEN		MIN	TYP	MAX	UNITS	1201 0010110110			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs			
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold			
VIL	input LOVV Voltage	XC			0.8		Voltage for All Inputs			
V <sub>CD</sub>	Input Clamp Diode Voltage	9		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA			
V	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$			
VOH	Output High Voitage	хс	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table			
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or			
V <sub>OL</sub>	Output LOW Voltage	хс		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table			
	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V			
lН	input high current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V			
IL	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$			
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V			
lcc	Power Supply Current		7.0	12	mA	V <sub>CC</sub> = MAX				

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
  5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: T<sub>A</sub> = 25°C

SYMBOL	DADAMETER		LIMITS			TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay (2 Levels)		11 18	18 25	ns	Fig. 2	V <sub>CC</sub> = 5.0 V	
t <sub>PLH</sub>	Propagation Delay (3 Levels)		12 19	20 27	ns	Fig. 1	C <sub>L</sub> = 15 pF	

#### **AC WAVEFORMS**




Fig. 1




Fig. 2

## 9LS83 (54LS/74LS83A)

## 4-BIT BINARY FULL ADDER WITH FAST CARRY

DESCRIPTION - The 9LS83 (54LS/74LS83A) is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words ( $A_1-A_4$ ,  $B_1-B_4$ ) and a Carry Input (CIN). It generates the binary Sum outputs ( $\Sigma_1 - \Sigma_4$ ) and the Carry Output (COUT) from the most significant bit. The 9LS83 operates with either active HIGH or active LOW operands (positive or negative logic). The 9LS283 (54LS/74LS283) is recommended for new designs since it is identical in function with this device and features standard corner power pins.


#### PIN NAMES


$A_1 - A_4$	Operand A Inputs
B <sub>1</sub> - B <sub>4</sub>	Operand B Inputs
C <sub>IN</sub>	Carry Input
$\Sigma_{1} - \Sigma_{4}$	Sum Outputs (Note b)
COUT	Carry Output (Note b)

#### LOADING (Note a) HIGH LOW 1.0 U.L. 0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 0.25 U.L. 10 U.É. 10 U.L. 5(2.5) U.L.


5(2.5) U.L.

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

### **FAIRCHILD • 9LS83 (54LS / 74LS83A)**

FUNCTIONAL DESCRIPTION - The 9LS83 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ( $\Sigma_1 - \Sigma_4$ ) and outgoing carry (COUT) outputs.

 $C_{IN}+(A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_{OUT}$ 

Where: (+) = plus

Due to the symmetry of the binary add function the 9LS83 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

#### Example:

	CIN	Α1	A2	А3	A4	В1	В2	Вз	В4	Σ1	$\Sigma_2$	Σ3	Σ4	COUT
logic levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10+9=19)

(carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus CIN, A1, B1, can be arbitrarily assigned to pins 10, 11, 13, etc.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE				
PART NUMBERS	MIN	TYP	TYP MAX			
9LS83XM/54LS83AXM	4.5 V	5.0 V	5.5 V	−55°C to +125°C		
9LS83XC/74LS83AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## FAIRCHILD • 9LS83 (54LS / 74LS83A)

CVARDOL	DADAMETER		LIMITS		LINUTO	TEST COMPITIONS (N. c. 4)		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>iH</sub>	Input HIGH Voltage		2.0			v	Guaranteed input HIGH Voltage for All Inputs	
v <sub>iL</sub>	Input LOW Voltage	XM			0.7	v	Guaranteed Input LOW Voltage	
*IL	Input LOW Voltage	XC			0.8		for All inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
.,	XM		2.5	3.4		v	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA	
<sup>V</sup> он	Output HIGH Voltage	XC	2.7	3.4			$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
····	Output LOW Voltage	XM,XC		0.25	0.4	V	IOL = 4.0 mA VCC = MIN, VIN = VIH o	
V <sub>OL</sub>	Output LOW Voltage	xc		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
l <sub>I</sub> H	Input HIGH Current C <sub>IN</sub> Any A or B				20 40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
	C <sub>IN</sub> Any A or B				0.1 0.2	mA	$V_{CC} = MAX$ , $V_{IN} = 10 \text{ V}$	
liL	Input LOW Current CIN Any A or B				-0.4 -0.8	mA	$V_{CC} = MAX$ , $V_{1N} = 0.4 V$	
os	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
	Power Supply Current			22	39	mA	V <sub>CC</sub> = MAX, All Inputs 0 V	
cc	1 Ower Supply Surrent			19	34	mA	V <sub>CC</sub> = MAX, A Inputs = 4.5 V	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

  The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C. 5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: TA = 25°C

SYMBOL	DADAMETED		LIMITS		LINITO	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, C <sub>IN</sub> Input to Any Σ Output			24 24	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Any A or B Input to $\Sigma$ Outputs			24 24	ns	V <sub>CC</sub> = 5.0 V C <sub>1</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation De ay, C <sub>IN</sub> Input to C <sub>OUT</sub> Output			17 17	ns	Figures 1 and 2
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Any A or B Input to COUT Output			17 17	ns	

#### **AC WAVEFORMS**




Fig. 1




Fig. 2

## 9LS90 (54LS/74LS90) · 9LS92 (54LS/74LS92)

DECADE COUNTER

DIVIDE-BY-TWELVE COUNTER

## 9LS93 (54LS/74LS93)


## **4-BIT BINARY COUNTER**


**DESCRIPTION** — The 9LS90 (54LS/74LS90), 9LS92 (54LS/74LS92) and 9LS93 (54LS/74LS93) are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (9LS90), divide-by-six (9LS92) or divide-by-eight (9LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (O(T)) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the 9LS90 also has a 2-input gated Master Set (Preset 9).

- LOW POWER CONSUMPTION . . . . TYPICALLY 45 mW
- HIGH COUNT RATES.... TYPICALLY 50 MHz
- CHOICE OF COUNTING MODES . . . . BCD, BI-QUINARY, DIVIDE-BY-TWELVE, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
CP <sub>0</sub>	Clock (Active LOW going edge) Input to ÷2 Section	3.0 U.L.	1.5 U.L.
<sup>CP</sup> 1	Clock (Active LOW going edge) Input to ÷5 Section (9LS90), ÷6 Section (9LS92)	2.0 U.L.	2.0 U.L.
CP <sub>1</sub>	Clock (Active LOW going edge) Input to ÷8 Section (9LS93)	1.0 U.L.	1.0 U.L.
$MR_1, MR_2$	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
$MS_1$ , $MS_2$	Master Set (Preset-9, 9LS90) Inputs	0.5 U.L.	0.25 U.L.
$\Omega_0$	Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.
o <sub>1</sub> , o <sub>2</sub> , o <sub>3</sub>	Outputs from ÷5 (9LS90), ÷6 (9LS92), ÷8 (9LS93) Sections (Note b)	10 U.L.	5(2.5) U.L.

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.
- c. The Q<sub>0</sub> Outputs are guaranteed to drive the full fan-out plus the  $\overline{\text{CP}}_1$  input of the device.





FUNCTIONAL DESCRIPTION — The 9LS90, 9LS92, and 9LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (9LS90), divide-by-six (9LS92), or divide-by-eight (9LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The  $Q_0$  output of each device is designed and specified to drive the rated fan-out plus the  $\overline{\text{CP}}_1$  input of the device.

A gated AND asynchronous Master Reset ( $MR_1 \cdot MR_2$ ) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ( $MS_1 \cdot MS_2$ ) is provided on the 9LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.:

#### 9LS90

- A. BCD Decade (8421) Counter The  $\overline{\text{CP}}_1$  input must be externally connected to the  $\Omega_0$  output. The  $\overline{\text{CP}}_0$  input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The  $\Omega_3$  output must be externally connected to the  $\overline{CP}_0$  input. The input count is then applied to the  $\overline{CP}_1$  input and a divide-by-ten square wave is obtained at output  $\Omega_0$ .
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ( $\overline{\text{CP}}_0$  as the input and  $Q_0$  as the output). The  $\overline{\text{CP}}_1$  input is used to obtain binary divide-by-five operation at the  $Q_3$  output.

#### 9LS92

- A. Modulo 12, Divide-By-Twelve Counter The  $\overline{\text{CP}}_0$  input must be externally connected to the  $Q_0$  output. The  $\overline{\text{CP}}_0$  input receives the incoming count and  $Q_3$  produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The  $\overline{\text{CP}}_1$  input is used to obtain divide-by-three operation at the  $Q_1$  and  $Q_2$  outputs and divide-by-six operation at the  $Q_3$  output.

#### 9LS93

- A. 4-Bit Ripple Counter The output  $\Omega_0$  must be externally connected to input  $\overline{CP}_1$ . The input count pulses are applied to input  $\overline{CP}_0$ . Simultaneous divisions of 2, 4, 8, and 16 are performed at the  $\Omega_0$ ,  $\Omega_1$ ,  $\Omega_2$ , and  $\Omega_3$  outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input  $\overline{\text{CP}}_1$ . Simultaneous frequency divisions of 2, 4, and 8 are available at the  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

#### 9LS90 MODE SELECTION

	RESET/SET INPUTS					OUT	PUTS		
MR	1	MR <sub>2</sub>	MS <sub>1</sub>	ο <sub>0</sub>	$Q_1$	$o_2$	$\sigma^3$		
Н		Н	L.	Х	L	L	L	L	
Н		Н	X	L	L	L	L	L	
X		X	Н	Н	н	L	L	Н	
L		Х	L	X		Co	unt		
X		L	Х	L	Count				
L		X	X		Co	unt			
X		L	L	X		Co	unt		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### 9LS92 AND 9LS93 MÓDE SELECTION

	RESET INPUTS		OUT	PUTS		
MR <sub>1</sub>	MR <sub>2</sub>	ο <sub>0</sub>	Ω <sub>1</sub>	02	Ω3	
Н	Н	L	L	L	L	
L	Н		Cou	ınt		
Н	L	Count				
L	L		Cou	ınt		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### 9LS90 BCD COUNT SEQUENCE

COUNT		OUTPUT							
COONT	$\sigma^0$	01	$Q_2$	$\sigma^3$					
0	L	L	L	L					
1	Н	L	L	L					
2	L	Н	L	L					
3	Н	Н	L	L					
4	L	L	Н	L					
5	Н	L	Н	L					
6	L	Н	Н	L					
7	Н	Н	Н	L					
8	L	L	L	Н					
9	Н	L	L	Н					

NOTE: Output  $\Omega_0$  is connected to Input  $\text{CP}_1$  for BCD count.

#### 9LS92 TRUTH TABLE

COUNT		OUT	PUT	
COONT	$Q_0$	01	02	$\sigma_3$
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	H	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	L	L	н
7	Н	L	L	н
8	L	Н	L	Н
9	H	Н	L	Н
10	L.	L	Н	Н
11	Н	L	Н	Н

Note: Output Q<sub>0</sub> connected to input CP<sub>1</sub>.

#### 9LS93 TRUTH TABLE

COUNT		OUT	PUT	
COONT	ο <sub>0</sub>	$Q_1$	$Q_2$	$\sigma_3$
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L.
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	H
10	L	H	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	H	Н	Н
15	Н	Н	Н	Н

Note: Output Q<sub>0</sub> connected to input CP<sub>1</sub>.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Either Input Voltage limit or input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-30 mA to +5.0 mA -0.5 V to +10 V

+50 mA

GUARANTEED OPERAT	ING RANGES						
PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )					
	MIN	TYP	MAX	TEMPERATURE			
9LS90XM/54LS90XM 9LS92XM/54LS92XM 9LS93XM/54LS93XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
9LS90XC/74LS90XC 9LS92XC/74LS92XC 9LS93XC/74LS93XC	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DC CHA	MACIENISTICS OF	LH OF LHA	111140	LIVITL	MATONE	. MANGE	: (uniess otherwise specified)
OVA ADOL	DARAMETER			LIMITS		LIMITO	TECT COMPLICANC (Notes 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
* IL	input 2011 Tollago	XC			0.8	'	for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
	0	XM	2.5	3.4		v	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$
<sup>V</sup> он	Output HIGH Voltage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or
VOL	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table
<sup>1</sup> ін	Input HIGH Current MS, MR  CPO CP1 (LS93) CP1 (LS90, LS92)				20 120 40 80	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
16	MS, MR <u>CP<sub>O</sub></u> , <u>CP<sub>1</sub></u> (LS93) <u>CP<sub>1</sub></u> (LS90, LS92)				0.1 0.4 0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
IIL	Input LOW Current MS, MR  CP <sub>0</sub> CP <sub>1</sub> (LS93)  CP <sub>1</sub> (LS90, LS92)				-0.4 -2.4 -1.6 -3.2	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
lcc	Power Supply Current			9	15	mA	V <sub>CC</sub> = MAX

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ , and maximum loading.
- 5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF


				LI	MITS				
SYMBOL	PARAMETER	91	S90	9LS92 9LS9		.S93 UNITS			
		MIN	MAX	MIN	MAX	MIN	MAX		
<sup>f</sup> MAX	CP <sub>O</sub> Input Count Frequency	32		32		32		MHz	Fig. 1
<sup>f</sup> MAX	CP <sub>1</sub> Input Count Frequency	16		16		16		MHz	Fig. 1
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP <sub>O</sub> Input to Q <sub>O</sub> Output		16 18		16 18		16 18	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>1</sub> Output		16 21		16 21		16 21	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>2</sub> Output		32 35		16 21		32 35	ns	Fig. 1
<sup>t</sup> PLH <sup>t</sup> PHL	$\overline{CP}_1$ Input to $\mathfrak{Q}_3$ Output		32 35		32 35		51 51	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>O</sub> Input to Q <sub>3</sub> Output		48 50		48 50		70 70	ns	
<sup>t</sup> PLH	MS Input to $Q_0$ and $Q_3$ Outputs		30					ns	Fig. 3
PHL	MS Input to Q <sub>1</sub> and Q <sub>2</sub> Outputs		40					ns	Fig. 2
t <sub>PHL</sub>	MR Input to Any Output		40		40		40	ns	Fig. 2

## AC SET-UP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


				_					
SYMBOL	PARAMETER	91	9LS90		9LS92		9LS93		
		MIN	MAX	MIN	MAX	MIN	MAX	]	
<sup>t</sup> W	CP <sub>O</sub> Pulse Width	15		15		15		ns	Fig. 1
tw	CP <sub>1</sub> Pulse Width	30		30		30		ns	/ ig. i
·W	MS Pulse Width	15						ns	Fig. 2, 3
w	MR Pulse Width	15		15		15		ns	Fig. 2
rec	Recovery Time MS to CP	25						ns	Fig. 2, 3
t <sub>rec</sub>	Recovery Time MR to CP	25		25		25		ns	Fig. 2

RECOVERY TIME  $(t_{rec})$  is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

#### **AC WAVEFORMS**



\*The number of Clock Pulses required between the t<sub>PHL</sub> and t<sub>PLH</sub> measurements can be determined from the appropriate Truth Tables.



## 9LS95 (54LS/74LS95B)

## 4-BIT SHIFT REGISTER


DESCRIPTION - The 9LS95 (54LS/74LS95B) is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The 9LS95 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- SYNCHRONOUS, EXPANDABLE SHIFT RIGHT
- SYNCHRONOUS SHIFT LEFT CAPABILITY
- SYNCHRONOUS PARALLEL LOAD
- SEPARATE SHIFT AND LOAD CLOCK INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- **FULLY TTL AND CMOS COMPATIBLE**

PIN NAMES		LOADING (Note a)					
		HIGH	LOW				
S	Mode Control Input	0.5 U.L.	0.25 U.L.				
$D_S$	Serial Data Input	0.5 U.L.	0.25 U.L.				
$\frac{P_0}{CP_1}$ - $P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.				
CP <sub>1</sub>	Serial Clock (Active LOW Going	1.0 U.L.	0.5 U.L.				
Ø.	Edge) Input						
<sup>CP</sup> 2	Parallel Clock (Active LOW Going	1.0 U.L.	0.5 U.L.				
	Edge) Input						
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.				
NOTES:							


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.



#### CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



### **FAIRCHILD** • 9LS95 (54LS / 74LS95B)

**FUNCTIONAL DESCRIPTION** — The 9LS95 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (D<sub>S</sub>) and four Parallel (P<sub>0</sub> — P<sub>3</sub>) Data inputs and four Parallel Data outputs ( $\overline{CP}_0$  —  $\overline{CP}_1$ ). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock inputs ( $\overline{CP}_1$ ) and ( $\overline{CP}_2$ ). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH,  $\overline{\text{CP}}_2$  is enabled. A HIGH to LOW transition on enabled  $\overline{\text{CP}}_2$  transfers parallel data from the  $P_0-P_3$  inputs to the  $Q_0-Q_3$  outputs.

When the Mode Control input (S) is LOW,  $\overline{CP}_1$  is enabled. A HIGH to LOW transition on enabled  $\overline{CP}_1$  transfers the data from Serial input (D<sub>S</sub>) to Q<sub>0</sub> and shifts the data in Q<sub>0</sub> to Q<sub>1</sub>, Q<sub>1</sub> to Q<sub>2</sub>, and Q<sub>2</sub> to Q<sub>3</sub> respectively (right-shift). A left-shift is accomplished by externally connecting Q<sub>3</sub> to P<sub>2</sub>, Q<sub>2</sub> to P<sub>1</sub>, and Q<sub>1</sub> to P<sub>0</sub>, and operating the 9LS95 in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while  $\overline{\text{CP}}_2$  is HIGH, or changing S from HIGH to LOW while  $\overline{\text{CP}}_1$  is HIGH and  $\overline{\text{CP}}_2$  is LOW will not cause any changes on the register outputs.

#### MODE SELECT - TRUTH TABLE

OPERATING MODE			INPUTS				OUTPL	JTS			
OFERATING MODE	S	ŒP <sub>1</sub>	CP <sub>2</sub>	DS	Pn	α <sub>0</sub>	α <sub>1</sub>	Ω2	$\sigma^3$		
Shift	L	l	×	ı	×	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>		
	L	l	×	h	×	н	9 <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>		
Parallel Load	Н	Х	l	Х	P <sub>n</sub>	P <sub>0</sub>	p <sub>1</sub>	P <sub>2</sub>	р3		
	L	L	L	X	×	No Change					
	7	L	L	x	x		No Change				
	l	н	L	×	х		No C	hange			
Mode Change	T	Н	L	х	×		Undete	rmined			
Wode Change	l	L	Н	х	X		Undete	rmined			
	1	L	н	×	X		No C	hange			
	L	Н	н	х	х		Undetermined				
	1	н	н	×	×		No C	hange			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

p<sub>n</sub> = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

### FAIRCHILD • 9LS95 (54LS/74LS95B)

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )						
	MIN	TYP	MAX	TEMPERATURE				
9LS95XM/54LS95BXM	4.5 V	5.0 V	5.5 V	-55°C to +125°C				
9LS95XC/74LS95BXC	4.75 V	5.0 V	5.25 V	0°C to +75°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v <sub>iH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold
۷IL	mput 2011 Voltage	XC			0.8	1	Voltage for All Inputs
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$
.,	Outrost HIGH Valence	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output HIGH Voltage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V	Output LOW Voltage	XM,XC		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
VOL	Output LOVV Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
I <sub>IH</sub>	Input HIGH Current S, D <sub>S</sub> , P <sub>D</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> CP <sub>1</sub> , CP <sub>2</sub>	3			20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
in	S, D <sub>S</sub> , P <sub>O</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> <del>CP<sub>1</sub>, CP<sub>2</sub></del>	3			0.1 0.2	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
l <sub>IL</sub>	Input LOW Current S, D <sub>S</sub> , P <sub>O</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> <del>CP</del> <sub>1</sub> , <del>CP</del> <sub>2</sub>	3			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>I</sup> cc	Power Supply Current			13	21	mA	V <sub>CC</sub> = MAX

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
- 5. Not more than one output should be shorted at a time.

<sup>\*</sup>Input Voltage (dc)

<sup>\*</sup>Input Current (dc)

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## **FAIRCHILD • 9LS95 (54LS / 74LS95B)**

## AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
	PARAIVIETER	MIN	TYP	MAX	UNITS			
f <sub>MAX</sub>	Shift Frequency	30	40		MHz	Fig. 1	V <sub>CC</sub> = 5.0 V	
t <sub>PLH</sub>	Propagation Delay, Clock to Output		20 18	27 27	ns	Fig. 1	C <sub>L</sub> = 15 pF	

### AC SET-UP REQUIREMENTS: $T_A = 25$ °C

CVAADOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN TYP		MAX	UNITS	TEST CONDITIONS		
tW(CP)	Clock Pulse Width	20			ns	Fig. 1		
t <sub>s</sub> (Data)	Set-up Time, Data to Clock	20			ns	Fig. 1		
<sup>t</sup> h(Data)	Hold Time, Data to Clock	10			ns	1	$V_{CC} = 5.0 \text{ V}$	
t <sub>sL</sub>	Set-up Time, LOW Mode Control to Clock	20			ns	Fig. 2	C <sub>L</sub> = 15 pF	
<sup>t</sup> hL	Hold Time, LOW Mode Control to Clock	0			ns	1		
t <sub>s</sub> H	Set-up Time, HIGH Mode Control to Clock	20			ns	Fig. 2		
t <sub>hH</sub>	Hold Time, HIGH Mode Control to Clock	0			ns	1		

#### **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

#### **AC WAVEFORMS**

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 1



## 9LS138 (54LS/74LS138)

## 1-OF-8 DECODER/DEMULTIPLEXER


**DESCRIPTION** — The LSTTL/MSI 9LS138 (54LS/74LS138) is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three 9LS138 devices or to a 1-of-32 decoder using four 9LS138s and one inverter. The 9LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
$A_0 - A_2$	Address Inputs	0.5 U.L.	0.25 U.L.
$\overline{E}_1, \overline{E}_2$	Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
E <sub>3</sub>	Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
$\overline{O}_0 - \overline{O}_7$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





V<sub>CC</sub> = Pin 16 GND = Pin 8

## CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **FAIRCHILD • 9LS138 (54LS/74LS138)**

FUNCTIONAL DESCRIPTION - The 9LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and when enabled provides eight mutually exclusive active LOW outputs  $(\overline{O_0} \cdot \overline{O_7})$ . The 9LS138 features three Enable inputs, two active LOW  $(\overline{E}_1, \overline{E}_2)$  and one active HIGH  $(E_3)$ . All outputs will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and  $E_3$  is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 9LS138s and one inverter. (See Figure a.)

The 9LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

**TRUTH TABLE** 

		INP	UTS						OUT	PUTS			
Ē <sub>1</sub>	Ē <sub>2</sub>	E3	A <sub>0</sub>	Α1	A <sub>2</sub>	$\overline{o}_0$	$\overline{o}_1$	$\overline{o}_2$	$\overline{o}_3$	$\overline{o}_4$	$\overline{o}_5$	$\overline{o}_6$	$\overline{o}_7$
Н	Х	X	Х	Х	X	н	Н	Н	Н	Н	Н	Н	Н
×	Н	X	×	X	X	н	Н	Н	Н	Н	Н	Н	Н
×	X	L	×	×	X	н	Н	Н	Н	Н	Н	Н	H
L	L	Н	L	L	L	L	Н	н	Н	H	H	Н	Н
L	L	Н	Н	L	L	н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	н	Н	L	Н	н	Н	Н	н
L	L	Н	н	H	L	Н	Н	н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	н	Н	Н	Н	Н	L	Н	Н
L	L	н	L	Н	Н	Н	Н	H	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	н	н	Н	L

- HIGH Voltage Level
- LOW Voltage Level
- Don't Care




Fig. a.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### FAIRCHILD • 9LS138 (54LS/74LS138)

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEWFENATURE
9LS138XM / 54LS138XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS138XC/74LS138XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMAROL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V <sub>II</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold
*IL	Input 2000 Voltage	XC			0.8	1	Voltage for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
· ·	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output High Voltage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table
L	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
IH	input fildri current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>1</sup> cc	Power Supply Current			6.3	10	mA	V <sub>CC</sub> = MAX

#### NOTES:

- The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A
  copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	DADAMETED		LIMITS		LINITO	TEGT CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output		11 19	18 27	ns	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, E <sub>1</sub> or E <sub>2</sub> to Output		9.0 17	15 24	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, E <sub>3</sub> to Output		11 20	18 28	ns	Fig. 1		

#### **AC WAVEFORMS**




Fig. 1




Fig. 2

## 9LS139 (54LS/74LS139)

## **DUAL 1-OF-4 DECODER**

DESCRIPTION — The LSTTL/MSI 9LS139 (54LS/74LS139) is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the 9LS139 can be used as a function generator providing all four minterms of two variables. The 9LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN	VAMES
-----	-------

Α <sub>0</sub> ,	Α <sub>1</sub>
Territoria.	

Address Inputs

Enable (Active LOW) Input

 $\overline{\mathsf{O}}_0 - \overline{\mathsf{O}}_3$ 


Active LOW Outputs (Note b)


### LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.


#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

### FAIRCHILD • 9LS139 (54LS/74LS139)

**FUNCTIONAL DESCRIPTION** — The 9LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>) and provide four mutually exclusive active LOW outputs  $(\overline{O_0} \cdot \overline{O_3})$ . Each decoder has an active LOW Enable  $(\overline{E})$ . When  $\overline{E}$  is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the 9LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

#### **TRUTH TABLE**

	INPUTS			OUTPUT	гs	
Ē	$A_0$	Α1	$\overline{o}_0$	$\overline{o}_1$	$\overline{o}_2$	$\overline{o}_3$
Н	X	×	н	Н	н	Н
L	L	L	L	Н	Н	Н
L	Н	L	н	L	Н	н
L	Ł	н	н	Н	L	Н
L	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care




Fig. a

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias VCC Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

–0.5 V to +15 V

-30~mA to +5.0~mA

-0.5 V to +10 V +50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS139XM / 54LS139XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS139XC /74LS139XC	4.75 V	5.0 V	5.25 V	0°C to + 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## FAIRCHILD • 9LS139 (54LS/74LS139)

DC CHA	ARACTERISTICS O	VER OPERA	ATING	TEMPE	RATUR	ERANG	E (unless otherwise specified)	
CVMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold	
$V_{IL}$	input LOVV Voltage	XC			0.8	•	Voltage for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
.,	Output HICH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$	
VOH	Output HIGH Voltage	XC	2.7	3.4		V	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V-	Output LOW Voltage	XM,XC		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
VOL	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
ΊΗ	input man current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
ΊΙL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 5)		15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
I <sub>CC</sub>	Power Supply Current			6.8	11	mA	V <sub>CC</sub> = MAX	

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

  3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V<sub>CC</sub> = 5.0 V, 25° C, and maximum loading.
   Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: $T_A = 25$ °C

CVMDOL BADAMETED		LIMITS		LINUTO	TEGT GONDITIONS		
SYMBOL	PARAMETER	PARAMETER MIN TYP MAX UNITS		UNITS	TEST CONDITIONS		
t <sub>PLH</sub>	Propagation Delay, Address to Output		11 19	18 27	ns	Fig. 1	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Enable to Output		9.0 17	15 24	ns	Fig. 2	C <sub>L</sub> = 15 pF




Fig. 1




Fig. 2

## 9LS151 (54LS/74LS151)

## 8-INPUT MULTIPLEXER


**DESCRIPTION** — The TTL/MSI 9LS151 (54LS151/74LS151) is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The 9LS151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- . ON-CHIP SELECT LOGIC DECODING
- FULLY BUFFERED COMPLEMENTARY OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
$S_0-S_2$	Select Inputs	0.5 U.L.	0.25 U.L.
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$I_0 - I_7$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.
Z	Complementary Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.



## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:



FUNCTIONAL DESCRIPTION - The 9LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, So, So, Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$\begin{split} Z &= \overline{\mathsf{E}} \cdot (\mathsf{I}_0 \cdot \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_1 \cdot \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_2 \cdot \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_3 \cdot \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_2 + \\ & \mathsf{I}_4 \cdot \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_2 + \mathsf{I}_5 \cdot \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_2 + \mathsf{I}_6 \cdot \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \mathsf{S}_2 + \mathsf{I}_7 \cdot \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \mathsf{S}_2). \end{split}$$

The 9LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 9LS151 can provide any logic function of four variables and its negation.

#### **TRUTH TABLE**

Ē	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	l <sub>0</sub>	11	12	13	14	15	16	17	Ž	Z
Н	Х	×	Х	Х	X	Х	×	×	×	X	×	Н	L
L	L	L	L	L	X	X	×	X	X	×	×	н	L
L	L	L	L	Н	X	X	X	X	X	X	X	L	н
L	L	L	Н	×	L	X	X	X	X	X	X	н	L
L	L	L	Н	×	н	X	X	X	X	X	X	L	н
L	L	н	L	×	X	L	X	X	×	X	X	н	L
L	L	Н	L	×	X	Н	×	X	X	X	X	L	н
L	L	н	Н	×	X	X	L	X	X	Х	X	н	L
L	L	Н	Н	×	X	Х	Н	X	X	Х	X	L	H
L	Н	L	L	×	X	X	X	L	X	X	×	Н	L
L	Н	L	L	×	Х	X	X	Н	X	X	Х	L	н
L	Н	L	Н	×	X	X	×	X	L	X	X	Н	L
L	Н	L	Н	×	×	X	×	X	Н	X	×	L	Н
L	Н	Н	L	×	X	X	X	X	Х	L	X	н	L
L	н	Н	L	X	X	X	×	X	X	н	×	L	н
L	н	Н	Н	×	X	×	×	X	×	X	L	н	L
L	Н	Н	Н	Х	Х	Х	X	Х	Х	X	Н	L	Н

H = HIGH Voltage Level

L = LOW Voltage Level

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

X = Don't Care

### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TENTENATURE
9LS151XM/54LS151XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS151XC/74LS151XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

## FAIRCHILD • 9LS151 (54LS/74LS151)

DC CHA	RACTERISTICS OV	ER OPERA	ATING	TEMPE	RATURE	RANGE	(unless otherwise specified)
CVAADOL	DADAMETED			LIMITS		LINUTC	TECT CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v <sub>iH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold
V <sub>IL</sub>	input LOVV Voitage	XC			0.8	\ \ \ \ \ \	Voltage for All Inputs
v <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V	Output HIGH Voltage	XM	2.5	3.4		v	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$
v <sub>OH</sub>	Output high voitage	XC	2.7	3.4			$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}   V_{IL} \text{ per Truth Table}$
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
ΉΗ	input man current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
I <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)		-15		-100	mA	$v_{CC} = max, v_{OUT} = 0 v$
lcc	Power Supply Current			6.0	10	mA	V <sub>CC</sub> = MAX

#### NOTES

- The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A
  copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		LINITC	TEST CONDITIONS		
STIVIBUL	FANAIVIETEN	MIN	TYP	MAX	UNITS			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Z Output		11 23	20 32	ns	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Z Output		30 18	41 30	ns	Fig. 2		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Enable to Z Output		13 17	20 26	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Enable to Z Output		22 18	33 27	ns	Fig. 1	C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Z Output		7.0 10	12 15	ns	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Z Output		18 15	26 23	ns	Fig. 2		

#### **AC WAVEFORMS**




Fig. 1




Fig. 2

## 9LS152 (54LS/74LS152) 8-INPUT MULTIPLEXER


**DESCRIPTION** — The TTL/MSI 9LS152 (54LS152/74LS152) is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The 9LS152 can be used as a universal function generator to generate any logic function of four variables. It is supplied in FLATPAK only; for Dual In-line Package application use the 9LS151.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADING (Note a)				
		HIGH	LOW			
$S_0 - S_2$	Select Inputs	0.5 U.L.	0.25 U.L.			
$I_0 - I_7$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.			
Z	Complementary Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.			

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





### FAIRCHILD • 9LS152 (54LS/74LS152)

FUNCTIONAL DESCRIPTION - The 9LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . The logic function provided at the output is:

$$\overline{Z} = (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2).$$

The 9LS152 provides the ability, in one package, to select from eight sources of data or control information.

#### TRUTH TABLE

	MOTHIABLE											
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	10	i 1	12	13	14	15	16	17	Ž	
X	X	X	X	X	X	X	X	X	X	X	Н	
L	L	L	L	X	X	Х	×	X	×	X	н	
L	L	L	Н	×	X	X	X	X	×	X	L	
L	L	H	×	L	X	X	X	X	X	×	н	
L	L	Н	×	Н	X	X	X	X	×	X	L	
L	Н	L	×	X	L	X	X	×	×	×	н	
L	Н	L	×	X	Н	X	X	X	X	X	L	
L	Н	Н	×	X	X	L	X	X	X	X	н	
L	н	Н	×	X	X	н	×	X	×	×	L	
H	L	L	×	X	X	Х	L	X	X	×	н	
Н	L	L.	×	X	X	X	Н	X	X	X	L	
Н	L	Н	×	X	X	X	X	L	X	X	н	
Н	L	Н	×	X	X	X	X	Н	X	X	L	
Н	Н	L	×	X	×	X	X	X	L	X	н	
Н	Н	L	X	X	×	X	×	X	Н	X	L	
Н	Н	Н	X	X	×	X	×	×	×	L	н	
Н	Н	Н	×	Х	X	X	X	Х	X	Н	L	

H = HIGH Voltage Level

= LOW Voltage Level

X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )		TEMPERATURE	
PART NOWIDERS	MIN	TYP	MAX		
9LS152XM/54LS152XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
9LS152XC/74LS152XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## **FAIRCHILD • 9LS152 (54LS/74LS152)**

CVMADOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
SYMBOL.	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs		
V	Input LOW Voltage	ХМ			0.7	V	Guaranteed Input LOW Threshold		
V <sub>IL</sub>	input LOVV Voltage	XC			0.8	] `	Voltage for All Inputs		
V <sub>CD</sub>	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
.,	Output HIGH Voltage	XM	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
VOH	Output high voitage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table		
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or		
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table		
ı	Input HIGH Current				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$		
ŀН	input mon current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$		
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
<sup>l</sup> cc	Power Supply Current			5.6	9.0	mA	V <sub>CC</sub> = MAX		

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.

  2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
   Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Z Output		12 23	20 32	ns	Fig. 1	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Z Output		8.0 10	13 15	ns	Fig. 1	C <sub>L</sub> = 15 pF	

### **AC WAVEFORMS**




Fig. 1

## 9LS153 (54LS/74LS153)

## **DUAL 4-INPUT MULTIPLEXER**

**DESCRIPTION** — The LSTTL/MSI 9LS153 (54LS/74LS153) is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the 9LS153 can generate any two functions of three variables. The 9LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- SEPARATE ENABLE FOR EACH MULTIPLEXER
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
S <sub>O</sub> E	Common Select Input	0.5 U.L.	0.25 U.L.
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
<sup>1</sup> 0, <sup>1</sup> 1	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.


#### NOTES:


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.









#### NOTE:

### FAIRCHILD • 9LS153 (54LS/74LS153)

FUNCTIONAL DESCRIPTION - The 9LS153 is a Dual 4-Input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S<sub>0</sub>, S<sub>1</sub>). The two 4-input multiplexer circuits have individual active LOW Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) are HIGH, the corresponding outputs ( $Z_a$ ,  $Z_b$ ) are forced LOW.

The 9LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$\begin{split} Z_a &= \overline{\mathsf{E}}_a \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ Z_b &= \overline{\mathsf{E}}_b \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

The 9LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The 9LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

#### TRUTH TABLE

SELECT	INPUTS		INF	PUTS (a o	r b)		OUTPUT
S <sub>0</sub>	S <sub>1</sub>	Ē	10	11	12	13	z
Х	Х	Н	х	Х	Х	Х	L
L	L	L	L	х	×	×	L
L	L	L	н	X	X	×	н
н	L	L	×	L	X	X	L
н	L	L	×	н	X	×	н
L	н	L	×	×	L	×	L
L	Н	L	х	X	н	X	н
н	н	L	х	X	X	L	L
н	Н	L	×	X	X	Н	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )						
FART NOWIBERS	MIN	TYP	MAX	TEMPERATURE				
9LS153XM/54LS153XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C				
9LS153XC/74LS153XC	4.75 V	5.0 V	5.25 V	0°C to +75°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## FAIRCHILD • 9LS153 (54LS/74LS153)

DC CHA	RACTERISTICS OV	ER OPERA	ATING	LIMITS	RATURI	HANG	E (unless otherwise specified)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
\/	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold
VIL	input LOW Voltage	XC			0.8		Voltage for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
	0. 4. 4.11(011)/-14	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$
VOH	Output HIGH Voltage	XC	2.7	3.4		7 '	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
W	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
VOL	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
IН	input Aigh Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
l <sub>L</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)	The second secon	15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
lcc	Power Supply Current	The second secon		6.2	10	mA	V <sub>CC</sub> = MAX

#### NOTES:

- The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A
  copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

### AC CHARACTERISTICS: $T_{\Delta} = 25$ °C

01/14001	DADAMETED		LIMITS		LINUTC	TEST COMPITIONS		
SYMBOL	PARAMETER	MIN	TYP MAX		UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Select to Output		20 16	29 24	ns	Fig. 2		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Enable to Output		17 14	24 20	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		10 10	15 15	ns	Fig. 2		

#### **AC WAVEFORMS**




Fig. 1




Fig. 2

## 9LS155 (54LS/74LS155) 9LS156 (54LS/74LS156)

# DUAL 1-OF-4 DECODER/DEMULTIPLEXER (9LS156 HAS OPEN COLLECTOR OUTPUTS)


**DESCRIPTION** — The LSTTL/MSI 9LS155 (54LS/74LS155) and 9LS156 (54LS/74LS156) are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The 9LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.


The 9LS155 and 9LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Fairchild TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
<u>A</u> 0, A <sub>1</sub>	Address Inputs	0.5 U.L.	0.25 U.L.
E <sub>a</sub> , E <sub>b</sub>	Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
	Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
$\overline{O}_0 - \overline{O}_3$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.
NOTES:			
	Load (U.L.) = 40 $\mu$ A HIGH/1.6 mA LOW.	VM) and E III for	Commonsial (VC)

b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges. The HIGH level drive for the 9LS156 must be established by an external resistor.





LOGIC SYMBOL

### FAIRCHILD • 9LS155 (54LS/74LS155) • 9LS156 (54LS/74LS156)

**FUNCTIONAL DESCRIPTION** — The 9LS155 and 9LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A $_0$ , A $_1$ ) and provides four mutually exclusive active LOW outputs ( $\overline{O}_0 - \overline{O}_3$ ). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input  $(E_a \cdot \overline{E}_a)$ . In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the  $\overline{E}_a$  or  $E_a$  inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs  $(\overline{E}_b \cdot \overline{E}_b)$ . The 9LS155 or 9LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying  $E_a$  to  $\overline{E}_b$  and relabeling the common connection as (A<sub>2</sub>). The other  $\overline{E}_b$  are connected together to form the common enable.

The 9LS155 and 9LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The 9LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$f = (E + A_0 + A_1) \cdot (E + \overline{A}_0 + A_1) \cdot (E + A_0 + \overline{A}_1) \cdot (E + \overline{A}_0 + \overline{A}_1)$$
where  $E = E_a + \overline{E}_a$ ;  $E = E_b + E_b$ 




Fig. a

#### TRUTH TABLE

ADD	ADDRESS		LE "a"		OUTPUT "a"			ENAB	LE "b"		OUTPU	JT "b"	
A <sub>0</sub>	Α <sub>1</sub>	Ea	Ēa	$\bar{o}_0$	Ō <sub>1</sub>	$\bar{o}_2$	$\bar{o}_3$	E <sub>b</sub>	Ēb	ō <sub>0</sub>	Ō <sub>1</sub>	$\bar{o}_2$	$\bar{o}_3$
X	Х	L	Х	Н	Н	Н	Н	Н	Х	Н	Н	Н	Н
X	Х	×	Н	н	Н	Н	Н	×	Н	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	L	L	L	Н	Н	Н
Н	L	Н	L	Н	L	Н	Н	L	L	Н	L	Н	Н
L	Н	н	L	Н	Н	L	Н	L	L	Н	Н	L	Н
Н	Н	Н	L	Н	Н	Н	L	L	L	Н	Н	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

### FAIRCHILD • 9LS155 (54LS/74LS155) • 9LS156 (54LS/74LS156)

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )				
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE		
9LS155XM /54LS155XM 9LS156XM /54LS156XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C		
9LS155XC/74LS155XC 9LS156XC/74LS156XC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	DARAMETER		1	LIMITS		LINUTC	TECT COMPITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
v <sub>iH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold	
VIL	input LOVV Voltage	XC			0.8		Voltage for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Voltage	ge		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
VOH	9LS155 Only	XC	2.7	3.4		] '	$V_{ extsf{IN}} = V_{ extsf{IH}}$ or $V_{ extsf{IL}}$ per Truth Table	
IOH	Output HIGH Current 9LS156 Only				100	μΑ	$V_{CC} = MIN$ , $V_{OH} = 5.5 V$ $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
VOL	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table	
,	I IIICII C				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
¹ін	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
l <sub>IL</sub>	Input LOW Current				-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>l</sup> cc	Power Supply Current			6.1	10	mA	V <sub>CC</sub> = MAX	

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .
- 5. Not more than one output should be shorted at a time.


#### 5

## FAIRCHILD • 9LS155 (54LS/74LS155) • 9LS156 (54LS/74LS156)

## AC CHARACTERISTICS: $T_A = 25$ °C

			LIMITS					
SYMBOL	PARAMETER	9LS	9LS155		156	UNITS	TEST CONDITIONS	
		TYP	MAX	TYP	MAX			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address to Output	11 19	18 27	18 23	28 33	ns	Fig. 1	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{E}_a$ or $\overline{E}_b$ to Output	9.0 17	15 24	16 21	25 30	ns	Fig. 2	$C_L = 15 \text{ pF}$ $R_1 = 2 \text{ k}\Omega$
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay E <sub>a</sub> to Output	11 20	18 28	18 24	28 34	ns	Fig. 1	_

#### **AC WAVEFORMS**






Fig. 1

Fig. 2

## 9LS157 (54LS/74LS157)

## QUAD 2-INPUT MULTIPLEXER


**DESCRIPTION** — The LSTTL/MSI 9LS157 (54LS/74LS157) is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The 9LS157 can also be used to generate any four of the 16 different functions of two variables. The 9LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ē	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
1 <sub>0a</sub> — 1 <sub>0d</sub>	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
l <sub>1a</sub> – l <sub>1d</sub>	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$Z_a - Z_d$	Multiplexer Outputs (Note b)	10 U.L.	5 (2.5) U.L.


#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

### FAIRCHILD • 9LS157 (54LS/74LS157)

**FUNCTIONAL DESCRIPTION** – The 9LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input  $(\overline{E})$  is active LOW. When  $\overline{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs.

The 9LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \qquad Z_{b} = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$Z_{c} = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \qquad Z_{d} = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

A common use of the 9LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The 9LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

#### TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		ОИТРИТ		
Ē	S	10	11	Z		
Н	×	×	X	L		
L	н	×	L	L		
L	н	×	Н	н		
L	L	L	X	L		
L	L	Н	×	Н		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )			
	MIN	TYP	MAX	TEMPERATURE	
9LS157XM / 54LS157XM	4.5 V	5.0 V	5.5 V	-55°C to 125°C	
9LS157XC /74LS157XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

### FAIRCHILD • 9LS157 (54LS/74LS157)

C)/AADOL	DADAMETER			LIMITS		UNITS	TEST COMPITIONS	
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOW Voltage	XC			0.8	"	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
	Output HICH Valence	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
Vон	Output HIGH Voltage	XC	2.7	3.4		v	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V <sub>OL</sub>	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> o	
*OL	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table	
	Input HIGH Current							
	lo, l <sub>1</sub> Ē, S				20 40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
lН	Input HIGH Current at M Input Voltage	1AX						
	I <sub>O</sub> , I <sub>1</sub> E, S				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
•	Input LOW Current				-0.4			
<sup>1</sup> IL	lo, l <sub>1</sub> Ē, S		i		-0.4 -0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>l</sup> cc	Power Supply Current			9.7	16	mA	V <sub>CC</sub> = MAX	


#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
   The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V<sub>CC</sub> = 5.0 V, 25° C, and maximum loading.
   Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: TA = 25°C

CVAADOL	DADAMETED	LIMITS			LINUTO	TEAT AGNITIONS	
SYMBOL	PARAMETER	MIN	TYP MAX		UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Propagation Delay Select to Output			26 24	ns	Fig. 2	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Enable to Output			25 18	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output			14 14	ns	Fig. 2	

#### **AC WAVEFORMS**








Fig. 2

## 9LS158 (54LS/74LS158)

## **QUAD 2-INPUT MULTIPLEXER**

**DESCRIPTION** — The LSTTL/MSI 9LS158 (54LS/74LS158) is a high speed Quad 2-Input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 9LS158 can also generate any four of the 16 different functions of two variables. The 9LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INVERTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ē	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
$I_{0a} - I_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
l <sub>1a</sub> – l <sub>1d</sub>	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs (Note b)	10 U.L.	5 (2.5) U.L.


#### NOTES:


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.









#### NOTE

## FAIRCHILD • 9LS158 (54LS/74LS158)

**FUNCTIONAL DESCRIPTION** — The 9LS158 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S) and presents the data in inverted form at the four outputs. The Enable Input ( $\overline{E}$ ) is active LOW. When  $\overline{E}$  is HIGH, all of the outputs ( $\overline{Z}$ ) are forced HIGH regardless of all other inputs.

The 9LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.

A common use of the 9LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The 9LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

#### TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		OUTPUT
Ē	s	10	11	Z
Н	x	Х	×	Н
L	L	L	х	н
L	L	н	X	L
L	н	×	L	н
L	н	×	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-0.5 V to 115 V

-30 mA to +5.0 mA

-0.5~V to +10 V

+50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )				
	MIN	TYP	MAX	TEMPERATURE		
9LS158XM/54LS158XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C		
9LS158XC/74LS158XC	4.75 V	5.0 V	5.25 V	0°C to + 75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

## FAIRCHILD • 9LS158 (54LS/74LS158)

DC CHA	RACTERISTICS OV	ER OPER	ATING	TEMPE	RATUR	E RANG	E (unless otherwise specified)
SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBOL	FANAIVIETEN	FARAIVIETEN		TYP	MAX	ONIIS	TEST CONDITIONS
∨ <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
.,	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
V <sub>IL</sub>	input LOW Voitage	XC			0.8	\ \ \	for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
.,	0	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
V <sub>ОН</sub>	Output HIGH Voltage	XC	2.7	3.4		1 '	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
.,	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> c
v <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
	Input HIGH Current						
	l <sub>0</sub> , l <sub>1</sub> E, S				20 40	μA	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
lН	Input HIGH Current at N Input Voltage	1AX					
	<sup>l</sup> 0, <sup>l</sup> 1 E, S				0.1 0.2	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$
	Input LOW Current						
l <sub>IL</sub>	l <sub>0</sub> , l <sub>1</sub> E, S				-0.4 -0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
lcc	Power Supply Current			4.8	8.0	mA	V <sub>CC</sub> = MAX

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $25^{\circ}$  C, and maximum loading. 5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: TA = 25°C

SYMBOL PARAMETER	DARAMETER		LIMITS			TEAT COMPLETIONS	
	PARAMETER	PARAMETER MIN TYP		MAX	UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Propagation Delay Select to Output			20 24	ns	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Enable to Output			16 16	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay, Data to Output			13 11	ns	Fig. 1	

#### **AC WAVEFORMS**




Fig. 1




Fig. 2

## 9LS160(54LS/74LS160) • 9LS161(54LS/74LS161) 9LS162(54LS/74LS162) • 9LS163(54LS/74LS163)

**BCD DECADE COUNTERS** 

**4-BIT BINARY COUNTERS** 

**DESCRIPTION** – The 9LS160/161/162/163 are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The 9LS160 and 9LS162 count modulo 10 (BCD). The 9LS161 and 9LS163 count modulo 16 (binary.)

The 9LS160 and 9LS161 have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The 9LS162 and 9LS163 have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

	BCD (Modulo 10)	Binary (Modulo 16)
Asynchronous Reset	9LS160	9LS161
Synchronous Reset	9LS162	9LS163

- SYNCHRONOUS COUNTING AND LOADING
- TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION
- TERMINAL COUNT FULLY DECODED
- EDGE-TRIGGERED OPERATION
- TYPICAL COUNT RATE OF 35 MHz
- FULLY TTL AND CMOS COMPATIBLE

#### PIN NAMES


#### LOADING (Note a)

		HIGH	LOW
PE	Parallel Enable (Active LOW) Input	0.6 U.L.	0.3 U.L.
P <sub>0</sub> -P <sub>3</sub>	Parallel Inputs	0.5 U.L.	0.25 U.L.
CEP	Count Enable Parallel Input	0.6 U.L.	0.3 U.L.
CET	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.6 U.L.	0.3 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
SR	Synchronous Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0$ - $Q_3$	Parallel Outputs (Note b)	10 U.L.	5 (2.5) U.L.
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.

#### STATE DIAGRAM



#### LOGIC EQUATIONS

Count Enable = CEP • CET • PE

TC for 9LS160 & 9LS162 = CET •  $Q_0 • \overline{Q_1} • \overline{Q_2} • Q_3$ TC for 9LS161 & 9LS163 = CET •  $Q_0 • Q_1 • Q_2 • Q_3$ Preset =  $\overline{PE} • CP+$  (rising clock edge)

Reset =  $\overline{MR}$  (9LS160 & 9LS161)


Reset =  $\overline{SR} • CP+$  (rising clock edge)

(9LS162 & 9LS163)

#### NOTE:

The 9LS160 and 9LS162 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.

#### LOGIC SYMBOL



 $V_{CC} = Pin 16$ GND = Pin 8

\*MR for 9LS160 and 9LS161
\*SR for 9LS162 and 9LS163

## CONNECTION DIAGRAMS DIP (TOP VIEW)



\*MR for 9LS160 and 9LS161 \*SR for 9LS162 and 9LS163

#### NOTE:

#### FAIRCHILD • 9LS160 • 9LS161 • 9LS162 • 9LS163

FUNCTIONAL DESCRIPTION - The 9LS160/161/162/163 are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggerd D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the 9LS160 and 9LS161) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs – Parallel Enable ( $\overline{\text{PE}}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) – select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and PE inputs are HIGH, When the PE is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the PE held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET+CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The 9LS160 and 9LS162 count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do not generate a TC output.

The 9LS161 and 9LS163 count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset ( $\overline{MR}$ ) of the 9LS160 and 9LS161 is asynchronous. When the  $\overline{MR}$  is LOW, it overrides all other input conditions and sets the outputs LOW. The MR pin should never be left open. If not used, the MR pin should be tied through a resistor to VCC, or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (SR) input of the 9LS162 and 9LS163 acts as an edge-triggered control input, overriding CET, CEP, and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

#### MODE SELECT TABLE

*SR	PE	CET	CEP	Action on the Rising Clock Edge (」)
L	Х	x	×	RESET (Clear)
Н	L	×	×	LOAD $(P_n \rightarrow Q_n)$
Н	н	Н	н	COUNT (Increment)
Н	н	L	×	NO CHANGE (Hold)
Н	н	×	L	NO CHANGE (Hold)

\*For the 9LS162 and 9LS163 only.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Enter Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 $-65^{\circ}$ C to  $+150^{\circ}$ C -55°C to +125°C

-0.5 V to +7.0 V-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

### FAIRCHILD • 9LS160 • 9LS161 • 9LS162 • 9LS163

GUARANTEED OPERATING RANGES								
PART NUMBERS		TEMPERATURE						
TART HOMBERO	MIN	TYP	MAX	TEMPERATORE				
9LS160XM/54LS160XM 9LS161XM/54LS161XM 9LS162XM/54LS162XM 9LS163XM/54LS163XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C				

4.75 V

5.0 V

5.25 V

0°C to 75°C

01/44001	BARAMETER		LIMITS			LINITO	TEST CONDITIONS (N 4)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOVV Voltage	XC			0.8	1 '	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
.,	0	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
Vон	Output HIGH Voltage	XC	2.7	3.4		1 '	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
Iн	Input HIGH Current P <sub>O</sub> – P <sub>3</sub> , MR, SR PE, CEP, CP CET				20 24 40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
In	P <sub>O</sub> — P <sub>3</sub> , MR, SR, Pl CET	E, CEP CP			0.1 0.2	mA	$V_{CC} = MAX$ , $V_{IN} = 10 \text{ V}$	
IIL	Input LOW Current P <sub>O</sub> – P <sub>3</sub> , MR, SR PE, CEP, CP CET				-0.40 -0.48 -0.80	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
ICCH	Power Supply Current			18 19	31 32	mA	V <sub>CC</sub> = MAX	

#### NOTES:

9LS160XC/74LS160XC

9LS162XC/74LS162XC

9LS161XC/74LS161XC

9LS163XC/74LS163XC

<sup>1.</sup> The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.

<sup>2.</sup> Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.

The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

<sup>4.</sup> Typical limits are at  $V_{CC}$  = 5.0 V, 25°C, and maximum loading.

<sup>5.</sup> Not more than one output should be shorted at a time.

### FAIRCHILD • 9LS160 • 9LS161 • 9LS162 • 9LS163

### AC CHARACTERISTICS: T<sub>A</sub> = 25°C (These parameters apply to all four devices unless otherwise noted)

SYMBOL	PARAMETER	LIMITS			LINUTO	TECT CONDITIONS	
STIVIBUL	PARAMETER	MIN TYP MAX		MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Turn Off Delay CP to Q Turn On Delay CP to Q		13 18	20 27	ns	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Turn Off Delay CP to TC Turn On Delay CP to TC		15 14	22 21	ns	Fig. 4	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Turn Off Delay CET to TC Turn On Delay CET to TC		9.0 16	14 23	ns	Fig. 3	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
<sup>t</sup> PHL	Turn On Delay MR to Q (9LS160 and 9LS161 Only)		18	28	ns	Fig. 2	
f <sub>count</sub>	Input Count Frequency	25	35		MHz	Fig. 1	

## AC SET-UP REQUIREMENTS: TA = 25°C


SVMBOL	SYMBOL PARAMETER		LIMITS			TEST SOMBITIONS	
STIVIBUL	FARAINETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>rec</sub>	Recovery Time for MR (9LS160 and 9LS161 Only)	20			ns	Fig. 2	
t <sub>W</sub> MR(L)	Master Reset Pulse Width (9LS160 and 9LS161 Only)	15	8.0		ns	Fig. 2	
t <sub>W</sub> CP(H) t <sub>W</sub> CP(L)	Clock Pulse Width (HIGH) Clock Pulse Width (LOW)	15 25	10 18		ns	Fig. 1	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-Up Time (HIGH), Data to Clock Set-Up Time (LOW), Data to Clock	20 20			ns	Fig. 5	V <sub>CC</sub> = 5.0 V
t <sub>h</sub> (H)	Hold Time (HIGH), Data to Clock Hold Time (LOW), Data to Clock	3.0 3.0			115		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-Up Time (HIGH), $\overrightarrow{PE}$ or $\overrightarrow{SR}$ to Clock Set-Up Time (LOW), $\overrightarrow{PE}$ or $\overrightarrow{SR}$ to Clock	20 20			ns	Fig. 6	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time (HIGH), PE or SR to Clock Hold Time (LOW), PE OR SR to Clock	0 0			ns		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-Up Time (HIGH), CE to Clock Set-Up Time (LOW), CE to Clock	20 20			ns	Fig. 7	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time (HIGH), CE to Clock Hold Time (LOW), CE to Clock	0			113		

#### **DEFINITION OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t<sub>h</sub>) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



#### FAIRCHILD 9LS160 • 9LS161 • 9LS162 • 9LS163

#### AC WAVEFORMS (Cont'd)

#### COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the  $(Q_0 \bullet \overline{Q_1} \bullet Q_2 \bullet Q_3)$  state for the 9LS160 and 9LS162 and the  $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$  state for the 9LS161 and 9LS163.




Fig. 3

Other Conditions:  $CP = \overline{PE} = CEP = \overline{MR} = H$ 

CLOCK TO TERMINAL COUNT DELAYS.


CP 1.3 V 1.3 V TC

The positive TC pulse is coincident with the output state  $(Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3)$  for the 9LS161 and 9LS163 and  $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$  for the 9LS161 and 9LS163.

Fig. 4

Other Conditions:  $\overline{PE} = \overline{CEP} = \overline{CET} = \overline{MR} = H$ 

SET-UP TIME  $(t_s)$  AND HOLD TIME  $(t_h)$  FOR PARALLEL DATA INPUTS.



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

Other Conditions: PE = L, MR = H

SET-UP TIME  $(t_s)$  AND HOLD TIME  $(t_h)$  FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE ( $\overline{PE}$ ) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 6



Other Conditions:  $\overline{PE} = H, \overline{MR} = H$ 

Fig. 7

## 9LS164 (54LS/74LS164)


## SFRIAL-IN PARALLEL-OUT SHIFT REGISTER

DESCRIPTION - The 9LS164 (54LS/74LS164) is a high speed 8-Bit Serial-In Parallel-Out Shift Register, Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Fairchild TTL products.

- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- **GATED SERIAL DATA INPUT**
- **FULLY SYNCHRONOUS DATA TRANSFERS**
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS , cR
- **FULLY TTL AND CMOS COMPATIBLE**

## LOGIC SYMBOL 9LS164 8-BIT SHIFT REGISTER 00 01 02 03 04 05 06 07 V<sub>CC</sub> = Pin 14 GND = Pin 7

#### CONNECTION DIAGRAM DIP (TOP VIEW)




The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

## PIN NAMES

		HIGH	LOW
A, B	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going	0.5 U.L.	0.25 U.L.
	Edge) Input		
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
00 - 07	Outputs (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.



LOADING (Note a)

### FAIRCHILD • 9LS164 (54LS/74LS164)

**FUNCTIONAL DESCRIPTION** — The 9LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into  $\underline{O}_0$  the logical AND of the two data inputs (A·B) that existed before the rising clock edge. A LOW level on the Master Reset ( $\overline{MR}$ ) input overrides all other inputs and clears the register asynchronously, forcing all  $\Omega$  outputs LOW.

#### MODE SELECT - TRUTH TABLE

OPERATING	OPERATING INPUTS				OUTPUTS		
MODE	MR	А	В	Ω0	$Q_1 - Q_7$		
Reset (Clear)	L	X	х	L	L – L		
	Н	1	ı	L	q <sub>0</sub> – q <sub>6</sub>		
Ch:f+	н	ı	h	L	q0 – q6		
Shift	н	h	١	L	q <sub>0</sub> – q <sub>6</sub>		
	н	h	h	Н	q <sub>0</sub> – q <sub>6</sub>		

L (I) = LOW Voltage Levels

### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )					
	MIN	TYP	MAX	TEMPERATURE			
9LS164XM/54LS164XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
9LS164XC/74LS164XC	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

H (h) = HIGH Voltage Levels

X = Don't Care

 $<sup>\</sup>mathbf{q}_{n}$  = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

## FAIRCHILD • 9LS164 (54LS/74LS164)

01/44001			LIMITS				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
· · · · · · · · · · · · · · · · · · ·	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
V <sub>IL</sub>	input LOW Voltage	XC			0.8	•	for All Inputs
V <sub>CD</sub>	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
· · · · · · · · · · · · · · · · · · ·	Output HIGH Voltage	XM	2.5	3.4		٧	$V_{CC} = MIN, I_{OH} = -400 \mu A$
V <sub>ОН</sub>	Output High Voltage	XC	2.7	3.4			$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V <sub>OL</sub>	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
•OL	Output 2011 Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
l	Input HIGH Current				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
<sup>I</sup> IH	input man carrent				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>l</sup> cc	Power Supply Current (Note 6)			16	27	mA	V <sub>CC</sub> = MAX

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C. 5. Not more than one output should be shorted at a time.
- 6. I<sub>CC</sub> is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then 4.5 V applied to clear.

## AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
fMAX	Maximum Clock Frequency	25	35		MHz	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Positive- Going Clock to Outputs		17 21	27 32	ns	Fig. 1	$V_{CC} = 5 V$ $C_{L} = 15 pF$
<sup>t</sup> PHL	Propagation Delay, Negative- Going MR to Outputs		24	36	ns	Fig. 2	

## AC SET-UP REQUIREMENTS: TA = 25°C


SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS		
		MIN	TYP	MAX	UNITS			
t <sub>s</sub>	Set-Up Time, A or B Input to Positive-Going CP	15			ns	Fig. 3		
t <sub>h</sub>	Hold Time, A or B Input to Positive-Going CP	5			ns	Fig. 3		
t <sub>W</sub> CP(H)	CP Pulse Width (HIGH)	20			ns	Fig. 1	V <sub>CC</sub> = 5 V	
t <sub>W</sub> CP(L)	CP Pulse Width (LOW)	20			ns	Fig. 1	$V_{CC} = 5 V$ $C_L = 15 pF$	
t <sub>W</sub> MR(L)	MR Pulse Width (LOW)	20			ns	Fig. 2		
<sup>t</sup> rec	Recovery Time, Positive-Going MR to Positive-Going CP	20			ns	Fig. 2		

## FAIRCHILD • 9LS164 (54LS/74LS164)

#### **AC WAVEFORMS**

The shaded areas indicate when the input is permitted to change for predictable output performance.

## CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS:  $\overline{MR} = H$ 

Fig. 1

#### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME




Fig. 2

### **DATA SET-UP AND HOLD TIMES**




Fig. 3

## 9LS170 (54LS/74LS170)

## 4×4 REGISTER FILE (O/C)

**DESCRIPTION** — The TTL/MSI 9LS170 (54LS/74LS170) is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.


The 9LS670 (54LS/74LS670) provides a similar function to this device but it features 3-state outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS OF n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- LOW LEAKAGE OPEN-COLLECTOR OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW


PIN NAMES		LOADING (Note a)			
		HIGH	LOW		
D <sub>1</sub> -D <sub>4</sub>	Data Inputs	0.5 U.L.	0.25 U.L.		
$W_A, W_B$	Write Address Inputs	0.5 U.L.	0.25 U.L.		
ĒW	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.		
R <sub>A</sub> , R <sub>B</sub>	Read Address Inputs	0.5 U.L.	0.25 U.L.		
ĒR	Read Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.		
$Q_1 - Q_4$	Outputs (Note b)	Open Collector	5(2.5) U.L.		

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5.0 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V<sub>CC</sub>.




## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

## **FAIRCHILD • 9LS170 (54LS/74LS170)**



### **FAIRCHILD** • 9LS170 (54LS/74LS170)

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V -30 mA to +5.0 mA

> -0.5 V to +10 V +50 mA

#### **GUARANTEED OPERATING RANGES**

DART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )				
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE		
9LS170XM/54LS170XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C		
9LS170XC/74LS170XC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed input HIGH Voltage for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	v	Guaranteed Input LOW Voltage	
VIL.	mput LOVV Voltage	XC			0.8	1 *	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
loн	Output HIGH Current				20	μΑ	$V_{OH} = 5.5 \text{ V}, V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ per Truth Table}$	
V -	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
v <sub>OL</sub>		XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
	Input HIGH Current Any D, R, or W E <sub>R</sub> or E <sub>W</sub>				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
Ή	Any D, R, or W E <sub>R</sub> or E <sub>W</sub>				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
lIF.	Input LOW Current Any D, R or W E <sub>R</sub> or E <sub>W</sub>				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
lcc	Power Supply Current (Note 5)			25	40	mA	V <sub>CC</sub> = MAX	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and maximum loading.
- 5. ICC is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## FAIRCHILD ● 9LS170 (54LS/74LS170)

## AC CHARACTERISTICS: TA = 25°C


SYMBOL	PARAMETER	LIMITS			1,11,170	TEGT COMPLETIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Propagation Delay, Negative-Going $\overline{E}_R$ to Q Outputs			30 30	ns	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, R <sub>A</sub> or R <sub>B</sub> to Q Outputs			40 40	ns	Fig. 2	$V_{CC} = 5 V$ $C_L = 15 pF$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Negative- Going E <sub>W</sub> to Q Outputs			45 40	ns	Fig. 1	R <sub>L</sub> = 2 k Ω
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data Inputs to Ω Outputs			45 35	ns	Fig. 1	

## AC SET-UP REQUIREMENTS: $T_{\mbox{\scriptsize A}} = 25\mbox{\,}^{\circ}\mbox{\scriptsize C}$

CVAADO	PARAMETER -		LIMITS		LINUTO	TEST SOLUTIONS
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Pulse Width (LOW) for EW	25			ns	
t <sub>s</sub> D (Note 6)	Set-Up Time, Data Inputs with Respect to Positive-Going E <sub>W</sub>	10			ns	
t <sub>h</sub> D	Hold Time, Data Inputs with Respect to Positive-Going E <sub>W</sub>	15			ns	V <sub>CC</sub> = 5 V
t <sub>s</sub> W (Note 8)	Set-Up Time, Write Select Inputs W <sub>A</sub> and W <sub>B</sub> with Respect to Negative-Going $\bar{\mathbb{E}}_W$	15			ns	
t <sub>h</sub> W	Hold Time, Write Select Inputs $W_A$ and $W_B$ with Respect to Positive-Going $\overline{\mathbb{E}}_W$	5			ns	Fig. 3

#### NOTES:

- 6. The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order for the latch to recognize and store the new data.
- 7. The Hold Time (th) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
- 8. The Address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 9. The shaded areas indicate when the inputs are permitted to change for predictable output performance.



## 9LS174 (54LS/74LS174)

## HEX D FLIP-FLOP


**DESCRIPTION** — The LSTTL/MSI 9LS174 (54LS/74LS174) is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The 9LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 14 ns
- ASYNCHRONOUS COMMON RESET
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERNATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADING (Note a)			
		HIGH	LOW		
$D_0 - D_5$	Data Inputs	0.5 U.L.	0.25 U.L.		
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.		
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.		
${\tt Q}_0-{\tt Q}_5$	Outputs (Note b)	10 U.L.	5 (2.5) U.L.		

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





 $V_{CC} = Pin 16$ GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

# **FAIRCHILD • 9LS174 (54LS/74LS174)**

**FUNCTIONAL DESCRIPTION** — The 9LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops.

Each D input's state is transferred to the corresponding flip-flop's output following the LOW to HIGH Clock (CP) transition.

A LOW input to the Master Reset ( $\overline{\text{MR}}$ ) will force all outputs LOW independent of Clock or Data inputs. The 9LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1
D	a
Н	Н
L	L

Note 1: t = n + 1 indicates conditions after next clock.

## ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

-0.5 V to +7.0 V -0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		TEMPERATURE		
PART NOIVIBERS	MIN	TYP	MAX	TEINIFERATORE
9LS174XM/54LS174XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS174XC/74LS174XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST COMPLETONS	
STIMBUL	PARAMETER	:IEK		TYP	MAX	UNITS	TEST CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold
VIL	Input LOW Voltage	XC			0.8	7 "	Voltage for All Inputs
v <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$
VOH	Output HIGH voitage	XC	2.7	3.4		7 '	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V-	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
VOL	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
IH	input filari current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
I <sub>SC</sub>	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>1</sup> cc	Power Supply Current			16	26	mA	V <sub>CC</sub> = MAX

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

# **FAIRCHILD • 9LS174 (54LS/74LS174)**

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V, 25°C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS		LINITO	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	
t <sub>PLH</sub>	Propagation Delay, Clock to Output		12 15	20 22	ns	Fig. 1
t <sub>PHL</sub>	Propagation Delay, MR to Output		20	28	ns	Fig. 2
f <sub>MAX</sub>	Maximum Input Clock Frequency	40	55		MHz	Fig. 1


# AC SET-UP REQUIREMENTS: TA = 25°C


OVAADOL	PARAMETER		LIMITS		LINUTC	TECT CONDITIONS
SYMBOL	FANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>W</sub> CP	Minimum Clock Pulse Width	15	10		ns	Fig. 1
t <sub>s</sub>	Set-up Time, Data to Clock (HIGH or LOW)	10			ns	Fig. 1
t <sub>h</sub>	Hold Time, Data to Clock (HIGH or LOW)	0			ns	Fig. 1
t <sub>rec</sub>	Recovery Time for MR	12	8.0		ns	Fig. 2
t <sub>rec</sub>	Minimum MR Pulse Width	12	8.0		ns	Fig. 2

## **AC WAVEFORMS**

## CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SET-UP AND HOLD TIMES DATA TO CLOCK

## MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME





<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

## **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

# 9LS175 (54LS/74LS175)

# QUAD D FLIP-FLOP

LOADING (Note a)

**DESCRIPTION** — The LSTTL/MSI 9LS175 (54LS/74LS175) is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The 9LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 14 ns
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


FIIN INVINES		<b>EUADING</b> (Note a)			
		HIGH	LOW		
$D_0 - D_3$	Data Inputs	0.5 U.L.	0.25 U.L.		
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.		
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.		
$Q_0 - Q_3$	True Outputs (Note b)	10 U.L.	5(2.5) U.L.		
$\overline{\Omega}^0 - \overline{\Omega}^3$	Complemented Outputs (Note b)	10 U.L.	5(2.5) U.L.		

#### NOTES:


DIM NAMES

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





# CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

# **FAIRCHILD • 9LS175 (54LS/74LS175)**

FUNCTIONAL DESCRIPTION — The 9LS175 consists of four edge-triggered D flip-flops with individual D inputs and  $\overline{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual  $\overline{Q}$  and  $\overline{\overline{Q}}$  outputs to follow. A LOW input on the Master Reset  $\overline{\overline{MR}}$  will force all  $\overline{Q}$  outputs LOW and  $\overline{\overline{Q}}$  outputs HIGH independent of Clock or Data inputs.

The 9LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

#### TRUTH TABLE

Inputs (t = n, $\overline{\text{MR}}$ = H)	Outputs (t = n+1) Note 1			
D	Q	ā		
L	L	Н		
Н	H	L		

Note 1: t = n + 1 indicates conditions after next clock.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature Temperature (Ambient) Under Bias

 $V_{\mbox{\footnotesize CC}}$  Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

**GUARANTEED OPERATING RANGES** 

DADT NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEIVIFERATURE
9LS175XM/54LS175XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS175XC/74LS175XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DI. PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold
VIL	input LOVV Voltage	XC			0.8	1 '	Voltage for All Inputs
v <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
.,	0.4	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
v <sub>он</sub>	Output HIGH Voltage	XC	2.7	3.4		7 °	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or
VOL	Output LOW Voltage	XC		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table
	Input HIGH Current				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
<sup>I</sup> IH	input nigh current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
I <sub>SC</sub>	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>l</sup> cc	Power Supply Current			11	18	mA	V <sub>CC</sub> = MAX

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

# FAIRCHILD • 9LS175 (54LS/74LS175)

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: TA = 25°C

01/41001			LIMITS		LINUTO	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Propagation Delay, Clock to Output		12 15	20 22	ns	Fig. 1
<sup>t</sup> PHL	Propagation Delay, MR to Q Output		20	28	ns	Fig. 2
<sup>t</sup> PLH	Propagation Delay, MR to Q Output		16	24	ns	Fig. 2
fMAX	Maximum Input Clock Frequency	40	55		MHz	Fig. 1


# AC SET-UP REQUIREMENTS: TA = 25°C


CVMPOL	DADAMETER		LIMITS		LINUTO	TECT COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>W</sub> CP	Minimum Clock Pulse Width	15	10		ns	Fig. 1
ts	Set-up Time, Data to Clock (HIGH or LOW)	10			ns	Fig. 1
t <sub>h</sub>	Hold Time, Data to Clock (HIGH or LOW)	0			ns	Fig. 1
t <sub>rec</sub>	Recovery Time for MR	12	8.0		ns	Fig. 2
t <sub>W</sub> MR	Minimum MR Pulse Width	12	8.0		ns	Fig. 2

#### AC WAVEFORMS

## CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SET-UP AND HOLD TIMES DATA TO CLOCK

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME





<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

#### **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

# 9LS181(54LS/74LS181)

# 4-BIT ARITHMETIC LOGIC UNIT

**DESCRIPTION** — The 9LS181 (54LS/74LS181) is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.

- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES

EXCLUSIVE—OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS

 FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC OPERATION ON LONG WORDS

• INPUT CLAMP DIODES


# LOADING (Note a)


PIN NAMES		HIGH	LOW
$\overline{A}_0 - \overline{A}_3$ , $\overline{B}_0 - \overline{B}_3$	Operand (Active LOW) Inputs	1.5 U.L	0.75 U.L.
S <sub>0</sub> -S <sub>3</sub>	Function — Select Inputs	2.0 U.L.	1.0 U.L.
M	Mode Control Input	0.5 U.L.	0.25 U.L.
Cn	Carry Input	2.5 U.L.	1.25 U.L.
$\overline{F}_0 - \overline{F}_3$	Function (Active LOW) Outputs	10 U.L.	5 (2.5) U.L.
A = B	Comparator Output	Open Collector	5 (2.5) U.L.
G	Carry Generate (Active LOW) Output	10 U.L.	10 U.L.
P	Carry Propagate (Active LOW) Output	10 U.L.	5 U.L.
C <sub>n+4</sub>	Carry Output	10 U.L.	5 (2.5) U.L.
NOTES			

#### NOTES

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW

b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





## CONNECTION DIAGRAMS DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

**FUNCTIONAL DESCRIPTION** — The 9LS181 (54LS/74LS181) is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs ( $S_0 \ldots S_3$ ) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate).  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, the 9LS181 can be used in a simple ripple carry mode by connecting the Carry Output ( $C_{n+4}$ ) signal to the Carry Input ( $C_n$ ) of the next unit. For high speed operation the 9LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 9LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the 9LS181 goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, the 9LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

#### **FUNCTION TABLE**


MODE SELECT INPUTS	ACTIVE LOW INPUTS & OUTPUTS	ACTIVE HIGH INPUTS & OUTPUTS
s <sub>3</sub> s <sub>2</sub> s <sub>1</sub> s <sub>0</sub>	LOGIC ARITHMETIC** (M = H) (M = L) (C <sub>n</sub> = L)	LOGIC ARITHMETIC** (M = H) (M = L) (Cn = H)
	A minus 1 AB AB minus 1 A+B AB minus 1 Logical 1 minus 1 A+B A plus (A + B) B AB plus (A + B) A ⊕ B A minus B minus 1 A + B A + B AB A plus (A + B) A ⊕ B A plus A B B AB Plus A AB Cogical 0 A plus A AB AB plus A AB AB plus A	A A A+B A+B AB A+B Logical 0 minus 1 AB A plus AB B (A+B) plus AB A ⊕ B A minus B minus 1 AB AB minus 1 A+B A plus AB A ⊕ B AB minus 1 Logical 1 A plus A* A + B (A+B) plus A A + B (A+B) plus A A A minus 1

L = LOW Voltage Level


H = HIGH Voltage Level

#### LOGIC SYMBOLS

## **ACTIVE LOW OPERANDS**



## **ACTIVE HIGH OPERANDS**



<sup>\*</sup>Each bit is shifted to the next more significant position

<sup>\* \*</sup> Arithmetic operations expressed in 2s complement notation

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5~V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5~V to +10~V

+50 mA

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )		TEMPERATURE		
FART NOWIBERS	MIN	TYP	YP MAX TEMPERA			
9LS181XM/54LS181XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C		
9LS181XC/74LS181XC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

CVMDOL	DADAMETED	1	LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIO	JNS
√ıн	Input HIGH Voltage		2.0			V	Guaranteed Ing for All Inputs	out HIGH Voltage
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed In	out LOW Voltage
*IL	input 2011 Tollago	XC			0.8		for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, IIN	_ = −18 mA
	Output HIGH Voltage	XM	2.5	3.4		v	V <sub>CC</sub> = MIN, I <sub>O</sub>	Η = -400 μΑ
√он	Any Output except A=B	XC	2.7	3.4		•	$V_{IN} = V_{IH}$ or $V$	IL per Truth Table
Юн	Output HIGH Current A=B Output Only				100	μΑ	V <sub>CC</sub> = MIN, V <sub>C</sub>	<sub>DH</sub> = 5.5 V
	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$	
	Except G and P	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	
v <sub>OL</sub>	Output LOW Voltage Output G			0.47	0.7	V	I <sub>OL</sub> = 16 mA	V <sub>IL</sub> per Truth Table
	Output LOW Voltage	XM		0.35	0.6		I <sub>OL</sub> = 8.0 mA	
	Output P	XC		0.35	0.7	V	10L - 8.0 111A	
l	Input HIGH Current Mode Input Ā and B Inputs S Inputs Carry Inputs				20 60 80 100	μΑ	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 2.7 V
lін	Mode Input Ā and B Inputs S Inputs Carry Inputs				0.1 0.3 0.4 0.5	mA	V <sub>CC</sub> = MAX, V	7 <sub>IN</sub> = 10 V
l <sub>IL</sub>	Input LOW Current Mode Input Ā and B Inputs S Inputs Carry Inputs				-0.36 -1.08 -1.44 -2.0	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 0.4 V
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V	OUT = 0 V
	Power Supply Current	XM		20	32			
<sup>I</sup> cc	Condition A (Note 6)	XC		20	34	mA	V <sub>CC</sub> = MAX	
	Power Supply Current	XM		21	35			
Condition B (Note 6)		XC		21	37	1	1	


<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $25^{\circ}\text{C}$ , and maximum loading.
- 5. Not more than one output should be shorted at a time.
- With outputs open, I<sub>CC</sub> is measured for the following conditions:
   A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.
  - B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

# AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V, Pin 12 = GND

SYMBOL	PARAMETER	Lir	MITS	LIAUTO	CONDITIONS	
STIVIBUL	PARAMETER	TYP	MAX	UNITS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, ( $C_n$ to $C_{n+4}$ )		27 20	ns	M = 0 V, (Sum or Diff Mode) See Fig. 4 and Tables I and II	
<sup>t</sup> PLH <sup>t</sup> PHL	(C <sub>n</sub> to F Outputs)		26 20	ns	M = 0 V, (Sum Mode) See Fig. 4 and Table I	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to G Output)		29 23	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B̄ Inputs to Ḡ Output)		32 26	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to P Output)		30 30	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to P Output)		30 33	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to any F Output)		32 20	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I	
<sup>t</sup> PLH <sup>t</sup> PHL	(A or B Inputs to any F Output)		32 23	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II	
<sup>t</sup> PLH <sup>t</sup> PHL	(A or B Inputs to F Outputs)		33 29	ns	M = 4.5 V (Logic Mode) See Fig. 4 and Table III	
<sup>t</sup> PLH <sup>t</sup> PHL	( $\overline{A}$ or $\overline{B}$ Inputs to $C_{n+4}$ Output)		38 38	ns	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}, S_1 = S_2 = 0 \text{ V}$ (Sum Mode) See Fig. 6 and Table I	
<sup>t</sup> PLH <sup>t</sup> PHL	( $\overline{A}$ or $\overline{B}$ Inputs to $C_{n+4}$ Output)		41 41	ns	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode)	
<sup>t</sup> PLH <sup>t</sup> PHL	$(\overline{A} \text{ or } \overline{B} \text{ Inputs to } A = B \text{ Output})$		50 62	ns	$M=S_0=S_3=0 \text{ V, } S_1=S_2=4.5 \text{ V,}$ $R_L=2 \text{ k}\Omega$ (Diff Mode) See Fig. 5 and Table II	



	INPUT	U	THER INPUT		OTHER DA	TA INPUTS		OUTPU
PARAMETER	UNDER TEST	APPLY 4.5 V	1	PPLY GND	APPLY 4.5 V	APPLY GND		UNDER TEST
tPLH tPHL	Āi	Bi	1	None	Remaining A and B	C <sub>n</sub>		Fi
<sup>t</sup> PLH <sup>t</sup> PHL	Bi	Āi	7	None	Remaining A and B	C <sub>n</sub>		Fi
<sup>†</sup> PLH <sup>†</sup> PHL	Āi	B <sub>i</sub>	ı	None	C <sub>n</sub>	Remaining A and B	g	F <sub>i + 1</sub>
tPLH tPHL	B <sub>i</sub>	Āi	Г	None	C <sub>n</sub>	Remaining A and B		Fi + 1
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	B	ſ	None	None	Remaining A and B, C		P
<sup>t</sup> PLH <sup>t</sup> PHL	В	Ā	1	Vone	None	Remaining A and B, C	'n	P
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None		В	Remaining B	Remainin A, C <sub>n</sub>		G
<sup>t</sup> PLH <sup>t</sup> PHL	B	None		Ā	Remaining B	Remainin A, C <sub>n</sub>	g	G
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None		B	Remaining B	Remainin A, C <sub>n</sub>		C <sub>n + 4</sub>
<sup>t</sup> PLH <sup>t</sup> PHL	B	None		Ā	Remaining B	Remaining A, C <sub>n</sub>	g	C <sub>n + 4</sub>
<sup>t</sup> PLH <sup>t</sup> PHL	Cn	None	ı	None	$\frac{AII}{A}$	All B		Any F or C <sub>n+2</sub>
DIFF MODE TES	T TABLE II				FUNCTION INPU	TS: S <sub>1</sub> = S <sub>2</sub> = 4.	5 V, S <sub>0</sub> =	s <sub>3</sub> = M = 0 \
PARAMETER	INPUT UNDER	0	THER INPUT SAME BIT		OTHER DA	TA INPUTS		OUTPUT
ANAMETER	TEST	APPLY 4.5 V	1	PPLY	APPLY 4.5 V	APPLY GND		UNDER
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None		В	Remaining A	Remaining B, C <sub>n</sub>		Fi
<sup>t</sup> PLH <sup>t</sup> PHL	B	Ā	ı	None	Remaining A	Remaining B, C <sub>n</sub>		Fi
<sup>t</sup> PLH <sup>t</sup> PHL	Āi	None		Bi	Remaining B, C <sub>n</sub>	Remaining Ā		F <sub>i + 1</sub>
<sup>t</sup> PLH <sup>t</sup> PHL	B <sub>i</sub>	$\overline{A}_{i}$	ı	None	Remaining B, C <sub>n</sub>	Remaining Ā	9	F <sub>i + 1</sub>
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None		B	None	Remaining A and B, C		P
<sup>t</sup> PLH <sup>t</sup> PHL	B	Ā	1	None	None	Remaining A and B, C	3	P
tPLH tPHL	Ā	B	ı	None	None	Remaining A and B, C		G
<sup>t</sup> PLH <sup>t</sup> PHL	B	None		Ā	None	Remaining A and B, C	- 1	G
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None		В	Remaining A	Remaining B, C <sub>n</sub>	3	A = B
tPLH tPHL	В	Ā	ı	None	Remaining A	Remaining B, C <sub>n</sub>	3	A = B
<sup>†</sup> PLH <sup>†</sup> PHL	Ā	B	n	None	None	Remaining A and B, C	-	C <sub>n + 4</sub>
<sup>t</sup> PLH <sup>t</sup> PHL	B	None		Ā	None	Remaining A and B, C	-	C <sub>n + 4</sub>
<sup>t</sup> PLH <sup>t</sup> PHL	Cn	None	ı	None	All B	None		C <sub>n + 4</sub>
OGIC MODE TES	ST TABLE III	OTHER	INDUT				г	
PARAMETER	INPUT UNDER TEST	SAM! APPLY	APPLY	APPLY	DATA INPUTS  APPLY	OUTPUT UNDER TEST	FUNC	TION INPUT
tPLH	Ā	4.5 V None	GND B	4.5 V None	Remaining A and B, Cn	Any F	So	S <sub>2</sub> = M = 4.5 \ = S <sub>3</sub> = 0 V
<sup>t</sup> PHL <sup>t</sup> PLH <sup>t</sup> PHL		None	Ā	None	Remaining A and B, Cn	Any F	S <sub>1</sub> = S	$S_2 = M = 4.5 \ V = S_3 = 0 \ V$

# 9LS190(54LS/74LS190) • 9LS191(54LS/74LS191)

# PRESETTABLE BCD/DECADE UP/DOWN COUNTERS

# PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS

**DESCRIPTION** – The 9LS190 (54LS/74LS190) is a synchronous UP/DOWN BCD Decade (8421) Counter and the 9LS191 (54LS/74LS191) is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load  $(\overline{PL})$  input overrides counting and loads the data present on the  $P_n$  inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable  $(\overline{CE})$  input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control  $(\overline{U}/D)$  input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock  $(\overline{RC})$  output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.

- LOW POWER . . . 90 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 35 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- COUNT ENABLE AND UP/DOWN CONTROL INPUTS
- CASCADABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


A Party in


S 🐧 🐧	LOADIN	IG (Note a)
	HIGH	LOW
Count Enable (Active LOW) Input	1.5 U.L.	0.7 U.L.
Clock Pulse (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
Up/Down Count Control Input	0.5 U.L.	0.25 U.L <i>.</i>
Parallel Load Control (Active LOW) Input	0.5 U.L.	0.25 U.L.
Parallel Data Inputs	0.5 U.L.	0.25 U.L.
Flip-Flop Outputs (Note b)	10 U.L.	5 (2.5) U.L.
Ripple Clock Output (Note b)	10 U.L.	5 (2.5) U.L.
Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.
	Count Enable (Active LOW) Input Clock Pulse (Active HIGH going edge) Input Up/Down Count Control Input Parallel Load Control (Active LOW) Input Parallel Data Inputs Flip-Flop Outputs (Note b) Ripple Clock Output (Note b)	Count Enable (Active LOW) Input Clock Pulse (Active HIGH going edge) Input Up/Down Count Control Input Parallel Load Control (Active LOW) Input O.5 U.L. Parallel Data Inputs O.5 U.L. Flip-Flop Outputs (Note b) 10 U.L. Ripple Clock Output (Note b)

#### NOTES:


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.






# LOGIC DIAGRAMS



# DECADE COUNTER 9LS190



BINARY COUNTER 9LS191

V<sub>CC</sub> = Pin 16

GND= Pin 8

= Pin Numbers

**FUNCTIONAL DESCRIPTION** — The 9LS190 is a synchronous Up/Down BCD Decade Counter and the 9LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the 9LS190 decade counter and the 9LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load  $(\overline{PL})$  input is LOW, information present on the Parallel Data inputs  $(P_0-P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U/D}$  input signal, as indicated in the Mode Select Table. When counting is to be enabled, the  $\overline{CE}$  signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH  $\overline{CE}$  transition must occur only while the clock is HIGH. Similarly, the  $\overline{U/D}$  signal should only be changed when either  $\overline{CE}$  or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the 9LS190, 15 for the 9LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock ( $\overline{RC}$ ) output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each  $\overline{RC}$  output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse, as indicated in the  $\overline{RC}$  Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{RC}$  output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The  $\overline{\text{CE}}$  input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{\text{CE}}$ .

#### MODE SELECT TABLE

	INF	PUTS	MODE							
PL	CE	Ū/D	CP	MODE						
Н	L	L	Г	Count Up						
Н	L	Н	1	Count Down						
L	Х	Х	Х	Preset (Asyn.)						
Н	Н	Х	Х	No Change (Hold)						
	H H L	PL CE H L H L L X	H L L H L H L X X	PL         CE         U/D         CP           H         L         L         J           H         L         H         J           L         X         X         X						

## RC TRUTH TABLE

	NPUT	RC	
CE	TC*	СР	OUTPUT
L	Н	<u>.</u>	Т
Н	Х	Х	Н
Х	L	Х	Н

<sup>\*</sup>TC is generated internally

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

∫ = LOW-to-HIGH Clock Transition

☐= LOW Pulse




Fig. a) n-stage counter using ripple clock.




Fig. b) Synchronous n-stage counter using ripple carry/borrow.




Fig. c) Synchronous n-stage counter with parallel gated carry/borrow.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )					
	MIN	TYP	MAX	TEMPERATURE			
9LS190XM / 54LS190XM 9LS191XM / 54LS191XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
9LS190XC/74LS190XC 9LS191XC/74LS191XC	4.75 V	5.0 V	5.25 V	O°C to +75°C			

X = package type; F for Flatpak, D for Cermaic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETER			LIMITS		LIMITO	TECT COMPITIONS (No. 4-1)
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
V <sub>IL</sub>	input LOVV Voltage	XC			0.8		for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
	Output HICH Valtage	XM	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA
VOH	Output HIGH Voltage	XC	2.7	3.4		1 1	$V_{ extsf{IN}} = V_{ extsf{IH}}$ or $V_{ extsf{IL}}$ per Truth Table
VOL	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
VOL	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
I <sub>ІН</sub>	Input HIGH Current P <sub>D</sub> , PL, CP, U/D CE				20 60	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
·III	P <sub>n</sub> , PL, CP, U/D CE				0.1 0.3	mA	$V_{CC} = MAX$ , $V_{IN} = 10 \text{ V}$
l <sub>IL</sub>	Input LOW Current P <sub>n</sub> , PL, CP, U/D CE				-0.4 -1.08	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
<sup>I</sup> cc	Power Supply Current			20	35	mA	V <sub>CC</sub> = MAX

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}, 25^{\circ}\text{C}$ , and maximum loading.
- 5. Not more than one output should be shorted at a time.
- 6. The Set-Up Time " $t_s(H)$ " and Hold Time " $t_h(L)$ " between the Count Enable ( $\overline{CE}$ ) and the Clock (CP) indicate that the LOW-to-HIGH transition of the  $\overline{CE}$  must occur only while the Clock is HIGH for conventional operation.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

AC CHARACTERISTICS: TA = 25°C

CVMDO	DADAMETED		LIMITS		LINITO	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	IESI CC	DNUTIONS
<sup>f</sup> MAX	Max. Input Count Frequency	25	35		MHz	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP Input to Q Outputs			24 36	ns	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	CP Input to RC Output			20 24	ns	Fig. 2	
<sup>t</sup> PLH <sup>t</sup> PHL	CP Input to TC Output			42 52	ns	Fig. 1	
<sup>t</sup> PLH <sup>*</sup> <sup>t</sup> PHL <sup>*</sup>	U/D Input to RC Output			45 45	ns		$V_{CC} = 5.0 \text{ V}$
<sup>t</sup> PLH <sup>t</sup> PHL	Ū/ D Input to TC Output			33 33	ns	Fig. 7	$C_L = 15 pF$
<sup>t</sup> PLH <sup>t</sup> PHL	$P_0 - P_3$ Inputs to $Q_0 - Q_3$ Outputs			22 50	ns	Fig. 3	
<sup>t</sup> PLH <sup>t</sup> PHL	PL Input to Any Output			33 50	ns	Fig. 4	
<sup>t</sup> PLH <sup>*</sup> <sup>t</sup> PHL	CE Input to RC Output			33 33	ns	Fig. 2	

<sup>\*</sup>It is possible to get these timing relationships, but they should not occur during normal operation since the CP would be HIGH.

# AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	IESI CO	ONDITIONS
<sup>t</sup> W	CP Pulse Width	20			ns	Fig. 1	
<sup>t</sup> W	PL Pulse Width	35			ns	Fig. 4	
t <sub>s</sub> L	Set-Up Time LOW, Data to PL	20			ns		
t <sub>h</sub> L	Hold Time LOW, Data to PL	0			ns	Fig. 6	V <sub>CC</sub> = 5.0 V
t <sub>s</sub> H	Set-Up Time HIGH, Data to PL	20			ns		
t <sub>h</sub> H	Hold Time HIGH, Data to PL	0			ns		
t <sub>rec</sub>	Recovery Time, PL to CP	20			ns	Fig. 5	
t <sub>s</sub> L	Set-Up Time LOW, CE to Clock	20			ns	Fig. 8	
t <sub>h</sub> L	Hold Time LOW, CE to Clock	0			ns	g. O	

## **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the  $\Omega$  outputs.

## **AC WAVEFORMS**





Fig. 1



NOTE:  $\overline{PL} = LOW$ 

Fig. 3




Fig. 5




Fig. 7




Fig. 2





Fig. 4



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6




Fig. 8

# 9LS192(54LS/74LS192) • 9LS193(54LS/74LS193)

# **UP/DOWN COUNTER**

# PRESETTABLE BCD/DECADE PRESETTABLE 4-BIT BINARY **UP/DOWN COUNTER**


DESCRIPTION - The 9LS192 (54LS/74LS192) is an UP/DOWN BCD Decade (8421) Counter and the 9LS193 (54LS/74LS193) is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.


Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- LOW POWER . . . . 95 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 40 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- CASCADING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

• FUL	FULLY TTL AND CMOS COMPATIBLE										
PIN NA	MES	LOADING (Note a)									
		HIGH	LOW								
CPU	Count Up Clock Pulse Input	0.5 U.L.	0.25 U.L.								
CPD	Count Down Clock Pulse Input	0.5 U.L.	0.25 U.L.								
MR	Asynchronous Master Reset (Clear) Input	0.5 U.L.	0.25 U.L.								
PL	Asynchronous Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.								
$P_n$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.								
O <sub>n</sub>	Flip-Flop Outputs (Note b)	10 U.L.	5(2.5) U.L.								
ი TC <sub>D</sub>	Terminal Count Down (Borrow) Output (Note b)	10 U.L.	5(2.5) U.L.								
TCU	Terminal Count Up (Carry) Output (Note b)	10 U.L.	5(2.5) U.L.								

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW
- The Output LOW drive factor is 2.5 U.L. for MILITARY (XM) and 5 U.L. for COMMERCIAL(XC) Temperature Ranges.





## 9LS192 LOGIC EQUATIONS FOR TERMINAL COUNT


$$\overline{TC}_{U} = \overline{Q}_{0} \cdot \overline{Q}_{3} \cdot \overline{CP}_{U}$$

$$\overline{TC}_{D} = \overline{Q}_{0} \cdot \overline{Q}_{1} \cdot \overline{Q}_{2} \cdot \overline{Q}_{3} \cdot \overline{CP}_{D}$$

# 9LS193 LOGIC EQUATIONS FOR TERMINAL COUNT


$$\begin{array}{rcl} \overline{\mathsf{TC}}_{\mathsf{U}} &=& \mathsf{Q}_{\mathsf{0}} \cdot \mathsf{Q}_{\mathsf{1}} \cdot \mathsf{Q}_{\mathsf{2}} \cdot \mathsf{Q}_{\mathsf{3}} \cdot \overline{\mathsf{CP}}_{\mathsf{U}} \\ \overline{\mathsf{TC}}_{\mathsf{D}} &=& \overline{\mathsf{Q}}_{\mathsf{0}} \cdot \overline{\mathsf{Q}}_{\mathsf{1}} \cdot \overline{\mathsf{Q}}_{\mathsf{2}} \cdot \overline{\mathsf{Q}}_{\mathsf{3}} \cdot \overline{\mathsf{CP}}_{\mathsf{D}} \end{array}$$

COUNT UP COUNT DOWN -----



Dual In-Line Package.

# FAIRCHILD • 9LS192 (54LS/74LS192) • 9LS193 (54LS/74LS193)



FUNCTIONAL DESCRIPTION — The 9LS192 and 9LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the 9LS192 decade counter and the 9LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the 9LS192, 15 for the 9LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause TCI to go LOW. TCI will stay LOW until CPI goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the TCD output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P0, P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

#### MODE SELECT TABLE

				_
MR	PL	СР <sub>U</sub>	CP <sub>D</sub>	MODE
Н	Х	Х	Х	Reset (Asyn.)
L	L	X	X	Preset (Asnyn.)
L	Н	Н	н	No Change
L	Н	1	Н	Count Up
L	Н	Н	1	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

Γ = LOW-to-HIGH Clock Transition

## ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\* Input Voltage (dc)

\* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

\* Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C

-0.5V to +7.0V-0.5 V to 15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

## GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEINIFERATURE
9LS192XM/54LS192XM 9LS193XM/54LS193XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS192XC / 74LS192XC 9LS193XC / 74LS193XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DARAMETER			LIMITS		LIMITO	TECT COMPITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
v <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage		
*IL	input LOVV Voltage	xc			0.8		for All Inputs		
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
V	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
V <sub>OH</sub>	Output High Voltage	XC	2.7	3.4		1	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table		
V -	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or		
VOL	Output LOVV Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table		
	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
<sup>1</sup> IH	input high current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$		
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
lcc	Power Supply Current			19	34	mA	V <sub>CC</sub> = MAX		

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- Conditions for testing, now shown in the table, are chosen to guarantee operation under "worst case" conditions.
   The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and maximum loading.
- 5. Not more than one output should be shorted at a time.

۸٥	CH	AD/	ACTE	DICT	ice.	т.	= 25°C
AL	- СП	AK,	<b>もし!</b> E	nioi	105:	١٨	= 25°C

				LIM	IITS						
SYMBOL	PARAMETER		9LS192			9LS193			TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX		: 		
fMAX	Max Input Count Frequency	30	40		30	40		MHz	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	CPU Input to TCU Output		10 14	16 21		10 14	16 21	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>D</sub> input to TC <sub>D</sub> Output		10 15	16 22		10 15	16 22	ns	Fig. 2		
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub> Outputs		22 18	31 28		22 18	31 28	ns		V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	P <sub>O</sub> - P <sub>3</sub> Inputs Q <sub>O</sub> - Q <sub>3</sub> Outputs							ns	Fig. 3	C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	PL Input to Any Output		23 17	32 25		23 17	32 25	ns	Fig. 4		
t <sub>PHL</sub>	MR Input to Any Output		17	25		17	25	ns	Fig. 7		

# AC SET-UP REQUIREMENTS: TA = 25°C

	7							Τ		
	_				IITS			-		
SYMBOL	PARAMETER	9LS192			9LS193			UNITS	TEST C	ONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> W	CP <sub>U</sub> Pulse Width	17			17			ns	Fig. 1	
t <sub>W</sub>	CP <sub>D</sub> Pulse Width	17			17			ns		
tw	PL Pulse Width	15			15			ns	Fig. 4	
tw	MR Pulse Width	15			15			ns	Fig. 7	
t <sub>s</sub> L	Set-up Time LOW, Data to PL	10			10			ns		$V_{CC} = 5.0 \text{ V}$
t <sub>h</sub> L	Hold Time LOW, Data to PL	0			0			ns	Fig. 6	
t <sub>s</sub> H	Set-up Time HIGH, Data to PL	10			10			ns		
t <sub>h</sub> H	Hold Time HIGH, Data to PL	0			0			ns		
t <sub>rec</sub>	Recovery Time, PL to CP							ns	Fig. 5	
t <sub>rec</sub>	Recovery Time, MR to CP							ns		

#### **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  is defined as the minimum time required for the correct logic level to be present at the logic input prior to the PL transistion from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  is defined as the minimum time following the  $\overline{PL}$  transistion from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the  $\overline{PL}$  transistion from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

# FAIRCHILD • 9LS192 (54LS/74LS192) • 9LS193 (54LS/74LS193)

# **AC WAVEFORMS**




Fig. 1




Fig. 2






Fig. 4



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7

# 9LS194(54LS/74LS194A)

# 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER


**DESCRIPTION** — The 9LS194 (54LS/74LS194A) is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The 9LS194 is similar in operation to the 9LS195 Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Fairchild TTL families.


- TYPICAL SHIFT FREQUENCY OF 40 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
s <sub>0</sub> , s <sub>1</sub>	Mode Control Inputs	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
DSR	Serial (Shift Right) Data Input	0.5 U.L.	0.25 U.L.
D <sub>SL</sub>	Serial (Shift Left) Data Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$\sigma^0-\sigma^3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





# FAIRCHILD • 9LS194 (54LS / 74LS194A)

**FUNCTIONAL DESCRIPTION** — The Logic Diagram and Truth Table indicate the functional characteristics of the 9LS194 4-Bit Bidirectional Shift Register. The 9LS194 is similar in operation to the Fairchild 9LS195 Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

- 1. All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.
- 2. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.
- 3. The four parallel data inputs (P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>) are D-type inputs. When both S<sub>0</sub> and S<sub>1</sub> are HIGH, the data appearing on P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, and P<sub>3</sub> inputs is transferred to the Q<sub>0</sub>, Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> outputs respectively following the next LOW to HIGH transition of the clock.
- 4. The asynchronous Master Reset (MR), when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the 9LS194 design which increase the range of application are described below:

- 1. Two mode control inputs  $(S_0, S_1)$  determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right,  $O_0 \rightarrow O_1$ , etc.) or right to left (shift left,  $O_3 \rightarrow O_2$ , etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both  $S_0$  and  $S_1$  are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.
- 2. D-type serial data inputs (D<sub>SR</sub>, D<sub>SL</sub>) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

#### MODE SELECT - TRUTH TABLE

00554711044055			INI	OUTPUTS						
	MR	S <sub>1</sub>	s <sub>0</sub>	DSR	DSL	Pn	Ω0	Ω <sub>1</sub>	Ω2	ο3
Reset	L	×	х	×	Х	х	L	L	L	L
Hold	Н	1	1	×	X	×	90	91	q <sub>2</sub>	q <sub>3</sub>
21:1.1.1.	Н	h	1	×	1	×	91	q <sub>2</sub>	q <sub>3</sub>	L
Shift Left	Н	h	1	×	h	×	91	q <sub>2</sub>	q3	Н
CL'S Disks	Н	1	h	ı	X	×	L	q <sub>0</sub>	91	q <sub>2</sub>
Shift Right	н	1	h	h	×	х	Н	q <sub>0</sub>	91	92
Parallel Load	Н	h	h	Х	×	p <sub>n</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	Р3

L = LOW Voltage Level

## ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
VCC Pin Potential to Ground Pin

\*Input Voltage (dc)

\*input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-0.5 V to +15 v

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

H= HIGH Voltage Level

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

 $p_n (q_n) = Lower case$  letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

# FAIRCHILD • 9LS194 (54LS / 74LS194A)

**GUARANTEED OPERATING RANGES** 

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )							
	MIN	TYP	MAX	TEMPERATURE					
9LS194XM/54LS194AXM	4.5 V	5.0 V	5.5 V	-55°C to +125°C					
9LS194XC/74LS194AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C					

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DC CITA	ANACTEMISTICS OF	LII OI LII	A1114G	I LIVII L	ITATOTI	LITAIN	L (diffess officialist specifica)			
SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)			
STWIDGE	TANAMETER		MIN	TYP	MAX	ONTO	TEST CONSTITIONS (More 17			
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs			
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW			
VIL	input LOW Voitage	XC			0.8		Voltage for All Inputs			
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA			
V	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$			
v <sub>OH</sub>	Output high voitage	XC	2.7	3.4		v	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table			
	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$			
$v_{OL}$	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table			
	Input HIGH Current				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$			
ΉΗ	input figh current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$			
I <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$			
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V			
¹cc	Power Supply Current			15	23	mA	V <sub>CC</sub> = MAX			

#### NOTES

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .
- 5. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
f <sub>MAX</sub>	Shift Frequency	30	40		MHz	Fig. 1		
t <sub>PLH</sub>	Propagation Delay, Clock to Output			22 15	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
t <sub>PHL</sub>	Propagation Delay, MR to Output			18	ns	Fig. 2		

# AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TECT COMPLETIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	7 UNITS	TEST CONDITIONS		
t <sub>W</sub> (CP)	Clock Pulse Width	18	12		ns	Fig. 1		
t <sub>S</sub> (Data)	Set-up Time, Data to Clock	16			ns	Fig. 3		
t <sub>h</sub> (Data)	Hold Time, Data to Clock	0			ns			
t <sub>s</sub> (S)	Set-up Time, Mode Control to Clock	20			ns	Fig. 4	V <sub>CC</sub> = 5.0 V	
t <sub>h</sub> (S)	Hold Time, Mode Control to Clock	0			ns	g		
t <sub>W</sub> (MR)	Master Reset Pulse Width	12			ns	Fig. 2		
t <sub>rec</sub> (MR)	Recovery Time Master Reset to Clock	18	12		ns	119.2		

#### **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

#### **AC WAVEFORMS**

The shaded areas indicate when the input is permitted to change for predictable output performance.


# CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH AND f<sub>max</sub>



OTHER CONDITIONS:  $S_1 = L$ ,  $\overline{MR} = H$ ,  $S_0 = H$ 

Fig. 1


# MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



OTHER CONDITIONS:  $S_0$ ,  $S_1 = H$  $P_0 = P_1 = P_2 = P_3 = H$ 

Fig. 2

# SET-UP ( $t_s$ ) AND HOLD ( $t_h$ ) TIME FOR SERIAL DATA ( $D_{SR}$ , $D_{SL}$ ) AND PARALLEL DATA ( $P_0$ , $P_1$ , $P_2$ , $P_3$ )




OTHER CONDITIONS: MR = H

 $^*D_{SR}$  set-up time affects  $\Omega_0$  only  $D_{SL}$  set-up time affects  $\Omega_3$  only

Fig. 3

### SET-UP (ts) AND HOLD (th) TIME FOR S INPUT



F.

# 9LS195 (54LS/74LS195A)

# **UNIVERSAL 4-BIT SHIFT REGISTER**


**DESCRIPTION** — The 9LS195 (54LS/74LS195A) is a high speed 4-Bit Shift Register offering typical shift frequencies of 50 MHz. It is useful for a wide variety of register and counting applications. The 9LS195 is pin and functionally identical to the 9300, 93L00, 93H00 and 54/74195. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Fairchild TTL products.


- TYPICAL SHIFT RIGHT FREQUENCY OF 50 MHz
- ASYNCHRONOUS MASTER RESET
- J, K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
J	First Stage J (Active HIGH) Input	0.5 U.L.	0.25 U.L.
K	First Stage K (Active LOW) Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{\mathtt{Q}}_3$	Complementary Last Stage Output	10 U.L.	5(2.5) U.L.
	(Note b)		

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





# **FAIRCHILD • 9LS195 (54LS/74LS195A)**

**FUNCTIONAL DESCRIPTION** — The Logic Diagram and Truth Table indicate the functional characteristics of the 9LS195 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The 9LS195 has two primary modes of operation, shift right  $(Q_0 \to Q_1)$  and parallel load which are controlled by the state of the Parallel Enable  $(\overline{PE})$  input. When the PE input is HIGH, serial data enters the first flip-flop  $Q_0$  via the J and  $\overline{K}$  inputs and is shifted one bit in the direction  $Q_0 \to Q_1 \to Q_2 \to Q_3$  following each LOW to HIGH clock transition. The  $J\overline{K}$  inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins togethers. When the  $\overline{PE}$  input is LOW, the 9LS195 appears as four common clocked D flip-flops. The data on the parallel inputs  $P_0$ ,  $P_1$ ,  $P_2$ ,  $P_3$  is transferred to the respective  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$  outputs following the LOW to HIGH clock transition. Shift left operation  $(Q_3 \to Q_2)$  can be achieved by tying the  $Q_1$ 0 outputs to the  $Q_2$ 1 inputs and holding the  $Q_3$ 2 input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW to HIGH clock transition. Since the 9LS195 utilizes edge-triggering, there is no restriction on the activity of the J,  $\overline{K}$ ,  $P_n$  and  $\overline{PE}$  inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

#### MODE SELECT - TRUTH TABLE

OPERATING MODES		INPUTS				OUTPUTS				
OPERATING MODES	MR	PE	J	ĸ	Pn	α <sub>0</sub>	Ω <sub>1</sub>	Ω2	Ω3	$\overline{a}_3$
Asynchronous Reset	L	×	х	×	X	L	L	L	L	Н
Shift, Set First Stage	Н	h	h	h	Х	Н	q <sub>0</sub>	91	q <sub>2</sub>	q <sub>2</sub>
Shift, Reset First Stage	Н	h	1	1	х	L	$q_0$	91	$q_2$	$\overline{q}_2$
Shift, Toggle First Stage	Н	h	h	1	х	¯q <sub>0</sub>	q <sub>0</sub>	91	$q_2$	$\bar{q}_2$
Shift, Retain First Stage	Н	h	1	h	х	q <sub>0</sub>	q <sub>0</sub>	91	$q_2$	$\overline{q}_2$
Parallel Load	Н	1	X	X	p <sub>n</sub>	P <sub>0</sub>	p <sub>1</sub>	p <sub>2</sub>	p <sub>3</sub>	<sub>p3</sub>

L = LOW voltage levels

## ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias

 $V_{\hbox{\footnotesize CC}}$  Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5V to +15V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )						
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE				
9LS195XM/54LS195AXM	4.5 V	5.0 V	5.5 V	-55°C to +125°C				
9LS195XC/74LS195AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 $p_n (q_n) = Lower$  case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

# **FAIRCHILD** • 9LS195 (54LS/74LS195A)

DC CHA	RACTERISTICS OV	ER OPERA	ATING	TEMPE	RATURI	RANG	E (unless otherwise specified)	
CVMADOL	PARAMETER			LIMITS			TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	rest conditions (note 1)	
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
1/	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW	
VIL	input LOVV voitage	XC			0.8	]	Voltage for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
.,	0	XM	2.5	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -400 \mu A$	
V <sub>OH</sub>	Output HIGH Voltage	XC	2.7	3.4		)	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V .	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table	
	Innut HICH Current				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
lн	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>l</sup> cc	Power Supply Current			14	21	mA	V <sub>CC</sub> = MAX	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
   Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	UNITS			
f <sub>MAX</sub>	Shift Frequency	30	40		MHz	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		14 13	21 20	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
<sup>t</sup> PHL	Propagation Delay, MR to Output		13	20	ns	Fig. 3		

AC SET-UP REQUIREMENTS:  $T_A = 25$ °C

CVMDO	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL		MIN	TYP	MAX	UNITS			
t <sub>W</sub> (CP)	Clock Pulse Width	16			ns	Fig. 1		
t <sub>S</sub> (Data)	Set-up Time, Data to Clock	15	8		ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
t <sub>h</sub> (Data)	Hold Time, Data to Clock	0	-7		ns	1.19.2		
t <sub>S</sub> (PE)	Set-up Time, PE Control to Clock	25	18		ns	Fig. 4		
t <sub>h</sub> (PE)	Hold Time, PE Control to Clock	-10	-17		ns			
t <sub>W</sub> (MR)	Master Reset Pulse Width	12			ns	Fig. 3		
t <sub>rec</sub> (MR)	Recovery Time Master Reset to Clock	25			ns	Trig. 3		

# **FAIRCHILD • 9LS195 (54LS/74LS195A)**

SET-UP TIME (t<sub>s</sub>) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME ( $t_h$ ) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.

#### AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


# CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS:  $J = \overline{PE} = \overline{MR} = H$ 

Fig. 1


#### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



CONDITIONS:  $\overline{PE} = L$   $P_0 = P_1 = P_2 = P_3 = H$ 

Fig. 3


# SET-UP $(t_s)$ AND HOLD $(t_h)$ TIME FOR SERIAL DATA $(J \otimes \overline{K})$ AND PARALLEL DATA $(P_0, P_1, P_2, P_3)$



CONDITIONS:  $\overline{MR} = H$ \*J and  $\overline{K}$  set-up time affects  $Q_0$  only

Fig. 2

#### SET-UP (ts) AND HOLD (th) TIME FOR PE INPUT



CONDITIONS: MR = H

 ${}^*Q_0$  state will be determined by J and  $\overline{K}$  inputs

Fig. 4

# 9LS196 (54LS/74LS196) 9LS197 (54LS/74LS197)

# 4-STAGE PRESETTABLE RIPPLE COUNTERS

**DESCRIPTION** — The 9LS196 (54LS/74LS196) decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The 9LS197 (54LS/74LS197) contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.


Both circuit types have a Master Reset  $(\overline{MR})$  input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input  $(\overline{PL})$  overrides clocked operations and asynchronously loads the data on the Parallel Data inputs  $(P_n)$  into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when  $\overline{PL}$  is LOW and storing the data when  $\overline{PL}$  is HIGH.

- LOW POWER CONSUMPTION TYPICALLY 80 mW
- HIGH COUNTING RATES TYPICALLY 70 MHz
- CHOICE OF COUNTING MODES BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESETTABLE
- ASYNCHRONOUS MASTER RESET
- EASY MULTISTAGE CASCADING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
CP <sub>0</sub>	Clock (Active LOW Going Edge)	1.0 U.L.	1.5 U.L.
•	Input to Divide-by-Two Section		
CP <sub>1</sub>	Clock (Active LOW Going Edge)	2.0 U.L.	1.75 U.L.
•	Input to Divide-by-Five Section		
CP <sub>1</sub>	Clock (Active LOW Going Edge)	1.0 U.L.	1.0 U.L.
•	Input to Divide-by-Eight Section		
MR	Master Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
PL	Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.
P <sub>0</sub> -P <sub>3</sub>	Data Inputs	0.5 U.L.	0.25 U.L.
$Q_0$ - $Q_3$	Outputs (Notes b, c)	10 U.L.	5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.
- c. In addition to loading shown, Qo can also drive CP1.




## CONNECTION DIAGRAM DIP (TOP VIEW)




#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

# LOGIC DIAGRAM



9LS196



9LS197

V<sub>CC</sub> = Pin 14
GND = Pin 7
O = Pin Numbers

# FAIRCHILD • 9LS196 (54LS/74LS196) • 9LS197 (54LS/74LS197)

**FUNCTIONAL DESCRIPTION** — The 9LS196 and 9LS197 are asynchronously presettable decade and binary ripple counters. The 9LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the 9LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The  $\overline{\text{CP}_0}$  input serves the Q<sub>0</sub> flip-flop in both circuit types while the  $\overline{\text{CP}_1}$  input serves the divide-by-five or divide-by-eight section. The  $\overline{\text{Q}_0}$  output is designed and specified to drive the rated fan-out plus the  $\overline{\text{CP}_1}$  input. With the input frequency connected to  $\overline{\text{CP}_0}$  and with Q<sub>0</sub> driving  $\overline{\text{CP}_1}$ , the 9LS197 forms a straightforward module-16 counter, with Q<sub>0</sub> the least significant output and Q<sub>3</sub> the most significant output.

The 9LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to  $\overline{CP}_0$  and with  $Q_0$  driving  $\overline{CP}_0$ , the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to  $\overline{CP}_1$  and  $Q_3$  driving  $\overline{CP}_0$ ,  $Q_0$  becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The 9LS196 and 9LS197 have an asynchronous active LOW Master Reset input  $(\overline{MR})$  which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input  $(\overline{PL})$  overrides the clock inputs and loads the data from Parallel Data  $(P_0-P_3)$  inputs into the flip-flops. While  $\overline{PL}$  is LOW, the counters act as transparent latches and any change in the  $P_n$  inputs will be reflected in the outputs.

Figure 2: 9LS196 COUNT SEQUENCES

	DECA	DE (NOTE 1	)		BI-QUINARY (NOTE 2)					
COUNT	Ω3	02	Ω <sub>1</sub>	00	COUNT	Ω0	03	02	Ω <sub>1</sub>	
0	L	L	L	L	0	L	L	L	L	
1	L	L	L	Н	1	L	L	L	Н	
2	L	L	Н	L	2	L	L	Н	L	
3	L	L	Н	Н	3	L	L	н	н	
4	L	н	L	L	4	L	н	L	L	
5	L	Н	L	Н	5	Н	L	L	L	
6	L	н	н	L	6	н	L	L	н	
7	L	Н	Н	н	7	н	L	Н	L	
8	н	L	L	L	8	н	L	н	Н	
9	н	L	L	н	9	н	Н	L	L	

#### NOTES:

- 1. Signal applied to CP<sub>0</sub>, Q<sub>0</sub> connected to CP<sub>1</sub>.
- Signal applied to CP<sub>1</sub>, Q<sub>3</sub> connected to CP<sub>0</sub>.

#### MODE SELECT TABLE

	INPUTS	BECOME			
MR	PL	CP	RESPONSE		
L	×	Х	Reset (Clear)		
н	L	×	Parallel Load		
н	н	l z	Count		

H = HIGH Voltage Level

\_ = LOW Voltage Level

X = Don't Care

☐ = HIGH to Low Clock Transition

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

## **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE		
FART NOWIBERS	MIN	TYP	MAX	TEIVIPERATURE
9LS196XM/54LS196XM 9LS197XM/54LS197XM	4.5 V	5.0 V	5.5 V	−55°C to +125°C
9LS196XC / 74LS196XC 9LS197XC / 74LS197XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

OVA AD OL	DADAMETED			LIMITS		LINUTO	TEST COMPLETIONS (N 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
VIL.	input LOVV Voltage	XC			0.8		for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
.,	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
V <sub>OH</sub>	Output HIGH Voltage	XC	2.7	3.4		1 V	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or
VOL	Output LOVV Voltage	XC		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
	Input HIGH Current						
	PL, PO, P1, P2, P3				20		
	MR, $\overline{\text{CP}}_0$ , $\overline{\text{CP}}_1$ (LS19			40	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
'н	CP <sub>1</sub> (LS196)				80		
	PL, PO, P1, P2, P3				0.1		
	MR, CP <sub>O</sub> , CP <sub>1</sub> (LS19	97)			0.2	mA	$V_{CC} = MAX, V_{IN} = 10 V$
	CP <sub>1</sub> (LS196)				0.4		
	Input LOW Current						
	PL, P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub>				-0.36		
	MR				-0.72		
IIL I	<u>CP</u> O				- 2.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
	CP <sub>1</sub> (LS196)				-2.8		
	CP <sub>1</sub> (LS197)				-1.3		
loo	Output Short Circuit		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OLIT</sub> = 0 V
los	Current (Note 5)	nt (Note 5)			100	"'	VCC WINN, VOUT
<sup>I</sup> cc	Power Supply Current			12	20	mA	V <sub>CC</sub> = MAX
NOTEC							

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 5. Not more than one output should be shorted at a time.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

# FAIRCHILD • 9LS196 (54LS/74LS196) • 9LS197 (54LS/74LS197)

# AC CHARACTERISTICS: TA = 25°C

SYMBOL f <sub>max</sub>	PARAMETER  Input Count Frequency			LIM	IITS						
		9LS196			9LS197			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX				
		45	60		50	75		МНz	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>O</sub> Input to Q <sub>O</sub> Output		8.0 8.0	12 12		8.0 8.0	12 12	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>1</sub> Output		9.0 9.0	14 14		9.0 9.0	14 14	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>2</sub> Output		23 21	34 32		26 23	36 34	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_1 = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>3</sub> Output		12 12	18 18		35 38	50 55	ns		C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> Inputs Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> Outputs		10 24	15 35		10 24	15 35	ns	Fig. 2		
<sup>t</sup> PLH <sup>t</sup> PHL	PL Input to Any Output		15 24	24 35		15 24	24 35	ns	Fig. 3		
<sup>t</sup> PHL	MR Input to Any Output		26	37		26	37	ns	Fig. 4		

# AC SET-UP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER			LIN	1ITS	UNITS	TEST CONDITIONS			
		9LS196							9LS197	,
		MIN	TYP	MAX	MIN	TYP	MAX	7	1	
<sup>t</sup> W	CPO Pulse Width	12			10			ns	Fig. 1	
t <sub>W</sub>	CP <sub>1</sub> Pulse Width	24			20			ns		
<sup>t</sup> W	PL Pulse Width	18			18			ns	Fig. 3	
<sup>t</sup> W	MR Pulse Width	12			12			ns	Fig. 4	
t <sub>s</sub> L	Set-up Time LOW Data to PL	12			12			ns		$V_{CC} = 5.0 \text{ V}$
t <sub>h</sub> L	Hold Time LOW Data to PL	6.0			6.0			ns	Fig. 5	
t <sub>s</sub> H	Set-up Time HIGH Data to PL	8.0			8.0			ns		
t <sub>h</sub> H	Hold Time HIGH Data to PL	0			0			ns		
t <sub>rec</sub>	Recovery Time PL to CP	16			16			ns	Fig. 4	
t <sub>rec</sub>	Recovery Time MR to CP	18			18			ns		

#### **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t<sub>h</sub>) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

#### **AC WAVEFORMS**





Fig. 1



NOTE: PL = LOW

Fig. 2




Fig. 4





Fig. 3



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

# 9LS251 (54LS/74LS251) 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


**DESCRIPTION** — The TTL/MSI 9LS251 (54LS251/74LS251) is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The 9LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	(Note a)
		HIGH	LOW
$S_0 - S_2$	Select Inputs	0.5 U.L.	0.25 U.L.
ĒΟ	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
10 - 17	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output (Note b)	65 (25) U.L.	5 (2.5) U.L.
Z	Complementary Multiplexer Output (Note b)	65 (25) U.L.	5 (2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (XM) and 65 U.L. for Commercial (XC) Temperature Ranges.




#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION - The 9LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, So, S1, S2. Both assertion and negation outputs are provided. The Output Enable input  $(\overline{E}_0)$  is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \widetilde{\mathsf{E}}_0 \cdot (\mathsf{I}_0 \cdot \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_1 \cdot \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_2 \cdot \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_3 \cdot \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_2 + \mathsf{I}_4 \cdot \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_2 + \mathsf{I}_5 \cdot \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_2 + \mathsf{I}_6 \cdot \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \mathsf{S}_2 + \mathsf{I}_7 \cdot \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \mathsf{S}_2).$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

#### TRUTH TABLE

Ē <sub>0</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	10	11	12	13	14	15	16	17	Ž	Z
Н	X	X	X	X	X	X	X	X	X	X	X	(Z)	(Z)
L	L	L	L	L	×	X	X	×	×	X	X	н	L
L	L	L	L	н	X	X	X	X	X	X	X	L	н
L	L	L	Н	×	L	X	X	X	X	X	X	Н	L
L	L	Ł	Н	×	н	X	X	X	X	X	X	L	н
L	L	Н	L	X	X	L	X	X	X	X	X	Н	L
L	L	Н	L	×	X	Н	X	X	X	X	X	L	н
L	L	Н	Н	×	X	X	L	X	X	X	X	Н	L
L	L	Н	Н	×	X	×	Н	X	X	X	X	L	н
L	Н	L	L	×	X	×	X	L	X	X	X	Н	L
L	Н	L	L	×	X	X	X	Н	X	X	X	L	н
L	Н	L	Н	×	X	X	X	X	L	X	X	Н	L
L	Н	L	Н	×	X	X	X	X	Н	X	X	L	н
L	н	Н	L	×	X	X	X	×	X	L	X	Н	L
L	Н	Н	L	×	X	X	X	X	X	Н	X	L	н
L	Н	Н	Н	×	X	×	X	X	×	×	L	Н	L
L	Н	Н	Н	Х	Х	Х	X	X	Х	Х	Н	L	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (Off)

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-55°C to +125°C

-0.5 V to +7.0 V

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

\*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE		
FANT NOWBERS	MIN	TYP	MAX	TEWFERATORE
9LS251XM/54LS251XM	4.5 V	5.0 V	5.5 V	−55 °C to +125°C
9LS251XC/74LS251XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip, See Packaging Information Section for packages available on this product.



#### FAIRCHILD • 9LS251 (54LS/74LS251)

	PARAMETER			LIMITS			TEGT CONDITIONS	
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	Input LOW Voltage	XC			0.8	1 °	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Voltage	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
.,	0	XM	2.4	3.4		V	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{IH} \text{ or}$	
VOH	Output HIGH Voltage	XC	2.4	3.1		V	I <sub>OH</sub> = -2.6 mA V <sub>IL</sub> per Truth Table	
.,	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
VOL	Output LOVV voitage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
lozh	Output Off Current HIGH	1			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$	
OZL	Output Off Current LOW	1			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$	
	1			1.0	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 \text{ V}$	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
<sup>l</sup> sc	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
	Power Supply Current, Outputs LOW			6.1	10	mA	$V_{CC} = MAX$ , $V_{IN} = 4.5 \text{ V}$ , $V_{\overline{E}} = 0 \text{ V}$	
<sup>l</sup> cc	Power Supply Current, Outputs Off			7.1	12	mA	$V_{CC} = MAX, V_{1N} = 4.5 \text{ V}, V_{\overline{E}} = 4.5 \text{ V}$	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C. 5. Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: TA = 25°C

CVAADOL	DADAMETER		LIMITS		LIMITO	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	I EST CONL	DITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Z Output		11 23	20 33	ns	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Z Output		30 18	45 30	ns	Fig. 2	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Z Output		7.0 10	12 15	ns	Fig. 1	C <sub>L</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Z Output		18 15	27 23	ns	Fig. 2	
<sup>t</sup> PZH	Output Enable Time to HIGH Level		12	20	ns	Figs. 4, 5	C <sub>L</sub> = 15 pF
<sup>t</sup> PZL	Output Enable Time to LOW Level		17	25	ns	Figs. 3, 5	$R_L = 2 k\Omega$
<sup>t</sup> PLZ	Output Disable Time from LOW Level		12	20	ns	Figs. 3, 5	C <sub>L</sub> = 5 pF
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		17	25	ns	Figs. 4, 5	$R_L = 2 k\Omega$

#### FAIRCHILD • 9LS251 (54LS/74LS251)

#### **3-STATE AC WAVEFORMS**




Fig. 1




Fig. 3




Fig. 2





Fig. 4

#### AC LOAD CIRCUIT



\*Includes Jig and Probe Capacitance.

SWITCH POSITIONS

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
<sup>t</sup> PLZ	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed

Fig. 5

## 9LS253 (54LS/74LS253)

# DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


**DESCRIPTION** — The LSTTL/MSI 9LS253 (54LS/74LS253) is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E<sub>0</sub>) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
s <sub>0</sub> , s <sub>1</sub>	Common Select Inputs	0.5 U.L.	0.25 U.L.
Multiplexer A			
E <sub>0a</sub>	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$I_{0a} - I_{3a}$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
$z_a$	Multiplexer Output (Note b)	65(25) U.L.	5(2.5) U.L.
Multiplexer B			
Ē <sub>0b</sub>	Output Enable (Active LOW) Input	0.5 U.L. •	0.25 U.L.
$I_{0b} - I_{3b}$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z <sub>b</sub>	Multiplexer Output (Note b)	65(25) U.L.	5(2.5) U.L.


#### NOTES

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.





## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### FAIRCHILD • 9LS253 (54LS/74LS253)

FUNCTIONAL DESCRIPTION - The 9LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S<sub>0</sub>, S<sub>1</sub>). The 4-input multiplexers have individual Output Enable  $(\overline{E}_{0a}, \overline{E}_{0h})$  inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The 9LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} &Z_a = \overline{\mathsf{E}}_{0a} \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ &Z_b = \overline{\mathsf{E}}_{0b} \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

#### TRUTH TABLE

SEL			DATA I	NPUTS	OUTPUT ENABLE	OUTPUT	
s <sub>0</sub>	S <sub>1</sub>	10	11	12	13	Ē <sub>0</sub>	Z
×	X	×	×	×	X	Н	(Z)
L	L	L	×	X	X	L	L
L	L	н	×	X	X	L	Н
Н	L	×	L	×	X	L	L
Н	L	×	Н	X	X	L	н
L	Н	×	X	L	X	L	L
L	Н	×	X	Н	X	L	Н
Н	Н	×	×	×	L	L	L
Н	Н	Х	Х	X	Н	L	Н

H = HIGH Level

LOW Level

(Z) = High Impedance (off)

Address inputs So and S1 are common to both sections.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-55°C to +125°C -0.5 V to +7.0 V

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )					
FANT NUMBERS	MIN	TYP	MAX	TEMPERATURE			
9LS253XM/54LS253XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
9LS253XC/74LS253XC	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS253 (54LS/74LS253)

0)/14001	PARAMETER		LIMITS			LINUTO	TEST COMPUTIONS	
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
V <sub>IL</sub>	input LOVV Voitage	XC			0.8	]	for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
	0	XM	2.4	3.4		V	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{IH} \text{ or}$	
V <sub>ОН</sub>	Output HIGH Voltage	XC	2.4	3.1		7 "	I <sub>OH</sub> = -2.6 mA V <sub>IL</sub> per Truth Table	
.,	Output LOW/ Valtage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
VOL	OL Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
l <sub>OZH</sub>	Output Off Current HIGH	ſ			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 \text{ V}, V_{E} = 2.0 \text{ V}$	
OZL	Output Off Current LOW	1			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$	
L	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
ΊΗ	input mon current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$	
l <sub>IL</sub>	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
loo	Output Short Circuit		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
<sup>l</sup> sc	Current (Note 5)		13		100	1112	VCC MAX, VOUT - 0 V	
	Power Supply Current, Outputs LOW			7.0	12	- mA	$V_{CC} = MAX$ , $V_{IN} = 0 V$ , $V_{\overline{E}} = 0 V$	
cc	Power Supply Current, Outputs Off			8.5	14	IIIA	$V_{CC} = MAX, V_{IN} = 0 V, V_{E} = 4.5 V$	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: $T_A = 25$ °C (See Page 5-98 for Waveforms)

SYMBOL	DADAMETER			LINUTO	Trot compitions			
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		10 10	15 15	ns	Fig. 1	$C_L = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Output		20 16	29 24	ns	Fig. 1	C <sub>L</sub> = 15 pF	
<sup>t</sup> PZH	Output Enable Time to HIGH Level		12	18	ns	Figs. 4, 5	C <sub>L</sub> = 15 pF	
<sup>t</sup> PZL	Output Enable Time to LOW Level		11	18	ns	Figs. 3, 5	$R_L = 2 k\Omega$	
<sup>t</sup> PLZ	Output Disable Time from LOW Level		22	32	ns	Figs. 3, 5	C <sub>L</sub> = 5 pF	
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		11	18	ns	Figs. 4, 5	$R_L = 2 k\Omega$	

## 9LS257 (54LS/74LS257)

# QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOADING (Nate -)

**DESCRIPTION** — The LSTTL/MSI 9LS257 (54LS/75LS257) is a Quad 2-Input Multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{\mathbb{E}}_{\mathbf{O}}$ ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LUADIN	G (Note a)
		HIGH	LOW
S	Common Data Select Input	1.0 U.L.	0.5 U.L.
ĒO	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$I_{0a} - I_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
I <sub>1a</sub> — I <sub>1d</sub>	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$Z_a - Z_d$	Multiplexer Outputs (Note b)	65(25) U.L.	5 (2.5) U.L.

#### NOTES:


DIAL 31 4 8 4 5 4

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (XM) and 65 U.L. for Commercial (XC) Temperature Ranges.





## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### FAIRCHILD • 9LS257 (54LS/74LS257)

FUNCTIONAL DESCRIPTION - The 9LS257 is a Quad 2-Input Multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select Input. When the Select Input is LOW, the In inputs are selected and when Select is HIGH, the I<sub>1</sub> inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form.

The 9LS257 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{E}_{O} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ Z_{c} &= \overline{E}_{O} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ Z_{d} &= \overline{E}_{O} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{split}$$

When the Output Enable Input  $(\overline{E}_0)$  is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

#### TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
Ēo	s	10	l <sub>1</sub>	Z
Н	×	X	Х	(Z)
L	Н	×	L	L
L	н	x	Н	н
L	L	L	Х	L
L	L	н	X	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High impedance (off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )						
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE				
9LS257XM / 54LS257XM	4.5 V	5.0 V	5.5 V	−55°C to +125°C				
9LS257XC/74LS257XC	4.75 V	5.0 V	5.25 V	0°C to + 75°C				

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS257 (54LS/74LS257)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)		
STIVIBUL	FANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)		
∨ <sub>iH</sub>	Input HIGH Voltage		2.0			٧	Guaranteed Inpu for All Inputs	ut HIGH Voltage	
VIL	Input LOW Voltage	XM			0.7	v	Guaranteed Inpu	ıt LOW Voltage	
VIL.	input LOVV Voltage	XC			0.8		for All Inputs		
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= -18 mA	
V	Output HIGH Voltage	XM	2.4	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
VOH	Output HIGH Voltage	XC	2.4	3.1		V	$I_{OH} = -2.6 \text{ mA}$	V <sub>IL</sub> per Truth Table	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
VOL	Output LOW Voltage	XC		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IL</sub> per Truth Table	
l <sub>OZH</sub>	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{O}$	$_{\rm UT}$ = 2.4 V, $V_{\overline{\rm E}}$ = 2.0 V	
lozl	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\bar{E}} = 2.0 \text{ V}$		
1	Input HIGH Current E <sub>O</sub> , I <sub>Ox</sub> , I <sub>1x</sub> S				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	y = 2.7 V	
<sup>I</sup> IH	Input HIGH Current at M Input Voltage E <sub>O</sub> , I <sub>Ox</sub> , I <sub>1x</sub> S	AX			0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	<sub>V</sub> = 10 V	
ΊL	Input LOW Current E <sub>O</sub> , I <sub>Ox</sub> , I <sub>1x</sub> S				-0.4 -0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
	Power Supply Current, C	utputs HIGH			10		V <sub>CC</sub> = MAX, V <sub>IN</sub>	1 = 4.5 V, VE = 0 V	
lcc	Power Supply Current, C	utputs LOW			16	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	$V = 0 \text{ V}, \text{ V}_{\overline{E}} = 0 \text{ V}$	
	Power Supply Current, C	utputs OFF			17			ı = 0 V, V <b>≓</b> = 4.5 V	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V<sub>CC</sub> = 5.0 V, 25° C, and maximum loading.
  Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ (See Page 5-98 for Waveforms)

SYMBOL	DADAMETER		LIMITS		LINUTO	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONL	DITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output			18 14	ns	Fig. 1	C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Output			21 21	ns	Fig. 1	C <sub>L</sub> = 15 pF	
t <sub>PZH</sub>	Output Enable Time to HIGH Level			28	ns	Figs. 4, 5	C <sub>L</sub> = 15 pF	
<sup>t</sup> PZL	Output Enable Time to LOW Level			24	ns	Figs. 3, 5	$R_L = 2 k\Omega$	
<sup>t</sup> PLZ	Output Disable Time from LOW Level			22	ns	Figs. 3, 5	$C_{L} = 5.0 \text{ pF}$	
t <sub>PHZ</sub>	Output Disable Time from HIGH Level			14	ns	Figs. 4, 5	$R_L = 2 k\Omega$	

## 9LS258 (54LS/74LS258)

# QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


**DESCRIPTION** — The LSTTL/MSI 9LS258 (54LS/75LS258) is a Ouad 2-Input Multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{E}_{O}$ ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a
		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ēo	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$1_{0a} - 1_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
l <sub>1a</sub> – l <sub>1d</sub>	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$\overline{Z}_a - \overline{Z}_d$	Multiplexer Outputs (Note b)	65(25) U.L.	5(2.5) U.L.

#### NOTES

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (XM) and 65 U.L. for Commercial (XC) Temperature Ranges.





## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### FAIRCHILD • 9LS258 (54LS/74LS258)

FUNCTIONAL DESCRIPTION - The 9LS258 is a Quad 2-Input Multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select Input (S). When the Select Input is LOW, the In inputs are selected and when Select is HIGH, the I<sub>1</sub> inputs are selected. The data on the selected inputs appears at the outputs in inverted form.

The 9LS258 Quad 2-Input Multiplexer is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{E}_O \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ \overline{Z}_c &= \overline{E}_O \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \end{split} \qquad \begin{split} \overline{Z}_b &= \overline{E}_O \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ \overline{Z}_d &= \overline{E}_O \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{split}$$

When the Output Enable Input  $(\overline{E}_0)$  is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

#### TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ΕO	S	10	lη	Z
Н	×	х	X	(Z)
L	Н	×	L	н
L	Н	X	Н	L
L	L	L	X	Н
L	L	Н	X	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (Off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE			
FANT NOWIDENS	MIN	TYP	MAX	LEWITENATORE	
9LS258XM/54LS258XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
9LS258XC/74LS258XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### **FAIRCHILD • 9LS258 (54LS/74LS258)**

SYMBOL	PARAMETER		1	LIMITS		UNITS	TEST CONDITIONS (Note 1)			
STIVIDUL	PANAMETER		MIN	TYP	MAX	UNITS	TEST CONDITI	ONS (Note 1)		
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Inpu for All Inputs	it HIGH Voltage		
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Inpu	ut LOW Voltage		
*IL	Input 2000 Voltage	XC			0.8	]	for All Inputs			
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= -18 mA		
	0	XM	2.4	3.4		V	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or		
V <sub>ОН</sub>	Output HIGH Voltage	XC	2.4	3.1		V	$I_{OH} = -2.6 \text{ mA}$	V <sub>IL</sub> per Truth Table		
V-	Output LOW Voltage	XM,XC		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA	$V_{CC} = MIN, V_{IN} = V_{IH}$ or		
V <sub>OL</sub>	Output LOVV Voltage	XC		0.35	0.5	\ \	$I_{OL} = 8.0 \text{ mA}$	V <sub>IL</sub> per Truth Table		
OZH	Output Off Current HIGH	1			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 \text{ V}, V_{E} = 2.0$			
OZL	Output Off Current LOW	1			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0$			
	Input HIGH Current									
	E <sub>0</sub> , l <sub>0x</sub> , l <sub>1x</sub>				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	$V_{1N} = 2.7 \text{ V}$		
lн	S	10.37			40			·		
	Input HIGH Current at M Input Voltage	IAX			}					
	Ē <sub>O</sub> , I <sub>Ox</sub> , I <sub>1x</sub>				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	. = 10 V		
	S				0.2	IIIA	VCC - WAX, VIN	1 - 10 V		
	Input LOW Current									
<sup>I</sup> IL	E <sub>0</sub> , l <sub>0x</sub> , l <sub>1x</sub>				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	<sub>1</sub> = 0.4 V		
	S				-0.8		CC III			
los	Output Short Circuit Current (Note 5)		-15		-100	mA	$v_{CC} = max$ , $v_{OUT} = 0 v$			
	Power Supply Current, C	outputs HIGH			9.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	1 = 0 V, V <del>E</del> = 0 V		
<sup>I</sup> cc	Power Supply Current, C	outputs LOW			11	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 4.5 V, V <sub>E</sub> = 0 V		
	Power Supply Current, C	outputs OFF			12	mA	$V_{CC} = MAX, V_{IN}$	1 = 0 V, V <sub>F</sub> = 4.5 V		

#### NOTES

- The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A
  copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $25^{\circ}$  C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V (See Page 5-98 for Waveforms)

CVMDOL	DADAMETER		LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN TYP MAX		MAX	UNITS	TEST CONL	DITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output			14 14	ns	Fig. 1	C <sub>L</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Output			21 21	ns	Fig. 1	C <sub>L</sub> = 15 pF
<sup>t</sup> PZH	Output Enable Time to HIGH Level			30	ns	Figs. 4, 5	C <sub>L</sub> = 15 pF
t <sub>PZL</sub>	Output Enable Time to LOW Level			30	ns	Figs. 3, 5	$R_L = 2 k\Omega$
<sup>t</sup> PLZ	Output Disable Time from LOW Level			16	ns	Figs. 3, 5	C <sub>L</sub> = 5.0 pF
t <sub>PHZ</sub>	Output Disable Time from HIGH Level			16	ns	Figs. 4, 5	$R_L = 2 k\Omega$

## 9LS259 (54LS/74LS259)

## 8-BIT ADDRESSABLE LATCH

DESCRIPTION - The 9LS259 (54LS/74LS259) is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common clear for resetting all latches, as well as, an active LOW enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latches.


- SERIAL-TO-PARALLEL CONVERSION
- 8-BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- **FULLY TTL COMPATIBLE**


#### **PIN NAMES**

Data Input

Enable (Active LOW) Input Clear (Active LOW) Input  $Q_0$  to  $Q_7$ Parallel Latch Outputs

property property in the Lorentz party in the Loren Address Inputs





## 9LS283 (54LS/74LS283)

## 4-BIT BINARY FULL ADDER WITH FAST CARRY


**DESCRIPTION** — The 9LS283 (54LS/74LS283) is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A $_1$  — A $_4$ , B $_1$  — B $_4$ ) and a Carry Input (CIN). It generates the binary Sum outputs ( $\Sigma_1$  —  $\Sigma_4$ ) and the Carry Output (COUT) from the most significant bit. The 9LS283 operates with either active HIGH or active LOW operands (positive or negative logic). The 9LS283 (54LS/74LS283) is identical in function with 7483A and features corner power pins.


#### **PIN NAMES**

$A_1 - A_4$	Operand A Inputs
$B_1 - B_4$	Operand B Inputs
CIN	Carry Input
$\Sigma_1 - \Sigma_4$	Sum Outputs (Note b)
COUT	Carry Output (Note b)

# LOADING (Note a) HIGH LOW 1.0 U.L. 0.5 U.L. 1.0 U.L. 0.25 U.L. 10 U.L. 5(2.5) U.L. 10 U.L. 5(2.5) U.L.

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





The Flatpak version has the same pinouts (Connection Diagram) as the

Dual In-Line Package.

#### FAIRCHILD • 9LS283 (54LS /74LS283)

FUNCTIONAL DESCRIPTION - The 9LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs  $(\Sigma_1 - \Sigma_4)$  and outgoing carry  $(C_{OUT})$  outputs.

 $C_{IN}+(A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_{OUT}$ 

Where: (+) = plus

Due to the symmetry of the binary add function the 9LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

#### Example:

	CIN	Α1	A <sub>2</sub>	А3	Α4	В1	В2	Вз	В4	Σ1	$\Sigma_2$	$\Sigma_3$	Σ4	COUT
logic levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Interchanging inputs of equal weight does not affect the operation, thus CIN, A1, B1, can be arbitrarity assigned to pins 7, 5 or 3.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

(10+9=19)

 $-55^{\circ}$ C to  $+125^{\circ}$ C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE			
	MIN	TYP	MAX TEMPERA		
9LS283XM/54LS283XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
9LS283XC/74LS283XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS283 (54LS / 74LS283)

CVAADOL	DADAMETED	PARAMETER		LIMITS		LAUTO	TEGT COMPITIONIC (No. 1)	
SYMBOL	PARAMETER			TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage	
VIL.	hiput Love voitage	XC			0.8		for All Inputs	
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = M!N, I <sub>IN</sub> = -18 mA	
.,	0.44.11101117-11	XM	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA	
Vон	Output HIGH Voltage	XC	2.7	3.4		V	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
V <sub>OL</sub>	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
VOL	Output LOVY Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table	
¹ıн	Input HIGH Current C <sub>IN</sub> Any A or B				20 40	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
15 1	C <sub>IN</sub> Any A or B				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V	
' <sub>IL</sub>	Input LOW Current C <sub>IN</sub> Any A or B				-0.4 -0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
loo	Power Supply Current			22	39	mA	V <sub>CC</sub> – MAX, All Inputs = 0 V	
<sub>I</sub> cc	Tower Supply Current			19	34	mA	V <sub>CC</sub> = MAX, A Inputs = 4.5 V	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A
- copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.

  Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

  The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .
- 5. Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
	PARAMETER	MIN	TYP MAX		UNIIS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, C <sub>IN</sub> Input to Any Σ Output			24 24	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Any A or B Input to $\Sigma$ Outputs			24 24	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, C <sub>IN</sub> Input to C <sub>OUT</sub> Output			17 17	ns	Figures 1 and 2	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Any A or B Input to COUT Output			17 17	ns		

#### AC WAVEFORMS




Fig. 1




Fig. 2

## 9LS290 (54LS/74LS290)

## **DECADE COUNTER**

## 9LS293 (54LS/74LS293)

#### **4-BIT BINARY COUNTER**

**DESCRIPTION** - The 9LS290 (54LS/74LS290) and 9LS293 (54LS/74LS293) are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (9LS290) or divide-by-eight (9LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to  $\overline{CP}$ ) to form BCD. Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the 9LS290 also has a 2-input gated Master Set (Preset 9).


- CORNER POWER PIN VERSIONS OF THE 9LS90 and 9LS93.
- LOW POWER CONSUMPTION . . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . . TYPICALLY 50 MHz
- CHOICE OF COUNTING MODES . . . . BCD. BI-QUINARY, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- **FULLY TTL AND CMOS COMPATIBLE**


#### PIN NAMES

FIN NAMES		LOADING	G (Note a)
		HIGH	LOW
CP <sub>0</sub>	Clock (Active LOW going edge) Input to ÷ 2 Section.	3.0 U.L.	1.5 U.L.
CP₁	Clock (Active LOW going edge) Input to ÷ 5 Section (9LS290).	2.0 U.L.	2.0 U.L.
CP <sub>1</sub>	Clock (Active LOW going edge) Input to ÷ 8 Section (9LS293).	1.0 U.L.	1.0 U.L.
$MR_1, MR_2$	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
$MS_1, MS_2$	Master Set (Preset-9, 9LS290) Inputs	0.5 U.L.	0.25 U.L.
$Q_0$	Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.
$Q_1, Q_2, Q_3$	Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5(2.5) U.L.


#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.
- c. The  $Q_0$  Outputs are guaranteed to drive the full fan-out plus the  $\overline{CP}_1$  Input of the device.





#### FAIRCHILD • 9LS290 • 9LS293



**FUNCTIONAL DESCRIPTION** — The 9LS290 and 9LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (9LS290) or divide-by-eight (9LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The  $Q_0$  output of each device is designed and specified to drive the rated fan-out plus the  $\overline{\text{CP}}_1$  input of the device.

A gated AND asynchronous Master Reset ( $MR_1 \cdot MR_2$ ) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ( $MS_1 \cdot MS_2$ ) is provided on the 9LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

#### 9LS290

- A. BCD Decade (8421) Counter the  $\overline{\text{CP}}_1$  input must be externally connected to the  $\Omega_0$  output. The  $\overline{\text{CP}}_0$  input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The  $\Omega_3$  output must be externally connected to the  $\overline{\text{CP}}_0$  input. The input count is then applied to the  $\overline{\text{CP}}_1$  input and a divide-by-ten square wave is obtained at output  $\Omega_0$ .
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ( $\overline{\text{CP}}_0$  as the input and  $Q_0$  as the output). The  $\overline{\text{CP}}_1$  input is used to obtain binary divide-by-five operation at the  $Q_3$  output.

#### 9LS293

- A. 4-Bit Ripple Counter The output  $Q_0$  must be externally connected to input  $\overline{CP}_1$ . The input count pulses are applied to input  $\overline{CP}_0$ . Simultaneous division of 2, 4, 8, and 16 are performed at the  $Q_0$ ,  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input  $\overline{\text{CP}}_1$ . Simultaneous frequency divisions of 2, 4, and 8 are available at the  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

#### 9LS290 MODE SELECTION

RI		OUT	PUTS				
MR <sub>1</sub>	MR <sub>2</sub>	MS <sub>1</sub>	MS <sub>2</sub>	0	01	02	Ο3
Н	Н	L	Х	L	L	L	L
Н	Н	X	L	L	L	L	L
X	X	Н	Н	Н	L	L	Н
L	Х	L	Х		Co	unt	
Х	L	X	L		Co	unt	
L	X	Х	L		Co	unt	
X	L	L	Х		Co	unt	

#### 9LS293 MODE SELECTION

	SET UTS		OUTI	PUTS		
MR <sub>1</sub>	MR <sub>2</sub>	$Q_0$	Ω <sub>1</sub>	02	$o_3$	
Н	Н	L	L	L	L	
L	Н		Cou	int		
Н	L	Count				
L	L		Cou	ınt		

9LS290 BCD COUNT SEQUENCE

COUNT		OUT	PUT	
COONT	$\sigma^0$	$Q_1$	$o_2$	$\sigma^3$
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	1_	1-1	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н

NOTE: Output Q<sub>0</sub> is connected to Input CP<sub>1</sub> for BCD count.

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

9LS293 TRUTH TABLE

COUNT		OUT	PUT	
COONT	Ω0	01	$\Omega_2$	$oldsymbol{Q}_3$
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Η	Н	L
7	Н	Η	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L.	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

Note: Output Q<sub>0</sub> connected to input CP<sub>1</sub>.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V -0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

<sup>\*</sup>Either Input Voltage limit or input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS290 • 9LS293

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEMPERATURE
9LS290XM / 54LS290XM 9LS293XM / 54LS293XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C
9LS290XC/74LS290XC 9LS293XC/74LS293XC	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHA	RACTERISTICS OV	ER OPERA	ATING T	TEMPE	RATURE	RANG	E (unless otherwise specified)
SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)
STMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
*IL	input LOTT Voltage	XC			0.8		for All Inputs
V <sub>CD</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
.,	Output HIGH Voltage	XM	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output HIGH Voltage	XC	2.7	3.4		]	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
Vai	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or
V <sub>OL</sub>	Output LOW Voltage	xc		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table
I <sub>IH</sub>	Input HIGH Current MS, MR  CP <sub>0</sub> CP <sub>1</sub> (LS290)  CP <sub>1</sub> (LS293)				20 120 80 40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
111	MS, MR <u>CP<sub>O</sub></u> , <u>CP<sub>1</sub></u> (LS293) <u>CP<sub>1</sub></u> (LS290)				0.1 0.4 0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 10 V
I <sub>IL</sub>	Input LOW Current MS, MR  CPO  CP1 (LS290)  CP1 (LS293)				-0.4 -2.4 -3.2 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
lcc	Power Supply Current			9	15	mA	V <sub>CC</sub> = MAX

#### NOTES:

- The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
   Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
   The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system constitute reports. operating ranges.

  4. Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C, and maximum loading.

  5. Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: TA = 25°C

			LIM	LIMITS					
SYMBOL	PARAMETER	9LS	9LS290		5283	UNITS	TEST CONDITIONS		
		MIN	MAX	MIN	MAX	1			
f <sub>MAX</sub>	CPO Input Count Frequency	32		32		MHz	Fig. 1		
fMAX	CP <sub>1</sub> Input Count Frequency	16		16		MHz	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay,  CPO Input to QO Output		16 18		16 18	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay,  CP <sub>1</sub> Input to Q <sub>1</sub> Output		16 21		16 21	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{CP}_1$ Input to $Q_2$ Output		32 35		32 35	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
<sup>t</sup> PLH, <sup>t</sup> PHL	Propagation Delay, $\overline{\mathbb{CP}}_1$ Input to $\mathbb{Q}_3$ Output		32 35		51 51	ns		C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay,  CPO Input to Q3 Output		48 50		70 70	ns			
<sup>t</sup> PLH	MS Input to Q <sub>0</sub> and Q <sub>3</sub> Outputs		30			ns	Fig. 3		
<sup>t</sup> PHL	MS Input to Q <sub>1</sub> and Q <sub>2</sub> Outputs		40			ns	Fig. 2		
<sup>t</sup> PHL	MR Input to Any Output		40		40	ns	Fig. 2		

#### AC SET-UP REQUIREMENTS: TA = 25°C

			LIN	IITS				
SYMBOL	PARAMETER	9LS290		9LS293		UNITS	TEST CONDITIONS	
		MIN	MAX	MIN	MAX			
tw	CP <sub>O</sub> Pulse Width	15		15		ns	Fig. 1	
<sup>t</sup> W	CP <sub>1</sub> Pulse Width	30		30		ns	119.1	
t <sub>W</sub>	MS Pulse Width	15				ns	Fig. 2, 3	
<sup>t</sup> W	MR Pulse Width	15		15		ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$
t <sub>rec</sub>	Recovery Time MS to CP	25				ns	Fig. 2, 3	
t <sub>rec</sub>	Recovery Time MR to CP	25		25		ns	Fig. 2	

RECOVERY TIME  $(t_{rec})$  is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

#### **AC WAVEFORMS**





Fig. 1

<sup>\*</sup>The number of Clock Pulses required between the t<sub>PHL</sub> and t<sub>PLH</sub> measurements can be determined from the appropriate Truth Tables.



## 9LS295 (54LS/74LS295A)

## 4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

**DESCRIPTION** — The 9LS295 (54LS/74LS295A) is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.


The 9LS295 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
PE	Parallel Enable Input	0.5 U.L.	0.25 U.L.
$D_{S}$	Serial Data Input	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	Parallel Data Input	0.5 U.L.	0.25 U.L.
EO	Output Enable Input	0.5 U.L.	0.25 U.L.
CP	Clock Pulse (Active LOW Going	0.5 U.L.	0.25 U.L.
	Edge) Input		
$\sigma_0 - \sigma_3$	3-State Outputs (Note b)	65(25) U.L.	5(2.5) U.L.
NOTES.			

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (XM) and 65 U.L. for Commercial (XC) Temperature Ranges.




## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



#### FAIRCHILD • 9LS295 (54LS / 74LS295A)

**FUNCTIONAL DESCRIPTION** — The 9LS295 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data  $(D_S)$  and four Parallel Data  $(P_0-P_3)$  inputs and four parallel 3-State output buffers  $(Q_0-Q_3)$ . When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs  $(P_0-P_3)$  into the register synchronous with the HIGH to LOW transition of the Clock  $(\overline{CP})$ . When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the  $D_S$  input to register  $Q_0$ , and shifts data from  $Q_0$  to  $Q_1$ ,  $Q_1$  to  $Q_2$  and  $Q_2$  to  $Q_3$ . The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input ( $E_O$ ). When the  $E_O$  is HIGH, the four register outputs appear at the  $Q_O-Q_3$  outputs. When  $E_O$  is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the  $E_O$  input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

#### MODE SELECT - TRUTH TABLE

OPERATING MODE		INP	UTS			OUTPUTS*			
OPERATING MODE	PE	СP	DS	Pn	α <sub>0</sub>	$Q_1$	$Q_2$	$\sigma^3$	
Shift Right	ı	Z.	ı	×	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	
	ı	l	h	×	н	$q_0$	q <sub>1</sub>	$q_2$	
Parallel Load	h	Z	х	p <sub>n</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	p <sub>3</sub>	

<sup>\*</sup>The indicated data appears at the Q outputs when E<sub>Q</sub> is HIGH. When E<sub>Q</sub> is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

L = LOW Voltage Levels

H = HIGH Voltage Levels

X = Don't Care

 $p_n(q_n)$  = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V -30 mA to +5.0 mA

-30 mA to +5

-0.5 V to +10 V

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS295 (54LS / 74LS295A)

**GUARANTEED OPERATING RANGES** 

GOARANTEED OF ERATING PANGES									
PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )							
	MIN	TYP	MAX	TEMPERATURE					
9LS295XM / 54LS295AXM	4.5 V	5.0 V	5.5 V	-55°C to +125°C					
9LS295XC/74LS295AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C					

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS			INITE TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage		
The state of the s	input LOVV Voitage	XC			0.8	1	for All Inputs		
V <sub>CD</sub>	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
	Output HIGH Voltage	XM	2.4	3.4		V	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$		
V <sub>OH</sub>	Output high voltage	XC	2.4	3.4		"	$I_{OH} = -2.6 \text{ mA}$ $V_{IL}$ per Truth Table		
V <sub>OL</sub> Output LC	Output LOW Voltage	XM,XC		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$		
	Output LOVV Voltage	XC		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ $V_{IL}$ per Truth Table		
l <sub>OZH</sub>	Output Off Current HIGH	I			20	μΑ	$V_{CC} = MAX$ , $V_{OUT} = 2.4 V$ , $V_E = 2.0 V$		
OZL	Output Off Current LOW				20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.5 V, V_{E} = 2.0 V$		
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$		
lН	input High Current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 10 V$		
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
laa	Power Supply Current, Outputs HIGH			14	23	mA	$V_{CC} = MAX$ , $V_{CP} = \int$ , $V_E = 4.5 \text{ V}$		
lcc	Power Supply Current, Outputs Off			15	25	mA	$V_{CC} = MAX$ , $V_{CP} = 0$ V, $V_E = 0$ V		

#### NOTES:

- The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A
  copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 3. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C.
- 5. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: T<sub>A</sub> = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STWIBOL	FANAMETEN	MIN	TYP	MAX	- ONITS	1231 0	TEST CONDITIONS
f <sub>MAX</sub>	Shift Frequency	30	45		MHz	Fig. 1	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		17 17	26 26	ns	Fig. 1	C <sub>L</sub> = 15 pF

#### AC CHARACTERISTICS: for 3-State Output Buffers (See Page 5-98 for Waveforms)

CVAADOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	I TEST CONT	DITIONS
<sup>t</sup> PZH	Output Enable Time to HIGH Level		12	18	ns	Figs. 4, 5	C <sub>L</sub> = 15 pF
<sup>t</sup> PZL	Output Enable Time to LOW Level		12	18	ns	Figs. 3, 5	$R_L = 2 k\Omega$
<sup>t</sup> PLZ	Output Disable Time from LOW Level		12	18	ns	Figs. 3, 5	C <sub>L</sub> = 5 pF
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		12	18	ns	Figs. 4, 5	$R_L = 2 k\Omega$

#### AC SET-UP REQUIREMENTS: $T_{\mbox{\scriptsize A}} = 25 \mbox{°C}$

SYMBOL	PARAMETER	LIMITS	UNITS	TEST CONDITIONS			
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	JUNITS	1551 (	SNOTHONS
t <sub>W</sub> (CP)	Clock Pulsé Width	20			ns	Fig. 1	
t <sub>s</sub> (Data)	Set-up Time, Data to Clock	20			ns	Fig. 1	V <sub>CC</sub> = 5.0 V
t <sub>h</sub> (Data)	Hold Time, Data to Clock	0			ns		$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t <sub>S</sub> (PE)	Set-up Time, PE to Clock	20			ns	Fig. 2	
t <sub>h</sub> (PE)	Hold Time, PE to Clock	0			ns	1.19. 2	


#### **DEFINITION OF TERMS**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_h$ ) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.


#### AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



\*The Data Input is D<sub>S</sub> for PE = LOW and P<sub>D</sub> for PE = HIGH.

Fig. 1



## 9LS298 (54LS/74LS298)

# QUAD 2-PORT REGISTER (QUAD 2-INPUT MULTIPLEXER WITH STORAGE)

**DESCRIPTION** — The 9LS298 (54LS/74LS298) is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The 9LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Fairchild TTL families.


- SELECT FROM TWO DATA SOURCES
- FULLY EDGE-TRIGGERED OPERATION
- TYPICAL POWER DISSIPATION OF 65 mW
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
S	Common Select Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
$I_{0a} - I_{0d}$	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.
I <sub>1a</sub> — I <sub>1d</sub>	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.
$Q_a - Q_d$	Register Outputs (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


 The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.





 $V_{CC} = Pin 16$ GND = Pin 8

## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### FAIRCHILD • 9LS298 (54LS / 74LS298)

FUNCTIONAL DESCRIPTION - The 9LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input (CP). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one set-up time prior to the HIGH to LOW transition of the clock for predictable operation.

#### TRUTH TABLE

	OUTPUT								
S	10	11	Q						
1	1	x	L						
ı	h	×	н						
h	×	ı	L						
h	Х	h	Н						

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V -30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		TEMPERATURE			
	MIN	TYP	MAX	TEMPERATURE	
9LS298XM/54LS298XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
9LS298XC/74LS298XC	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs		
VIL	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Threshold		
۷IL	Tiput LOW Voltage	XC			0.8	]	Voltage for All Inputs		
V <sub>CD</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
V	Output HIGH Voltage	XM	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
v <sub>OH</sub>	Output high voitage	XC	2.7	3.4		1 °	$V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table		
V -	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA   V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or		
V <sub>OL</sub>	Output LOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> per Truth Table		
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$		
IH.	input riidir current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$		
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
<sup>1</sup> cc	Power Supply Current			13	21	mA	V <sub>CC</sub> = MAX		

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS298 (54LS / 74LS298)

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25° C.
- 5. Not more than one output should be shorted at a time.

#### AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

	7.							
SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS			
t <sub>PLH</sub>	Propagation Delay, Clock to Output		16 16	25 25	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_1 = 15 \text{ pF}$	
THIL				1 -5	1	l	- L - P -	

#### AC SET-UP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$


					,	·	
SYMBOL	DARAMETER		LIMITS	UNITS	TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	IEST C	JNDITIONS
t <sub>W(H)</sub>	Clock Pulse Width (HIGH)	20			ns	Fig. 1	
t <sub>W(L)</sub>	Clock Pulse Width (LOW)	20			ns	1.9.	
t <sub>s(Data)</sub>	Set-up Time, Data to Clock	15			ns	Fig. 1	V <sub>CC</sub> = 5.0 V
t <sub>h(Data)</sub>	Hold Time, Data to Clock	5.0			ns		100 0.0 1
t <sub>s(S)</sub>	Set-up Time, Select to Clock	20			ns	Fig. 2	
th(S)	Hold Time, Select to Clock	0			ns		


#### **DEFINITIONS OF TERMS:**

SET-UP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_h$ ) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

#### AC WAVEFORMS





<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

## 9LS670 (54LS/74LS670)

## 4×4 REGISTER FILE WITH 3-STATE OUTPUTS

**DESCRIPTION** — The TTL/MSI 9LS670 (54LS/74LS670) is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The 9LS170 (54LS/74LS170) provides a similar function to this device but it features open-collector outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS BY n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- 3-STATE OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW




LOADING (Note a)

#### PIN NAMES


		HIGH	LOW		
D <sub>1</sub> -D <sub>4</sub>	Data Inputs	0.5 U.L.	0.25 U.L.		
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L.		
ĒW	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.		
RA, RB	Read Address Inputs	0.5 U.L.	0.25 U.L.		
ĒR	Read Enable (Active LOW) Input	1.5 U.L.	0.75 U.L.		
Q1-Q4	Outputs (Note b)	65(25) U.L.	5(2.5) U.L.		

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5.0 U.L. for Commercial (XC) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.




#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **FAIRCHILD • 9LS670 (54LS / 74LS670)**



#### FAIRCHILD • 9LS670 (54LS / 74LS670)

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V -30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

#### **GUARANTEED OPERATING RANGES**

PART NUMBERS		SUPPLY VOLTAGE (V <sub>CC</sub> )				
PART NOWBERS	MIN	TYP	MAX	TEMPERATURE		
9LS670XM/54LS670XM	4.5 V	5.0 V	5.5 V	−55°C to +125°C		
9LS670XC/74LS670XC	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	/MBOL PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIMBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
∨ <sub>iH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V <sub>II</sub>	Input LOW Voltage	XM			0.7	v	Guaranteed Inpu	ut LOW Voltage	
*IL	mput EOVF Voltage	XC			0.8	1	for All Inputs		
V <sub>CD</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
\/	Output HICki Valtara	XM	2.4	3.4		V	I <sub>OH</sub> = -1.0 mA V <sub>CC</sub> = MiN, V <sub>IN</sub> =	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	
Vон	Output HIGH Voltage	XC	2.4	3.1		V	$I_{OH} = -2.6 \text{ mA}$	V <sub>IL</sub> per Truth Table	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	VCC = MIN, VIN = VIH or	
V <sub>OL</sub>	Output EOW Voltage	XC		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IL</sub> per Truth Table	
<sup>l</sup> ozh	Output Off Current HIGH				20	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.7 V, V <sub>IH</sub> = 2 V		
OZL	Output Off Current LOW				-20	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.4 V, V <sub>IH</sub> = 2 V		
	Input HIGH Current Any D, R or W E <sub>W</sub>	***************************************			20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>II</sub>	<sub>V</sub> 2.7 V	
lн	ER				60		CC IIV		
.IH	Any D, R or W E <sub>W</sub>				0.1	mA	V = MAX V	. = 10 V	
	E <sub>R</sub>				0.3		$V_{CC} = MAX, V_{IN} = 10 V$		
IIL	Input LOW Current Any D, R or W E <sub>W</sub>	**************************************			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>II</sub>	<sub>V</sub> = 0.4 V	
	E <sub>R</sub>				-1.2				
<sup>l</sup> os	Output Short Circuit Current (Note 5)		-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
<sup>l</sup> cc	Power Supply Current			30	50	mA	V <sub>CC</sub> = MAX (	Note 6)	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C, and maximum loading.
- 5. Not more than one output should be shorted at a time.
- 6. Maximum I<sub>CC</sub> is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

#### FAIRCHILD • 9LS670 (54LS / 74LS670)

AC CHARACTERISTICS: TA = 25°C

CVMADOL	PARAMETER	LIMITS			LINUTC	7507 00110170110	
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay R <sub>A</sub> or R <sub>B</sub> to Q Outputs			40 45	ns	Fig. 2	$V_{CC} = 5 V$ $C_L = 15 pF$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Negative Going E <sub>W</sub> to Q Outputs			45 50	ns	Fig. 1	$R_L = 2 k\Omega$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data Inputs to Q Outputs			45 40	ns	Fig. 1	
<sup>t</sup> PZH	Enable Time, Negative Going $\overline{E}_R$ to Q Outputs Going HIGH			35	ns	Fig. 4,5	V <sub>CC</sub> = 5 V
<sup>t</sup> PZL	Enable Time, Negative Going E <sub>R</sub> to Q Outputs Going LOW			40	ns	Fig. 3,5	$C_1 = 5.0  pF$
<sup>t</sup> PHZ	Disable Time, Positive Going  ER to Q Outputs Off from HIGH			50	ns	Fig. 4,5	3-state Wave- forms (Figs. 3,4,5)
<sup>t</sup> PLZ	Disable Time, Positive Going  ER to Q Outputs Off from LOW			35	ns	Fig. 3,5	3,4,0)

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER	LIMITS				
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>W</sub>	Pulse Width (LOW) for $\overline{\mathbb{E}}_{W}$	25			ns	V <sub>CC</sub> = 5 V
t <sub>s</sub> D (Note 7)	Set-Up Time, Data Inputs with Respect to Positive-Going $\overline{\mathbb{E}}_{W}$	10			ns	
t <sub>h</sub> D	Hold Time, Data Inputs with Respect to Positive-Going E <sub>W</sub>	15			ns	
t <sub>s</sub> W (Note 9)	Set-Up Time, Write Select Inputs $W_A$ and $W_B$ with Respect to Negative-Going $\widetilde{E}_W$	15			ns	Fig. 6 (Note 10)
t <sub>h</sub> W	Hold Time, Write Select Inputs WA and WB with Respect to Positive-Going EW	5			ns	1

#### NOTES:

- 7. The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order for the latch to recognize and store the new data.
- 8. The Hold Time (th) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
- 9. The Address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 10. The shaded areas indicate when the input are permitted to change for predictable output performance.

#### **FAIRCHILD • 9LS670 (54LS/74LS670)**

#### AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 6

## LPTTL/MONOSTABLE 96L02


## LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR


**DESCRIPTION** — The TTL/Monostable 96L02 is a low power Dual Retriggerable, Resettable Monostable Multivibrator which provides andoutput pulse whose duration and accuracy is a function of external timing components. The 96L02 has excellent immunity to noise on the V<sub>CC</sub> and ground lines. The 96L02 uses TTL inputs and outputs for high speed and high fan out capability and is compatible with all members of the Fairchild TTL family.

- TYPICAL POWER DISSIPATION OF 25 mW/ONE SHOT
- 50 ns TYPICAL PROPAGATION DELAY
- RETRIGGERABLE 0 TO 100 % DUTY CYCLE
- TTL INPUT GATING LEADING OR TRAILING EDGE-TRIGGERING
- COMPLEMENTARY TTL OUTPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR VCC AND TEMPERATURE VARIATIONS
- RESETTABLE

PIN NAMES		LOAI	DING_
		HIGH	LOW
В	Trigger (Active LOW) Input	0.5	0.25
Α	Trigger (Active HIGH) Input	0.5	0.25
$C_{D}$	Clear (Active LOW) Input	0.5	0.25
Q	Output (Active HIGH)	9.0	3.0
Q	Output (Active LOW)	9.0	3.0

1 Unit Load (U.L.) = 40µA HIGH/1.6 mA LOW





#### FAIRCHILD LPTTL/MONOSTABLE • 96L02

FUNCTIONAL DESCRIPTION - The 96L02 dual resettable, retriggerable monostable multivibrator has two inputs per function, one active LOW and one active HIGH. This allows leading edge of trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 96L02 and result in a continuous true output. (See Rule 9) The output pulse may be terminated at any time by connecting the reset lead to a logic LOW. Active pull ups are provided on the outputs for good drive capability into capacitive loads. Retriggering may be inhibited by tying the Q output to the active LOW input or the Q output to the active HIGH input.

#### **OPERATION RULES**

- 1. An external resistor (R<sub>X</sub>) and external capacitor (C<sub>X</sub>) are required as shown in the Logic Symbol.
- 2. The value of R  $_{X}$  may vary from 16 k $\Omega$  to 220 k $\Omega$  for 0 to 75°C operation. The value of R  $_{X}$  may vary from 20 k $\Omega$  to 100 k $\Omega$  for -55 to 125°C operation.
- The value of C<sub>X</sub> may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching 1.0 μA or if stray capacitance from either terminal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained.
- 4. The output pulse with (t) is defined as follows:

t = 
$$0.33~R_X C_X \left[1 + \frac{3.0}{R_X}\right]$$
 (for  $C_X > 10^3~pF$ ) Where  $\begin{array}{c} R_X \text{ is in } k\Omega, C_X \text{ is in } pF \\ \text{t is in } ns \\ \text{for } C_X < 10^3~pF, \text{ see Fig. 1} \end{array}$ 

- 5. If electrolytic type capacitors are to be used, the following three configurations are recommended:
  - A. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 V is less than 1.0  $\mu$ A, and the inverse capacitor leakage at 1.0 V is less than 1.6  $\mu$ A over the operational temperature range and Rule 3 above is satisfied.

B. Use with high inverse leakage current electrolytic capacitors: The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.

C. Use to obtain extended pulse widths:

This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be used.

R < R\_{\chi} (0.7) (h\_{FE}~\Omega\_1) or <2.5 M
$$\Omega$$
 whichever is the lesser R\_{\chi} (min) < R\_{\gamma} < R\_{\chi} (max)

Q<sub>1</sub>: NPN silicon transistor with h<sub>FE</sub> requirements of above equations, such as 2N5961 or 2N5962


$$t \approx 0.3 \text{ RC}_X$$


This configuration is not recommended with retriggerable operation.

6. To obtain variable pulse width by remote trimming, the following circuit is recommended:



- 7. Under any operating condition, CX and RX (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pick up.
- 8. Input Trigger Pulse Rules. See Triggering Truth Table, following pages.





9. The retriggerable pulse width is calculated as shown below:

$$tw = t + tp_{LH} = 0.33 \, R_X \, C_X \, (1 + \frac{3.0}{R_X}) + tp_{LH}$$

The retrigger pulse width is equal to the pulse width (t) plus a delay time.

The retrigger pulse width is equal to the pulse width (t) plus a delay time. For pulse widths greater than 500 ns, tw can be approximated as t.

Retriggering will not occur if the retrigger pulse comes within ≈ 0.9 C<sub>X</sub> as after the initial trigger pulse. (i.e., during the discharge cycle)

10. Reset Operation — An overriding active LOW level is provided on each oneshot, By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW.



11. V<sub>CC</sub> and Ground wiring should conform to good high frequency standards so that switching transients on V<sub>CC</sub> and Ground leads do not cause interaction between one shots. Use of a 0.01 to 0.1 µF bypass capacitor between VCC and Ground located near the 96L02 is recommended.

#### FAIRCHILD LPTTL/MONOSTABLE • 96L02

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Lead Potential to Ground Lead

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -30 mA to +5.0 mA -0.5 V to +VCC

+30 mA

\*Either Input Voltage Limit or Input Current is sufficient to protect the inputs.

#### **GUARANTEED OPERATING RANGES**

PART NUMBER	SU	TEMPEDATURE		
PART NUMBER	MIN	TYP	MAX	TEMPERATURE
96L02XM	4.5 V	5.0 V	5.5 V	–55°C to 125°C
96L02XC	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip.

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

	CHARACTERISTIC		LIMITS			CONDITIONS	
SYMBOL 		MIN	TYP (Note 4)	MAX	UNITS		
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Threshold Voltag	
VIL	Input LOW Voltage		·	0.7	V	Guaranteed Input LOW Threshold Voltage For all Inputs	
V <sub>OH</sub>	Output HIGH Voltage	2.4	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -0.36 mA	
VOL	Output LOW Voltage		0.14	0.3	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4.80 mA	
1	Input HIGH Current			20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.4 V	
ΉΗ	input man current			1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
l <sub>IL</sub>	Input LOW Current		-0.25	-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.3 V	
I <sub>SC</sub> I <sub>OS</sub>	Output Short Circuit Current (Note 5)	-2.0		-13	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 1.0 V	
¹cc	Supply Current		10	16	mA	V <sub>CC</sub> = MAX	

#### NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification. A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- 2. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions,
- 3. The specified Limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltages extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  and maximum loading.
- 5. Not more than one output should be shorted at a time.

#### FAIRCHILD LPTTL/MONOSTABLE • 96L02

SYMBOL	DA DAMETE D		LIMITS			
	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
96L02XM						
<sup>t</sup> PLH	Turn Off Delay, Negative Trigger Input to True Output		55	75	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
<sup>t</sup> PHL	Turn On Delay, Negative Trigger Input to Complement Output		45	62	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t(min)	Minimum True Output Pulse Width		110		ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t	Pulse Width	12.4	13.8	15.2	μs	$V_{CC} = 5.0 \text{ V}, R_X = 39 \text{ k}\Omega, C_X = 1000 \text{ pF}$
RX	Timing Resistor Range	20		100	kΩ	
Δt	Maximum Change in True Output Pulse Width over Temperature Range		1.3		%	$R_X = 39 \text{ k}\Omega$ , $C_X = 1000 \text{ pF}$
96L02XC			-			
<sup>t</sup> PLH	Turn Off Delay, Negative Trigger Input to True Output		55	80	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
<sup>t</sup> PHL	Turn On Delay, Negative Trigger Input to Complement Output		45	65	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t(min)	Minimum True Output Pulse Width		110		ns	$V_{CC} = 5.0 \text{ V}, \text{ R}_{X} = 20 \text{ k}\Omega$ $C_{X} = 0, C_{L} = 15 \text{ pF}$
t	Pulse Width	12.4	13.8	15.2	μs	$V_{CC} = 5.0 \text{ V, R}_{X} = 39 \text{ k}\Omega, C_{X} = 1000 \text{ pF}$
RX	Timing Resistor Range	16		220	kΩ	
Δt	Maximum Change in True Output Pulse Width over Temperature Range		0.3	1.6	%	R <sub>X</sub> = 39 kΩ, C <sub>X</sub> = 1000 pF

## OUTPUT PULSE WIDTH (t) USING LOW VALUES OF $C_{\hbox{\scriptsize X}}$ ( $C_{\hbox{\scriptsize X}}$ $\leqslant$ 1000 pF) (for $C_{\hbox{\scriptsize X}}$ > 1000 pF see operation rules 4 and 5.)





Fig. 1


#### 5

#### TYPICAL PULSE CHARACTERISTICS


## NEGATIVE TRIGGER DELAY TIME VERSUS AMBIENT TEMPERATURE




## NORMALIZED OUTPUT PULSE WIDTH VERSUS OPERATING DUTY CYCLE




## NORMALIZED OUTPUT PULSE WIDTH VERSUS SUPPLY VOLTAGE



## MIN. OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE



## NORMALIZED OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE



#### TRIGGERING TRUTH TABLE

5(11)	LEAD NO'S. 5(11) 4(12) 3(13)					
H→L	L	Н	Trigger			
Н	L→H	н	Trigger			
×	X	L	Reset			

L = LOW Voltage Level


 $H = HIGH \ Voltage \ Level$  $L \rightarrow H = LOW \ to \ HIGH \ Voltage \ Level \ Transition$ 

H → L = HIGH to LOW Voltage Level Transition


H → L = HIGH to LOW Voltage Level Fransiti

X = Don't Care

#### SWITCHING CIRCUITS AND WAVEFORMS



V<sub>CC</sub> = 16 GND = 8



## **96S02**

## DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR

**DESCRIPTION**— The 96S02 is a Dual Retriggerable and Resettable Monostable which uses Schottky technology to provide wide delay range, stability, prediction accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. The 96S02 may utilize timing resistors to  $2\,\mathrm{M}\Omega$  thus reducing required capacitor values. Hysteresis is provided on the positive-going inputs for increased noise immunity. The 96S02 is fully compatible with all TTL families.

- REQUIRED TIMING CAPACITANCE REDUCED BY FACTORS OF 10 TO 100 OVER CONVENTIONAL DESIGNS
- BROAD TIMING RESISTOR RANGE 1.5  $k\Omega$  to 2  $\text{M}\Omega$
- OUTPUT PULSE WIDTH IS VARIABLE OVER A 1300:1 RANGE BY RESISTOR CONTROL
- PROPAGATION DELAY OF 12 ns
- OUTPUT PULSE WIDTH STABILITY OF ±0.2% OVER 0°C TO 75°C TEMPERATURE RANGE
- OUTPUT PULSE WIDTH STABILITY OF ±0.3% OVER 4.75 V TO 5.25 V POWER SUPPLY RANGE
- PULSE WIDTH VARIATION OF  $\pm 5\%$  FROM UNIT TO UNIT
- 0.3 V HYSTERESIS ON POSITIVE TRIGGER INPUT
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE
- 27 ns TO ∞ OUTPUT PULSE WIDTH RANGE
- RESETTABLE IN 9 ns
- SAME PINOUT AS 9602, 96L02

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
ī <sub>0</sub>	Trigger (Active LOW) Input	0.5 U.L.	0.625 U.L
	Schmitt Trigger (Active HIGH) Input	0.5 U.L.	0.625 U.L.
$\frac{I_1}{C_D}$	Clear (Active LOW) Input	0.5 U.L.	0.625 U.L.
Q_	Pulse (Active HIGH) Output	25 U.L.	12.5 U.L.
ā	Pulse (Active LOW) Output	25 U.L.	12.5 U.L.

# LOGIC SYMBOL 96502 96502 $V_{CC} = Pin 16$ GND ≈ Pin 8 **CONNECTION DIAGRAM** DIP (TOP VIEW)

\*Pins for external timing.

#### NOTE

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW.

FUNCTIONAL DESCRIPTION — The 96S02 Schottky Dual Retriggerable Resettable Monostable Multivibrator has two dc coupled trigger inputs per function, one active LOW ( $\overline{I_0}$ ) and one active HIGH ( $I_1$ ). The  $I_1$  input utilizes an internal Schmitt trigger with hysteresis of 0.3 V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either leading or trailing edge-triggering and optional non-retriggerable operation. The inputs are dc coupled making triggering independent of input transition times. When input conditions for triggering are met, the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the 96S02 and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the  $\overline{Q}$  output to  $\overline{I_0}$  or the Q output to  $\overline{I_1}$ . Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from init to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families. High impedance inputs minimize loading and provide compatibility with low power families such as 9LS/74LS.


#### **OPERATION RULES**

#### TIMING

- 1. An external resistor (R<sub>X</sub>) and external capacitor (C<sub>X</sub>) are required as shown in the Logic Diagram. The value of R<sub>X</sub> may vary from 1.5 k $\Omega$  to 2 M $\Omega$ .
- The value of C<sub>X</sub> may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V<sub>CC</sub>/R<sub>X</sub> the timing equations may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2 (14) and R $_{\rm X}$ . Pin 1 (15) will remain positive with respect to pin 2 (14) during the timing cycle; however, during quiescent (non-triggered) conditions, pin 1 (15) may go negative with respect to 2 (14) depending on values of R $_{\rm X}$  and V $_{\rm CC}$ . For values of R $_{\rm X}$   $\geqslant$  10 k $\Omega$  the maximum amount of capacitor reverse polarity, pin 1 (15) negative with respect to pin 2 (14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVDC or higher should be used when R $_{\rm X}$   $\geqslant$  10 k $\Omega$ .
- 4. The output pulse width  $t_W$  for  $R_X \ge 10$  k $\Omega$  and  $C_X \ge 100$  pF is determined as follows:

$$t_W = 0.5 \text{ R}_X \text{C}_X$$
 Where  $\text{R}_X$  is in  $k\Omega$ ,  $\text{C}_X$  is in pF OR  $\text{R}_X$  is in  $k\Omega$ ,  $\text{C}_X$  is in  $\mu$ F,


- 5. The output pulse width for  $R_X < 10$  k $\Omega$  or  $C_X < 1000$  pF should be determined from pulse width versus  $C_X$  or  $R_X$  graphs.
- 6. To obtain variable pulse width by remote trimming, the following circuit is recommended:



- 7. Under any operating condition,  $C_X$  and  $R_X$  (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 8.  $V_{CC}$  and ground wiring should conform to good high frequency standards so that switching transients on  $V_{CC}$  and ground leads do not cause interaction between one shots. Use of a 0.01 to 0.1  $\mu$ F bypass capacitor between  $V_{CC}$  and ground located near the 96S02 is recommended.

#### TRIGGERING

- 1. The minimum negative pulse width into  $\overline{I_0}$  is 8 ns; the minimum positive pulse width into  $I_1$  is 12 ns.
- 2. Input signals exhibiting slow or noisy transitions should use the positive trigger input I<sub>1</sub> which contains a Schmitt trigger.
- 3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.



4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW to HIGH transition on Cp will not trigger the 96S02.

#### TRIGGERING TRUTH TABLE

	PIN NO'S.		OPERATION
5(11)	4(12)	3(13)	OFERATION
H→L	L	Н	Trigger
Н	L→H	Н	Trigger
×	×	L	Reset

H = HIGH Voltage Level ≥ V<sub>IH</sub> L = LOW Voltage Level ≤ V<sub>IL</sub>

X = Don't Care (either H or L)

 $H \rightarrow L = HIGH$  to LOW Voltage Level transition  $L \rightarrow H = LOW$  to HIGH Voltage Level transition

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +7.0 V

-0.5 V to +5.5 V

-30 mA to +5.0 mA

-0.5 V to +V<sub>CC</sub> value

+50 mA

#### RECOMMENDED OPERATING CONDITIONS

		LINUTO			
PARAMETER	MIN	TYP	MAX	UNITS	
Supply Voltage V <sub>CC</sub>	4.75	5.0	5.25	V	
Operating Free-Air Temperature Range	0	25	75	С	
Input Loading for Each Input			0.625	U.L.	
Fan-out	12.5			U.L.	

X = package type; D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage Limit or Input Current is sufficient to protect the inputs.

#### FAIRCHILD TTL/MONOSTABLE • 96S02

DC CHAI	RACTERISTICS OVER OPERATING	TEMPE	RATUF	RERAN	IGE (un	less otherwise noted)
		LIMITS				TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	(Note 1)
VIH	Input HIGH Voltage Except Pins 4 & 12	2.0			V	Guaranteed Input HIGH Voltage
VIL	Input LOW Voltage Except Pins 4 & 12			0.8	V	Guaranteed Input LOW Voltage
V <sub>CD</sub>	Input Clamp Diode Voltage		-0.65	-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V <sub>T+</sub>	Positive-Going Threshold Voltage, Pins 4 & 12		1.7	2.0	V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C
V <sub>T</sub> _	Negative-Going Threshold Voltage, Pins 4 & 12	0.8	1.4		V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C
V <sub>OH</sub>	Output HIGH Voltage	2.7	3.2		V	$V_{CC} = MIN, I_{OH} = -1.0 \text{ mA}$ $V_{IN} = 0.8 \text{ V}$
VOL	Output LOW Voltage		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 20 \text{ mA},$ $V_{IN} = V_{IH} \text{ or } V_{IL}$
1	Input HIGH Current		0.2	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
11H	input man current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V
IIL	Input LOW Current		-0.6	-1.0	mA	$V_{CC} = MAX, V_{IN} = 0.5 V$
	Capacitor Voltage, Pin 1 (15)	-0.85		3.0	V	$R_{X} = 1.5 \text{ k}\Omega$ $V_{CC} = 4.75 \text{ V}$
$v_{CX}$	Referenced to Pin 2 (14)	-0.5		3.0	V	$R_X \ge 10 \text{ k}\Omega$ to 5.25 V
	110/010/1004 (0 1 1/1 2 (1-1)	-0.4		3.0	V	$R_X \ge 1 M\Omega$
los	Output Short Circuit Current (Note 3)	-40	-65	-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
Icc	Quiescent Power Supply Drain		48	70	mA	Inputs Open

#### NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.
   Not more than one output should be shorted at a time.

### AC CHARACTERISTICS: $T_A = 25^{\circ}C$ , $V_{CC} = 5.0$ V, $C_L = 15$ pF (unless otherwise noted)

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
STIVIBOL		MIN	TYP	мах	UNITS	CONDITIONS	
<sup>t</sup> PLH	Negative Trigger Input to True Output		10	15	ns		
<sup>t</sup> PHL	Negative Trigger Input to Complement Output		12	19	ns		
tPLH	Positive Trigger Input to True Output		12	19	ns		
<sup>t</sup> PHL	Positive Trigger Input to Complement Output		15	20	ns		
tPHL	Clear Input to True Output		6.5	10	ns		
<sup>t</sup> PLH	Clear Input to Complement Output		9.0	14	ns		
tw(MIN)	Min. Negative Trigger Pulse Width on Io		3.0	8.0	ns		
tw(MIN)	Min. Positive Trigger Pulse Width on I <sub>1</sub>		7.0	12	ns		
tw(MIN)	Min. Clear Pulse Width		3.0	7.0	ns		
tW(MIN)	Min. True Output Pulse Width	22	27	35	ns	$R_X = 1.5 \text{ k}\Omega$ , $C_X = \text{stray capacity only}$	
tw(MIN)	Min. True Output Pulse Width	30	38	45	ns	$R_X$ = 1.5 k $\Omega$ , $C_X$ = 10 pF including stray and jig capacitance	
tw	True Output Pulse Width	4.9	5.2	5.5	μs	$V_{CC} = 5.0 \text{ V, R}_{X} = 10 \text{ k}\Omega, C_{X} = 1000 \text{ pF}$	
RX	Timing Resistor Range	1.5		2000	kΩ	$T_A = 0^{\circ} C$ to $75^{\circ} C$ , $V_{CC} = 4.75 V$ to $5.25 V$	
Δt	Max. Change in True Output Pulse Width over Temperature Range		0.38	1.0	%	$T_A = 0^{\circ} C \text{ to } 75^{\circ} C, V_{CC} = 5.0 \text{ V},$ $R_X = 10 \text{ k}\Omega, C_X = 1000 \text{ pF}$	
Δt	Max. Change in True Output Pulse Width over V <sub>CC</sub> Range		0.38	1.0	%	$T_A = 25^{\circ}$ C, $V_{CC} = 4.75$ V to 5.25 V, $R_X = 10 \text{ k}\Omega$ , $C_X = 1000 \text{ pF}$	


#### TYPICAL CHARACTERISTICS

## OUTPUT PULSE WIDTH VERSUS TIMING RESISTOR (R $_{\rm X}$ ) AND TIMING CAPACITOR (C $_{\rm X}$ )



<sup>\*</sup>Guaranteed Limits are 4.9  $\mu$ s to 5.5  $\mu$ s.


#### OUTPUT PULSE WIDTH VERSUS TIMING CAPACITANCE FOR LOW VALUES OF C<sub>X</sub> (≦ 1000 pF)




<sup>\*</sup>Guaranteed Limits are 4.9  $\mu$ s to 5.5  $\mu$ s.

#### TYPICAL CHARACTERISTICS (Cont'd)


## MINIMUM OUTPUT PULSE WIDTH VERSUS POWER SUPPLY VOLTAGE (NO EXTERNAL TIMING CAPACITOR)




## NORMALIZED OUTPUT PULSE WIDTH VARIATION




## DELAY FROM NEGATIVE TRIGGER INPUT IO TO OUTPUTS VERSUS AMBIENT TEMPERATURE




## DELAY FROM POSITIVE TRIGGER INPUT I<sub>1</sub> TO OUTPUTS




## NORMALIZED OUTPUT PULSE WIDTH VARIATION VERSUS DUTY CYCLE



#### AC CIRCUITS AND WAVEFORMS





•

	CHOTTKY GIC™TT	
T		

INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS	4
MSI DATA SHEETS	5
MACROLOGIC™ TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	8



## 9400 MACROLOGIC™ TTL SERIES


**GENERAL DESCRIPTION** — Fairchild 9400 MACROLOGIC TTL Series utilizes advanced Schottky technology to provide high performance peripheral and processor oriented LSI. The design of 9400 ensures maximum design flexibility with no performance loss. The MACROLOGIC TTL elements may be used with any bit length, instruction set or organization. Devices may be expanded with little or no extra components. Where applicable, bus oriented, 3-state outputs are provided. A new slim 24-pin package reduces PC board real estate by a third.

- 150-250 GATE COMPLEXITY
- COMPATIBLE WITH ALL TTL FAMILIES
- PERFORMANCE EQUIVALENT TO SCHOTTKY IMPLEMENTATION
- 14, 18 AND SLIM 24-PIN PACKAGES
- ullet INPUTS ABOUT 1/4 NORMAL TTL LOAD, i.e., 360-400  $\mu A$
- OUTPUTS DRIVE 16 mA (10U.L.) OR 8mA (5U.L.) DEPENDING ON APPLICATION
- DESIGNED FOR MAXIMUM FLEXIBILITY
- OPERATES OVER COMMERCIAL OR MILITARY TEMPERATURE RANGE

#### ADVANCED SCHOTTKY PROCESS

The 9400 family uses an advanced Schottky TTL process to obtain the best speed/power product of any commercially available digital bipolar circuitry. Key characteristics are as follows:

- SHALLOW, LOW CAPACITANCE DIFFUSION TO PROVIDE TRANSISTOR fT OF 2 GHz
- SCHOTTKY DIODES TO ELIMINATE STORAGE TIME
- INTERNAL GATES
  - -30 mils<sup>2</sup> (50 GATES PER mm<sup>2</sup>)
  - -5 ns DELAY
  - -6.0 pJ DELAY POWER PRODUCT
- OUTPUT BUFFERS
  - $-70 \text{ mils}^2$
  - -6 ns DELAY
  - -10 pJ DELAY POWER PRODUCT



## 9401

## CRC GENERATOR/CHECKER

FAIRCHILD MACROLOGIC™ TTL

DESCRIPTION — The 9401 Cyclic Redundancy Check (CRC) Generator/Checker provides an advanced tool for the implementation of the most widely used error detection scheme in serial digital data handling systems. A 3-bit control input selects one-of-eight generator polynomials. The list of polynomials includes CRC-16 and CRC-CCITT as well as their reciprocals (reverse polynomials). Automatic right justification is incorporated for polynomials of degree less than 16. Individual clear and preset inputs are provided for floppy disc and other applications. The Error Output indicates whether or not a transmission error has occurred. Another control input inhibits feedback during check word transmission. The 9401 is a member of Fairchild's MACROLOGIC TTL family and is fully compatible with all TTL families.


- GUARANTEED 12 MHz DATA RATE
- EIGHT SELECTABLE POLYNOMIALS
- ERROR INDICATOR
- SEPARATE PRESET AND CLEAR CONTROLS
- AUTOMATIC RIGHT JUSTIFICATION
- FULLY COMPATIBLE WITH ALL TTL LOGIC FAMILIES
- 14-PIN PACKAGE
- TYPICAL APPLICATIONS:

FLOPPY AND OTHER DISC STORAGE SYSTEMS
DIGITAL CASSETTE AND CARTRIDGE SYSTEMS
DATA COMMUNICATION SYSTEMS


PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
$s_0 - s_2$	Polynomial Select Inputs	0.5 U.L.	0.23 U.L.
D CP	Data Input	0.5 U.L.	0.23 U.L.
CP	Clock (Operates on HIGH to	0.5 U.L.	0.23 U.L.
	LOW Transition) Input		
CWE	Check Word Enable Input	0.5 U.L.	0.23 U.L.
P	Preset (Active LOW) Input	0.5 U.L.	0.23 U.L.
MR	Master Reset (Active HIGH) Input	0.5 U.L.	0.23 U.L.
Q	Data Output (Note b)	10 U.L.	5 U.L.
ER	Error Output (Note b)	10 U.L.	5 U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (XM) and 5 U.L. for Commercial (XC) Temperature Ranges.



#### CONNECTION DIAGRAM DIP (TOP VIEW)




Pins 6 and 9 not connected.

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **BLOCK DIAGRAM**



FUNCTIONAL DESCRIPTION — The 9401 Cyclic Redundancy Check (CRC) Generator/Checker is a 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree, standards exist that specify a small number of useful polynomials. The 9401 implements the polynomials listed in Table 1 by applying the appropriate logic levels to the select pins S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub>.

The 9401 consists of a 16-bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the Block Diagram. The polynomial control code presented at inputs  $S_0$ ,  $S_1$  and  $S_2$  is decoded by the ROM, selecting the desired polynomial by establishing shift mode operation on the register with Exclusive OR gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data Inputs (D), using the HIGH to LOW transition of the Clock Input ( $\overline{\text{CP}}$ ). This data is gated with the most significant Output (Q) of the register, and controls the Exclusive OR gates (Figure 1). The Check Word Enable (CWE) must be held HIGH while the data is being entered. After the last data bit is entered, the CWE is brought LOW and the check bits are shifted out of the register and appended to the data bits using external gating (Figure 2).

To check an incoming message for errors, both the data and check bits are entered through the D Input with the CWE Input held HIGH. The 9401 is not in the data path, but only monitors the message. The Error Output becomes valid after the last check bit has been entered into the 9401 by a HIGH to LOW transition of  $\overline{CP}$ . If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is LOW. If a detectable error has occurred, ER is HIGH. ER remains valid until the next HIGH to LOW transition of  $\overline{CP}$  or until the device has been preset or reset.

A HIGH on the Master Reset Input (MR) asynchronously clears the register. A LOW on the Preset Input  $(\overline{P})$  asynchronously sets the entire register if the control code inputs specify a 16-bit polynomial; in the case of 12 or 8-bit check polynomials only the most significant 12 or 8 register bits are set and the remaining bits are cleared.

TABLE 1

SE	ELECT COD	E	POLYNOMIAL	REMARKS
s <sub>2</sub>	s <sub>1</sub>	s <sub>o</sub>	FOETNOWIAL	newianks
L	L	L	χ16+χ15+χ2+1	CRC-16
L	L	н	χ16+χ14+χ+1	CRC-16 REVERSE
L	н	L	$\chi^{16+}\chi^{15+}\chi^{13+}\chi^{7+}\chi^{4+}\chi^{2+}\chi^{1+1}$	
L	н	н	x12+x11+x3+x2+x+1	CRC-12
н	L	L	x8+x7+x5+x4+x+1	
н	L	н	x <sup>8</sup> +1	LRC-8
н	н	L	<sub>X</sub> 16 <sub>+X</sub> 12 <sub>+X</sub> 5 <sub>+1</sub>	CRC-CCITT
Н	н	н	χ16+χ11+χ4+1	CRC-CCITT REVERSE

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

0.4150				LIMITS			TEST CONDITIONS (Note 1)	
SYMBOL	PARAMETE	PARAMETER		TYP	MAX	UNITS		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	1 - 11 010 1/-11	XM			0.7	V	Correctional Lambert I (NAL) / - lamb	
VIL	Input LOW Voltage	xc			8.0	7 °	Guaranteed Input LOW Voltage	
V <sub>CD</sub>	Input Clamp Diode Volta	age		-0.9	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
V	O., tt []][C]] V- t	XM	2.4	3.4		V	V MIN I 400	
VOH	Output HIGH Voltage	xc	2.4	3.4		7 °	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
	0	XM & XC		0.35	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4.0 mA	
VOL	Output LOW Voltage	xc		0.45	0.5	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8.0 mA	
1	land MCH Comment			1.0	40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
IН	Input HIGH Current				1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
ΊL	Input LOW Current				-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
Ios	Output Short Circuit Cur	rent	-15		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V (Note	
Icc	Supply Current			70	110	mA	V <sub>CC</sub> = MAX, Inputs Open	

#### FAIRCHILD • 9401

### ac characteristics: $V_{CC}$ = 5.0 V, $T_A$ = 25°C

			LIMITS				
SYMBOL	PARAMETER	MIN	TYP (Note 2)	MAX	UNITS	CONDI	TIONS
<sup>f</sup> max	Maximum Clock Frequency	12	20		MHz		
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock, MR to Data Output		30	55	ns		
tPHL tPLH	Propagation Delay, Preset to Data Output		40	60	ns	Fig. 3, 4, 5	C <sub>L</sub> = 15 pF
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock, MR or Preset to Error Output		40	60	ns		

### AC SET-UP REQUIREMENTS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

0)/4400/	DADAMETER		LIMITS		LIMITO	CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONL	JITIONS
t <sub>w</sub> CP (L)	Clock Pulse Width (LOW)	35			ns	Fig. 2	
t <sub>s</sub> D	Set-up Time, Data to Clock		35	55	ns		
t <sub>S</sub> CWE	Set-up Time, CWE to Clock		35	55	ns	F: 0	
th	Hold Time, Data and CWE to Clock		0		ns	Fig. 6	$C_L = 15 pF$
t <sub>W</sub> P (L)	Preset Pulse Width (LOW)	35	25		ns	Fig. 4	7
t <sub>W</sub> MR (H)	Master Reset Pulse Width (HIGH)	35	25		ns	Fig. 6	7
trec	Recovery Time, MR and Preset to Clock		25	35	ns	Fig. 4, 5	

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

  2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

  3. Not more than one output should be shorted at a time.

#### EQUIVALENT CIRCUIT FOR X16+X15+X2+1





Fig. 1



#### NOTES:

- 1. Check word Enable is HIGH while data is being clocked, LOW during transmission of check bits.
- 2. 9401 must be reset or preset before each computation.
- 3. CRC check bits are generated and appended to data bits.

Fig. 2
CHECK WORD GENERATION




Fig. 3
PROPAGATION DELAYS,

OP TO Q AND OP TO ER




Fig. 4
PROPAGATION DELAYS, P TO Q AND ER
PLUS RECOVERY TIME P TO CP




Fig. 5 PROPAGATION DELAYS, MR TO Q AND ER PLUS RECOVERY TIME, MR TO  $\overline{\text{CP}}$ 




Fig. 6
SET-UP AND HOLD TIMES,
D TO CP AND CWE TO CP

## 9403

## FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY

FAIRCHILD MACROLOGIC™ TTL

**DESCRIPTION** — The 9403 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of 4). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.


The 9403 has 3-state outputs which provide added versatility. It is a member of Fairchild's TTL MACROLOGIC family and is fully compatible with all TTL families.

- 12 MHz SERIAL OR PARALLEL DATA RATE
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL TTL FAMILIES
- 24-PIN PACKAGE

PIN NAMES		LOADING	(Note a)
		HIGH	LOW
$D_0 - D_3$	Parallel Data Inputs	0.5 U.L.	0.23 U.L.
DS	Serial Data Input	0.5 U.L.	0.23 U.L.
PL	Parallel Load Input	0.5 U.L.	0.23 U.L.
CPSI	Serial Input Clock (Operates on	0.5 U.L.	0.23 U.L.
	Negative-Going Transition)		
IES	Serial Input Enable (Active LOW)	0.5 U.L.	0.23 U.L.
TTS	Transfer to Stack Input (Active LOW)	0.5 U.L.	0.23 U.L.
OES	Serial Output Enable Input	0.5 U.L.	0.25 U.L.
	(Active LOW)		
TOS	Transfer Out Serial Input	0.5 U.L.	0.23 U.L.
	(Active LOW)		
TOP	Transfer Out Parallel Input	0.5 U.L.	0.23 U.L.
MR	Master Reset (Active LOW)	0.5 U.L.	0.23 U.L.
ĒŌ	Output Enable (Active LOW)	0.5 U.L.	0.23 U.L.
CPSO	Serial Output Clock Input	0.5 U.L.	0.23 U.L.
	(Operates on Negative-Going Transition)		
$\sigma_0 - \sigma_3$	Parallel Data Outputs (Note b)	130 U.L.	10 U.L.
$\frac{\Omega_{S}}{IRF}$	Serial Data Output (Note b)	10 U.L.	10 U.L.
IRF	Input Register Full Output	10 U.L.	5 U.L.
	(Active LOW) (Note b)		
ORE	Output Register Empty Output	10 U.L.	5 U.L.
	(Active LOW) (Note b)		

#### NOTES:

- a. 1 unit load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW.
- b. Output fan-out with  $V_{OL} \le 0.5 \text{ V}$








Fig. 1
CONCEPTUAL INPUT SECTION



#### **BLOCK DIAGRAM**



#### FUNCTIONAL DESCRIPTION - As shown in the Block Diagram the 9403 consists of three parts:

- 1. An Input Register with Parallel and Serial Data Inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 14-word deep Fall-Through Stack with self-contained control logic.
- 3. An Output Register with Parallel and Serial Data Outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below:

#### **INPUT REGISTER (DATA ENTRY):**

The Input Register can receive data in either bit-serial or in 4-bit parallel form, store it until it is sent to the Fall-Through Stack and generate and accept the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 Flip-Flop and resetting the other flip-flops. The  $\overline{Q}$  Output of the last Flip-Flop (FC) is brought out as the "Input Register Full" output ( $\overline{IRF}$ ). After initialization this output is HIGH.

#### PARALLEL ENTRY:

A HIGH level on the PL Input loads the  $D_0 - D_3$  Data Inputs into the F0 - F3 Flip-Flops and sets the FC Flip-Flop, which forces  $\overline{\text{IRF}}$  LOW, indicating "Input Register Full". The D Inputs must be stable while PL is HIGH. During parallel entry, the  $\overline{\text{IES}}$  Input should be LOW; the  $\overline{\text{CPSI}}$  Input may be either HIGH or LOW.

#### SERIAL ENTRY:

Data on the DS Input is serially entered into the F3, F2, F1, F0, FC Shift Register on each HIGH-to-LOW transition of the CPSI Clock Input, provided IES and PL are LOW.

After the fourth clock transition the four serial data bits are aligned in the four data flip-flops and the FC Flip-Flop is set, forcing IRF LOW (Input Register full) and internally inhibiting further CPSI clock pulses. Figure 3 illustrates the final positions in a 9403 resulting from a 64-bit serial bit train. B0 is the first bit, B63 the last bit.

#### TRANSFER TO THE FALL-THROUGH STACK:

The outputs of Flip-Flops F0 - F3 feed the Stack. A LOW level on the  $\overline{\text{TTS}}$  Input attempts to initiate a "fall-through" action. If the top location of the Stack is empty, data is loaded into the Stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the  $\overline{\text{IRF}}$  output to the  $\overline{\text{TTS}}$  input.

Data falls through the Stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403, as in most modern FIFO designs, the  $\overline{\rm MR}$  input only initializes the Stack control section and does not clear the data.

#### **OUTPUT REGISTER (DATA EXTRACTION):**

The Output Register receives 4-bit data words from the bottom Stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status and control signals. Figure 2 is a conceptual logic diagram of the output section.




Fig. 3
FINAL POSITIONS IN A 9403 RESULTING
FROM A 64-BIT SERIAL TRAIN

#### PARALLEL DATA EXTRACTION:

When the FIFO is empty after a LOW pulse is applied to  $\overline{MR}$ , the Output Register Empty ( $\overline{ORE}$ ) Output is LOW. After data has been entered into the FIFO and has fallen through to the bottom Stack location, it is transferred into the output register, provided the "Transfer Out Parallel" (TOP) Input is HIGH, and the  $\overline{OES}$  Input is LOW. As a result of the data transfer  $\overline{ORE}$  goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW,  $\overline{ORE}$  will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next LOW-to-HIGH transition of TOP transfers the next word (if available) into the output register as explained above. During parallel data extraction,  $\overline{TOS}$ ,  $\overline{CPSO}$ , and  $\overline{OES}$  should be LOW.

#### SERIAL DATA EXTRACTION:

When the FIFO is empty after a LOW pulse is applied to  $\overline{MR}$ , the Output Register Empty ( $\overline{ORE}$ ) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom Stack location, it is transferred into the output shift register provided the "Transfer Out Serial" ( $\overline{TOS}$ ) is LOW. TOP must be HIGH, and  $\overline{OES}$  and  $\overline{CPSO}$  must be LOW. As a result of the data transfer  $\overline{ORE}$  goes HIGH indicating valid data in the shift register. The 3-state serial Data Output  $O_S$  is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of  $\overline{CPSO}$ . The fourth transition empties the shift register, forces  $\overline{ORE}$  LOW and disables the serial output  $O_S$ . For serial operation the  $\overline{ORE}$  output may be tied to the  $\overline{TOS}$  input, requesting a new word from the Stack as soon as the previous one has been shifted out.

#### **EXPANSION:**

Vertical Expansion — The 9403 may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in Figure 4. Using the same technique, any FIFO of 15n + 1 words by four bits can be constructed. Note that expansion does of sacrifice any of the FIFO's flexibility for serial/parallel input and output.




Fig. 4
A VERTICAL EXPANSION SCHEME

**Horizontal Expansion** — The 9403 may also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in Figure 5. Using the same technique, any FIFO of 16 words by 4 X n bits can be constructed. When expanding in the horizontal direction, it is usual to connect the  $\overline{\text{IRF}}$  and  $\overline{\text{ORE}}$  outputs of the right most device (most significant device) to the  $\overline{\text{TTS}}$  and  $\overline{\text{TOS}}$  inputs respectively of all devices to the left (less significant devices) to guarantee that no operation is initiated before all devices are ready.

As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the FIFO's flexibility for serial/parallel input and output.





Fig. 5
A HORIZONTAL EXPANSION SCHEME



Horizontal and Vertical Expansion — The 9403 can be expanded in both the horizontal and vertical direction without any external parts and without sacrificing any of the FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of  $15n_1 + 1$  words by 4 X  $n_2$  bits can be constructed.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.




Fig. 7 SERIAL DATA ENTRY FOR ARRAY OF FIG. 6




Fig. 8 SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6




Fig. 9
FINAL POSITION OF A 496-BIT SERIAL INPUT

#### INTERLOCKING CIRCUITRY:

Most conventional FIFO designs provide status signals analogous to  $\overline{\text{IRF}}$  and  $\overline{\text{ORE}}$ . However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 9403 array of Figure 6 devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.

In a similar fashion, the  $\overline{ORE}$  outputs of slaves will not go HIGH until their  $\overline{OES}$  input has gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the  $\overline{IRF}$  output of the final slave in that row goes LOW and that output data for the array may be extracted when the  $\overline{ORE}$  of the final slave in the output row goes HIGH.

The row master is established by connecting its IES input to ground while a slave receives its IES input from the IRF output of the next higher priority device. When an array of 9403 FIFOs is initialized with a LOW on the MR inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the master latch is set. Whenever TTS goes LOW the request initialization flip-flop will be set. If the master latch is HIGH, the input register will be immediately initialized and the request initialization flip-flop reset. If the master latch is reset, the input register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a  $\overline{TOS}$  or  $\overline{TOP}$  input initiates a load-from-stack operation and sets the ORE request flip-flop. If the master latch is set, the last Output Register flip-flop is set and  $\overline{ORE}$  goes HIGH. If the master latch is reset, the  $\overline{ORE}$  output will be LOW until an  $\overline{OES}$  input is received.

TABLE 1

OUTPUT CONDITION	INTERNAL STATE					
	Master Operation — IES LOW when Initialized	Slave Operation — IES HIGH when Initialized				
IRF LOW	Input Register Full	Input Register Full and IES LOW				
ORE HIGH	Output Register not Full	Output Register not Full and OES LOW				

Table 1 summarizes master/slave status outputs.




Fig. 10
CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

OV/MDOI	DA DAMETER.			LIMIT	S	UNITS	TEGT CONDITIONS (No. 41)	
SYMBOL	PARAMETER		MIN	TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
V <sub>1H</sub>	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Vol	tage
	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Volt	-000
VIL	Imput EOW Voltage	xc			8.0	Ů	Guaranteed input EOW Voit	.age
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.9	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
	Output HIGH Voltage	XM	2.4	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA	
VOH	Q <sub>S</sub> , QRE, OES	XC	2.4	3.4		V	ν C.C. – IVIIIV, ΙΟΗ – –400 μρ	`
V	Output HIGH Voltage, Q <sub>0</sub> -Q <sub>3</sub>	XM	2.4	3.4		V	$I_{OH} = -2.0 \text{ mA}$ $I_{OH} = -5.7 \text{ mA}$ $V_{CC} = N$	ALNI
VOH	Output High Voltage, $\alpha_0 - \alpha_3$	xc	2.4	3.1			I <sub>OH</sub> = -5.7 mA	VIII 4
\/ a .	Output LOW Voltage, Q <sub>0</sub> -Q <sub>3</sub> , Q <sub>S</sub>			0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}$	
VOL				0.35	0.5	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	
\/ - ·	0			0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	ALN
VOL	Output LOW Voltage, ORE, OES			0.35	0.5		I <sub>OL</sub> = 8.0 mA	VIII V
lozh	Output Off Current HIGH, Q <sub>0</sub> -C	13, Ω <sub>S</sub>			100	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.4 V	', V <sub>E</sub> = 2 V
lozL	Output Off Current LOW, Q0-Q	3, Q <sub>S</sub>			-100	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.5 V	', V <sub>E</sub> = 2 V
1 .	I			1.0	40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΊΗ	Input HIGH Current				1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
L	Input LOW Current, all except O	ES			-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
ЧL	OES				-0.86	MA	ACC - MAY, AIM - 0.4 A	
IOS	Output Short Circuit Current, OF	RE, OES	-10		-42	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
los	Output Short Circuit Current, Q0	−03, 0 <sub>S</sub>	-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0, (N	ote 3)
Icc	Supply Current			105	160	mA	V <sub>CC</sub> = MAX, Inputs Open	

#### FAIRCHILD • 9403

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C.
   Not more than one output should be shorted at a time.

## AC CHARACTERISTICS: $V_{CC}$ = 5.0 V, $C_L$ = 15 pF, $T_A$ = 25°C

OVMOOL	PARAMETER		LIMIT	s	LINUTC	COMMENTS
SYMBOL			TYP	MAX	UNITS	COMMENTS
<sup>t</sup> PHL	Propagation Delay, Negative-Going CP to IRF Output		18		ns	Stack not full, PL LOW, Figures 11 & 12
tPLH	Propagation Delay, Negative-Going TTS to IRF		50		ns	
<sup>t</sup> PLH	Propagation Delay, Negative-Going CPSO		30			Serial Output OES LOW, TOP HIGH,
<sup>t</sup> PHL	to Q <sub>S</sub> Output		20		ns	Figures 13 & 14
tPLH	Propagation Delay, Positive-Going TOP		42			EO, CPSO LOW, Figure 15
tPHL	to Outputs $Q_0 - Q_3$		32		ns	EO, CF3O EOW, Figure 15
<sup>t</sup> PHL	Propagation Delay, Negative-Going CPSO to ORE		35			Serial Output OES LOW, TOP HIGH,
<sup>t</sup> PLH	Propagation Delay, Positive-Going TOS to ORE				ns	Figures 13 & 14
<sup>t</sup> PHL	Propagation Delay, Negative-Going TOP to ORE					Parallel Output, EO, CPSO LOW,
<sup>t</sup> PLH	Propagation Delay, Positive-Going TOP to ORE		45		ns	Figure 15
tft	Fall Through Time		450	,	ns	TTS connected to IRF TOS connected to ORE IES, OES, EO, CPSO LOW, TOP HIGH, Figure 16
<sup>t</sup> PLH	Propagation Delay, Negative-Going TOS to Positive-Going ORE		48		ns	Data in stack, TOP HIGH, Figures 13 & 14
<sup>t</sup> PHL	Propagation Delay, Positive-Going PL to Negative-Going IRF		35		ns	Stack not full, Figures 17 & 18

## AC SET-UP REQUIREMENTS: $V_{CC}$ = 5.0 V, $C_L$ = 15 pF, $T_A$ = 25°C

	DA DAMETER		LIMIT	S			
SYMBOL	PARAMETER		TYP	MAX	UNITS	COMMENTS	
<sup>t</sup> PWH	CPSI Pulse Width (HIGH)		25		ns	Cont (-1) BL LOW 5: 44 9 49	
<sup>t</sup> PWL	CPSI Pulse Width (LOW)		12		ns	Stack not full, PL LOW, Figures 11 & 12	
tPWH	PL Pulse Width (HIGH)		30		ns	Stack not full, Figures 17 & 18	
<sup>t</sup> PWL	TTS Pulse Width (LOW) Serial or Parallel Mode		6.0		ns	Stack not full, Figures 11, 12, 17, 18	
<sup>t</sup> PWL	MR Pulse Width (LOW)		15		ns	Figure 16	
tPWH	TOP Pulse Width (HIGH)		17		ns	CPSO LOW, Data available in stack,	
tPW L	TOP Pulse Width (LOW)		25		ns	Figure 15	
tPWH	CPSO Pulse Width (HIGH)		16		ns	TORUMOU D	
<sup>t</sup> PWL	CPSO Pulse Width (LOW)		20		ns	TOP HIGH, Data in stack, Figures 13 & 14	
t <sub>s</sub>	Set-Up Time D <sub>S</sub> to Negative CPSI		20		ns	PL LOW, Figures 11 & 12	
t <sub>s</sub>	Set-Up Time, TTS to IRF Serial or Parallel Mode		0		ns	Figures 11, 12, 17, 18	
t <sub>s</sub>	Set-Up Time Negative-Going ORE to Negative-Going TOS		0		ns	TOP HIGH, Figures 13 & 14	
t <sub>rec</sub>	Recovery Time MR to any Input		5.0		ns	Figure 16	




Fig. 11
SERIAL INPUT, UNEXPANDED OR MASTER OPERATION

Conditions: Stack not full, IES, PL LOW




Fig. 12 SERIAL INPUT, EXPANDED SLAVE OPERATION

Conditions: Stack not full, IES HIGH when initialized, PL LOW




Fig. 13
SERIAL OUTPUT, UNEXPANDED OR MASTER OPERATION

Conditions: Data in stack, TOP HIGH, IES LOW when initialized, OES LOW




Fig. 14 SERIAL OUTPUT, SLAVE OPERATION

Conditions: Data in stack, TOP HIGH, IES HIGH when initialized




Fig. 15
PARALLEL OUTPUT, 4-BIT WORD OR MASTER IN PARALLEL EXPANSION

Conditions: IES LOW when initialized, EO, CPSO LOW. Data available in stack





Fig. 16 FALL THROUGH TIME

Conditions: TTS connected to IRF, TOS connected to ORE, IES, OES, EO, CPSO LOW, TOP HIGH



#### NOTES:

- 1. Initialization requires a master reset to occur after power has been applied.
- 2. TTS normally connected to IRF.
- 3. If stack is full, IRE will stay LOW.

Fig. 17
PARALLEL LOAD MODE, 4-BIT WORD (UNEXPANDED) OR MASTER IN PARALLEL EXPANSION

Conditions: Stack not full, IES LOW when initialized




Fig. 18
PARALLEL LOAD, SLAVE MODE

Conditions: Stack not full, device initialized (Note 1) with  $\overline{\text{IES}}$  HIGH

## 9404

## DATA PATH SWITCH

FAIRCHILD MACROLOGIC™ TTL

**DESCRIPTION** — The 9404 Data Path Switch (DPS) is a combinatorial array for closing data path loops around arithmetic/logic networks such as the 9405 (Arithmetic Logic Register Stack). A total of 30 instructions (see Table 1) facilitate logic shifting, masking, sign extension, introduction of common constants and other operations.

The 5-bit Instruction Word Inputs  $(1_0-1_4)$  selects one of the thirty instructions operating on two sets of 4-bit Data Inputs  $(\overline{D}_0-\overline{D}_3,\overline{K}_0-\overline{K}_3)$ . Left Input  $(\overline{LI})$  and Left Output  $(\overline{LO})$  and Right Input  $(\overline{RI})$  and Right Output  $(\overline{RO})$  are available for expansion in 4-bit increments. An active LOW Output Enable Input  $(\overline{EO})$  provides 3-state control of the Data Outputs  $(\overline{O}_0-\overline{O}_3)$  for bus oriented applications.


The 9404 is a member of Fairchild's MACROLOGIC TTL family and is fully compatible with all TTL families.

- EXPANDABLE IN MULTIPLES OF FOUR BITS
- 20 ns DELAY OVER 16-BIT WORD (EXCEPT SIGN EXTEND FUNCTION)
- TWO 4-BIT DATA INPUT BUSSES
- 4-BIT DATA OUTPUT BUS WITH 3-STATE OUTPUT BUFFERS
- USEFUL FOR BYTE MASKING AND SWAPPING
- PROVIDES ARITHMETIC OR LOGIC SHIFT
- PROVIDES FOR SIGN EXTENSION
- GENERATES COMMONLY USED CONSTANTS
- PURELY COMBINATORIAL NO CLOCKS REQUIRED
- PACKAGED IN SLIM 24-PIN PACKAGE


PIN NAMES		LOADIN	(Note a)
FIIN INAINES		HIGH	LOW
$\bar{D}_0$ - $\bar{D}_3$	D-Bus Inputs (active LOW)	0.5 U.L.	0.23 U.L.
$\overline{K}_{0}$ - $\overline{K}_{3}$	K-Bus Inputs (active LOW)	0.5 U.L.	0.23 U.L.
1 <sub>0</sub> -1 <sub>4</sub> Li	Instruction Word Input	0.5 U.L.	0.23 U.L.
	Shift Left Input (active LOW)	0.5 U.L.	0.23 U.L.
LO	Shift Left Output (active LOW) (Note b)	10 U.L.	5.0 U.L.
RI	Shift Right Input (active LOW)	0.5 U.L.	0.23 U.L.
RO	Shift Right Output (active LOW) (Note b)	10 U.L.	5.0 U.L.
EO	Output Enable Input (active LOW)	0.5 U.L.	0.23 U.L.
$\bar{o}_0$ - $\bar{o}_3$	Data Output (active LOW) (Note b)	130 U.L.	10 U.L.

#### NOTES:

- a) 1 Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW
- b) Output current measured at VOUT = 0.5 V



## CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Nata -)

V<sub>CC</sub> = Pin 24 GND = Pin 12 O = Pin Number

#### FAIRCHILD • 9404




TABLE 1
INSTRUCTION SET FOR THE 9404

INPUTS	OUTPUTS	FUNCTION	INPUTS	OÚTPUTS	
14 13 12 11 10	$\overline{o}_3 \ \overline{o}_2 \ \overline{o}_1 \ \overline{o}_0$	FUNCTION	14 13 12 11 10	$\overline{\text{LO}}$ $\overline{\text{O}}_3$ $\overline{\text{O}}_2$ $\overline{\text{O}}_1$ $\overline{\text{O}}_0$ $\overline{\text{RO}}$	FUNCTION
LLLLL	LLLL	Byte Mask	HLLLL	RI RI RI RI	K-Bus Sign Extend
LLLLH	нннн	Byte Mask	HLLLH	$\overline{K}_3$ $\overline{K}_3$ $\overline{K}_2$ $\overline{K}_1$ $\overline{K}_0$	K-Bus Sign Extend
LLLHL	LLLH	Minus "2" in 2s Comp(1)	нььнь	RI RI RI RI RI	D-Bus Sign Extend
LLLHH	LLLL	Minus "1" in 2s Comp(1)	нььнн	$\overline{D}_3$ $\overline{D}_3$ $\overline{D}_2$ $\overline{D}_1$ $\overline{D}_0$	D-Bus Sign Extend
LLHLL	$\overline{D}_3 \ \overline{D}_2 \ \overline{D}_1 \ \overline{D}_0$	Byte Mask D-Bus	нгнгг	$\overline{D}_3$ $\overline{D}_2$ $\overline{D}_1$ $\overline{D}_0$ $\overline{R}_1$	D-Bus Shift Left
LLHLH	нннн	Byte Mask D-Bus	нгнгн	$\overline{K}_3$ $\overline{K}_2$ $\overline{K}_1$ $\overline{K}_0$ $\overline{R}_1$	K-Bus Shift Left
LLHHL	$\overline{D}_3 \ \overline{D}_2 \ \overline{D}_1 \ \overline{D}_0$	Byte Mask D-Bus	нінні	$\overline{\square}$ $\overline{\square}_3$ $\overline{\square}_2$ $\overline{\square}_1$ $\overline{\square}_0$	D-Bus Shift Right
LLHHH	LLLL	Byte Mask D-Bus	нгннн	$\overline{D}_3$ $\overline{D}_3$ $\overline{D}_2$ $\overline{D}_1$ $\overline{D}_0$	D-Bus Shift Right Arith(2)
LHLLL	ь н н н	Negative Byte Sign Mask	HHLLL	$\overline{LI} \ \overline{K}_3 \ \overline{K}_2 \ \overline{K}_1 \ \overline{K}_0$	K-Bus Shift Right
LHLLH	нннн	Positive Byte Sign Mask	HHLLH	$\overline{K}_3$ $\overline{K}_3$ $\overline{K}_2$ $\overline{K}_1$ $\overline{K}_0$	K-Bus Shift Right Arith(2)
LHLHL	$\overline{K}_3 \ \overline{K}_2 \ \overline{K}_1 \ \overline{K}_0$	Byte Mask K-Bus	нньнь	$\overline{K}_3 \ \overline{K}_2 \ \overline{K}_1 \ \overline{K}_0$	Byte Mask K-Bus
LHLHH	LLLL	Byte Mask K-Bus	ннгнн	нннн	Byte Mask K-Bus
LHHLL	$\overline{D}_3 \ \overline{D}_2 \ \overline{D}_1 \ \overline{D}_0$	Load Byte	ннньь	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Complement D-Bus
LHHLH	$\overline{K}_3$ $\overline{K}_2$ $\overline{K}_1$ $\overline{K}_0$	Load Byte	нннгн	K <sub>3</sub> K <sub>2</sub> K <sub>1</sub> K <sub>0</sub>	Complement K-Bus
LHHHL	н н н ∟	Plus "1"	ннннь		Undefined (Reserved)
гнннн	нннн	Zero	ннннн		Undefined (Reserved)

H = HIGH Level

(1) Comp = Complement

L = LOW Level

(2) Arith = Arithmetic

**FUNCTIONAL DESCRIPTION** — The 9404 Data Path Switch combines the functions of a dual 4-input multiplexer, a true/complement one/zero generator, and a shift left/shift right array.

As shown in Table 1, there are two shift right modes. The arithmetic right shift preserves the sign bit in the most significant position while the logic shift moves all positions. Right shift is defined as a 1-bit shift toward the least significant position.

For half-word arithmetic the 9404 provides instructions which extend the sign bit left through the more significant slices. Shift linkages are available as individual inputs and outputs for complete flexibility.

The 9404 may be used to generate constants +1, 0, -1 and -2 in 2s complement notation.

9404 ARRAYS — Arrays of larger than 4-bit word lengths are easily obtained. Figure 1 illustrates a 16-bit array constructed using four devices; device 1 is the least significant and device 4 is the most significant slice. Within each slice, inputs and outputs with '0' subscript are the least significant bits.

The I $_1$  through I $_4$  inputs of all devices are bussed. These four bus lines together with the I $_0$  inputs of the devices form an 8-bit instruction bus to control the array. In some applications, it may be possible to connect the I $_0$  inputs of devices 1 & 2 together and the I $_0$  Inputs of devices 3 & 4 together, so that only six bits are needed to control the arrays. Connecting the  $\overline{L0}$  of device 1 to  $\overline{R1}$  of device 2,  $\overline{L0}$  of device 2 to  $\overline{R1}$  of device 3, etc. provides left shift (i.e., shift towards most significant bit) and sign extension. From Table 1 it can be seen that "sign extend" consists of two adjacent instructions differing only in I $_0$ ; one of these instructions connects the most significant bit of the selected input bus (i.e.,  $\overline{D3}$  or  $\overline{K3}$ ) to the  $\overline{L0}$  output while the other instruction forces the output bus and  $\overline{L0}$  to the  $\overline{R1}$  input. In a similar fashion right shift operation is accomplished by connecting the  $\overline{L1}$  input of a device to the  $\overline{R0}$  of the next more significant device.




Fig. 1 16-BIT 9404 ARRAY

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			LINUTC	TECT COMPLETIONS (No. 14)		
			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage XM				0.7	V	Guaranteed Input LOW Voltage		
	Imput East Voltage	xc			8.0	· ·	Sauranteed input Eovi Voltage		
$v_{CD}$	Input Clamp Diode Volta	ge		-0.9	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	XM	2.4	3.4		V	V		
	LO, RO	xc	2.4	3.4		]	$V_{CC}$ = MIN, $I_{OH}$ = $-400 \mu A$		
V <sub>OH</sub>	Output HIGH Voltage	XM	2.4	3.4		V	IOH = -2.0 mA		
	$\overline{o}_0$ - $\overline{o}_3$	xc	2.4	3.1		]	I <sub>OH</sub> = -5.7 mA	V <sub>CC</sub> = MIN	
loн	Output HIGH Current				100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = 5.5 V		
VOL	Output LOW Voltage LO, RO			0.3	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8.0 mA		
				0.4	0.5	V			
VOL	Output LOW Voltage			0.3	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8.0 mA		
	$\overline{o}_0$ - $\overline{o}_3$			0.4	0.5	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA		
lozh	Output Off Current HIGH			100	μА	V <sub>CC</sub> = MAX, V <sub>OU</sub>	r = 2.4 V, V <sub>E</sub> = 0.8		
lozL	Output Off Current LOW				-100	μА	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.5 V, V <sub>E</sub> = 0.		
I <sub>IH</sub>	Input HIGH Current			1.0	40	μΑ	$\mu$ A $V_{CC} = MAX, V_{IN} = 2.7 V$		
					1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	5.5 V	
IIL.	Input LOW Current			-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	0.4 V		
los	Output Short Circuit Cur	-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OU</sub>	r = 0 V (Note 3)		
¹cc	Supply Current		76		mA	V <sub>CC</sub> = MAX, Input	s Open		

#### NOTE

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C.
- 3. Not more than one output should be shorted at a time.

#### FAIRCHILD • 9404

AC CHARACTERISTICS:	$V_{CO} = 5.0 \text{ V}$	$\Gamma_{\Lambda} = 25^{\circ}C$	$C_{L} = 15 \text{ nF}$
AU UHAKAU LEKISTIUS:	v c c = b.u v	$I \Lambda = 25 G$	1.1 = 15 DF

SYMBOL	DADAMETED	LIMITS				TEGT CONDITIONS
	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS
tPLH tPHL	Propagation Delay, Data Inputs $(\overline{D}_0 - \overline{D}_3, \overline{K}_0 - \overline{K}_3)$ to Output $(O_0 - O_3)$		20		ns	
tPLH tPHL	Propagation Delay, Data Inputs $(\overline{D}_0-\overline{D}_3,\overline{K}_0-\overline{K}_3)$ to Shift Outputs $(\overline{LO},\overline{RO})$		18		ns	
tPLH tPHL	Propagation Delay, RI to LO		25		ns	EO LOW
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Instruction Word ( $I_0$ - $I_5$ ) to Data Outputs ( $\overline{O}_0$ - $\overline{O}_3$ )		22		ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Instruction Word (I <sub>O</sub> -I <sub>5</sub> ) to Shift Outputs (RO, LO)		22		ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Enable Delay, $\overline{\text{EO}}$ to Outputs $(\overline{\text{O}}_0 - \overline{\text{O}}_3)$		12		ns	
tPLZ tPHZ	Disable Delay, EO to Outputs ( $\overline{O}_0$ – $\overline{O}_3$ )		8		ns	

# 9405 ARITHMETIC LOGIC REGISTER STACK

FAIRCHILD MACROLOGIC™ TTL

**DESCRIPTION** — The Arithmetic Logic Register Stack (ALRS) is designed to implement general registers in high performance programmable digital systems. The device contains a 4-bit arithmetic logic unit (ALU), an 8-word by 4-bit RAM, and associated control logic. The ALU implements eight arithmetic and logic functions where one 4-bit operand is supplied from an external source (input data bus) and the second 4-bit operand is supplied internally from one of the eight RAM words selected by the Address Inputs ( $A_0$ - $A_2$ ). The result of the operation is loaded into the same RAM location and simultaneously, is loaded into the output register making it available at the 3-state output data bus,


The 9405 operates on four bits of data but features are provided for expansion to longer word lengths. Carry Propagate and Carry Generate Outputs are provided for an external carry lookahead where maximum operating speed is required. In applications where high speed arithmetic is not needed, ripple expansion may also be implemented. The 9405 provides three status signals: Zero, Negative and Overflow. These qualify the result of an operation. The 9405 is a member of Fairchild's MACROLOGIC TTL family and is fully compatible with all TTL families.

- EIGHT GENERAL REGISTERS/ACCUMULATORS IN A SINGLE PACKAGE
- HIGH SPEED 10 MHz MICROINSTRUCTION RATE
- EXPANDABLE IN MULTIPLES OF FOUR BITS
- PROVIDES FOR RIPPLE OR LOOKAHEAD CARRY
- IMPLEMENTS 64 MICROINSTRUCTIONS
- PROVIDES STATUS ZERO, NEGATIVE, AND OVERFLOW
- 3-STATE OUTPUTS
- 24-PIN PACKAGE

DIN NAMES		LOADING	(Note a)
PIN NAMES		HIGH	LOW
$\bar{D}_0 - \bar{D}_3$	Data Inputs (Active LOW)	0.5 U.L.	0.23 U.L.
$A_0-A_2$	Address Instruction Inputs	0.5 U.L.	0.23 U.L.
10-12	ALU Instruction Inputs (Note b)	0.5 U.L.	0.23 U.L.
MSS	Most Significant Slice Input (Active HIGH)	0.5 U.L.	0.23 U.L.
CP	Clock Input	0.5 U.L.	0.23 U.L.
EO	Output Enable Input (Active LOW)	0.5 U.L.	0.23 U.L.
ĒX	Execute Input (Active LOW)	0.5 U.L.	0.23 U.L.
$O_0 - O_3$	Data Outputs (Active LOW)	130 U.L.	10 U.L.
$\overline{W}$	Ripple Carry Output (Active LOW) (Note c)	10 U.L.	5 U.L.
$\overline{X}$	Carry Propagate Output (Note d)	10 U.L.	5 U.L.
Ÿ	Carry Generate Output (Note e)	10 U.L.	10 U.L.
Z	Zero Status Output (Active HIGH, Open		5 U.L.
	Collector) (Note f)		

#### NOTES:

- a) 1 Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW (0.5 V).
- b) lo used also for Carry Input on lesser significant slices.
- c) W Output also carries instruction information.
- d)  $\overline{X}$  Output provides Negative Status (active LOW) on most significant slice.
- e)  $\overline{Y}$  Output provides Overflow Status (active LOW) on most significant slice.
- f) An external pull-up resistor is required to supply HIGH level drive capability.



# **BLOCK DIAGRAM** MSS 8 CONTROL <u>0</u> ^ <u>9</u> z 10 3 <u>@</u> ō<sub>0</sub> <u>®</u> ō₁ 11 5 F1 INSTRUCTION DECODER OUTPUT REGISTER F<sub>2</sub> <u>16</u> $\bar{o}_2$ 12 6 F<sub>3</sub> <u>14</u> ō₃ $\begin{array}{c} \overline{D}_0 \\ \overline{D}_1 \\ \overline{D}_2 \\ \overline{D}_3 \\ \hline \overline{D}_3 \\ \end{array}$ WE Do D1 D2 D3 Α1 8 X 4 RAM ALU Α2 $\mathbf{Q}_0$ $\mathbf{Q}_1$ $\mathbf{Q}_2$ $\mathbf{Q}_3$ $Q_0$ $a_1$ LATCH D<sub>2</sub> $\mathbf{q}_2$ $a_3$ A<sub>0</sub> 3 4 4 A<sub>2</sub> 7 CP EX

TABLE 1 **INSTRUCTION FIELD ASSIGNMENT** 

12 11 10	INTERNAL OPERATION						
LLL	Rx plus D-Bus plus 1 → Rx	Accumulate					
LLH	Rx plus D-Bus → Rx	Accumulate					
LHL	Rx • D-Bus → Rx	Logic AND					
LHH	D-Bus → Rx	Load					
HLL	Rx → Output Register	Output					
HLH	Rx + D-Bus →	Logic OR					
HHL	Rx ⊕ D-Bus → Rx	Exclusive OR					
ннн	D-Bus → Rx	Load Complement					

#### NOTES:

- Rx is the RAM location addressed by A<sub>0</sub>-A<sub>2</sub>.
   The result of any operation is always loaded into the Output Register.

**FUNCTIONAL DESCRIPTION** — As shown in the Block Diagram the 9405 Arithmetic Logic Register Stack (ALRS) consists of a 4-bit ALU, an 8-word by 4-bit RAM with output latches, an instruction decode network, control logic and a 4-bit Output Register.

The ALU receives the active LOW input data  $(\overline{D}_0-\overline{D}_3)$  as one operand while the RAM provides the second operand through latches. The ALU output is stored in both the RAM and output register. The active LOW Output Data Bus  $(\overline{D}_0-\overline{D}_3)$  is obtained from the output register through 3-state buffers. An active LOW Output Enable  $(\overline{EO})$  input controls these buffers; a HIGH level  $\overline{EO}$  disables the buffers (high impedance state).

The instruction bus for the 9405 consists of two fields, A and I;  $A_0$ - $A_2$  specify the desired location of the RAM and  $I_0$ - $I_2$  specify the desired function to be performed. Table 1 lists Instruction Field Code assignments. Thus, the 9405 provides eight registers ( $R_0$ - $R_7$ ) and eight different operations may be performed on any of these registers. The  $I_0$ - $I_2$  Inputs are decoded by the instruction decode network to generate necessary control signals for the ALU. The ALU also generates and transmits to the control logic the following signals: Carry Out, Carry Propagate, Carry Generate, Negative Status and Overflow Status. The control logic manipulates the status signals as a function of  $I_0$ - $I_2$  and a control input MSS. A HIGH on the MSS Input declares the most significant slice in a 9405 array (the diode-input on MSS allows it to be tied directly to  $V_{CC}$ ). All devices, except the most significant 9405 should have a LOW level (ground) on the MSS Input. The control logic generates three device outputs,  $\overline{W}$ ,  $\overline{X}$  and  $\overline{Y}$  for arrayed operation. An all zero result from the ALU is decoded and presented at the open collector Zero Status (Z) Output.

The  $I_0$  input serves a dual purpose. For arithmetic instructions, it is used as the carry input and for non-arithmetic instructions it serves as an instruction input. This is possible because only two arithmetic instructions require carry. The dual purpose use of  $I_0$  plays an important role in 9405 expansion schemes.

**OPERATION** — The 9405 operates on a single clock. CP and  $\overline{EX}$  are inputs to a 2-input active LOW AND gate. A microcycle starts as the clock goes HIGH. For normal operation the Execute  $(\overline{EX})$  is LOW. Data is read from the RAM through enabled latches and applied as one operand to the ALU. Data inputs  $(\overline{D}_0 - \overline{D}_3)$  are applied to the ALU as the other operand and the operation as determined by instruction lines  $I_0 - I_2$  is executed. When CP is LOW, the latches are disabled and the result of the operation is written back into the RAM provided that  $\overline{EX}$  is LOW. The A lines must obviously be held stable during this time. On the LOW-to-HIGH CP transition, the result of the operation is loaded into the output register and a new microcycle can start. If  $\overline{EX}$  is held HIGH, the operation selected by the I and A Inputs is performed, but the result is not written back into the RAM and is not clocked into the output register.

**9405** ARRAYS — The 9405 is organized to operate on a 4-bit wide data bus but can easily be expanded for longer words. Expansion requires that carries from lesser significant slices be propagated towards the most significant slice. The 9405 provides full lookahead capability for high speed arithmetic. Appropriate Carry Generate  $(\overline{Y})$  and Carry Propagate  $(\overline{X})$  outputs are provided so that only one external carry lookahead generator is needed for every four 9405s. When speed is not a prime consideration, it is possible to implement ripple carry expansion.

In arrayed operation, it is common to bus the  $\overline{\text{EX}}$ ,  $\overline{\text{CP}}$  and  $\overline{\text{EO}}$  Inputs of all devices. The Z Output is open collector and is normally OR-tied with the other devices and to an external load resistor so that a HIGH level indicates a zero result from an operation in the array.

Figure 1 shows a ripple carry 16-bit wide array using four 9405s. The MSS input is tied to  $V_{CC}$  on the most significant slice (ALRS 4); the MSS inputs of the other devices are tied to ground. The instruction bus of this array consists of A-Field and I-Field. A-Field is obtained by connecting corresponding A inputs of all four devices. The  $I_0$  input of device 1 (i.e., least significant slice) in conjunction with the bussed  $I_1$ ,  $I_2$  Inputs forms the I-Field for the array. The  $I_0$  Inputs of devices 2, 3 and 4 are connected to the  $\overline{W}$  Outputs of devices 1, 2 and 3 respectively. The ALU network generates the carry propagate output. The control logic operates on this signal as a function of  $I_1$  and  $I_2$  to generate the  $\overline{W}$  Output. If both  $I_1$  and  $I_2$  are LOW (i.e., an arithmetic instruction), the  $\overline{W}$  Output is the carry output of that slice. In case of non-arithmetic instructions, it assumes the state of the  $I_0$  input. Thus, in Figure 1, if an arithmetic instruction is specified, carry propagates through the  $\overline{W}$  Output to  $I_0$  Input of the next higher significant slice. On the other hand, non-arithmetic instructions effectively connect all  $I_0$  Inputs together to form the I-Field for the array. The  $\overline{W}$  Output of device 4 is the carry output from the array. The control logic also generates  $\overline{X}$  and  $\overline{Y}$  Outputs which participate in expansion when full carry lookahead is required. These outputs are normally ignored in ripple expansion except for the most significant slice. In the most significant slice,  $\overline{X}$  and  $\overline{Y}$  correspond to Negative and Overflow status signals.

Thus,  $\overline{X}$  Output of device 4 is LOW, if the result of an operation has its most significant bit as "1" (i.e., negative result). Similarly a LOW level on  $\overline{Y}$  output of device 4 indicates that arithmetic overflow has occurred. If the two operands have the same sign and the result has opposite sign, then it is assumed that an overflow has occurred. It should be noted that  $\overline{W}$ ,  $\overline{X}$  and  $\overline{Y}$  are not controlled by  $\overline{EX}$  or CP. Figure 2 shows a 16-bit array with full carry lookahead expansion. Implementation of the lookahead scheme requires the use of an external 93S42/74S182 in addition to the four 9405s in the array. Since device 1 is the least significant and device 4 is the most significant slice, the MSS Inputs of the first three devices are connected to ground while device 4 has a HIGH at this input. The A-Field for the array instruction bus is obtained by connecting corresponding A Inputs of all four devices. Bussed I<sub>1</sub> and I<sub>2</sub> Inputs together with the I<sub>0</sub> Input of device 1 form the I-Field for the array. The I<sub>0</sub> Inputs for devices 2, 3 and 4 are obtained from the 93S42/74S182 Carry Outputs (Cn+x, Cn+y, and Cn+z

respectively). Also the  $\overline{P}$  and  $\overline{G}$  Inputs of 93S42/74S182 are connected to  $\overline{X}$  and  $\overline{Y}$  Outputs of the 9405s as shown. The control logic in the 9405 (see Block Diagram) generates  $\overline{X}$  and Y Outputs as a function of  $I_1$ ,  $I_2$  and MSS Inputs as well as the Carry Generate and Carry Propagate Outputs of the ALU. If the MSS Input of a slice is LOW and an arithmetic instruction is specified, its  $\overline{X}$  Output reflects Carry Propagate and  $\overline{Y}$  reflects Carry Generate Outputs from that slice. For an arithmetic instruction the  $I_0$  Input is treated as carry-in into a slice irrespective of MSS. Thus, whenever  $I_1$  and  $I_2$  are LOW, the array behaves as an adder with full carry lookahead. The  $\overline{W}$  Outputs still reflect carry output, which is ignored for devices 1, 2 and 3. The  $\overline{W}$  Output of device 4 is the carry output from the array. Also, note that the  $I_0$  Input of device 1 is not only an instruction input but also provides the carry input to the array so the  $I_0$  Input of device 1 must be connected to the appropriate 93S42/74S182 input as shown.

When a non-arithmetic instruction is specified to the array, the control logic of the 9405 forces a LOW on  $\overline{X}$  and a HIGH on  $\overline{Y}$  Outputs on all except the most significant slice. An examination of the 93S42/74S182 logic reveals that whenever  $\overline{P}$  is LOW and  $\overline{G}$  is HIGH the associated carry output is the same as the carry input. Thus, in Figure 2 devices 2, 3, and 4 will assume the logic level as that presented to the  $I_0$  Input of device 1 during non-arithmetic instructions effectively bussing  $I_0$  through all four devices. As in the case of ripple expansion  $\overline{X}$  and  $\overline{Y}$  Outputs of device 4 represent Negative and Overflow from the array.




Fig. 1 RIPPLE CARRY EXPANSION




Fig 2. CARRY LOOKAHEAD EXPANSION

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE	(unless otherwise noted)	
---	--------------------------	--

CVMDOL	SYMBOL PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)	
STINIBUL	FANA	MEIEU	MIN	TYP	MAX	UNITS	1EST CONE	JITIONS (Note 1)
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
	Input LOW Voltage	XM			0.7	V	Guaranteed Input	LOW Valence
VIL	Input LOW Voltage	XC			8.0	\ \ \	Guaranteed input	LOW Voltage
V <sub>CD</sub>	Input Clamp Diode Vol	tage		-0.9	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	= -18 mA
Vall	Output HIGH Voltage	XM	2.4	3.4		V	VCC = MIN, IOH	- 4000
Voн	W, X Outputs	XC	2.4	3.4		·	ACC - MIM, IOH	400 μΑ
V	Output HIGH Voltage	XM	2.4	3.4		V	$I_{OH} = -2.0 \text{ mA}$ $I_{OH} = -5.7 \text{ mA}$	V MIN
VOH	$\overline{o}_0, \overline{o}_1, \overline{o}_2, \overline{o}_3$	XC	2.4	3.1		\ \ \ \ \	I <sub>OH</sub> = -5.7 mA	ACC - MILIA
1	Output HIGH Current				100		V NAINI V	- F E V
Іон	Z Output			l	100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub>	- 5.5 V
\/-·	Output LOW Voltage			0.3	0.4	\ \	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 4.0 mA
VOL	$\overline{W}, \overline{X}, Z$			0.4	0.5	V	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 8.0 mA
V	Output LOW Voltage			0.3	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 8.0 mA
VOL	$\overline{O}_0, \overline{O}_1, \overline{O}_2, \overline{O}_3, \overline{Y}$			0.4	0.5	V	V <sub>CC</sub> = MIN, IOL	= 16 mA
lozh	Output Off Current HIC	SH			100	μΑ	V <sub>CC</sub> = MAX, V <sub>OI</sub>	<sub>UT</sub> = 2.4 V, V <sub>E</sub> = 2 V
lozL	Output Off Current LO	W			-100	μΑ	V <sub>CC</sub> = MAX, V <sub>OI</sub>	<sub>UT</sub> = 0.5 V, V <sub>E</sub> = 2 V
1	Input HIGH Current			1.0	40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
ΙН	Input man current				1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 5.5 V
IIL	Input LOW Current				-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V
los	Output Short Circuit Co	ırrent	-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OL</sub>	JT = 0 V (Note 3)
<sup>1</sup> cc	Supply Current			100	160	mA	V <sub>CC</sub> = MAX, Inpu	ıts Open

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C.
   Not more than one output should be shorted at a time.

#### AC SET-UP REQUIREMENTS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , See Fig. 3


SYMBOL	PARAMETER	LIMITS			LINUTC	TEST CONDITIONS	
STIVIBUL.	TANAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tcW	Clock Period		75		ns		
tPWH	Clock Pulse Width (HIGH)		30				
tPWL	Clock Pulse Width (LOW)		20				
tsEX	Set-Up Time, EX to CP		0				
thEX	Hold Time, EX to CP		0				
t <sub>S</sub> A1	Set-Up Time, A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> to Negative Going CP (Note 1)		25		ns		
t <sub>s</sub> A2	Set-Up Time, A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> to Positive Going CP (Note 1)		70		ns		
t <sub>h</sub> A	Hold Time, A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> to Positive Going CP		5		ns		
$t_S\overline{D}$	Set-Up Time, $\overline{D}_0$ , $\overline{D}_1$ , $\overline{D}_2$ , $\overline{D}_3$ to Positive Going CP		45		ns	EX LOW	
thD	Hold Time, $\overline{D}_0$ , $\overline{D}_1$ , $\overline{D}_2$ , $\overline{D}_3$ to Positive Going Clock		-20		ns		
t <sub>s</sub> l	Set-Up Time, I <sub>0</sub> , I <sub>1</sub> , I <sub>2</sub> to Positive Going Clock		50		ns		
thl	Hol dTime, In, In, In to Positive Going Clock		0		ns		

#### NOTE:

<sup>1.</sup> Both set-up times must be met simultaneously.

AC CHARACTERISTICS: VCC = 5.0 V	√ T ∧	= 25°C. (	: = 15 pF	See Fig. 3
---------------------------------	-------	-----------	-----------	------------

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
- INDOL	TANAMETEN	MIN	TYP	MAX	UNITO	1231 CONDITION	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Positive Going CP to $\overline{O}_0$ , $\overline{O}_1$ , $\overline{O}_2$ , $\overline{O}_3$		25		ns	ĒŌ, ĒX LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I $_0$ to $\overline{W}$		15		ns	I <sub>1</sub> or I <sub>2</sub> HIGH	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data $(\overline{\mathbb{D}}_0,\overline{\mathbb{D}}_1,\overline{\mathbb{D}}_2,\overline{\mathbb{D}}_3)$ to $\overline{\mathbb{W}}$		35		ns	I <sub>1</sub> , I <sub>2</sub> LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data $(\overline{D}_0, \overline{D}_1, \overline{D}_2, \overline{D}_3)$ to $\overline{X}, \overline{Y}$		50 25		ns ns	MSS HIGH I <sub>1</sub> , I <sub>2</sub> MSS LOW LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>1</sub> I <sub>2</sub> to $\overline{X}$ , $\overline{Y}$		22		ns	MSS LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data $(\overline{D}_0, \overline{D}_1, \overline{D}_2, \overline{D}_3)$ to Z		55		ns	1 kΩ External Load Resistor to V <sub>CC</sub>	
tPLH Propagation Delay, I <sub>0</sub> to W			40		ns	I <sub>1</sub> , I <sub>2</sub> LOW	
<sup>†</sup> PLH	Propagation Delay, I <sub>1</sub> , I <sub>2</sub> to W		15			1 1 1011	
<sup>t</sup> PHL	Propagation Delay, 11, 12 to W		40		ns	I <sub>1</sub> , I <sub>2</sub> LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	PHL Propagation Delay, D3 to X  PLH Propagation Delay, Address (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> ) to $\overline{X}$ , $\overline{Y}$		50		ns	I <sub>1</sub> , I <sub>2</sub> HIGH MSS HIGH	
<sup>t</sup> PLH <sup>t</sup> PHL			55		ns	I <sub>1</sub> , I <sub>2</sub> LOW MSS LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address $(A_0, A_1, A_2)$ to $\overline{X}$ , $\overline{Y}$		70		ns	I <sub>1</sub> , I <sub>2</sub> LOW MSS HIGH	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address $(A_0, A_1, A_2)$ to $\overline{X}$		70		ns	I <sub>1</sub> , I <sub>2</sub> HIGH MSS HIGH	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address ( $A_0$ , $A_1$ , $A_2$ ) to $\overline{W}$		55		ns	I <sub>1</sub> , I <sub>2</sub> LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> ) to Z	dress (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> ) to Z	70		ns	1 <sub>1</sub> , 1 <sub>2</sub> LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>1</sub> , I <sub>2</sub> to $\overline{X}$ , $\overline{Y}$		20 45		ns ns	I <sub>1</sub> , I <sub>2</sub> LOW MSS HIGH	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I $_0$ to $\overline{X}$ , $\overline{Y}$		50		ns	I <sub>1</sub> , I <sub>2</sub> LOW MSS HIGH	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>I</sub> , I <sub>2</sub> to Z		42		ns	I <sub>1</sub> , I <sub>2</sub> LOW	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, I <sub>0</sub> to Z		25		ns	I <sub>1</sub> , I <sub>2</sub> LOW	
<sup>t</sup> PZH <sup>t</sup> PZL	Enable Delay, $\overline{EO}$ to Outputs $\overline{O}_0$ , $\overline{O}_1$ , $\overline{O}_2$ , $\overline{O}_3$		12		ns		
<sup>t</sup> PLZ <sup>t</sup> PHZ	Disable Delay, $\overline{\text{EO}}$ to $\overline{\text{O}}_0$ , $\overline{\text{O}}_1$ , $\overline{\text{O}}_2$ , $\overline{\text{O}}_3$		10		ns		



#### NOTES:

- a) Delay for logical operation (I<sub>1</sub> or I<sub>2</sub> HIGH)
- b) Delay for arithmetic operation  $(I_1 = I_2 = LOW)$

Fig. 3 ALRS TIMING DIAGRAM

# 9406

# PROGRAM STACK

#### FAIRCHILD MACROLOGIC™ TTL

**DESCRIPTION** — The 9406 is a 16-word by 4-bit "Push-Down Pop-Up" Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 9406 executes 4 instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, the Program Counter (PC) is in the top location of the Stack. As a new PC value is "pushed" into the Stack (Call Operation), all previous PC values effectively move down one level. The top location of the Stack is the current PC. Up to 16 PC values can be stored, which gives the 9406 a 15 level nesting capability. "Popping" the Stack (Return Operation) brings the most recent PC to the top of the Stack. The remaining two instructions affect only the top location of the Stack. In the Branch operation a new PC value is loaded into the top location of the Stack from the  $\overline{D}_0 - \overline{D}_3$  Inputs. In the Fetch operation, the contents of the top Stack location (current PC value) are put on the  $X_0 - X_3$  bus and the current PC value is incremented.


The 9406 may be expanded to any word length without additional logic. 3-State output drivers are provided on the 4-bit Address Outputs ( $X_0-X_3$ ) and Data Outputs, ( $\overline{O}_0-\overline{O}_3$ ); the X-Bus Outputs are enabled internally during the Fetch instruction while the O-bus Outputs are controlled by an Output Enable ( $\overline{EO}_0$ ). Two status outputs, Stack Full ( $\overline{SF}$ ) and Stack Empty ( $\overline{SE}$ ) are provided. The 9406 is a member of Fairchild's 9400 MACROLOGIC TTL family, and is fully compatible with all TTL families.

- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- 10 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADS FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- 24-PIN PACKAGE
- 3-STATE OUTPUTS


PIN NAMES		LOADING	(Note a)
		HIGH	LOW
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	0.5 U.L.	0.23 U.L.
1 <sub>0</sub> , 1 <sub>1</sub> EX	Instruction Inputs	0.5 U.L.	0.23 U.L.
ĒX	Execute Input (Active LOW)	0.5 U.L.	0.23 U.L.
CP	Clock Input	0.5 U.L.	0.23 U.L.
MR	Master Reset Input (Active LOW)	0.5 U.L.	0.23 U.L.
СI	Carry Input (Active LOW)	0.5 U.L.	0.23 U.L.
EO <sub>0</sub>	Output Enable Input (Active LOW)	0.5 U.L.	0.23 U.L.
$\overline{O}_0 - \overline{O}_3$	Output Data Outputs (Active LOW)	130 U.L.	10 U.L.
	(Note b)		
$x_0 - x_3$	Address Outputs (Note b)	130 U.L.	10 U.L.
$\frac{x_0}{co} - x_3$	Carry Output (Active LOW) (Note b)	10 U.L.	5 U.L.
SF	Stack Full Output (Active LOW)	10 U.L.	5 U.L.
	(Note b)		
SE	Stack Empty Output (Active LOW)	10 U.L.	5 U.L.
•	(Note b)		
	(itote b)		

#### NOTES:

- a. 1 unit load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW.
- b. Output fan-out with  $V_{OL} \le 0.5 \text{ V}$ .



# CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — As shown in the Block Diagram, the 9406 consists of an input multiplexer, a 16 X 4 RAM with output latches addressed by the Stack Pointer (SP), an incrementor, control logic, and output buffers. The 9406 is organized around three 4-bit busses; the Input Data Bus  $(\overline{D}_0 - \overline{D}_3)$ , Output Data Bus  $(\overline{D}_0 - \overline{D}_3)$  and the Address Bus  $(X_0 - X_3)$ . The 9406 implements four instructions as determined by Inputs  $\underline{I}_0$  and  $\underline{I}_1$ . (See Table 1). The O-Bus is derived from the RAM output latches and enabled by the active LOW Output Enable  $(\overline{EO}_0)$  Input. The X-Bus is also derived from the output latches; it is enabled internally during the Fetch instruction. Execution of instructions is controlled by the Execute  $(\overline{EX})$  and Clock (CP) Inputs.

**FETCH OPERATION** — The Fetch Operation places the content of the current Program Counter (PC) on the X-Bus. If the Carry In  $\overline{(CI)}$  is LOW, the current PC is incremented in preparation for the next Fetch. If  $\overline{CI}$  is HIGH, the value of the current program is unchanged, (Iterative Fetch).

The instruction code is set up on the I lines when CP is HIGH. The active level LOW Execute  $(\overline{EX})$  is normally set up at this time as well. The control logic interprets  $I_0$  and  $I_1$  and selects the incrementor output as the data source to the RAM via the input multiplexer. The current PC value is loaded into the latches and is available on the O-Bus if  $\overline{EO}_0$  is LOW. When CP is LOW the output latches are disabled from following the RAM output, when both CP and  $\overline{EX}$  are LOW, buffers are enabled, applying the current PC to the X-Bus. The output of the incrementor is written into the RAM during the period when CP and  $\overline{EX}$  are LOW. If  $\overline{CI}$  is LOW, the value stored in the current PC, plus one, is written into the RAM. If  $\overline{CI}$  is HIGH, the current PC is not incremented. Carry Out (CO) is LOW when the contents of the current PC is at its maximum, e.e., all ones and the Carry In  $(\overline{CI})$  is LOW. When CP or EX goes HIGH, writing into the RAM is inhibited and the Address Buffers (X0 – X3) are disabled.

**BRANCH OPERATION** — During a Branch Operation, the Data Inputs  $(\overline{D}_0 - \overline{D}_3)$  are loaded into the current program counter.

The instruction code and the  $\overline{EX}$  Input are set up when CP is HIGH. The Stack Pointer remains unchanged. When CP goes LOW (assuming  $\overline{EX}$  is LOW) the D-Bus Inputs are written into the current PC. The X-Bus drivers are not enabled during a Branch Operation.

**CALL OPERATION** — During a Call Operation the content of the Data Bus is loaded into the top location of the stack and all previous PC values are effectively moved down one level.

The Instruction code and the  $\overline{\mathsf{EX}}$  Input are set up when CP is HIGH. When  $\overline{\mathsf{EX}}$  is LOW, a "one" is added to the Stack Pointer value thus incrementing the RAM address. Since the output latches go to the nontransparent or store mode when CP is LOW, the O-Bus outputs will reflect the RAM output at the CP negative-going transition. If EX goes LOW considerably before CP goes LOW, the O-Bus will correspond to the previous contents of the incremented RAM address after CP goes LOW. If CP goes LOW a very short time after EX, the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

When CP is LOW (assuming  $\overline{EX}$  is LOW) the D-Bus Inputs are written into this new RAM location. On the LOW-to-HIGH CP transition, the incremented Stack Pointer value is loaded into the Stack Pointer Register and the O-Bus Outputs reflect the newly entered data. When the RAM address is "1111" the Stack Full Output ( $\overline{SF}$ ) is LOW, indicating that no further Call operations should be initiated. If an additional Call Operation is performed SP is incremented to (0000), the contents of that location will be written over,  $\overline{SF}$  will go HIGH and the Stack Empty ( $\overline{SE}$ ) will go LOW.

The X-Bus drivers are not enabled during a Call operation.

RETURN OPERATION - During the Return operation the previous PC is "popped" to become the current PC.


The instruction is set up when  $\overline{CP}$  is HIGH. When  $\overline{EX}$  is LOW, a "one" is subtracted from the Stack Pointer value, thus decrementing the RAM address. If  $\overline{EX}$  goes LOW considerably before CP goes LOW, the O-Bus will correspond to the new value after  $\overline{EX}$  goes LOW. If CP goes LOW a short time after  $\overline{EX}$ , the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

On the LOW-to-HIGH CP transition the decremented Stack Pointer value is loaded into the Stack Pointer Register and the O-Bus Outputs correspond to the new "popped" value.

The X-Bus drivers are not enabled during a return operation. When the RAM address is "0000", the Stack Empty Output ( $\overline{SE}$ ) is LOW, indicating that no further return operations should be initiated. If an additional Return operation is performed, SP is decremented to "1111", the  $\overline{SE}$  will go HIGH and the Stack Full Output ( $\overline{SF}$ ) will go LOW. Operation of the active LOW Master Reset ( $\overline{MR}$ ) causes the SP to be reset and the contents of that RAM location (0000) to be cleared. The Stack Empty ( $\overline{SE}$ ) output goes LOW. This operation overrides all other inputs.

MULTIPLE 9406 OPERATION — The 9406 may be expanded to any word length in multiples of four without external logic. The connection for expanded operation is shown in Figure 1. Carry In (CI) and Carry Out (CO) are connected to provide automatic increment of the current program counter during Fetch. The CI Input of the least significant 9406 is tied LOW to ground.

If automatic increment during Fetch is not desired, the CI Input of the least significant 9406 is held HIGH.



#### TABLE 1 **INSTRUCTION SET FOR THE 9406**

l <sub>1</sub> l <sub>0</sub>	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH EO <sub>O</sub> LOW)
LL	Return (Pop)	Decrement Stack Pointer	Disabled	Depending on the relative timing of EX and CP, the outputs will reflect the current program counter or the new value while CP is LOW. When CP goes HIGH again, the output will reflect the new value.
LH	Branch (Load PC)	Load D-Bus into Current Program Counter Location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value.
ΗL	Call (Push)	Increment Stack Pointer and Load D-Bus into New Program Counter Location	Disabled	Depending on the relative timing of EX and CP, the outputs will reflect the current program counter or the previous contents of the incremented SP location. When CP goes HIGH again, the outputs will reflect the newly entered PC value.  See Figure 9 for details.
нн	Fetch (Increment PC)	Increment Current Program Counter if CI is LOW	Current Program Counter while both CP and EX are LOW, disabled while CP or EX is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value.

H = HIGH Level L = LOW Level

#### DC CHARACTERISTICS OVER OPERATION TEMPERATURE RANGE (unless otherwise noted)

CVAADOL	SYMBOL PARAMETER		LIMITS			LINUTO	TEST SOMETIONS (N 1)	
STIVIBUL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
V <sub>IL</sub>	Input LOW Voltage	XM			0.7	V	Guaranteed Input	LOW Voltage
VIL.	Imput LOW Voltage	XC			8.0	]	Guaranteed input	LOW Voltage
VCD	Input Clamp Diode Voltag	ge		-0.9	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	- –18 mA
V - · ·	Output HIGH Voltage	XM	2.4	3.4		v	V MINI I	- 4004
VOH	CO, SE, SF	XC	2.4	3.4		1 '	V <sub>CC</sub> = MIN, I <sub>OH</sub>	400 μΑ
	Output HIGH Voltage	XM	2.4	3.4		V	I <sub>OH</sub> = -2.0 mA	
Voн	$X_0 - X_3, \overline{O}_0 - \overline{O}_3$	xc	2.4	3.1		1 °	I <sub>OH</sub> = -5.7 mA	V <sub>CC</sub> = MIN
V	Output LOW Voltage			0.25	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 4.0 mA
VOL	CO, SE, SF			0.35	0.5	1	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 8.0 mA
\/ <b>-</b> .	Output LOW Voltage			0.25	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 8.0 mA
VOL	$x_0 - x_3, \overline{o}_0 - \overline{o}_3$			0.35	0.5	1 '	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 16 mA
lozh	Output Off Current HIGH	ĺ			100	μΑ	V <sub>CC</sub> = MAX, V <sub>OL</sub>	<sub>JT</sub> = 2.4 V, V <sub>E</sub> = 2
lozL	Output Off Current LOW				-100	μΑ	V <sub>CC</sub> = MAX, V <sub>OI</sub>	<sub>T</sub> = 0.5 V, V <sub>E</sub> = 2
I	Innut HICH Current			1,0	40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
Iн	Input HIGH Current				1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	≈ 5.5 V
IL	Input LOW Current	***************************************			-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V
los	Output Short Circuit Curr	ent	-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OL</sub>	T = 0 V (Note 3)
ССН	Supply Current			100	160	mA	V <sub>CC</sub> = MAX	

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

  Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C.

  Not more than one output should be shorted at a time.

# ac set-up requirements – all modes of operation: $V_{CC}$ = 5.0 V, $T_A$ = 25°C, $C_L$ = 15 pF

		LIMITS					
SYMBOL	PARAMETERS	MIN	TYP	MAX	UNITS	COMMENTS	
<sup>t</sup> CW	Clock Period		80		ns		
<sup>t</sup> PWH	Clock Pulse Width (HIGH)		40		ns		
tPWL	Clock Pulse Width (LOW)		30		ns		
t <sub>s</sub> EX	Set-Up Time, EX to CP		0		ns		
thEX	Hold Time, EX to CP		0		ns		
t <sub>S</sub> I	Set-Up Time, I <sub>0</sub> , I <sub>1</sub> to Negative-Going Clock		20		ns	Figure 2	
t <sub>h</sub> l	Hold Time, I <sub>0</sub> , I <sub>1</sub> to Positive-Going Clock		0		ns		
t <sub>s</sub> Cl	Set-Up Time, CI to Negative-Going Clock		5		ns		
t <sub>h</sub> Cl	Hold Time, CI to Positive-Going Clock		0		ns		
t <sub>s</sub> D	Set-Up Time, D <sub>0</sub> -D <sub>3</sub> to Positive-Going Clock		20		ns		
t <sub>h</sub> D	Hold Time, D <sub>0</sub> D <sub>3</sub> to Positive-Going Clock		0		ns		
tPWLMR	MR Pulse Width (LOW)		40		ns	Figure 3	
t <sub>rec</sub>	MR to Negative-Going Clock		30		ns	Figure 3	

#### REFER TO INDIVIDUAL TIMING DIAGRAMS FOR EACH OPERATION TO DETERMINE OUTPUT RESPONSE




Fig. 2
WAVEFORMS FOR ALL OPERATIONS




Fig. 3
RESET OPERATION




Fig. 4
CARRY-IN TO CARRY-OUT

ac characteristics – all modes of operation:  $V_{CC}$  = 5.0 V,  $T_A$  = 25°C,  $C_L$  = 15 pF

SYMBOL PARAMETERS			LIMITS	3		001415170
	MIN	TYP	MAX	UNITS	COMMENTS	
<sup>t</sup> PLH	Propagation Delay, Carry In (CI) to		14			<b>.</b>
<sup>t</sup> PHL	Carry Out (CO)		10		ns	Figure 4
<sup>t</sup> PLH	Propagation Delay, Positive-Going CP		34		20	Figure 5
<sup>t</sup> PHL	to Carry Out (CO)		38		ns	rigure 5
tРLН	Propagation Delay, Negative-Going EX		34			Eigen C
<sup>t</sup> PHL	to Carry Out (CO)		38		ns	Figure 6




Fig. 5 CLOCK TO CARRY-OUT





Fig. 6
EXECUTE TO CARRY-OUT

## AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE BRANCH (LOAD PC) OPERATION:

 $V_{CC}$  = 5.0 V,  $T_A$  = 25°C,  $C_L$  = 15 pF


0.41001	DADAMETERS		LIMITS	\$	LINUTE	00,445,470	
SYMBOL	PARAMETERS		TYP	MAX	UNITS	COMMENTS	
<sup>t</sup> PLH	Propagation Delay, Positive-Going CP		28			EO₀ LOW	
<sup>t</sup> PHL	to Outputs $(\overline{O}_0 - \overline{O}_3)$		36		ns	Figures 7 and 8	
t <sub>S</sub>	Set-Up Time, I <sub>0</sub> , I <sub>1</sub> to Negative-Going EX		20		ns		
t <sub>h</sub>	Hold Time I <sub>0</sub> , I <sub>1</sub> to Positive-Going EX		0		ns	EX goes HIGH before CP, Figure 8	
th	Hold Time, I <sub>0</sub> , I <sub>1</sub> to Positive-Going CP		0		ns.	CP goes HIGH before EX, Figure 7	
t <sub>s</sub>	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP		16		ns	Fig. 7 . 40	
th	Hold Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP		0		ns Figures 7 and 8		
tPWL	EX Pulse Width		30		ns	EX Goes HIGH Before CP, Figure 8	



# AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE CALL (PUSH) OPERATION:

 $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ} \text{C}, C_L = 15 \text{ pF (Figure 9)}$ 

SYMBOL	PARAMETERS		LIMITS			COMMENTS	
STIVIBUL	FARAMETERS	MIN	TYP	MAX	UNITS	GOWIWEIVTO	
<sup>t</sup> PLH	Propagation Delay, Positive-Going CP to		35			EO <sub>0</sub> LOW	
<sup>t</sup> PHL	New Value of $\overline{O}_0 - \overline{O}_3$		55		ns	200 FOM	
<sup>t</sup> PLH	Propagation Delay, Negative-Going EX		30		ns	EO <sub>0</sub> LOW, Set-Up Requirements t <sub>s1</sub> EX	
<sup>t</sup> PHL	to Intermediate Value of $\overline{O}_0 - \overline{O}_3$		45		115	must be met	
<sup>t</sup> PLH	Propagation Delay, Negative-Going EX		20		ns		
<sup>t</sup> PHL	to SE, SF		40		115		
t <sub>s</sub>	Set-Up Time, Negative-Going EX to I <sub>0</sub> , I <sub>1</sub>		20		ns		
th	Hold Time, Positive-Going CP to 10, 11		0		ns		
	Set-Up Time, EX to Negative-Going CP which						
$t_{s1}\overline{EX}$	Guarantees Intermediate Data on $\overline{O}_0 - \overline{O}_3$ while		45		ns		
	CP is LOW						
	Set-Up Time, EX to Negative-Going CP which						
$t_{s2}\overline{EX}$	Guarantees no Change in $\overline{O}_0 - \overline{O}_3$ While CP		0		ns		
	is LOW						
<sub>th</sub> EX	Hold Time, Positive-Going CP to		0				
۱۹۲۸	Positive-Going EX				ns		
t <sub>s</sub>	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP		20		ns		
th	Hold Time, Positive-Going CP to $\overline{D}_0 - \overline{D}_3$		0		ns		



CALL (PUSH) OPERATION

- Condition which occurs when EX goes LOW considerably before CP goes LOW (ts1EX is met).
   Condition which occurs when EX goes LOW slightly before CP goes LOW (ts2EX is met).

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE RETURN (POP) OPERATION: $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}, C_L = 15 \text{ pF (Figure 10)}$

SYMBOL	PARAMETERS		LIMITS	5	UNITS	COMMENTS	
SIMBOL	FARAMETERS	MIN	TYP	MAX	UNITS		
<sup>t</sup> PLH	Propagation Delay, Positive-Going CP to		28			50	
<sup>t</sup> PHL	New Value of $\overline{O}_0 - \overline{O}_3$		55		ns	EO <sub>0</sub> LOW	
<sup>t</sup> PLH	Propagation Delay, Negative-Going EX		30			EO <sub>0</sub> LOW, Set-Up Requirements t <sub>s1</sub> EX	
<sup>t</sup> PHL	to New Value of $\overline{\text{O}}_0 - \overline{\text{O}}_3$		45		ns	must be met	
<sup>t</sup> PLH	Propagation Delay, Negative-Going EX		20				
<sup>t</sup> PHL	to SE, SF		40		ns		
t <sub>S</sub>	Set-Up Time, Negative-Going EX to I <sub>0</sub> , I <sub>1</sub>		20		ns		
th	Hold Time, Positive-Going CP to I <sub>0</sub> , I <sub>1</sub>		0		ns		
t <sub>s1</sub> EX	Set-Up Time, $\overline{\text{EX}}$ to Negative-Going CP which Guarantees the New Value on $\overline{\text{O}}_0 - \overline{\text{O}}_3$ While CP is LOW		45		ns		
t <sub>\$2</sub> EX	Set-Up Time, $\overline{\text{EX}}$ to Negative-Going CP. Either $t_{\text{S}}2\overline{\text{EX}}$ or $t_{\text{S}}3\overline{\text{EX}}$ must be met for Proper Operation		0		ns		
t <sub>s3</sub> EX	Set-Up Time, EX to Positive-Going CP.  Either t <sub>s3</sub> EX or t <sub>s2</sub> EX (Above) must be met for Proper Operation.		30		ns		





Fig. 10 **RETURN (POP) OPERATION** 


- Condition which occurs when EX goes LOW considerably before CP goes LOW (t<sub>\$1</sub>EX is met).
   Condition which occurs when EX goes LOW slightly before or after CP goes LOW (either t<sub>\$2</sub>EX or t<sub>\$3</sub>EX are met).

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS FOR THE FETCH OPERATION:

 $V_{CC}$  = 5.0 V,  $T_A$  = 25°C,  $C_L$  = 15 pF

0)/14001	DADAMETERS		LIMITS	3	LINUTO	00111151150	
SYMBOL	PARAMETERS	MIN	IN TYP MAX		UNITS	COMMENTS	
<sup>t</sup> PLH	Propagation Delay Positive-Going CP		29			50 00 00 50 40	
<sup>t</sup> PHL	to Incremented Value of $\overline{o}_0 - \overline{o}_3$		38		ns	EO <sub>0</sub> , CI LOW, Figures 13 and 14	
tPZL	Turn-On Delay, from CP or EX		15			EO <sub>X</sub> LOW, Figures 11, 12, 13 and 14	
<sup>t</sup> PZH	Whichever goes LOW last to $x_0 - x_3$		12		ns		
t <sub>S</sub>	Set-Up Time, I <sub>0</sub> , I <sub>1</sub> to Negative-Going EX		20		ns		
th	Hold Time , I <sub>0</sub> , I <sub>1</sub> to CP or EX whichever goes HIGH first		0		ns	Figures 11, 12, 13 and 14	
t <sub>S</sub>	Set-Up Time, Negative Going EX to Positive-Going CP		25		ns		
t <sub>s</sub>	Negative-Going CI to Positive-Going CP		20		ns	Fetch with Increment, Figures 13 and 14	
<sup>t</sup> h	Positive-Going CI to Negative-Going EX	0				Iterative Fetch, Figures 11 and 12	





#### NOTES:

- 1.  $X_0-X_3$  Turn-On Delay measured from the time both  $\overline{EX}$  and CP go LOW. 2.  $X_0-X_3$  Turn-Off Delay measured from the time either  $\overline{EX}$  or CP goes HIGH.





Fig. 13 **FETCH WITH INCREMENT PC** 



#### FETCH OPERATION WITH INCREMENT PC

#### NOTES:

- 1.  $X_0-X_3$  Turn-On Delay measured from the time both  $\overline{EX}$  and CP go LOW. 2.  $X_0-X_3$  Turn-Off Delay measured from the time either  $\overline{EX}$  or CP goes HIGH.

# 9407

# DATA ACCESS REGISTER

FAIRCHILD MACROLOGIC™ TTL

**DESCRIPTION** — The 9407 Data Access Register (DAR) performs memory address arithmetic for RAM resident stack applications. It contains three 4-bit registers intended for Program Counter ( $R_0$ ), Stack Pointer ( $R_1$ ), and Operand Address ( $R_2$ ). The 9407 implements 16 instructions (see Table 1) which allow either pre or post decrement/increment and register-to-register transfer in a single clock cycle. It is expandable in 4-bit increments and can operate at a 10 MHz microinstruction rate on a 16-bit word. The 3-state outputs are provided for bus oriented applications. The 9407 is a member of Fairchild's MACROLOGIC TTL family and is fully compatible with all TTL families.


- HIGH SPEED 10 MHz MICROINSTRUCTION RATE
- THREE 4-BIT REGISTERS
- 16 INSTRUCTIONS FOR REGISTER MANIPULATION
- TWO SEPARATE OUTPUT PORTS, ONE TRANSPARENT
- RELATIVE ADDRESSING CAPABILITY
- 3-STATE OUTPUTS
- OPTIONAL PRE OR POST ARITHMETIC
- EXPANDABLE IN MULTIPLES OF FOUR BITS
- SLIM 24-PIN PACKAGE

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	0.5 U.L.	0.23 U.L.
$\frac{CI}{I^0} - I^3$	Instruction Word Inputs	0.5 U.L.	0.23 U.L.
CĪ	Carry Input (Active LOW) (Note b)	0.5 U.L.	0.23 U.L.
CO	Carry Output (Active LOW)	10 U.L.	5 U.L.
CP	Clock Input (L → H Edge-Triggered)	0.5 U.L.	0.23 U.L.
ĒΧ	Execute Input (Active LOW)	0.5 U.L.	0.23 U.L.
EOX	Address Output Enable Input	0.5 U.L.	0.23 U.L.
	(Active LOW)		
$\overline{EO}_{O}$	Data Output Enable Input	0.5 U.L.	0.23 U.L.
•	(Active LOW)		
$x_0 - x_3$	Address Outputs (Note b)	130 U.L.	10 U.L.
$\overline{O}_0 - \overline{O}_3$	Data Outputs (Active LOW)	130 U.L.	10 U.L.
	(Note b)		


#### NOTES

a. 1 Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW.

b. Output Current measured at VOUT = 0.5 V.




# CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



**FUNCTIONAL DESCRIPTION** — The 9407 contains a 4-bit slice of three Registers ( $R_0-R_2$ ), a 4-Bit Adder, a 3-state Address Output Buffer ( $X_0-X_3$ ), and a separate Output Register with 3-state buffers ( $\overline{O}_0-\overline{O}_3$ ), allowing output of the register contents on the data bus (refer to the Block Diagram). The DAR performs 16 instructions, selected by  $I_0-I_3$ , as listed in Table 1.

OPERATION — The 9407 operates on a single clock. CP and  $\overline{\text{EX}}$  are inputs to a 2-input, active LOW AND gate. For normal operation  $\overline{\text{EX}}$  is brought LOW while CP is HIGH. A microcycle starts as the clock goes HIGH. Data Inputs  $\overline{D}_0 - \overline{D}_3$  are applied to the Adder as one of the operands. Three of the four instruction lines  $(I_1,I_2,I_3)$  select which of the three registers, if any, is to be used as the other operand. The LOW-to-HIGH CP transition writes the result from the Adder into a register  $(R_0 - R_2)$  and into the output register provided  $\overline{\text{EX}}$  is LOW. If the  $I_0$  instruction input is HIGH, the multiplexer routes the result from the Adder to the 3-state Buffer controlling the address bus  $(X_0 - X_3)$  independent of  $\overline{\text{EX}}$  and CP. If  $I_0$  is LOW, the multiplexer routes the output of the selected register directly into the 3-State Buffer controlling the Address Bus  $(X_0 - X_3)$ , independent of  $\overline{\text{EX}}$  and CP.

**9407** ARRAYS — The 9407 is organized as a 4-bit register slice. The active LOW  $\overline{\text{CI}}$  and  $\overline{\text{CO}}$  lines allow ripple-carry expansion over longer word lengths.

APPLICATIONS — In a typical application, the register utilization in the DAR may be as follows:  $R_0$  is the program counter (PC),  $R_1$  is the stack pointer (SP) for memory resident stacks and  $R_2$  contains the operand address. For an instruction Fetch, PC can be gated on the X-Bus while it is being incremented (i.e., D-Bus = 1). If the fetched instruction calls for an effective address for execution, which is displaced from the PC, the displacement can be added to the PC, and loaded into  $R_2$  during the next microcycle.

TABLE 1
INSTRUCTION SET FOR THE 9407

f					
INSTRUCTION		N	COMBINATORIAL FUNCTION	SEQUENTIAL FUNCTION OCCURRING	
13	12	11	10	AVAILABLE ON THE X-BUS	ON THE NEXT RISING CP EDGE
L	L	L	L	R <sub>0</sub>	
L	L	L	н	R <sub>0</sub> plus D plus Cl	$R_0$ plus D plus CI $\rightarrow$ $R_0$ and 0-register
L	L	Н	L	R <sub>0</sub>	R <sub>0</sub> plus D plus CI → R <sub>1</sub> and 0-register
L	L	н	Н	R <sub>0</sub> plus D plus CI	110 plus D plus Cr > 114 and 0-register
L	Н	L	L	R <sub>0</sub>	$R_0$ plus D plus CI $\rightarrow$ $R_2$ and 0-register
L	Н	L	Н	R <sub>0</sub> plus D plus Cl	
L	Н	Н	L	R <sub>1</sub>	R <sub>1</sub> plus D plus CI → R <sub>1</sub> and 0-register
L	Н	Н	Н	R <sub>1</sub> plus D plus Cl	I place 2 place 3. The and 3 register
Н	L	L	L	R <sub>2</sub>	D plus CI → R <sub>2</sub> and 0-register
Н	L	L	Н	D plus CI	b plus of a register
Н	L	Н	L	R <sub>0</sub>	D plus CI → R <sub>0</sub> and 0-register
Н	L	Н	Н	D plus CI	D plus Ci Fitty and 0-register
Н	Н	L	L	R <sub>2</sub>	R <sub>2</sub> plus D plus CI → R <sub>2</sub> and 0-register
Н	Н	L	Н	R <sub>2</sub> plus D plus Cl	112 plus D plus Of 7 112 and 0-register
Н	Н	Н	L	R <sub>1</sub>	D plus CI → R <sub>1</sub> and 0-register
H.	Н	Н	Н	D plus CI	D plus Ci - Fit and 0-register

L = LOW Level

H = HIGH Level

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

0.44001	DADAMETED			LIMITS			TEST CONDITIONS (N 4)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
VIL		KM KC			0.7	V	Guaranteed Input LOW Voltage	
	Input Clamp Diode Voltage	-		-0.9	0.8 -1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
VCD					-1.5	V	ACC = MIM 1 IN = -18 MA	
VoH	0	KM	2.4	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA	
VOH		KC	2.4	3.4			VCC - WIIIV, 1ΩΗ = -400 μΛ	
VOH	Output HIGH Voltage XM		2.4	3.4			I <sub>OH</sub> = -2.0 mA	
vон	$X_0 - X_3, \overline{O}_0 - \overline{O}_1$		2.4	3.1		1	I <sub>OH</sub> = -5.7 mA	
VOL	Output LOW Voltage, CO			0.3	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4.0 mA	
VOL	Output LOW Voltage, CO			0.4	0.5	\ \ \	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8.0 mA	
VOL	Output LOW Voltage			0.3	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8.0 mA	
VOL	$x_0 - x_3, \overline{0}_0 - \overline{0}_3$			0.4	0.5	"	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	
lozh	Output Off Current HIGH				100	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V, V_{E} = 2 V$	
IOZL	Output Off Current LOW				-100	μΑ	$V_{CC} = MAX, V_{OUT} = 0.5 V, V_{E} = 2 V$	
Line	Innut HICH Comment			1.0	40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
ΊΗ	Input HIGH Current				1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V	
IIL.	Input LOW Current				-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit Current		-30		-100	mA	$V_{CC} = MAX, V_{OUT} = 0 V (Note 3)$	
Icc	Supply Current			90	145	mA	V <sub>CC</sub> = MAX, Inputs Open	

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

  2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$ .

  3. Not more than one output should be shorted at a time.


## AC SET-UP REQUIREMENTS: $V_{CC}$ = 5.0 V, $C_L$ = 15 pF, $T_A$ = 25 $^{\circ}$ C


SYMBOL	DAGAMETER		LIMITS	3		CONDITIONS
SYMBUL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
tcw	Clock Period (Note)		80		ns	
<sup>t</sup> PWH	Clock Pulse Width (HIGH) (Note)		50			
tPWL	Clock Pulse Width (LOW) (Note)	20				
t <sub>s</sub>	Set-Up Time, $I_0 - I_3$ to Negative-Going Clock	20			ns	
<sup>t</sup> h	Hold Time, I <sub>0</sub> — I <sub>3</sub> to Positive-Going Clock	0			ns	
t <sub>s</sub> D	Set-Up Time, $\overline{\mathbb{D}}_0 = \overline{\mathbb{D}}_3$ , $\overline{\mathbb{C}}$ I to Negative-Going Clock	20			ns	
t <sub>h</sub> D	Hold Time, $\overline{D}_0 = \overline{D}_3$ , $\overline{CI}$ to Negative-Going Clock	0			ns	
t <sub>s</sub> l	Set-Up Time, CI to Positive-Going Clock	5			ns	
thl	Hold Time, CI to Positive-Going Clock		0		ns	

# AC CHARACTERISTICS: $V_{CC}$ = 5.0 V, $C_L$ = 15 pF, $T_A$ = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	COMMENTS		
	.,,	MIN	TYP	MAX				
<sup>t</sup> PLH	Propagation Delay, Positive-Going CP		32		ns	EO <sub>O</sub> LOW, Figure 3		
<sup>†</sup> PHL	to $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{3}$ (Note)		22		115	EOO LOW, Figure 3		
tPLH	Instruction Inputs – I <sub>1</sub> – I <sub>3</sub> to X <sub>0</sub> – X <sub>3</sub>		26		ns	EO <sub>X</sub> LOW, I <sub>O</sub> LOW, Figure 1		
<sup>t</sup> PH L	113 to X0 = X3		22		","	20 X 2011, 10 2011, 1 19ale 1		
tPLH	Instruction Inputs – I <sub>1</sub> – I <sub>3</sub> to X <sub>0</sub> – X <sub>3</sub>		50		ns	EO <sub>X</sub> LOW, In HIGH, Figure 1		
<sup>‡</sup> PHL	matraction impats = 11 = 13 to 70 - 73		45					
<sup>t</sup> PLH	Positive-Going Clock to X <sub>0</sub> - X <sub>3</sub>		40		ns	EO <sub>X</sub> , I <sub>0</sub> LOW		
<sup>t</sup> PHL			35			XX		
<sup>t</sup> PLH	Positive-Going Clock to Xn - X3		65		ns	EO <sub>X</sub> LOW, In HIGH, Figure 2		
†PH L	, salated Gamy around to Ally Mag		55					
<sup>t</sup> PLH	Propagation Delay, Data Inputs to $X_0 - X_3$		30		ns	I <sub>0</sub> HIGH, I <sub>1</sub> - I <sub>3</sub> Stable,		
tPH L	30			EO LOW, Figure 4				
<sup>t</sup> PLH	Propagation Delay $\overline{\text{CI}}$ to $X_0 - X_3$		24		ns	$I_0$ HIGH, $I_1 - I_3$ Stable,		
<sup>t</sup> PH L	3		20			EO <sub>X</sub> LOW, Figure 5		
<sup>t</sup> PLH	Propagation Delay In to $X_0 - X_3$		24		ns	EO <sub>X</sub> LOW, Figure 2		
<sup>t</sup> PHL			32					
tPLH	Propagation Delay, Positive-Going		45		ns	Figure 1		
tPHL_	Clock to CO		58					
<sup>t</sup> PLH	Propagation Delay, CI to CO		13		ns	Figure 5		
<sup>t</sup> PHL			22			5		
<sup>t</sup> PLH	Propagation Delay, Data Inputs $\overline{D}_0 - \overline{D}_3$ to $\overline{CO}$		13		ns	Figure 4		
<sup>†</sup> PHL	3		24					
<sup>t</sup> PLH	Propagation Delay, Instruction Inputs	ropagation Delay, Instruction Inputs 30		ns	Figure 1			
<sup>t</sup> PHL	I <sub>1</sub> – I <sub>3</sub> to <del>CO</del>		32					
<sup>t</sup> PZH	Enable Delay, $\overline{EO}_0$ to Outputs $\overline{O}_0 - \overline{O}_3$ ,		13		ns			
<sup>t</sup> PZL	$\overline{EO}_X$ to $X_0 - X_3$							
tPLZ.	Disable Delay, $\overline{EO}_0$ to $\overline{O}_0$ , $\overline{O}$		13		ns			
<sup>†</sup> PHZ	$\overline{EO}_X$ to $X_0 - X_3$		13					

#### **TIMING DIAGRAM**






# NOTE: The internal clock is generated from CP and $\overline{\text{EX}}$ . The internal Clock is HIGH if $\overline{\text{EX}}$ or CP is HIGH, LOW if $\overline{\text{EX}}$ and CP are LOW.

Fig. 1

Fig. 2

# TIMING DIAGRAM CONDITIONS $\bar{E0}_0$ LOW $\bar{b}_0 - \bar{b}_3$ CI CI $I_3V$ $I_4P_{LH}$ $I_4P_{HL}$ $I_4P_{HL}$

Fig. 3



# 9410

# REGISTER STACK • 16×4 RAM WITH 3-STATE OUTPUT REGISTER

FAIRCHILD MACROLOGIC™ TTL

LOADING (Note a)

**DESCRIPTION** — The 9410 is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held, 3-state outputs are provided for maximum versatility. The 9410 is a member of Fairchild's 9400 MACROLOGIC TTL family and is fully compatible with all TTL families.

- EDGE TRIGGERED OUTPUT REGISTER
- TYPICAL ACCESS TIME OF 35 ns
- 3-STATE OUTPUTS
- OPTIMIZED FOR REGISTER STACK OPERATION
- TYPICAL POWER OF 375 mW
- 18-PIN PACKAGE


D.S. S. S. S. S. S. C.


PIN NAMES		HIGH	LOW
A <sub>0</sub> -A <sub>3</sub>	Address Inputs	0.5 U.L.	0.23 U.L.
$A_0$ - $A_3$ $\overline{D}_0$ - $\overline{D}_3$ $\overline{CS}$	Data Inputs (Active LOW)	0.5 U.L.	0.23 U.L.
CS	Chip Select Input (Active LOW)	0.5 U.L.	0.23 U.L.
EO	Output Enable Input (Active LOW)	0.5 U.L.	0.23 U.L.
WE	Write Enable Input (Active LOW)	0.5 U.L.	0.23 U.L.
CP	Clock Input (Outputs Change on LOW to HIGH Transition)	0.5 U.L.	0.23 U.L.
$\overline{Q}_0$ - $\overline{Q}_3$	Outputs (Active LOW)	130 U.L.	10 U.L. (Note b)

#### NOTES:

a) 1 Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW.

b) 10 LOW Unit Loads measured at 0.5 V.





#### **FUNCTIONAL DESCRIPTION**

Write Operation — When the three Control Inputs: Write Enable  $(\overline{WE})$ , Chip Select  $(\overline{CS})$ , and Clock (CP), are LOW the information on the Data Inputs  $(\overline{D}_0-\overline{D}_3)$  is written into the memory location selected by the Address Inputs (A<sub>0</sub>-A<sub>3</sub>). If the input data changes while  $\overline{WE}$ ,  $\overline{CS}$ , and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

**Read Operation** — Whenever  $\overline{CS}$  is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the Address Inputs (A $_0$ -A $_3$ ) is edge-triggered into the Output Register.

A 3-State Output Enable  $(\overline{EO})$  controls the Output Buffers. When  $\overline{EO}$  is HIGH the four Outputs  $(\overline{Q}_0 - \overline{Q}_3)$  are in a high impedance or OFF state; when  $\overline{EO}$  is LOW, the Outputs are determined by the state of the output register.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMET	ED		LIMITS		UNITS	TEST CONDITIONS (Note 1)	
2 A IMBOL	PARAMET	=n	MIN	TYP	MAX	UNITS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HI	GH Voltage
	Input LOW Voltage	XM			0.7	V	C	NA/
VIL	Input LOW Voltage	xc			0.8	'	Guaranteed Input LC	ow voltage
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.9	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -	18 mA
V	Output HIGH Voltage	XM	2.4	3.4			I <sub>OH</sub> = -2.0 mA	_ NAIN!
VOH	Output fildin voitage	xc	2.4	3.1			$I_{OH} = -2.0 \text{ mA}$ V	CC = MIIIA
V	XM &			0.25	0.4	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8	.0 mA
VOL	Output LOW Voltage	xc		0.35	0.5	V	VCC = MIN, IOL = 1	6 mA
lozh	Output Off Current HIGH				100	μА	V <sub>CC</sub> = MAX, V <sub>OUT</sub>	= 2.4 V, V <sub>E</sub> = 3 V
lozL	Output Off Current LOW				-100	μĀ	V <sub>CC</sub> = MAX, V <sub>OUT</sub>	= 0.5 V, V <sub>E</sub> = 3 V
1	Input HIGH Current			1.0	40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = :	2.7 V
IH	input man current				1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = !	5.5 V
IIL	Input LOW Current			-0.36	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0	0.4 V	
los	Output Short Circuit Curi	-30		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub>	= 0 V (Note 3)	
ГССН	Supply Current			75	110	mA	V <sub>CC</sub> = MAX, Inputs	Open

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C.
- 3. Not more than one output should be shorted at a time.

AC CHAR	ACTERISTICS	T = 25°C
AL LOAD	ACIENISTICS	. IA - 23 C

CVMADOL	DADAMETED		LIMITS		LINUTO	
SYMBOL	PARAMETER	MIN TYP MAX		UNITS	TEST CONDITION	
READ MO	DE					
<sup>t</sup> PZH	Enable Delay, Output Enable to Output		9	14	ns	Figure 2
<sup>t</sup> PZL	Enable Delay, Output Enable to Output		9	14	ns	Figure 2
<sup>t</sup> PHZ	Disable Time, Output Enable to Output		5	8	ns	Figure 2
<sup>t</sup> PLZ	Disable Time, Output Enable to Output		5	8	ns	Figure 2
<sup>t</sup> PLH	Propagation Delay, Clock to Output		10	19	ns	Figure 3
<sup>t</sup> PHL	Tropagation Belay, Clock to Output		11	19	ns	Figure 3
t <sub>s</sub> AR	Set-up Time to Read from Address to Clock	45	35		ns	Figure 3
thAR	Hold Time to Read from Address to Clock	0		0	ns	Figure 3
WRITEMO	DDE					
tW	Write Enable, Chip Select, or Clock Pulse Width Required to Write (Note a)	35	20		ns	Figure 4
t <sub>s</sub> AW	Set-up Time Address to Write Enable (Note b)	5			ns	Figure 4
thAW	Hold Time Address to Write Enable (Note b)	0			ns	Figure 4
t <sub>s</sub> DW	Set-up Time Data to Write Enable (Note b)	35	25		ns	Figure 4
thDW	Hold Time Data to Write Enable	0			ns	Figure 4

#### NOTES:

- a) Writing occurs when WE, CE and CP are LOW.
- b) Assuming WE is utilized as Writing Strobe.

#### **READ MODE AC PARAMETERS**





Fig. 2

# PROPAGATION DELAY OUTPUT ENABLE TO DATA OUTPUTS




Other Conditions:  $\overline{\text{CS}} = \overline{\text{OE}} = \text{LOW}$ 

Fig. 3

PROPAGATION DELAY CLOCK
TO DATA OUTPUTS, AND SET-UP
AND HOLD TIMES ADDRESS TO CLOCK TO READ

#### WRITE MODE AC PARAMETERS



Other Conditions:  $\overline{\text{CS}} = \text{CP} = \text{LOW}$ 


Fig. 4

WRITE ENABLE PULSE
WIDTH, SET-UP AND HOLD
TIMES ADDRESS AND DATA TO WRITE ENABLE

INTRODUCTION	1
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS	4
MSI DATA SHEETS	5
MACROLOGIC™ TTL DATA SHEETS	6
ORDERING INFORMATION AND PACKAGE OUTLINES	7
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	8







# LOW POWER SCHOTTKY ORDERING INFORMATION

Fairchild digital integrated circuits may be ordered using a simplified purchasing code in which the package style and temperature range are defined below. Either the 74LS series number or the 9LS series number may be used when ordering.

TEMPERATURE RANGE	74LS00 (or 9LS00)	D	С	
M = Military -55°C to $+125$ °C		T	T	Temperature
C = Commercial 0°C to +75°C				Range
PACKAGE STYLE				Package Style
D = Dual In-Line - Ceramic (Hermetic)				Device
P = Dual In-Line - Plastic				Type

In order to accommodate varying die sizes (SSI, MSI, etc.), numbers of pins (14, 16, 24, etc.), and package outlines, a number of different package forms are required in each of the three package style categories.

The following lists indicate the specific package dimensions currently used for each device type. The detailed outline corresponding to each package code is shown at the end of this section.

# LOW POWER SCHOTTKY DEVICE MARKING EXAMPLE

F = Flat Package

9LS/74LS00 DC + Date Code

# MACROLOGIC TTL DEVICE MARKING EXAMPLE

# 9401DC Date Code

DEVICE	MILITARY (M) -55°C to +125°C		DEVICE	COMMERCIAL (C)/INDUSTRIAL $0^{\circ}\text{C}$ to $+75^{\circ}\text{C}$			
	CERAMIC DIP (D)	FLATPAK (F)	DEVIOL	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F)	
54LS00	6A	31	74LS00	6A	9A	31	
54LS02	6A	31	74LS02	6A	9A	31	
54LS03	6A	31	74LS03	6A	9A	31	
54LS04	6A	31	74LS04	6A	9A	31	
54LS05	6A	31	74LS05	6A	9A	31	
54LS08	6A	31	74LS08	6A	9A	31	
54LS09	6A	31	74LS09	6A	9A	31	
54LS10	6A	31	74LS10	6A	9A	31	
54LS11	6A	31	74LS11	6A	9A	31	
54LS14	6A	31	74LS14	6A	9A	31	
54LS15	6A	31	74LS15	6A	9A	31	
54LS20	6A	31	74LS20	6A	9A	31	
54LS21	6A	31	74LS21	6A	9A	31	
54LS22	6A	31	74LS22	6A	9A	31	
54LS27	6A	31	74LS27	6A	9A	31	

DEVICE		ARY (M) to +125°C	DEVICE	COMM	ERCIAL (C)/INDI 0°C to +75°C	USTRIAL
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	DEVICE	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F
54LS30	6A	31	74LS30	6A	9A	31
54LS32	6A	31	74LS32	6A	9A	31
54LS37	6A	31	74LS37	6A	9A	31
54LS38	6A	31	74LS38	6A	9A	31
54LS40	6A	31	74LS40	6A	9A	31
54LS42	6B	4L	74LS42	6B	9B	4L
54LS51	6A	31	74LS51	6A	9A	31
54LS54	6A	31	74LS54	6A	9A	31
54LS55	6A	31	74LS55	6A	9A	31
54LS73	6A	31	74LS73	6A	9A	31
54LS74	6A	31	74LS74	6A	9A	31
54LS83	6B	4L	74LS83	6B	9B	4L
54LS86	6A	31	74LS86	6A	9A	31
54LS90	6A	31	74LS90	6A	9A	31
54LS92	6A	31	74LS92	6A	9A	31
54LS93	6A	31	74LS93	6A	9A	31
54LS95	6A	31	74LS95	6A	9A	31
54LS109	6B	4L	74LS109	6B	9B	4L
54LS112	6B	4L	74LS112	6B	9B	4L
54LS113	6A	31	74LS113	6A	9A	31
54LS114	6A	31	74LS114	6A	9A	31
54LS125	6A	31	74LS125	6A	9A	31
54LS126	6A	31	74LS126	6A	9A	31
54LS132	6A	31	74LS132	6A	9A	31
54LS133	6B	4L	74LS133	6B	9B	4L
54LS136	6A	31	74LS136	6A	9A	31
54LS138	6B	4L	74LS138	6B	9B	4L
54LS139	6B	4L	74LS139	6B	9B	4L
54LS151	6B	4L	74LS151	6B	9B	4L
54LS152		31	74LS152			31
54LS153	6B	4L	74LS153	6B	9B	4L
54LS155	6B	4L	74LS155	6B	9B	4L
54LS156	6B	4L	74LS156	6B	9B	4L
54LS157	6B	4L	74LS157	6B	9B	4L
54LS158	6B	4L	74LS158	6B	9B	4L
54LS160	6B	4L	74LS160	6B	9B	4L
54LS161	6B	4L	74LS161	6B	9B	4L
54LS162	6B	4L	74LS162	6B	9B	4L
54LS163	6B	4L	74LS163	6B	9B	4L
54LS164	6A	31	74LS164	6A	9A	31
54LS170	6B	4L	74LS170	6B	9B	4L
54LS174	6B	4L	74LS174	6B	9B	4L
54LS175	6B	4L	74LS175	6B	9B	4L
54LS181	6N	4M	74LS181	6N	9N	4M
54LS190	6B	4L	74LS190	6B	9B	4L

DEVICE		ARY (M) to +125°C	DEVICE	COMMERCIAL (C)/INDUSTRIAL 0°C to +75°C			
54LS191 54LS192 54LS193 54LS194 54LS195 54LS196 54LS197 54LS251 54LS253 54LS257 54LS258 54LS259 54LS266 54LS279 54LS283 54LS290 54LS293 54LS293	CERAMIC DIP (D)	FLATPAK (F)	DEVICE	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F)	
54LS191	6B	4L	74LS191	6B	9B	4L	
54LS192	6B	4L	74LS192	6B	9B	4L	
54LS193	6B	4L	74LS193	6B	9B	4L	
54LS194	6B	4L	74LS194	6B	9B	4L	
54LS195	6В	4L	74LS195	6B	9В	4L	
54LS196	6A	31	74LS196	6A	9A	31	
54LS197	6A	31	74LS197	6A	9A	31	
54LS251	6B	4L	74LS251	6B	9B	4L	
54LS253	6B	4L	74LS253	6B	9B	4L	
54LS257	6B	4L	74LS257	6B	9В	4L	
54LS258	6B	4L	74LS258	6B	9B	4L	
54LS259	6B	4L	74LS259	6B	9B	4L	
54LS266	6A	31	74LS266	6A	9A	31	
54LS279	6B	4L	74LS279	6B	9B	4L	
54LS283	6B	4L	74LS283	6B	9B	4L	
54LS290	6A	31	74LS290	6A	9A	31	
54LS293	6A	31	74LS293	6A	9A	31	
54LS295	6A	31	74LS295	6A	9A	31	
54LS298	6B	4L	74LS298	6B	9В	4L	
54LS365	6B	4L	74LS365	6B	9B	4L	
54LS366	6B	4L	74LS366	6B	9B	4L	
54LS367	6B	4L	74LS367	6B	9B	4L	
54LS368	6B	4L	74LS368	6B	9B	4L	
54LS670	6B	4L	74LS670	6B	9B	4L	

DEVICE	1	ARY (M) o +125°C	COMMERCIAL (C)/INDUSTRIAL 0°C to +75°C				
524.02	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F)		
9LS00	6A	31	6A	9A	31		
9LS02	6A	31	6A	9A	31		
9LS03	6A	31	6A	9A	31		
9LS04	6A	31	6A	9A	31		
9LS05	6A	31	6A	9A	31		
9LS08	6A	31	6A	9A	31		
9LS09	6A	31	6A	9A	31		
9LS10	6A	31	6A	9A	31		
9LS11	6A	31	6A	9A	31		
9LS14	6A	31	6A	9A	31		
9LS15	6A	31	6A	9A	31		
9LS20	6A	31	6A	9A	31		
9LS21	6A	31	6A	9A	31		
9LS22	6A	31	6A	9A	31		
9LS27	6A	31	6A	9A	31		

DEVICE		ARY (M) o +125°C	COMMERCIAL (C)/INDUSTRIAL 0°C to +75°C			
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F)	
9LS30	6A	31	6A	9A	31	
9LS32	6A	31	6A	9A	31	
9LS37	6A	31	6A	9A	31	
9LS38	6A	31	6A	9A	31	
9LS40	6A	31	6A	9A	31	
9LS42	6B	4L	6B	9B	4L	
9LS51	6A	31	6A	9A	31	
9LS54	6A	31	6A	9A	31	
9LS55	6A	31	6A	9A	31	
9LS73	6A	31	6A	9A	31	
9LS74	6A	31	6A	9A	31	
9LS83	6B	4L	6B	9B	4L	
9LS86	6A	31	6A	9A	31	
9LS90	6A	31	6A	9A	31	
9LS92	6A	31	6A	9A	31	
9LS93	6A	31	6A	9A	31	
9LS95	6A	31	6A	9A	31	
9LS109	6B	4L	6B	9B	4L	
9LS103	6B	4L	6B	9B	4L	
9LS112	i i	31	1	9A	1	
	6A		6A	1	31	
9LS114	6A	31	6A	9A	31	
9LS125	6A	31	6A	9A	31	
9LS126	6A	31	6A	9A	31	
9LS132	6A	31	6A	9A	31	
9LS133	6B	4L	6B	9B	4L	
9LS136	6A	31	6A	9A	31	
9LS138	6B	4L	6B	9B	4L	
9LS139	6B	4L	6B	9B	4L	
9LS151	6B	4L	6B	9B	4L	
9LS152		31		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	31	
9LS153	6B	4L	6B	9B	4L	
9LS155	6B	4L	6B	98	4L	
9LS156	6B	4L	6B	9В	4L	
9LS157	6B	4L	6B	9B	4L	
9LS158	6B	4L	6B	9B	4L	
	Ĉ.P.	41	CD.	0.0	41	
9LS160 9LS161	6B 6B	4L 4L	6B 6B	9B 9B	4L 4L	
	1		l .	1	ł	
9LS162	6B	4L	6B	9B	4L	
9LS163	6B	4L	6B	9B	4L	
9LS164	6A	31	6A	9A	31	
9LS170	6B	4L	6B	9B	4L	
9LS174	6B	4L	6B	9B	4L	
9LS175	6B	4L	6B	9B	4L	
9LS181	6N	4M	6N	9N	4M	
9LS190	6B	4L	6B	9B	4L	

DEVICE		ARY (M) o +125°C	СОМІ	MERCIAL (C)/INDUS 0°C to +75°C	STRIAL
	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)	FLATPAK (F
9LS191	6B	4L	6B	9В	4L
9LS192	6B	4L	6B	9B	4L
9LS193	6B	4L	6B	9B	4L
9LS194	6B	4L	6B	9B	4L
9LS195	6B	4L	6B	9B	4L
9LS196	6A	31	6A	9A	31
9LS197	6A	31	6A	9A	31
9LS251	6B	4L	6B	9B	4L
9LS253	6B	4L	6B	9B	4L
9LS257	6B	4L	6B	9B	4L
9LS258	6B	<b>4</b> L	6B	9В	4L
9LS259	6B	4L	6B	9B	4L
9LS266	6A	31	6A	9A	31
9LS279	6B	4L	6B	9B	4L
9LS283	6B	4L	6B	9B	4L
9LS290	6A	31	6A	9A	31
9LS293	6A	31	6A	9A	31
9LS295	6A	31	6A	9A	31
9LS298	6B	4L	6B	9B	4L
9LS365	6B	4L	6B	9B	4L
9LS366	6B	4L	6B	9B	4L
9LS367	6B	4L	6B	9B	4L
9LS368	6B	4L	6B	9B	4L
9LS670	6B	4L	6B	9В	4L
9401	7A	31	7A	9A	31
9403	6Q	4M	6Q	9U	4M
9404	6Q	4M	6Q	9U	4M
9405	6Q	4M	6Q	9U	4M
9406	6Q	4M	6Q	ān	4M
9407	60	4M	6Q	90	4M
9410	7D		7D	9M	
96LO2	6B	4L	6B	9B	4L
96SO2	6B	4L	6B	9B	4L

# PACKAGE OUTLINES FLATPAK

in accordance with JEDEC (TO-86) outline 14-Pin Cerpak


16-Pin Cerpak

4L

NOTES: All dimensions in inches Leads are gold-plated kovar Package weight is 0.26 gram Lead 1 orientation may be either tab or dot

NOTES: All dimensions in inches Leads are gold-plated kovar Package weight is 0.4 gram

#### 24-Pin BeO Cerpak



NOTES: All dimensions in inches Leads are gold-plated kovar Package weight is 0.8 gram


**6B** 

#### **PACKAGE OUTLINES**

#### DIP

.271 .245


#### in accordance with JEDEC (TO-116) outline 14-Pin Ceramic Dual In-Line



6A



375 NOM.



16-Pin Ceramic Dual In-Line

#### NOTES:

.110

.090 TYP.


All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to faciliate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
Package weight is 2.0 grams

Seating

#### NOTES:

All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
Package weight is 2.0 grams
\*The .037 / .027 dimension does not apply to
the corner leads

#### 24-Pin Ceramic Dual In-Line



#### NOTES:


All dimensions in inches
Leads are intended for insertion in hole
rows on .400" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar

# **PACKAGE OUTLINES**

#### 14-Pin Ceramic Dual In-Line

# 785 755 7 1 025R NOM.

**7A** 







#### NOTES:

All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
Package weight is 2.0 grams

#### 18-Pin Ceramic Dual In-Line



7D





#### **NOTES**

All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
\*The .037 / .027 dimension does not apply to
the corner leads

#### 16-Pin Ceramic Dual In-Line

**7B** 





#### NOTES


All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
Package weight is 2.2 grams
\*The .037 / .027 dimension does not apply to
the corner leads


# **PACKAGE OUTLINES**

#### 14-Pin Plastic Dual In-Line

#### 16-Pin Plastic Dual In-Line

**9B** 





#### NOTES:


All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
Package weight is 0.9 gram

#### NOTES:

All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar
Package weight is 0.9 gram
\*The .037/.027 dimensions does not apply to
the corner leads

# **PACKAGE OUTLINES**

#### 18-Pin Plastic Dual In-Line



#### NOTES:

All dimensions in inches
Leads are intended for insertion in hole
rows on .300" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar

#### 24-Pin Plastic Dual In-Line

#### 24-Pin Plastic Dual In-Line


<u>ለለለለለለለ</u>

9N

9U

.011

.500 MAX.



#### NOTES:

.360 NOM.

All dimensions in inches
Leads are intended for insertion in hole
rows on .400" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020" diameter lead
Leads are tin-plated kovar


.020 MIN

016

#### NOTES:

All dimensions in inches
Leads are intended for insertion in hole
rows on .600" centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Leads are tin-plated kovar
Package weight is 2.7 grams

INTRODUCTION	ì
DESIGN CONSIDERATIONS	2
DEVICE INDEX AND SELECTOR INFORMATION	3
SSI DATA SHEETS	4
MSI DATA SHEETS	5
MACROLOGIC™TTL DATA SHEETS	6



FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

ORDERING INFORMATION AND

PACKAGE OUTLINES

8



#### FAIRCHILD FRANCHISED DISTRIBUTORS

**ALABAMA** 

HALLMARK ELECTRONICS 4739 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-8700 TWX: 810-726-2187

HAMILTON/AVNET ELECTRONICS 805 Oster Drive, N.W. Huntsville, Alabama 35805 Tel: 205-533-1170 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

ARIZONA

HAMILTON/AVNET ELECTRONICS 2615 S. 21st Street Phoenix, Arizona 85034 Tel: 602-275-7851 TWX: 910-951-1535

LIBERTY ELECTRONICS/ARIZONA 3130 N. 27th Avenue Phoenix, Arizona 85016 Tel: 602-257-1272 TWX: 910-951-4282

CALIFORNIA

ÄVNET ELECTRONICS 10916 W. Washington Blvd. Culver City, California 90230 Tel: 213-558-2345 TWX: 910-340-6364

BELL INDUSTRIES Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale, California 94086 Tel: 408-734-8570 TWX: 910-339-9378

ELMAR ELECTRONICS 2288 Charleston Rd. Mountain View, California 94042 Tel: 415-961-3611 TWX: 910-379-6437

HAMILTON ELECTRO SALES 10912 W. Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

HAMILTON/AVNET ELECTRONICS 575 E. Middlefield Road Mountain View. California 94040 Tel: 415-961-7000 TWX: 910-379-6486

HAMILTON/AVNET ELECTRONICS 8917 Complex Drive San Diego, California 92123 Tel: 714-279-2421 Telex: HAMAVELEC SDG 69-5415

G.S. MARSHALL COMPANY 9674 Telstar Avenue El Monte, California 91731 Tel: 213-686-0141 TWX: 910-587-1565

G.S. MARSHALL COMPANY 17975 Skypark Blvd. Irvine, California 92707 Tel: 714-556-6400

G.S. MARSHALL COMPANY 8057 Raytheon Rd., Suite 1 San Diego, California 92111 Tel: 714-278-6350 TWX: 910-335-1191

LIBERTY ELECTRONICS 124 Maryland Street El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7111

LIBERTY ELECTRONICS/SAN DIEGO 8248 Mercury Court San Diego, California 92111 Tel: 714-565-9171 TWX: 910-335-1590 COLORADO

ELMAR ELECTRONICS 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: 303-287-9611 TWX: 910-936-0770

G.S. MARSHALL COMPANY 5633 Kendall Court Arvada, Colorado 80002 Tel: 303-423-9670 TWX: 910-938-2902

HAMILTON/AVNET ELECTRONICS 5921 N. Broadway Denver, Colorado 80216 Tel: 303-534-1212 TWX: 910-931-0510

CONNECTICUT
HAMILTON/AVNET ELECTRONICS
643 Danbury Road
Georgetown, Connecticut 06829
Tel: 203-762-0361
TWX. None — use 710-897-1405
(Regional Hq. in Mt. Laurel, N.J.)

HARVEY ELECTRONICS 112 Main Street Norwalk, Connecticut 06851 Tel: 203-853-1515

SCHWEBER ELECTRONICS Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500

FLORIDA HALLMARK ELECTRONICS

HALLMARK ELECTRONICS 1302 W. McNab Road Ft. Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

HALLMARK ELECTRONICS 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183

HAMILTON/AVNET ELECTRONICS 4020 North 29th Avenue Hollywood, Florida 33021 Tel: 305-925-5401 TWX: 510-954-9808

SCHWEBER ELECTRONICS 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511 TWX: 510-954-0304

GEORGI

HAMILTON/AVNET ELECTRONICS 6700 Interstate 85 Access Road, Suite 1E Norcross, Ga. 30071 Tel: 404-448-0800 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

SCHWEBER ELECTRONICS 4126 Pleasantdale Rd., Suite 14 Atlanta, Ga. 30340 Tel: 404-449-9170

ILLINOIS

ALLIED ELECTRONICS 1355 Sleepy Hollow Road Elgin, Illinois 60120 Tel: 312-697-8200 Telex: 72-2465 or 72-2466

KIERULFF ELECTRONICS 9340 Williams Street Rosemont, Illinois 60018 Tel: 312-678-8560 TWX: 910-227-3166 HAMILTON/AVNET ELECTRONICS 3901 N. 25th Avenue Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-0060

SCHWEBER ELECTRONICS, INC. 1380 Jarvis Ave. Elk Grove Village, III. 60007 Tel: 312-593-2740 TWX: 910-222-3453

SEMICONDUCTOR SPECIALISTS, INC (mailing address) O'Hare International Airport P.O. Box 66125 Chicago, Illinois 60666

(shipping address) 195 Spangler Avenue Elmhurst Industrial Park Elmhurst, Illinois 60126 Tel: 312-279-1000 TWX: 910-254-0169

INDIANA

PIONEER INDIANA ELECTRONICS, INC. 6408 Castleplace Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794

SEMICONDUCTOR SPECIALISTS, INC (mailing address)
Weir Cook Airport
P.O. Box 41630
Indianapolis, Indiana 46241

(shipping address) 1885 Banner Ave. Indianapolis, Indiana 46241 Tel: 317-243-8271 TWX: 810-341-3126

IOWA

SCHWEBER ELECTRONICS Suite 302, Executive Plaza 4403 First Avenue S.E. Cedar Rapids, Iowa 52402 Tel: 319-393-9125

Cedar Rapids, Iowa 52402 Tel: 319-393-9125 KANSAS HAMILTON/AVNET ELECTRONICS

37 Lenexa Industrial Center 9900 Pflumm Road Lenexa, Kansas 66215 Tel: 913-888-8900 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hq. in Dallas, Texas)

DUISIANA

STERLING ELECTRONICS CORP. 4613 Fairfield Metairie, Louisiana 70002 Tel: 504-887-7610 Telex: STERLE LEC MRIE 58-328

MARYLAND HAMILTON/AVNET ELECTRONICS (mailing address)

Friendship International Airport P.O. Box 8647 Baltimore, Maryland 21240

(shipping address) 7255 Standard Drive Hanover, Maryland 21076 Tel: 301-796-5000 TWX: 710-862-1861 Telex: HAMAVLECA HNVE 87-968

SCHWEBER ELECTRONICS 5640 Fisher Lane Rockville, Maryland 20852 Tel: 301-881-2970 TWX: 710-828-0536

PIONEER WASHINGTON ELECTRONICS, INC. 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-948-0710 TWX: 710-828-9784

# FAIRCHILD FRANCHISED DISTRIBUTORS (Cont'd)

MASSACHUSETTS GERBER ELECTRONICS 852 Providence Highway U.S. Route 1 Dedham, Massachusetts 02026 Tel: 617-329-2400

HAMILTON/AVNET ELECTRONICS 185 Cambridge Street Burlington, Massachusetts 01803 Tel: 617.273-2120 TWX: 710-332-1201

HARVEY ELECTRONICS 44 Hartwell Ave. Lexington, Massachusetts 02173 Tel: 617-861-9200

KIERULFF ELECTRONICS 13 Fortune Drive Billerica, Massachusetts 01865 Tel: 617-667-8331 (Local) 617-935-5134 (from Boston Area) TWX: 710-390-1449

SCHWEBER ELECTRONICS 213 Third Avenue Waltham, Massachusetts 02154 Tel: 617-890-8484

MICHIGAN HAMILTON/AVNET ELECTRONICS 12870 Farmington Rd. Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

PIONEER/DETROIT 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800

SCHWEBER ELECTRONICS 86 Executive Drive Troy, Michigan 48084 Tel: 313-583-9242

SHERIDAN SALES CO 24543 Indoplex Drive (P.O. Box 529) Farmington, Mich. 48024 Tel: 313-477-3800

#### MINNESOTA

HAMILTON / AVNET ELECTRONICS /683 Washington Ave. South Edina, Minnesota 55435 Tel: 612-941-3801 TWX: None — use 910-227-0060 (Regional Hq in Chicago, III.)

SCHWEBER ELECTRONICS 7015 Washington Ave. South Edina, Minnesota 55435 Tel: 612-941-5280

SEMICONDUCTOR SPECIALISTS, INC. 8030 Cedar Avenue South Minneapolis, Minnesota 55420 Tel: 612-854-8841 TWX 910-576-2812

MISSOURI HAMILTON/AVNET ELECTRONICS 364 Brookes Lane Hazelwood, Missouri 63042 Tel: 314-731-1144-Telex: HAMAVLECA HAZW 44-2348

SEMICONDUCTOR SPECIALISTS, INC. 3805 N. Oak Trafficway Kansas City, Mo. 64116 Tel: 816-452-3900 TWX: 910-771-2114

SEMICONDUCTOR SPECIALISTS, INC. Lakeview Square 1020 Anglum Road Hazelwood, Missouri 63042 Tel: 314-731-2400 TWX: 910-762-0645 NEW JERSEY
HAMILTON/AVNET ELECTRONICS
113 Gaither Drive
East Gate Industrial Park
Mt. Laurel, NJ. 08057
Tel: 609-234-2133 TWX. 710-897-1405

HAMILTON/AVNET ELECTRONICS 218 Little Falls Road Cedar Grove, New Jersey 07009 Tel: 201-239-0800 TWX. 710 994 5787

KIERULFF ELECTRONICS #5 Industrial Drive Rutherford, New Jersey 07070 Tel: 201-935-2120 TWX, 710-989-0225

STERLING ELECTRONICS 774 Pfeiffer Blvd. Perth Amboy, N.J. 08861 Tel: 201-442-8000 Telex. 138-679

SCHWEBER ELECTRONICS 43 Belmont Drive Somerset, N.J. 08873 Tel: 201-469-6008 TWX, 710-480-4733

NEW MEXICO CENTURY ELECTRONICS 121 Elizabeth, N E. Albuquerque, New Mexico 87123 Tel. 505-292-2700 TWX 910-989-0625

HAMILTON/AVNET ELECTRONICS 2450 Baylor Dr. S E. Albuquerque, New Mexico 87119 Tel: 505-765-1500 TWX None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

NEW YORK HAMILTON/AVNET ELECTRONICS 167 Clay Road Rochester, New York 14623 Tel: 716-442-7820

TWX: None — use 710-332-1201 (Regional Hq. in Burlington, Mass.)

HAMILTON/AVNET ELECTRONICS 6500 Joy Road E Syracuse, New York 13057 Tel: 315-437-2642 TWX 710-541-0959

HAMILTON/AVNET ELECTRONICS 70 State Street Westbury, L.I., New York 11590 Tel 516-333-5800 TWX. 510-222-8237

SCHWEBER ELECTRONICS Jericho Turnpike Westbury, L.L., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

SCHWEBER ELECTRONICS, INC. 2 Town Line Circle Rochester, New York 14623 Tel: 716-461-4000

SEMICONDUCTOR CONCEPTS 195 Engineers Rd Hauppauge, New York 11787 Tel: 516-273-1234 TWX 510-227-6232

SUMMIT DISTRIBUTORS, INC. 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

NORTH CAROLINA HALLMARK ELECTRONICS 3000 Industrial Drive Raleigh, North Carolina 27609 Tel: 919-832-4465 TWX: 510 928 1831

PIONEER/CAROLINA ELECTRONICS 2906 Baltic Avenue Greensboro, North Carolina 27406 Tel: 919-273-4441 OHIO

ARROW ELECTRONICS, INC 3100 Plainfield Road Kettering, Ohio 45429 Tel. 513-253-9176 TWX 810-459-1611

HAMILTON/AVNET ELECTRONICS 761 Beta Drive, Suite "E" Cleveland, Ohio 44143 Tel. 216-461-1400 TWX None — use 910-227-0060 (Regional Hq in Chicago, III.)

HAMILTON/AVNET ELECTRONICS 118 Westpark Road Dayton, Ohio 45459 Tel: 513-433-0610 TWX 810-450-2531

ROCHESTER RADIO SUPPLY CO., INC 140 W. Main Street (P.O. Box 1971) Rochester, New York 14603 Tel: 716-454-7800

PIONEER/CLEVELAND 4800 East 131st Street Cleveland, Ohio 44105 Tel 216-587-3600

SCHWEBER ELECTRONICS 23880 Commerce Park Road Beachwood, Ohio 44122 Tel 216-464-2970 TWX 810-427-9441

SHERIDAN SALES COMPANY 23224 Commerce Park Road Beachwood Ohio 44122 Tei 216-831-0130 TWX 810-427-2957

SHERIDAN SALES CO. (mailing address) P.O. Box 37826 Cincinnati, Ohio 45222

(shipping address) 10 Knollcrest Drive Reading, Ohio 45237 Tel 513 761-5432 TWX 810-461-2670

OKLAHOMA HALLMARK ELECTRONICS 4846 South 83rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-835-8458 TWX: 910-845-2290

PENNSYLVANIA HALLMARK ELECTRONICS, INC. 458 Pike Road Huntingdon Valley, Pennsylvania 19006 Tel: 215-355-7300 TWX: 510-667-1727

PIONEER/DELWARE VALLEY, INC. 203 Witmer Rd. Horsham, Pennsylvania 19044 Tel: 215-674-5710 (from Pennsylvania phones) Tel: 609-541-1120 (from New Jersey phones)

PIONEER ELECTRONICS, INC. 560 Alpha Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

SHERIDAN SALES COMPANY 1717 Penn Ave. Suite 5009 Pittsburgh, Pennsylvania 15221 Tel: 412-244-1640

TEXAS HAMILTON/AVNET ELECTRONICS 4445 Sigma Road Dallas, Texas 75240 1el: 214-661-8661 Telex. HAMAVLECB DAL 73-0511

# FAIRCHILD FRANCHISED DISTRIBUTORS (Cont'd)

#### **TEXAS**

HAMILTON/AVNET ELECTRONICS 1216 West Clay Houston, Texas 77019 Tel: 713-526-4661 Telex: HAMAVLECB HOU 76-2589

NORVELL ELECTRONICS, INC. 10210 Monroe Drive (P.O. Box 20279) Dallas. Texas 75220 Tel: 214-350-6771 TWX: 910-861-4512

NORVELL ELECTRONICS, INC. 6440 Hillcroft Avenue Houston, Texas 77036 Tel: 713-774-2568 TWX: 910-881-2560

SCHWEBER ELECTRONICS, INC. 2628 Longhorn Blvd. Austin, Texas 78758 Tel: 512-837-2890 TWX 910-874-1359

SCHWEBER ELECTRONICS, INC. 14177 Proton Road Dallas, Texas 75240 Tel: 214-661-5010 TWX: 910-860-5493

SCHWEBER ELECTRONICS, INC. 7420 Harwin Drive Houston, Texas 77036 Tel: 713-784-3600 TWX: 910-881-1109

STERLING ELECTRONICS 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 910-881-5042 Telex: STELECO HOUA 77-5299

UTAH CENTURY ELECTRONICS 2150 South 300 West Salt Lake City, Utah 84115 Tel: 801-487-8551

HAMILTON/AVNET ELECTRONICS 647 W. Billinis Rd. Salt Lake City, Utah 84119 Tel: 801-262-8451 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

WASHINGTON HAMILTON / AVNET ELECTRONICS 13407 Northrup Way Bellevue, Washington 98005 Tel: 206-746-8750 TWX: 910-443-2449

#### WASHINGTON

LIBERTY ELECTRONICS 5305 2nd Ave. South Seattle, Washington 98108 Tel: 206-763-8200 TWX: 910-444-1379

#### WISCONSIN

HAMILTON/AVNET ELECTRONICS 6055 N. Santa Monica Blvd. Whitefish Bay, Wisconsin 53717 Tel. 414-964-3482

MARSH ELECTRONICS, INC. 6047 Beloit Road Milwaukee, Wisconsin 53219 Tel. 414-545-6500 TWX 910-262-3321

SEMICONDUCTOR SPECIALISTS, INC. 10855 W. Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-257-1330 TWX 910-262-3022

CANADA CAM GARD SUPPLY LTD. 640 42nd Avenue S.E. Calgary, Alberta, T2G 1Y6, Canada Tel: 403-287-0520 Telex: 03-822811

CAM GARD SUPPLY LTD. 10505 111th Street Edmonton, Alberta, T5H 3E8, Canada Tel: 403-426-1805 Telex: 03-72960

CAM GARD SUPPLY LTD. 4910 52nd Street Red Deer, Alberta, T4N 2C8, Canada Tel: 403-346-2088

CAM GARD SUPPLY LTD. 825 Notre Dame Drive Kamloops, British Columbia, V2C 5N8, Canada Tel: 604-372-3338

CAM GARD SUPPLY LTD. 1777 Ellice Avenue Winnepeg, Manitoba, R3H 0W5, Canada Tel: 204-786-8401 Telex: 07-57622

CAM GARD SUPPLY LTD. Rookwood Avenue Fredericton, New Brunswick, E3B 4Y9, Canada Tel: 506-455-8891

CAM GARD SUPPLY LTD. 15 Mount Royal Blvd. Moncton, New Brunswick, E1C 8N6, Canada Tel: 506-855-2200

#### CANADA

CAM GARD SUPPLY LTD. Courtenay Center Saint John, New Brunswick, E2L 2X6, Canada Tel: 506-657-4666 Telex: 01-447489

CAM GARD SUPPLY LTD. 3065 Robie Street Halifax, Nova Scotia, B3K 4P6, Canada Tel: 902-454-8581 Telex: 01-921528

CAM GARD SUPPLY LTD. 1303 Scarth Street Regina, Saskatchewan, S4R 27, Canada Tel: 306-525-1317 Telex: 07 1266?

CAM GARD SUPPLY LTD. 1501 Ontario Avenue Saskatoon, Saskatchewan, S7K 17, Canada Tel: 306-652-6424 Telex: 07-42825

ELECTRO SONIC INDUSTRIAL SALES (TORONTO) LTD. 1100 Gordon Baker Rd Willowdale, Ontario. M2H 3B3, Canada Tel 416-494-1666 Telex: ESCO TOR 06-22030

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 6291 Dorman Rd., Unit #16 Mississauga, Ontario, L4V 1H2, Canada Tel: 416-677-7432 TWX: 610-492-8867

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 1735 Courtwood Crescent Ottawa, Ontario, K1Z, 5L9, Canada Tel: 613-226-1700

HAMILTON/AVNET INTERNATIONAL (CANADA) LTD. 2670 Paulus Street St. Laurent, Quebec, H4S 1G2, Canada Tel 514-331-6443 TWX 610-421-3731

R.A.E. INDUSTRIAL ELECTRONICS, LTD. 1629 Main Street Vancouver, British Columbia, V6A 2W5, Canada Tel: 604-687-2621 TWX: 610-929-3065 Telex: RAE-VCR 04-54550

SCHWEBER ELECTRONICS 2724 Rena Road Mississauga, Ontario, L4T 3J9, Canada Tel: 416-678-9050

#### FAIRCHILD SALES REPRESENTATIVES

ALABAMA

CARTWRIGHT & BEAN, INC. 901 Magnolia Drive, N.W. Huntsville, Alabama 35805 Tel: 205-533-3509

**CALIFORNIA** 

CELTEC COMPANY 7380 Clairemont Mesa Blvd., Suite 109 San Diego, California 92111 Tel: 714-279-7961 TWX: 910-335-1512

CELTEC COMPANY 2041 Business Center Drive, Suite 211 Irvine, California 92664 Tel: 714-752-6111 TWX: 910-595-2512

CELTEC COMPANY 6767 Forest Lawn Drive Los Angeles, California 90068 Tel: 213-874-6002 TWX: 910-321-2884

MAGNA SALES, INC. 3080 Olcott Street, Suite 210A Santa Clara, California 95050 Tel: 408-985-1750 TWX: 910-338-0241

COLORADO

SIMPSON ASSOCIATES, INC. 2552 Ridge Road Littleton, Colorado 80120 Tel: 303-794-8381 TWX: 910-935-0719

CONNECTICUT LORAC SALES, INC. 2777 Summer Street Stamford, Connecticut 06905 Tel: 203-348-7701 TWX: 710-474-1763

**FLORIDA** 

WMM ASSOCIATES, INC. 101 Wymore Road, Suite 300 Altamonte Springs, Florida 32701 Tel: 305-862-4700 TWX: 810-853-0263

WMM ASSOCIATES, INC. 1822 Drew Street Clearwater, Florida 33519 Tel: 813-447-2533 TWX: 810-866-4108

WMM ASSOCIATES, INC. 1628 E. Atlantic Blvd. Pompano Beach, Florida 33060 Tel: 305-943-3091 TWX: 510-956-9891

GEORGIA

CARTWRIGHT & BEAN, INC P.O. Box 52846 90 W. Wieuca Square, Suite 155 Atlanta, Georgia 30342 Tel: 404-255-5262 TWX: 810-751-3220

LESLIE M. DEVOE COMPANY 7172 North Keystone Ave., Suite C Indianapolis, Indiana 46240 Tel: 317-257-1227 TWX: 810-341-3284

KANSAS

B.C. ELECTRONIC SALES, INC. 1015 West Santa Fe Olathe, Kansas 66061 Tel: 913-782-6696 TWX: 910-749-6414 B.C. ELECTRONIC SALES, INC. 1229 South Paige Wichita, Kansas 67207 Tel: 316-686-3394

MARYLAND

L.D. LOWERY 5801 Annapolis Road, Suite 500 Bladensburg, Maryland 20710 Tel: 301-277-6565 TWX: 710-826-9654

MASSACHUSETTS

SPECTRUM ASSOCIATES, INC. 888 Worcester Street Wellesley, Massachusetts 02181 Tel: 617-237-2796 TWX: 710-348-0424

MICHIGAN

RATHSBURG ASSOCIATES 16621 E. Warren Ave Detroit, Michigan 48224 Tel: 313-882-1717 Telex: 23-5229

MINNESOTA PSI COMPANY

7710 Computer Avenue Minneapolis, Minnesota 55435 Tel: 612-835-1777 TWX: 910-576-2740

MISSISSIPPI

CARTWRIGHT & BEAN, INC. P.O. Box 3730 5250 Galaxy Drive, Suite J Jackson, Mississippi 39207 Tel: 601-981-1368

B.C. ELECTRONIC SALES, INC. 320 Brookes Drive, Suite 204 Hazelwood, Missouri 63042 Tel: 314-731-1255 TWX: 910-762-0651

**NEW JERSEY** 

LORAC SALES, INC. 580 Valley Road Wayne, New Jersey 07470 Tel: 201-696-7070 TWX: 710-988-5846

NEW YORK

ADVANCED COMPONENTS, INC. South Bay Road P.O. Box 276 North Syracuse, New York 13212 Tel: 315-699-2671 TWX: 710-541-0439

LORAC SALES, INC 275 Broadhollow Road Melville, L.I., New York 11746 Tel: 516-293-2970 TWX: 510-224-6480

SPECTRUM SALES, INC 65 Circuit Avenue Tuckahoe, New York 10707 Tel: 914-793-1660 (Microwave Product Only)

NORTH CAROLINA

CARTWRIGHT & BEAN, INC. 625 Harwyn Drive Charlotte, North Carolina 28215 Tel: 704-333-6457

CARTWRIGHT & BEAN, INC. P.O. Box 11209 2415-G Crabtree Blvd. Raleigh, North Carolina 27604 Tel: 919-832-7128

COMPONENTS, INC. 16600 Sprague Rd. Cleveland, Ohio 44130 Tel: 216-243-9200 TWX: 810-423-9435

COMPONENTS, INC. 9 Pierce Street West Carrollton, Ohio 45449 Tel: 513-866-0661

**PENNSYLVANIA BGR ASSOCIATES** 500 Office Center Fort Washington Industrial Park Fort Washington, Pennsylvania 19034 Tel: 215-643-4111 TWX: 510-665-1654

L.D. LOWERY 2801 West Chester Pike Broomall, Pennsylvania 19008 Tel: 215-356-5300 or 215-528-5170

TENNESSEE

CARTWRIGHT & BEAN, INC. P.O. Box 4760 560 S. Cooper Street Memphis, Tennessee 38104 Tel: 901-276-4442

CARTWRIGHT & BEAN, INC. 8501 Kingston Pike Knoxville, Tennessee 37919 Tel: 615-693-7450

TEXAS

TECHNICAL MARKETING 4445 Alpha Road Dallas, Texas 75240 Tel: 214-387-3601 TWX: 910-860-5158

TECHNICAL MARKETING 6430 Hillcroft, Suite 102 Houston, Texas 77036 Tel: 713-771-8466

SIMPSON ASSOCIATES, INC. 2480 So. Main Street, Suite 105 Salt Lake City, Utah 84115 Tel: 801-486-3731 TWX: 910-925-5253

WASHINGTON

QUADRA CORPORATION 1621 - 114th Avenue S.E. Suite 212 Bellevue, Washington 98004 Tel: 206-454-4946 TWX: 910-443-2318

WISCONSIN

LARSEN ASSOCIATES 10855 West Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-258-0529

CANADA

AVOTRONICS LIMITED 200 Consumers Road, Suite 200 Willowdale, Ontario, M2J 1P8, Canada Tel: 416-493-9711

AVOTRONICS LIMITED 6600 Trans Canada Highway, Suite 750 Pointe Claire, Quebec, H9R 4S2, Canada Tel: 514-697-2135 TWX: 610-422-3908 Telex: 05-821-762

