
DAO SOM SOM



## WWW


ARROW ELECTRONICS, INC. 521 WEDDELL DRIVE SUNNYVALE, CALIFORNIA 94086 TEL. (408) 745-6600 TWX 910-339-9371



464 Ellis Street, Mountain View, California 94042

### **TABLE OF CONTENTS**

SECTION 1 INTRODUCTION
SECTION 2 NUMERICAL INDEX OF DEVICES
SECTION 3 SELECTION GUIDES AND CROSS REFERENCE Selector Guide by Function
SECTION 4 FAIRCHILD 4000B SERIES CMOS GENERAL DESCRIPTION 4-3
SECTION 5 DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS
Introduction 5-3
Power Consumption 5-3
Supply Voltage Range 5-4
Propagation Delay 5-5
Noise Immunity 5-7
Interface to TTL 5-7
Input/Output Capacity 5-8
Output Impedance 5-8
Input Protection 5-8
Handling Precautions 5-8
A Word to the TTL Designer 5-8
SECTION 6 JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS 6-3
SECTION 7 TECHNICAL DATA
Fairchild 4000B Series CMOS Family Characteristics
Definition of Symbols and Terms 7-9
Data Sheets 7-11
(See Numerical index of devices for page numbers)
SECTION 8 APPLICATIONS INFORMATION
SECTION 9 FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES
Ordering Information 9-3
Matrix VI Program 9-7
Unique 38510 Program 9-10
Package Physical Dimensions 9-14
SECTION 10 FAIRCHILD FIELD SALES OFFICES SALES REPRESENTATIVES
AND DISTRIBUTOR LOCATIONS 10-3



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	4
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	5
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	6
TECHNICAL DATA	7
APPLICATIONS INFORMATION	8

FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES

FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

#### INTRODUCTION


This data book provides complete technical information on Fairchild's 4000B Series Isoplanar CMOS family. The family encompasses a wide range of SSI, MSI and LSI devices offering the designer a complete spectrum of various circuit complexities all at highest performance. For easy reference to this broad range of devices, a number if indices, selection guides and cross references can be found in Sections 2 and 3.

Since the first introduction of CMOS in the early 1970s, and as each new generation of designs was developed, a large variety of functional and performance parameters were generated by the industry creating a great deal of customer confusion.

In late 1976, under the auspices of EIA/JEDEC, the CMOS vendor community accepted the formidable task of clearing this confusion via industry-wide standardization. The result, as found in Section 6 of this book, is the new "Jedec Industry Standard 'B' Series CMOS Specification." Fairchild lauds EIA/JEDEC and the industry in total for such a cooperative and valuable effort and encourages continuation of this trend.

It should be noted that all Fairchild CMOS products have always, since first introduction in early 1974, complied with today's JEDEC CMOS specifications. Furthermore, it should be noted that Fairchild offers the only CMOS family which meets or exceeds all functional and performance parameters of all CMOS devices and generations of devices introduced to date. Fairchild continues to provide leadership in technology.





INTRODUCTION
NUMERICAL INDEX OF DEVICES
SELECTION GUIDES AND CROSS REFERENCE
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION
DESIGN CONSIDERATIONS WITH FAIRCHI 4000B SERIES CMOS
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS
TECHNICAL DATA

APPLICATIONS INFORMATION

FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES

FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS



### **NUMERICAL INDEX OF DEVICES**

### LOGIC DEVICES

DEVICE NO.	DESCRIPTION	PAGE
4001B	Quad 2-Input NOR Gate	
4002B	Dual 4-Input NOR Gate	
4006B	18-Stage Static Shift Register	
4007UB	Dual Complementary Pair Plus Inverter	
4008B	4-Bit Binary Full Adder	
4011B	Quad 2-Input NAND Gate	
4012B	Dual 4-Input NAND Gate	
4013B	Dual D Flip-Flop	
4014B	8-Bit Shift Register	
4015B	Dual 4-Bit Static Shift Register	
4016B	Quad Bilateral Switches	7-30
4017B	5-Stage Johnson Counter	
4018B	Presettable Divide-by-N Counter (Obsolete — For Ref. Only)	7-36
4019B	Quad 2-Input Multiplexer	7-40
4020B	14-Stage Binary Counter	7-42
4021B	8-Bit Shift Register	7-45
4022B	4-Stage Divide-by-8 Johnson Counter	7-47
4023B	Triple 3-Input NAND Gate	7-49
4024B	7-State Binary Counter	7-50
4025B	Triple 3-Input NOR Gate	7-53
4027B	Dual JK Flip-Flop	7-54
4028B	1-of-10 Decoder	7-57
4029B	Synchronous Up/Down Counter	7-59
4030B	Quad Exclusive-OR Gate	7-64
4031B	64-Stage Static Shift Register	7-65
4034B	8-Bit Universal Bus Register	
4035B	4-Bit Universal Shift Register	
4040B	12-Stage Binary Counter	7-76
4041B	Quad True/Complement Buffer (Obsolete — For Ref. Only)	
4042B	Quad D Latch	
4043B	Quad R/S Latch with 3-State Output (Obsolete — For Ref. Only)	
4044B	Quad R/S Latch with 3-State Output	
4045B	21-Stage Binary Counter	
4046B	Micropower Phase-Locked Loop	7-93
4047B	Monostable/Astable Multivibrator	
4049B	Hex Inverting Buffer	
4050B	Hex Non-Inverting Buffer	
4051B	8-Channel Analog Multiplexer/Demultiplexer	
4052B	Dual 4-Channel Analog Multiplexer/Demultiplexer	
4053B	Triple 2-Channel Analog Multiplexer/Demultiplexer	
4066B	Quad Bilateral Switches	
4067B	16-Channel Analog Multiplexer/Demultiplexer	7-117

### **NUMERICAL INDEX OF DEVICES**

### LOGIC DEVICES

DEVICE NO.	DESCRIPTION	PAGE
4068B	8-Input NAND Gate (Obsolete — For Ref. Only)	7-121
4069UB	Hex Inverter	
4070B	Quad Exclusive-OR Gate	7-124
4071B	Quad 2-Input OR Gate	
4073B	Triple 3-Input AND Gate (Obsolete — For Ref. Only)	
4075B	Triple 3-Input OR Gate (Obsolete — For Ref. Only)	
4076B	Quad D Flip-Flop with 3-State Output	
4077B	Quad Exclusive-NOR Gate (Obsolete — For Ref. Only)	
4078B	8-Input NOR Gate (Obsolete — For Ref. Only)	7-133
4081B	Quad 2-Input AND Gate	
4085B	Dual 2-Wide, 2-Input AND-OR-Invert Gate (Obsolete — For Ref. Only)	
4086B	4-Wide, 2-Input AND-OR-Invert Gate	
4093B	Quad 2-Input NAND Schmitt Trigger	
40014B	Hex Schmitt Trigger	
40085B	4-Bit Magnitude Comparator	
40097B	3-State Hex Non-Inverting Buffer	
40098B	3-State Hex Inverting Buffer	
40161B	4-Bit Synchronous Counter	
40163B	4-Bit Synchronous Counter	
40174B	Hex D Flip-Flop	
40175B	Quad D Flip-Flop	
40193B	4-Bit Up/Down Binary Counter	
40194B	4-Bit Bi-directional Universal Shift Register (Obsolete — For Ref. Only)	
40195B	4-Bit Universal Shift Register (Obsolete — For Ref. Only)	
4104B	Quad Low Voltage to High Voltage Translater with 3-State Outputs	
4510B	Up/Down Decade Counter	
4511B	BCD to 7-Segment Latch/Decoder/Driver	
4512B	8-Input Multiplexer with 3-State Output	
4514B	1-of-16 Decoder/Demultiplexer with Input Latch	
4515B	1-of-16 Decoder/Demultiplexer with Input Latch	
4516B	Up/Down Counter	
4518B	Dual 4-Bit Decade Counter	
4520B	Dual 4-Bit Binary Counter	
4521B	24-Stage Binary Counter	
4522B	4-Bit BCD Programmable Down Counter	
4526B	4-Bit Binary Programmable Down Counter	
4527B	BCD Rate Multiplier	
4528B	Dual Retriggerable Resettable Monostable Multivibrator	
4531B	13-Input Parity Checker/Generator (Obsolete — For Ref. Only)	
4532B	8-Input Priority Encoder (Obsolete — For Ref. Only)	
4539B	Dual 4-Input Multiplexer	
4543B	BCD to 7-Segment Latch/Decoder/Driver for Liquid Crystals	7-197


#### ş

### **NUMERICAL INDEX OF DEVICES**

### LOGIC DEVICES

DEVICE NO.	DESCRIPTION		
4555B	Dual 1-of-4 Decoder Demultiplexer	7-198	
4556B	Dual 1-of-4 Decoder Demultiplexer		
4557B	1-to-64-Bit Variable Length Shift Register		
4582B	Carry Lookahead Generator (Obsolete – For Ref. Only)		
4702B	Programmable Bit Rate Generator		
4703B	FIFO Buffer Memory		
4710B	Register Stack 16 x 4-Bit RAM with 3-State Output Register		
4720B	256-Bit RAM with 3-State Output		
4722B	Programmable Timer/Counter		
4723B	Dual 4-Bit Addressable Latch		
4724B	8-Bit Addressable Latch		
4725B	64-Bit RAM with 3-State Output		
4727B	7-Stage Counter		
4731B	Quad 64-Bit Static Shift Register		
4741B	4 x 4 Cross Point Switch		
6508B	1024-Bit (1024 x 1) CMOS RAM with 3-State Output		





### INTRODUCTION

NUMERICAL INDEX OF DEVICES

SELECTION GUIDES AND CROSS

REFERENCE

FAIRCHILD 4000B SERIES CMOS-GENERAL DESCRIPTION

DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS

TECHNICAL DATA

APPLICATIONS INFORMATION

FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES

FAIRCHILD FIELD SALES OFFICES. SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS



### **SELECTOR GUIDE BY FUNCTION**

FUNCTIO	N DESCRIPTION	PAGE	
Counters			
4017B	5-Stage Johnson Counter	7-33	
4020B	14-Stage Binary Counter		
4022B	4-Stage Divide-by-8 Johnson Counter		
4024B	7-Stage Binary Counter		
4029B	Synchronous Up/Down Counter		
4040B	12-Stage Binary Counter		
4045B	21-Stage Binary Counter	7-92	
4510B	Up/Down Decade Counter	. 7-145	
4516B	Up/Down Counter	7-167	
4518B	Dual 4-Bit Decade Counter	7-171	
4520B	Dual 4-Bit Binary Counter	7-174	
4521B	24-Stage Binary Counter	7-177	
4522B	4-Bit BCD Programmable Down Counter		
4526B	4-Bit Binary Programmable Down Counter	7-178	
4722B	Programmable Timer/Counter		
4727B	7-Stage Counter	7-257	
40161B	4-Bit Synchronous Counter		
40163B	4-Bit Synchronous Counter		
40193B	4-Bit Up/Down Binary Counter	7-285	
Registers			
4006B	18-Stage Static Shift Register	7-13	
4014B	8-Bit Shift Register		
4015B	Dual 4-Bit Static Shift Register		
4021B	8-Bit Shift Register		
4031B	64-Stage Static Shift Register		
4034B	8-Bit Universal Bus Register		
4035B	4-Bit Universal Shift Register		
4557B	1-to-64 Variable Length Shift Register		
4731B	Quad 64-Bit Static Shift Register		
Decoders	and Demultiplexers		
4028B	1-of-10 Decoder	7-57	
4511B	BCD to 7-Segment Latch/Decoder/Driver		
4514B	1-of-16 Decoder/Demultiplexer with Input Latch		
4515B	1-of-16 Decoder/Demultiplexer with Input Latch		
4543B	BCD to 7-Segment Latch/Decoder/Driver for Liquid Crystals	7-197	
4555B	Dual 1-of-4 Decoder Demultiplexers		
4556B	Dual 1-of-4 Decoder Demultiplexer		
4723B	Dual 4-Bit Addressable Latch		
4724B	8-Bit Addressable Latch		


### **SELECTOR GUIDE BY FUNCTION**

FUNCTIO	N DESCRIPTION	PAGE
Digital Mu 4019B	iltiplexers  Quad 2-Input Multiplexer	. 7-40
4512B 4539B	8-Input Multiplexer with 3-State Output	7-156
Analog Sv	vitches and Multiplexers/Demultiplexers	
4016B	Quad Bilateral Switch	
4051B	8-Channel Analog Multiplexer/Demultiplexer	7-105
4052B	Dual 4-Channel Analog Multiplexer/Demultiplexer	
4053B	Triple 2-Channel Analog Multiplexer/Demultiplexer	
4066B	Quad Bilateral Switch	
4067B 4741B	16-Channel Analog Multiplexer/Demultiplexer	
4/410	4 x 4 Cross Point Switch	. 7-201
Latches		
4042B	Quad D Latch	. 7-81
4044B	Quad R/S Latch with 3-State Output	
4511B	BCD to 7-Segment Latch/Decoder/Driver	
4543B	BCD to 7-Segment Latch/Decoder/Driver for Liquid Crystals	
4723B	Dual 4-Bit Addressable Latch	
4724B 40174B	8-Bit Addressable Latch	
40174B 40175B	Hex D Flip-Flop  Quad D Flip-Flop	
401730	Quad D Filip-Filop	1-202
Translato	rs .	
4104B	Quad Low Voltage to High Voltage Translator with 3-State Output	7-142
Arithmetic	c Operators	
4008B	4-Bit Binary Full Adder	. 7-17
4527B	BCD Rate Multiplier	
40085B	4-Bit Magnitude Comparator	7-265
NAND Ga	tes	
4011B	Quad 2-Input NAND Gate	. 7-19
4012B	Dual 4-Input NAND Gate	. 7-19
4023B	Triple 3-Input NAND Gate	
4093B	Quad 2-Input NAND Schmitt Trigger	7-140
AND Gate	es	
4081B	Quad 2-Input AND Gate	7-135

### **SELECTOR GUIDE BY FUNCTION**

FUNCTIO	N DESCRIPTION	PAGE
NOR Gate	es	
4001B	Quad 2-Input NOR Gate	7-11
4002B	Dual 4-Input NOR Gate	
4025B	Triple 3-Input NOR Gate	
OR Gates		
4071B	Quad 2-Input OR Gate	. 7-125
	and Buffers	
4049B	Hex Inverting Buffer	
4050B	Hex Non-Inverting Buffer	
4069UB	Hex Inverter	
40097B	3-State Hex Non-Inverting Buffer	
40098B	3-State Hex Inverting Buffer	. 7-269
Complex	Gates	
4007UB	Dual Complementary Pair Plus Inverter	7-15
4030B	Quad Exclusive-OR Gate	
4070B	Quad Exclusive-OR Gate	
4086B	4-Wide, 2-Input AND-OR-Invert Gate	
4093B	Quad 2-Input NAND Schmitt Trigger	
40014B	Hex Schmitt Trigger	. 7-263
Flip-Flops		
4013B	Dual D Flip-Flop	
4027B	Dual JK Flip-Flop	
4076B	Quad D Flip-Flop with 3-State Output	
40174B	Hex D Flip-Flop	
40175B	Quad D Flip-Flop	. 7-282
Memories		
4703B	FIFO Buffer Memory	
4710B	Register Stack 16 x 4-Bit RAM with 3-State Output Register	
4720B	256-Bit RAM with 3-State Output	
4725B	64-Bit RAM with 3-State Output	. 7-254
6508B	1024-Bit (1024 x 1) CMOS RAM with 3-State Output	. 7-297
Frequency	y Generator	
4702B	Programmable Bit Rate Generator	. 7-206
Multivibra	tors, Phase-Locked Loops, Timers	
4046B	Micropower Phase-Locked Loop	
4047B	Low-Power Monostable/Astable Multivibrator	
4528B	Dual Retriggerable Resettable Monostable Multivibrator	
4722B	Programmable Timer/Counter	. 7-237





и	artistical and a second		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			William 1 -	Company of
	3000 N 700 ha call	$-\alpha - 1$	IOTIC	~ h i			C 1246 C C C C C C C C C C C C C C C C C C C
ı	S. SEC.	RODU	11.111	344		S. Fallinger, 4	A 265 A.
ı	Mary Jack				2. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		
	0.000.000.000.000.000.000.000.000.000	W 4 2 100 15 16 1			a collect address?	destroyer early	\$200 activities
		0.0000000000000000000000000000000000000		A COCO CO. C. C.		Dromatic Commission	AND ASSESSED.
и	NO 301 S TO NO 3010		020000000000000000000000000000000000000	XXXXXXXX.	100 100 100		

SELECTION GUIDES AND CROSS REFERENCE

NUMERICAL INDEX OF DEVICES

FAIRCHILD 4000B SERIES CMOS-GENERAL DESCRIPTION

DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

JEDEC INDUSTRY STANDARD "B"

SERIES CMOS SPECIFICATIONS

TECHNICAL DATA

APPLICATIONS INFORMATION

AND PACKAGE OUTLINES

FAIRCHILD ORDERING INFORMATION

FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS



### **FAIRCHILD 4000**

### SERIES CMOS

GENERAL DESCRIPTION — Fairchild CMOS logic combines popular 4000 series functions with the advanced Isoplanar C process. The result is a logic family with a superior combination of noise immunity and standardized drive characteristics. Under static conditions, these devices dissipate very low power, typically 10 nW per gate. The low power combined with the wide (3 to 15 V) recommended operating supply voltage requirement greatly minimizes power supply costs. The CMOS family is designed with standardized output drive characteristics which, combined with relative insensitivity to output capacitance loading, simplify system design.

- LOW POWER TYPICALLY 10 nW PER GATE STATIC
- WIDE OPERATING SUPPLY VOLTAGE RANGE —
   3 TO 15 V RECOMMENDED
   18 V ABSOLUTE MAXIMUM
- HIGH NOISE IMMUNITY
- BUFFERED OUTPUTS STANDARDIZE OUTPUT DRIVE AND REDUCE VARIATION OF PROPAGATION DELAY WITH OUTPUT CAPACITANCE
- WIDE OPERATING TEMPERATURE RANGE
  COMMERCIAL -40°C TO +85°C
- MILITARY -55°C TO +125°C
   HIGH DC FAN OUT GREATER THAN 50

#### ISOPLANAR C

The Fairchild CMOS logic family uses Isoplanar C for high performance. This technology combines local oxidation isolation techniques with silicon gate technology to achieve an approximate 35% to 100% savings in area as shown in Figure 4-1a. Operating speeds are increased due to the self-alignment of the silicon gate and reduced side-wall capacitance.

Conventional CMOS circuits are fabricated on an n-type substrate as shown in Figure 4-1b. The p-type substrate required for complementary n-channel MOS is obtained by diffusing a lightly doped p-region into the n-type substrate. Conventional CMOS fabrication requires more chip area and has slower circuit speeds than Isoplanar C CMOS. This is a result of the n+ or p+ channel stop which surrounds the p- or n-channels respectively in conventional metal gate CMOS. Silicon gate CMOS (Figure 4-1c) has a negligible reduction in area, though transient performance is improved.




Fig. 4-1a. ISOPLANAR C CMOS STRUCTURE REDUCES AREA 35%




Fig. 4-1b. CONVENTIONAL METAL GATE CMOS STRUCTURE




Fig. 4-1c. CONVENTIONAL SILICON GATE CMOS STRUCTURE REDUCES AREA 8%

#### **FAIRCHILD 4000 SERIES CMOS**

#### **FULLY BUFFERED CONFIGURATION DESCRIPTION**

Fairchild CMOS logic is designed with the system user in mind. Output buffering is used on all devices to achieve high performance, standardized output drive, highest noise immunity and decreased ac sensitivity to output loading. Figure 4-2 illustrates a conventional unbuffered 2-Input NOR Gate. Either n-channel transistor connected to VSS (ground) conducts when either input is HIGH, causing the output to go LOW through the ON resistance of the device. If both inputs are HIGH, both n-channel devices are on; effectively halving the ON resistance, thereby making the output impedance (and hence fall time) a function of input variables. Similarly the p-channel devices are switched on by LOW signals; i.e., when both inputs are LOW, conduction from VDD to the output will occur.

Since the p-channel devices are in series, their ON resistance must be decreased (larger chip area) to hold output HIGH impedance within specification. As the number of gate inputs increases, even larger p-channel devices are required, and the output impedance to  $V_{SS}$  becomes even more pattern sensitive.

A conventional unbuffered CMOS 2-Input NAND Gate interchanges the parallel and serial transistor gating to achieve the NAND function (Figure 4-3). The changes in output resistance then move to the p-channel transistors connected to V<sub>DD</sub>, while the n-channel devices must be increased in size due to their serial connection.

Fairchild CMOS uses small geometry logic transistors to generate the required function which drive standard low impedance output buffers (Figures 4-4 and 5). This technique reduces chip size, since only two large output transistors are required and rise and fall times are independent of input pattern. Buffered outputs also increase system speeds and make propagation delay less sensitive to output capacitance. Figure 4-6 illustrates typical propagation delay vs. output capacitance for conventional and buffered CMOS Gates.

Another advantage of the Fairchild approach is improved noise immunity. Because of the increased voltage gain, nearly ideal transfer characteristics are realized as shown in Figure 4-7. The high gain (greater than 10,000) also provides significant pulse shaping; the waveforms of Figures 4-8 and 9 compare the output waveforms of conventional and buffered CMOS gates. For input transition times of 100 ns or less, the outputs of both gate types are similar. When the input transitions are stretched to one microsecond, the conventional gate exhibits increased transition times while the buffered gate has unchanged output transition times. This feature eliminates progressive deterioration of pulse characteristics in a system. The combination of Isoplanar C and buffered outputs results in new standards of CMOS logic performance.




Fig. 4-2. CONVENTIONAL NON-BUFFERED 2-INPUT NOR GATE




Fig. 4-3, CONVENTIONAL NON-BUFFERED 2-INPUT NAND GATE




Fig. 4-4. FAIRCHILD 4001B FULLY BUFFERED NOR GATE






Fig. 4-5. FAIRCHILD 4011B FULLY BUFFERED NAND GATE

Fig. 4-6 COMPARISON OF PROPAGATION **DELAY VS LOAD CAPACITANCE FOR** CONVENTIONAL AND FULLY **BUFFERED NAND GATES 2** 300 CD4011A - tPLH PROPAGATION DELAY CD4011A — tPHL TPLH, TPHL 4011B - tPHL 50 VDD = 5.0 V 4011B - tPLH 100 200 50 150 C<sub>L</sub> - LOAD CAPACITANCE - pF










Fig. 4-9





INTR	ODU	CTIO	V	
			elger e e e	

NUMER	ICAL I	NDEX	OF DE	VICES

SELECTION GUIDES AND CROSS

REFERENCE FAIRCHILD 4000B SERIES CMOS-

DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS

GENERAL DESCRIPTION

TECHNICAL DATA

APPLICATIONS INFORMATION

FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES

FAIRCHILD FIELD SALES OFFICES,

SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS

10



# DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS

#### INTRODUCTION

Complementary MOS digital logic building blocks of SSI and MSI complexity have been hailed as the ideal logic family. They are rapidly gaining popularity as more and more manufacturers introduce increasing numbers of parts at reasonable prices.

Originally designed for aerospace applications, CMOS now finds its way into portable instruments, industrial and medical electronics, automotive applications and computer peripherals, besides dominating the electronic watch market.

In late 1973, Fairchild introduced the Fairchild 4000B CMOS family, using Isoplanar technology to achieve superior electrical performance. Most of these devices are functional equivalents and pin-for-pin replacements of the well-known 4000 series; some are equivalent to TTL circuits and some are proprietary logic designs.

A few CMOS devices, such as bidirectional analog switches, exploit the unique features of CMOS technology; some take advantage of the smaller device size and higher potential packing density to achieve true LSI complexity; but most of the available CMOS elements today are of SSI and MSI complexity and perform logic functions that have been available in DTL or TTL for many years. Therefore, it is both helpful and practical to compare the performance of CMOS with that of

the more familiar DTL/TTL (Figure 5-1). The TTL to CMOS Comparison Guide in Section 3 lists numerous CMOS circuits that are pinout identical to their TTL counterparts, others that are functionally identical only, still others that are similar and, in most cases, offer added features.

CMOS speed is comparable to 74L-TTL and DTL, and about three to six times slower than TTL or Low Power Schottky (LS-TTL). Voltage noise immunity and fan out are almost ideal, supply voltage is noncritical, and the quiescent power consumption is close to zero-several orders of magnitude lower than for any competing technology.

#### POWER CONSUMPTION

Under static conditions, the p-channel (top) and the n-channel (bottom) transistors are not conducting simultaneously, thus only leakage current flows from the positive ( $V_{DD}$ ) to the negative ( $V_{SS}$ ) supply connection. This leakage current is typically 0.5 nA per gate, resulting in very attractive low power consumption of 2.5 nW per gate (at 5 V).

Whenever a CMOS circuit is exercised, when data or clock inputs change, additional power is consumed to charge and discharge capacitances (on-chip parasitic capacitances as well as load capacitances). Moreover, there is a short time during the transition when both the top and the bottom transistors are partially conducting. This dynamic power consumption is

PARAMETER	STANDARD TTL	74L	DTL	LOW POWER	FAIRCHILD 4000B CMOS 5 V SUPPLY	FAIRCHILD 4000B CMOS 10 V SUPPLY
PROPAGATION DELAY (GATE)	10 ns	33 ns	30 ns	5 ns	40 ns	20 ns
FLIP-FLOP TOGGLE FREQUENCY	35 MHz	3 MHz	5 MHz	45 MHz	8 MHz	16 MHz
QUIESCENT POWER (GATE)	10 mW	1 mW	8.5 mW	2 mW	10 nW	10 nW
NOISE IMMUNITY	1 V	1 V	1 V	0.8 V	2 V	4 V
FAN OUT	10	10	8	20	50*	50*

\*OR AS DETERMINED BY ALLOWABLE PROPAGATION DELAY

obviously proportional to the frequency at which the circuit is exercised, to the load capacitance and to the square of the supply voltage. As shown in *Figure 5-2*, the power consumption of a CMOS gate exceeds that of a Low Power Schottky gate somewhere between 500 kHz and 2 MHz of actual output frequency.

At 100 transitions per second, the dynamic power consumption is far greater than the static dissipation; at one million transitions per second, it exceeds the power consumption of LS-TTL. Comparing the power consumption of more complex devices (MSI) in various technologies may show a different result. In any complex design, only a small fraction of the gates actually switch at the full clock frequency, most gates operate at a much lower average rate and consume, therefore, much less power.


A realistic comparison of power consumption between different technologies involves a thorough analysis of the average switching speed of each gate in the circuit. The small static supply current,  $I_{\mbox{\scriptsize DD}}$  is specified on individual data sheets for 5, 10 and 15 V. The dynamic power dissipation for 5, 10 and 15 V, 15 and 50 pF may be found in graph form for frequencies of 100 Hz to 10 MHz. The total power may be calculated,  $P_T$  = ( $I_{\mbox{\scriptsize DD}}$  X  $V_{\mbox{\scriptsize DD}}$ ) + dynamic power dissipation.

#### SUPPLY VOLTAGE RANGE

CMOS is guaranteed to function over the unprecedented range of 3 to 15 V supply voltage. Characteristics are guaranteed for 5, 10 and 15 V operation and can be extrapolated for any voltage in between. Operation below 4.5 V is not very meaningful because of the increase in delay (loss of speed), the increase in output impedance and the loss of noise immunity. Operation above 15 V is not recommended because of high dynamic power consumption and risk of noise spikes on the power supply exceeding the breakdown voltage (typ >20 V), causing SCR-latch-up and destroying the device unless the current is externally limited.

The lower limit of power supply voltage, including ripple, is determined by the required noise immunity, propagation delay or interface to TTL. The upper limit of supply voltage, including ripple and transients, is determined by power dissipation or direct interface to TTL. The 4049B, 4050B, 4104B, 40097B and 40098B provide level translation between TTL and CMOS when CMOS supply voltages over 5 V are used. While devices are usable to 18 V, operation above 12 V is discouraged for reasons of power dissipation.

Low static power consumption combined with wide supply voltage range make CMOS the ideal logic family for battery operated equipment.



#### PROPAGATION DELAY


Compared to TTL and LS-TTL, all CMOS devices are slow and very sensitive to capacitive loading. See *Figure 5-3*. The Fairchild 4000B family uses both advanced processing (Isoplanar) and improved circuit design (buffered gates) to achieve propagation delays and output rise times that are superior to any other junction-isolated CMOS design. (Silicon-on-sapphire, SOS, can achieve similar performance but at a substantial cost penalty).


Isoplanar processing achieves lower parasitic capacitances which reduce the on-chip delay and increase the maximum toggle frequency of flip-flops, registers and counters. Buffering all outputs, even on gates, results in lower output impedance and thus reduces the effect of capacitive loading.


Propagation delay is affected by three parameters: capacitive loading, supply voltage, and temperature.

#### Capacitive Loading Effect

Historically, semiconductor manufacturers have always specified the propagation delay at an output load of 15 pF, not because anybody considers this a representative systems environment, but rather because it was the lowest practical test-jig capacitance. It also generated the most impressive specifications. TTL with an output impedance less than 100  $\Omega$  is little affected by an increase in capacitive loading; a 100 pF load increases the delay by only about 4 ns. CMOS, however, with an output impedance of 1 k $\Omega$  (worst case at 5 V) is 10 times more sensitive to capacitive loading. Figure 5-4 shows the positive- and negative-going delays as a function of load capacitance. It should be noted that the older, unbuffered gates have an even higher output impedance, a larger dependence on output loading, and do not show the same symmetry.








#### Supply Voltage Effect


Figure 5-5 shows propagation delay as a function of supply voltage and again indicates the symmetry of the positive- and negative-going delays. Increasing the supply voltage from 5 to 10 V more than doubles the speed of CMOS gates. Increasing the supply voltage to 15 V almost doubles the speed again, but, as mentioned before, results in a significant increase in dynamic power dissipation.

The best choice for slow applications is 5 V. For reasonably fast systems, choose 10 or 12 V. Any application requiring 15 V to achieve short delays and fast operation should be investigated for excessive power dissipation and should be weighed against an LS-TTL approach.




#### Temperature Effect

Figure 5-6 shows propagation delay as a function of ambient temperature. The temperature dependence of CMOS is much simpler than with TTL, where three factors contribute—increase of beta with temperature, increase of resistor value with temperature, and decrease of junction forward voltage drop with increasing temperature. In CMOS, essentially only the carrier mobility changes, thus increasing the impedance and hence the delay with temperature. For 4000B devices, this temperature dependence is less than 0.3% per °C, practically linear over the full temperature range. Note that the commercial temperature range is -40 to +85°C rather than the usual 0 to +75°C.



CMOS delays increase with temperature. They are very sensitive to capacitive loading but can be reduced by increasing the supply voltage to 10 or even 15 V.

To determine propagation delays, the effects of capacitive loading, supply voltage, manufacturing tolerances and ambient temperature must be considered. Start with the values of  $t_{PLH}$  (propagation delay, a LOW-to-HIGH output transition) and  $t_{PHL}$  (propagation delay, a HIGH-to-LOW output transition) given in the individual data sheets. Delay values for  $V_{DD}$  at 5, 10 and 15 V and output capacity of 50 pF is provided. Manufacturing tolerances account for the differences between MIN, TYP and MAX. Starting with the nearest applicable delay value, correct for effects of capacitive loading, ambient temperature and supply voltage using the general family characteristics of Section 7.



#### NOISE IMMUNITY

One of the most advertised and also misunderstood CMOS features is noise immunity. The input threshold of a CMOS gate is approximately 50% of the supply voltage and the voltage transfer curve is almost ideal. As a result, CMOS can claim very good voltage noise immunity, typically 45% of the supply voltage, *i.e.*, 2.25 V in a 5 V system, 4.5 V in a 10 V system. Compare this with the TTL transfer curve in *Figure 5-5* and its resultant 1 V noise immunity in a lightly loaded system and only 0.4 V worst case.

Since CMOS output impedance, output voltage and input threshold are symmetrical with respect to the supply voltage, the LOW and HIGH level noise immunities are practically equal. Therefore, a CMOS system can tolerate ground or V<sub>DD</sub> drops and noise on these supply lines of more than 1 V, even in a 5 V system. Moreover, the inherent CMOS delays act as a noise filter; 10 ns spikes tend to disappear in a chain of CMOS gates, but are amplified in a chain of TTL gates. Because of these features, CMOS is very popular with designers of industrial control equipment that must operate in an electrically and electromagnetically "polluted" environment.

Unfortunately these impressive noise margin specifications disregard one important fact: the output impedance of CMOS is 10 to 100 times higher than that of TTL. CMOS interconnections are therfore less "stiff" and much more susceptible to capacitively coupled noise. In terms of such current injected crosstalk from high noise voltages through small coupling capacitances, CMOS has about six times *less* noise margin than TTL. It takes more than 20 mA to pull a TTL output into the threshold region, but it takes only 3 mA to pull a CMOS output into the threshold of a 5 V system.


The nearly ideal transfer characteristic and the slow response of CMOS circuits make them insensitive to low voltage, magnetically coupled noise. The high output impedance, however, results in a poor rejection of capacitively coupled noise.

#### INTERFACE TO TTL

When CMOS is operated with a 5 V power supply, interface to TTL is straightforward. The input impedance of CMOS is very high, so that any form of TTL will drive CMOS without loss of fan out in the LOW state. Unfortunately, most TTL has insufficient HIGH state voltage (typically 3.5 V) to drive CMOS reliably. A pull up resistor (1 k $\Omega$  to 10 k $\Omega$ ) from the output of the TTL device to the 5 V power supply will effectively pull the HIGH state level to 4.5 V or above. Alternately, DTL Hex inverters may be used between the TTL and CMOS. 9LS Low Power Schottky and 93L00 Low Power TTL/MSI utilize the unique output configuration shown in Figure 5-8 to pull its output to VCC-VBC or approximately 4.3 V when lightly loaded.

All Fairchild 4000B logic elements will drive a single 9LS Low Power Schottky input fan in directly. A 9LS Hex inverter such as the 9LS04 makes an excellent low cost TTL buffer with a fan out of 20 into 9LS or 5 into standard TTL. Alternately, the 4049B and 4050B Hex buffers may be used to drive a fan out of 8 into 9LS or 2 into standard TTL.

When operating CMOS at voltage higher than 5 V direct interface to TTL cannot be used. The 4104B Quad Level Translator converts TTL levels to high voltage CMOS up to 15 V. The 4049B and 4050B Hex Buffers will accept high voltage CMOS levels up to 15 V and drive 2 standard TTL loads.



#### INPUT/OUTPUT CAPACITY

CMOS devices exhibit input capacities in the 1.5 to 5 pF range and output capacity in the 3 to 7 pF range.

#### **OUTPUT IMPEDANCE**


All Fairchild 4000B logic devices employ standardized output buffers. Section 7 details output characteristics. It should be noted that these impedances do not change with input pattern as do conventional CMOS gates. Buffers, analog switches and analog multiplexers employ special output configurations which are detailed in individual data sheets.

#### INPUT PROTECTION

The gate input to any MOS transistor appears like a small (<1 pF) very low leakage (<10<sup>-12</sup> A) capacitor. Without special precautions, these inputs could be electrostatically charged to a high voltage, causing a destructive breakdown of the dielectric and permanently damaging the device. Therefore, all CMOS inputs are protected by a combination of series resistor and shunt diodes. Various manufacturers have used different approaches; some use a single diode, others use two diodes, and some use a resistor with a parasitic substrate diode.

Each member of the Fairchild 4000B family utilizes a series resistor, nominally 200  $\Omega$ , and two diodes, one to  $V_{DD}$ , and the other to  $V_{SS}$  (Figure 5-9). The resistor is a poly-silicon "true resistor" without a parasitic substrate diode. This ensures that the input impedance is always at least 200  $\Omega$  under all biasing conditions, even when  $V_{DD}$  is short circuited to  $V_{SS}$ . A parasitic substrate diode would represent a poorly defined shunt to  $V_{SS}$  in this particular case.

The diodes exhibit typical forward voltage drops of 0.9 V at 1 mA and reverse breakdowns of 20 V for D1 and 20 V for D2. For certain special applications such as oscillators, the diodes actually conduct during normal operation. However, currents must be limited to 10 mA.



#### HANDLING PRECAUTIONS

All MOS devices are subject to damage by large electrostatic charges. All Fairchild 4000B devices employ the input protection described in *Figure 5-9*, however, electrostatic damage can still occur. The following handling precautions should be observed.

- All Fairchild 4000B devices are shipped in conducting foam or antistatic tubes. They should be removed for inspection or assembly using proper precautions.
- Ionized air blowers are recommended when automatic incoming inspection is performed.
- Fairchild 4000B devices, after removal from their shipping material, should be placed leads down on a grounded surface. Conventional cookie tins work well. Under no circumstances should they be placed in polystyrene foam or plastic trays used for shipment and handling of conventional ICs.
- Individuals and tools should be grounded before coming in contact with 4000B devices.
- Do not insert or remove devices in sockets with power applied. Ensure power supply transients, such as occur during power turn-on or off; do not exceed maximum ratings.
- In the system, all unused inputs must be connected to either a logic HIGH or logic LOW level such as V<sub>SS</sub>, V<sub>DD</sub> or the output of a logic element.
- After assembly on PC boards, ensure that static discharge cannot occur during storage or maintenance. Boards may be stored with their connectors surrounded with conductive foam. Board input/output pins may be protected with large value resistors (10 MΩ) to ground.
- 8. In extremely hostile environments, an additional series input resistor (10 to  $100 \text{ k}\Omega$ ) provides even better protection at a slight speed penalty.

#### A WORD TO THE TTL DESIGNER

Designing with CMOS is generally an easy transition and allows the designer to discard many of the old design inhibitions for new found freedoms. A few of these are:

Fan out—It is practically unlimited from a dc point of view and is restricted only by delay and rise time considerations.

Power Supply Regulation—Anything between 3 V and 15 V goes, as long as all communicating circuits are fed from the same voltage.

Ground and  $V_{CC}$  Line Drops—The currents are normally so small that there is no need for heavy supply line bussing.

 $V_{CC}$  Decoupling—It can be reduced to a few capacitors per board.

**Heat Problems**—They do not exist, unless an attempt is made to run CMOS very fast and from more than 10 V.

It should also be noted that there are a few warnings called for when designing with CMOS and that many of the hard-earned good engineering basics cannot be forgotten. A few of the new design challenges include:

Unused Inputs—They must be connected to  $V_{SS}$  or  $V_{DD}$  ( $V_{CC}$  or ground) lest they generate a logical "maybe". The bad TTL habit of leaving unused inputs open is definitely out.

Oscillations—Slowly rising or falling input signals can lead to oscillations and multiple triggering. A poorly regulated and decoupled power supply magnifies this problem since the CMOS input threshold varies with the supply voltage.

Timing Details—Even slow systems require a careful analysis of worst case timing delays, derated for maximum temperature, minimum supply voltage and maximum capacitive loading. Many CMOS flip-flops, registers and latches have a real hold time requirement, i.e., inputs must remain stable even after the active clock edge; some require a minimum clock rise time. This hasn't been a problem with TTL. CMOS systems, even slow ones, are prone to unsuspected clock skew problems, especially since a heavily loaded clock generator can have a poor rise time.

Compatibility—The TTL designer knows that devices sold by different manufacturers under the same generic part number are electrically almost identical. Many semiconductor houses manufacture 4000-type devices with wide variations in output drive capability and speed. Sometimes even the functions are different and incompatible; two cases in point are the 1-of-10 decoder (CD4028A and MC14028) and the magnitude comparator (MC14585 and MM74C85).

Data Sheet Format—The original CMOS data sheets may appear confusing to the TTL user because a range of input voltage requirements is not specified. Rather, this information is contained in a "noise immunity" specification and is not immediately obvious.

Both TTL and CMOS tolerate deviations from the ideal LOW and HIGH input voltages. TTL is therefore specified as follows:

	MIN	MAX	
VIH	2.0		٧
VIL		0.8	V

Any voltage below 0.8 V is considered LOW; any voltage above +2.0 V is considered HIGH. The actual threshold is somewhere in between these values, depending on manufacturing tolerances, supply voltage, and temperature.

Fairchild's 4000B CMOS is specified in a similar way. For  $V_{DD} = 5 V$ ;

	MIN	MAX	1
$v_{IH}$	3.5		٧
VIL		1.5	V

The CD4000 data sheets, on the other hand, do not call out  $V_{IH}$  and  $V_{IL}$  but specify a "noise immunity" which is somewhat arbitrarily defined relative to the appropriate supply voltage.

$$V_{NL} = V_{IL}$$
  
 $V_{NH} = V_{DD} - V_{IH}$ 

For  $V_{DD} = 5 V$ , therefore

 $V_{NL} = 1.5 \text{ V min is equivalent to } V_{IL} = 1.5 \text{ V max}$ 

 $V_{NH}$  = 1.4 V min is equivalent to  $V_{IH}$  = 3.6 V min, etc.

Systems Oriented MSI—Available CMOS circuits, especially the original 4000 series, are not as well suited for synchronous systems as are the 9300/7400 TTL families. Control polarities are inconsistent; many circuits cannot be cascaded or extended synchronously without additional gates, etc. This will improve as more good synchronous building blocks, like the 40160B are introduced.



INTRODUCTION 1
NUMERICAL INDEX OF DEVICES 2
SELECTION GUIDES AND CROSS REFERENCE
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS
TECHNICAL DATA
APPLICATIONS INFORMATION 8
FAIRCHILD ORDERING INFORMATION 9 AND PACKAGE OUTLINES
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS 10



### JEDEC Industry Standard "B" Series CMOS

Throughout first half of 1976 the CMOS vendor industry, in total, was invited to participate in the generation of a new JEDEC Industry Standard CMOS "B" Series specification. Unanimous agreement was reached and confirmed by industrywide ballot in late 1976.

This section is meant to extend knowledge of the new Industry Standard "B" Series CMOS specification to the customer and ensure that all Fairchild CMOS products meet or exceed all specifications of the new JEDEC standard.

In fact, since first introduction of the Isoplanar CMOS Family in 1973, all Fairchild CMOS products have been designed and tested to meet or exceed the more recently announced JEDEC specifications. The following is a compilation of the definitions and parametric specifications as listed in the JEDEC "Standard Specifications for description of 'B' Series CMOS devices".

### 1. PURPOSE AND SCOPE

### 1. Purpose

To develop a standard of "B" Series CMOS Specifications to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and system design by users.

### 1.2 Scope

This Tentative Standard covers standard specifications for description of "B" Series CMOS devices.

### 2. DEFINITIONS

### 2.1 "B" Series

"B" Series CMOS includes both buffered and unbuffered devices.

### 2.2 "Buffered"

A buffered output is one that has the characteristic that the output "on" impedance is independent of any and all valid input logic conditions, both preceding and present.

### 3. STANDARD SPECIFICATIONS

- 3.1 Listing of Standard DC Specifications. Table 6-2 lists the standard dc specifications for "B" Series CMOS devices.
- 3.2 Absolute Maximum Ratings. In the maximum ratings listed below voltages are referenced to VSS.

### ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Input Voltage	V <sub>DD</sub> Vin	-0.5 to +18 -0.5 to V <sub>DD</sub> +0.5	Vdc Vdc
DC Input Current	IIN	±10	mAdc
(any one input)			
Storage Temperature Range	Ts	-65 to +150	°C

3.3 Recommended Operating Conditions. Recommended operating conditions are listed below.

### RECOMMENDED OPERATING CONDITIONS

DC Supply Voltage Operating Temperature Range	V <sub>DD</sub>	+3 to +15	Vdc
Military-Range Devices	'A	-55 to +125	°C
Commercial-Range Devices		-40 to +85	°C

### 3.4 Designation of "B" Series CMOS Devices

Those parts which have analog inputs and/or outputs shall be included in the "B" Series providing those parts' maximum ratings and logical input and output parameters conform to the "B" Series, such as (including, but not limited to):

Schmitt Triggers
Analog Switches and Multiplexers
One Shot Multivibrators and Oscillators
4511B BCD to 7-Segment Latch/Decoder/Driver
4046B Micropower Phase Lock Loop

Products that meet "B" Series specifications except that the logical outputs are not buffered and the  $V_{IL}$  and  $V_{IH}$  specifications differ from "B" series as shown in Table 6-1 shall be marked with the UB designation, such as (including, but not limited to):

4007UB 4069UB

Table 6-1. INPUT VOLTAGE LEVELS FOR "UB" PRODUCTS

		TEMP	V <sub>DD</sub>	001101710110		LIMITS		
	PARAMETER	RANGE	(Vdc)	CONDITIONS	TLOW	25° C	THIGH	UNITS
				V <sub>O</sub> =				
VIL	Input LOW	All	5	0.5 V or 4.5 V	1	1	1	V
(max)	Voltage		10	1.0 V or 9.0 V	2	2	2	
			15	1.5 V or 13.5 V	2.5	2.5	2.5	
				I <sub>O</sub>   ≤ 1 μA		i		
				V <sub>O</sub> =				
VIH	Input HIGH	All	5	0.5 V or 4.5 V	4	4	4	V
(min)	Voltage		10	1.0 V or 9.0 V	8	8	8	
			15	1.5 V or 13.5 V	12.5	12.5	12.5	
				I <sub>O</sub>   ≤ 1 μA				

Table 6-2. STANDARDIZED "B" SERIES CMOS SPECIFICATIONS

0.4400		TEMP.	V <sub>DD</sub>				LIM		1		
SYMBOL	PARAMETER	RANGE	(Vdc)	CONDITIONS	MIN	MAX	MIN	°C MAX	THIC	MAX	UNITS
					IVIIIV		IVIIIN		IVIIIN		
	Quiescent		5	., ., .,		0.25		0.25		7.5	
	Device Current	Mil	10	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub>	1	0.5		0.5		15	μAdc
			15 5	·	<del> </del>	1		1		30	
	GATES	Comm	10	All valid input combinations		2		2		7.5 15	μAdc
	GATES	Commi	15	All valid input combinations		4		4		30	μΑασ
			5			1	<del> </del>	1		30	
		Mil	10	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub>		2		2		60	μAdc
	BUFFERS,		15	1111 133 - 100		4		4		120	J 77.400
IDD	FLIP-FLOPS		5		† -:	4		4		30	
		Comm	10	All valid input combinations		8		8		60	μAdc
			15	•		16		16	l	120	
			5			5		5		150	
		Mil	10	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub>		10		10		300	μAdc
	MSI		15			20		20		600	
	IVIOI		5			20		20		150	
		Comm	10	All valid input combinations		40		40	ĺ	300	μAdc
			15		1	80	-	80		600	
	LOW-Level		5	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub>		0.05		0.05		0.05	
VOL	Output Voltage	All	10	I <sub>0</sub>   < 1 μA		0.05		0.05	1	0.05	Vdc
<del></del>			15 5		4.05	0.05	4.05	0.05	4.05	0,05	
V <sub>OH</sub>	HIGH-Level	All	10	VIN = VSS or VDD	4.95 9.95		4.95 9.95		4.95 9.95		Vdc
VOH	Output Voltage	All	15	$ I_0  < 1 \mu A$	14.95		14.95		14.95		Vac
				V <sub>O</sub> = 0.5 V or 4.5 V			1				
	Input LOW		5	V <sub>O</sub> = 1 V or 9 V		1.5		1.5		1.5	
V <sub>1L***</sub>	Voltage	AII	10	V <sub>O</sub> = 1.5 V or 13.5 V		3		3		3	Vdc
			15	$ I_0  < 1 \mu\text{A}$		4		4		4	1
			_	V <sub>O</sub> = 0.5 V or 4.5 V	2.5		0.5		2.5		
V <sub>IH***</sub>	Input HIGH	AII	5 10	V <sub>O</sub> = 1 V or 9 V	3.5		3.5		3.5		Vdc
VIH***	Voltage	All	15	V <sub>O</sub> = 1.5 V or 13.5 V	11		11		11		Vuc
			13	$ I_0  < 1 \mu A$	ļ						
			5	$V_0 = 0.4 \text{ V}, V_{1N} = 0 \text{ or } 5 \text{ V}$	0.64		0.51		0.36		
		Mil	10	$V_0 = 0.5 \text{ V}, V_{1N} = 0 \text{ or } 10 \text{ V}$	1.6		1.3		0.9		mAdc
loL	Output LOW		15	V <sub>O</sub> = 1.5 V, V <sub>IN</sub> = 0 or 15 V	4.2		3.4		2.4		
	(Sink) Current	Comm	5 10	V <sub>O</sub> = 0.4 V, V <sub>IN</sub> = 0 or 5 V	0.52		0.44		0.36		mAdc
		Comm	15	$V_0 = 0.5 \text{ V}, V_{IN} = 0 \text{ or } 10 \text{ V}$ $V_0 = 1.5 \text{ V}, V_{IN} = 0 \text{ or } 15 \text{ V}$	3.6		3		2.4		mAdc
			5	V <sub>O</sub> = 4.6 V, V <sub>IN</sub> = 0 or 5 V	-0.25		-0.2	ļ	-0.14	<del> </del>	
		Mil	10	V <sub>O</sub> = 9.5 V, V <sub>IN</sub> = 0 or 10 V	-0.62		-0.5		-0.35		mAdc
	Output HIGH		15	V <sub>O</sub> = 13.5 V, V <sub>IN</sub> = 0 or 15 V	-1.8		-1.5		-1.1		
ЮН	(Source) Current		5	V <sub>O</sub> = 4.6 V, V <sub>IN</sub> = 0 or 5 V	-0.2		-0.16		-0.12		
		Comm	10	V <sub>O</sub> = 9.5 V, V <sub>IN</sub> = 0 or 10 V	-0.5		-0.4		-0.3		mAdc
			15	V <sub>O</sub> = 13.5 V, V <sub>IN</sub> = 0 or 15 V	-1.4		-1.2		-1		
Line	Input Current	Mil	15	V <sub>IN</sub> = 0 or 15 V		±0.1		±0.1		±1	μAdc
IIN	input current	Comm	15	V <sub>IN</sub> = 0 or 15 V		±0.3		±0.3		±1	μAuc
	3-State	Mil	15	V <sub>O</sub> = 0 V or 15 V		±0.4		±0.4		±12	
IOZ	Output Leakage			-	-		1		<b>_</b>		μAdc
	Current	Comm	15	V <sub>O</sub> = 0 V or 15 V		±1.6		±1.6		±12	
C	Input Capacitance	A.11		Anvinout			<b>†</b>	7.5			-
CIN	per Unit Load	All	_	Any input				7.5			pF

<sup>\*</sup> $T_{LOW}$  = -55°C for Military Temp. Range device, -40°C for Commercial Temp. Range device \*\* $T_{HIGH}$  = +125°C for Military Temp. Range device, +85°C for Commercial Temp. Range device \*\*\* $V_{IL}$  and  $V_{IH}$  specifications apply to worst case input combinations.

### 3.5 Listing of Standard A C (Dynamic) Test Methods and Definitions.

Figure 6-1 shows the standard AC (Dynamic) test configuration and conditions. Dynamic electrical symbols and parametric definitions are listed in *Table 6-3. Figures 6-2* through 6-5 show standard AC characteristic test waveforms.

DEVICE UNDER TEST  $\begin{array}{c} C_L \\ C_L = 50 \, \mathrm{pF} \\ R_L = 200 \, \mathrm{k} \, \Omega \\ T_A = 25^\circ \mathrm{C} \\ V_{DD} = 5, \, 10, \, 15 \, \mathrm{V} \\ t_r = t_f = 20 \, \mathrm{ns} \\ \end{array}$ 

Fig. 6-1 TEST CONFIGURATION AND CONDITIONS

Table 6-3. DYNAMIC ELECTRICAL SYMBOLS AND DEFINITIONS

CHARACTERISTIC	SYMBOL		LIMITS	NOTES
		MAX.	MIN.	
PROPAGATION DELAY:		-		
Outputs going HIGH-to-LOW	tPHL	X		ĺ
Outputs going LOW-to-HIGH	tPLH	X		
OUTPUT TRANSITION TIME:				
Outputs going HIGH-to-LOW	tTHL	X		
Outputs going LOW-to-HIGH	tTLH	X		
PULSE WIDTH - Set, Reset, Preset,				
Enable, Disable, Strobe, Clock	tWL or tWH		X	1
CLOCK INPUT FREQUENCY	FCL		×	1,2
CLOCK INPUT RISE & FALL TIME	t <sub>r</sub> CL, t <sub>f</sub> CL	×		
SET-UP TIME	ts∪	i	×	1
HOLD-TIME	tH		×	1
REMOVAL TIME — Set, Reset, Preset, Enable	tREM		×	1
THREE STATE DELAY TIMES:				
HIGH level-to-high impedance	tPHZ	X		l
High impedance-to-LOW level	tPZL	X		
LOW level-to-high impedance	<sup>t</sup> PLZ	X		1
High impedance-to-HIGH level	<sup>t</sup> PZH	X		

#### NOTES

<sup>1)</sup> By placing a defining min or max in front of definition, the limits can change from min to max, or vice versa.

<sup>2)</sup> Clock input waveform should have a 50% duty cycle and be such as to cause the outputs to be switching from 10% V<sub>DD</sub> to 90% V<sub>DD</sub> in accordance with the device truth table.

Fig. 6-2 TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATIONAL LOGIC





Fig. 6-3 CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH\*



<sup>\*</sup>Outputs should be switching from 10%  $\rm V_{DD}$  to 90%  $\rm V_{DD}$  in accordance with device truth table.






Fig. 6-5 3-STATE PROPAGATION DELAY WAVEFORMS





Fig. 6-6 THREE-STATE PROPAGATION DELAY TEST CIRCUIT



As defined by the above Industry Standard Specification, Fairchild offers the following devices:

4001B	4024B	4070B	4543B	40161B
4002B	4025B	4071B	4555B	40163B
4006B	4027B	4076B	4557B	40174B
4007UB	4028B	4081B	4702B	40175B
4008B	4029B	4086B	4703B	40193B
4011B	4030B	4093B	4710B	6508B
4012B	4031B	4104B	4720B	
4013B	4034B	4510B	4722B	
4014B	4035B	4511B	4723B	
4015B	4040B	4512B	4724B	
4016B	4042B	4514B	4725B	
4017B	4044B	4515B	4727B	
4019B	4045B	4516B	4731B	
4020B	4046B	4518B	4734B	
4021B	4047B	4520B	4741B	
4022B	4049B	4521B	40085B	
4023B	4050B	4522B	40097B	
	4051B	4526B	40098B	
	4052B	4527B		
	4053B	4528B		
	4066B	4539B		
	4067B			
	4069UB			

To order Fairchild Industry Standard "B" Series CMOS . . .

### ORDER AND PACKAGE INFORMATION

Fairchild integrated circuits may be ordered using a simplified purchasing code where the package style and temperature range are defined as follows:

### PACKAGE CODE


D = Dual In-line — Ceramic (hermetic)

P = Dual In-line - Plastic

F = Flatpak

### TEMPERATURE RANGE CODE

C = Commercial  $-40^{\circ}$ C to  $+85^{\circ}$ C M = Military  $-55^{\circ}$ C to  $+125^{\circ}$ C



INTRODUCTION
NUMERICAL INDEX OF DEVICES
SELECTION GUIDES AND CROSS REFERENCE
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS
TECHNICAL DATA
APPLICATIONS INFORMATION
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS



## FAIRCHILD 4000B SERIES

### CMOS FAMILY CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (Non-operating) above which useful life may be impaired. All voltages are referenced to VSS.

Supply Voltage V <sub>DD</sub>											 												_	0.5	to	18	V
Voltage on any Input											 									-	-0.	5 t	:o \	/DI	)+c	0.5	V
Current into any Input					 						 														±10	) m	Α
Maximum Power Dissip	atior	1									 														400	mi)	Ν
Storage Temperature											 												65°	C t	o 1	50°	С
Lead Temperature (Solo	derin	q. ʻ	10	s)							 														3	oo°	С

### RECOMMENDED OPERATING CONDITIONS

Fairchild CMOS will operate over a recommended  $V_{DD}$  power supply range of 3 to 15 V, as referenced to  $V_{SS}$  (usually ground). Parametric limits are guaranteed for  $V_{DD}$  equal to 5, 10 and 15 V. Where low power dissipation is required, the lowest power supply voltage, consistent with required speed, should be used. For larger noise immunity, higher power supply voltages should be specified. Because of its wide operating range, power supply regulation and filtering are less critical than with other types of logic. The lower limit of supply regulation is 3 V, or as determined by required system speed and/or noise immunity or interface to other logic. The recommended upper limit is 15 V or as determined by power dissipation constraints or interface to other logic.

Unused inputs must be connected to  $V_{\mbox{\scriptsize DD}}$ ,  $V_{\mbox{\scriptsize SS}}$  or another input.

Care should be used in handling CMOS devices; large static charges may damage the device.

Operating temperature ranges are  $-40^{\circ}$  C to  $+85^{\circ}$  C for Commercial and  $-55^{\circ}$  C to  $+125^{\circ}$  C for Military.

PARAMETER		4000BXC			4000BXM		LINUTE
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Supply Voltage, V <sub>DD</sub>	3		15	3		15	٧
Operating Free Air Temperature Range	-40	+25	+85	55	+25	+125	°C

X = Package Type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Ordering Information section.

### **FAIRCHILD 4000B SERIES CMOS FAMILY CHARACTERISTICS**

DC CHARACTERISTICS FOR THE 4000B SERIES CMOS FAMILY — Parametric Limits listed below are guaranteed for the entire Fairchild CMOS Family unless otherwise specified on the individual data sheets.

DC CHARACTERISTICS: V<sub>DD</sub> = 5 V, V<sub>SS</sub> = 0 V

SYMBOL	D.A	DAMETER			LIMITS		LINUTC	TEMP	TEC	T CONDITIONS				
STIMBUL	PA	RAMETER		MIN	TYP	MAX	UNITS	TEMP	IES	T CONDITIONS				
VIH	Input HIG	H Voltage		3.5			V	All	Guaranteed	d Input HIGH Voltage				
VIL	Input LOW	/ Voltage				1.5	٧	AII	Guaranteed	d Input Low Voltage				
V <sub>OH</sub>	Output HI	GH Voltage		4.95 4.95			V	Min, 25°C MAX		A, Inputs at 0 or 5 V per unction or Truth Table				
				4.5			٧	All	I <sub>OH</sub> < 1 μ.	$I_{OH}$ < 1 $\mu$ A, Inputs at 1.5 or 3.5 V				
VOL	Output LO	)W Voltage				0.05 0.05	٧	MIN, 25°C MAX		A, Inputs at 0 or 5 V per unction or Truth Table				
-						0.5	V	All	Ιοι < 1 μ	A, Inputs at 1.5 or 3.5 V				
IOH	Output HI	GH Current		-0.63			mA	MIN, 25°C	V <sub>OUT</sub> =					
.Оп				-0.36				MAX	4.6 V	Inputs at 0 or 5 V per				
I <sub>OL</sub>	Output LO	W Current		1 0.8			mA	MIN, 25°C	V <sub>OUT</sub> = 0.4 V	the Logic Function or Truth Table				
				0.4				MAX						
CIN	Input Capa Per Unit Lo		-			7.5	pF	25°C	Any Input					
			V0			1		MIN, 25°C						
		C	xc			7.5	μΑ	MAX						
		Gates	XM			0.25	μΑ	MIN, 25°C						
			A IVI			7.5	μΑ	MAX						
	Quiescent		хc			4	μА	MIN, 25°C						
Inn	Power	Buffers and				30	μ	MAX	All Inputs	at 0 V or V <sub>DD</sub> for				
IDD	Supply	Flip-Flops	XM			1	μΑ	MIN, 25°C	all Valid In	put Combinations				
	Current					30	μ.Λ	MAX						
			хс			20	μΑ	MIN, 25°C	].					
		мѕі				150	μΑ	MAX						
			ХM			5	μА	MIN, 25°C						
			, , , , , , , , , , , , , , , , , , ,			150	,	MAX						


### FAIRCHILD 4000B SERIES CMOS FAMILY CHARACTERISTICS


0)/14001		DAMETED			LIMITS					T 001151710110			
SYMBOL	PA	RAMETER		MIN	TYP	MAX	UNITS	TEMP	l les	ST CONDITIONS			
VIH	Input HIG	H Voltage		7			V	All	Guarantee	d Input HIGH Voltage			
VIL	Input LOW	/ Voltage				3	V	All	Guarantee	d Input LOW Voltage			
VoH	Output HII	GH Voltage		9.95 9.95			V	MIN, 25°C MAX		A, Inputs at 0 V or 10 V p Function or Truth Table			
*On	Jacpat	o ro.tago		9			V	All		A, Inputs at 3 or 7 V			
VoL	Output LO	W Voltage				0.05 0.05	v	MIN, 25° C MAX	I <sub>OL</sub> < 1 μ.	A, Inputs at 0 or 10 V per Function or Truth Table			
						1.	٧	All	$I_{OL}$ < 1 $\mu$ A, Inputs at 3 or 7 V				
1он	Output HI	GH Current		-1.4 -0.8			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 9.5 V	Inputs at 0 or 10 V per			
loL	Output LO	W Current		2.6 2 1.2			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.5 V	the Logic Function or Truth Table			
c <sub>IN</sub>	Input Capa Per Unit Lo					7.5	pF	25° C	Any Input				
			хс			2.	μΑ	MIN, 25°C					
		Gates				15	/	MAX					
			XM			0.5	μΑ	MIN, 25°C					
						15	<i>,</i> , ·	MAX					
	Quiescent		xc			8	μΑ	MIN, 25°C					
IDD	Power	Buffers,				60	μ,,	MAX	All Inputs	at 0 V or V <sub>DD</sub> for			
. טט	Supply	Flip-Flops	×м			2	μΑ	MIN, 25°C	All Valid I	nput Combinations			
	Current		75141			60	, M.C.	MAX					
			xc			40	μΑ	MIN, 25°C					
		MSI	Λ0			300	, MA	MAX					
	MSI		14101	XM			10	0 ,,A	MIN, 25°C	2			
						300	"^	MAX					

### FAIRCHILD 4000B SERIES CMOS FAMILY CHARACTERISTICS

0)/14001		0.445750			LIMITS					
SYMBOL	PA	RAMETER		MIN	TYP	MAX	UNITS	TEMP	1 1 1 2	ST CONDITIONS
V <sub>IH</sub>	Input HIGI	H Voltage		11			V	All	Guarantee	d Input HIGH Voltage
VIL	Input LOW	Voltage				4	V	AII	Guarantee	d Input LOW Voltage
		,		14.95			V	MIN, 25°C	I <sub>OH</sub> < 1 μ	A, Inputs at 0 or 15 V pe
Vон	Output HI	GH Voltage		14.95			V	MAX	the Logic	Function or Truth Table
				13.5			V	AII	I <sub>OH</sub> < 1 μ	A, Inputs at 4 or 11 V
						0.05	v	MIN, 25°C	I <sub>OL</sub> < 1 μ	A, Inputs at 0 or 15 V pe
VOL	Output LO	W Voltage				0.05		MAX	the Logic	Function or Truth Table
						1.5	V	All	I <sub>OL</sub> < 1 μ	A, Inputs at 4 or 11 V
			xc			0.3	μΑ	MIN, 25°C	Lead unde	r test at 0 or 15 V
IIN	Input Curre	ent		<b>-</b>		1		MAX	All other I	nputs
			XM			0.1	μΑ	MIN, 25°C	Simultane	ously at 0 or 15 V
				-4.5		1		MAX MIN, 25°C		
Іон	Output Hit	GH Current		-2.7			mA	MAX	VOUT = 13.5 V	Inputs at 0 or 15 V p
		· · · · · · · · · · · · · · · · · · ·		7.5	<del> </del>	<del> </del>		MIN, 25°C	VOUT =	the Logic Function o
IOL	Output LO	W Current		4.5			mA	MAX	1.5 V	Truth Table
	Input Capa	citance		1						
CIN	Per Unit Lo					7.5	pF	25° C	Any Input	
						4		MIN, 25°C		
		0	xc			30	μΑ	MAX	1	
		Gates	XM			1		MIN, 25°C		
	'		XM			30	μΑ	MAX		
	Quiescent		хс			16	μΑ	MIN, 25°C		
	Power	Buffers,	1			120	μΑ	MAX	All Inputs	at 0 V or V <sub>DD</sub> for
IDD	Supply Flip-Flop	Flip-Flops	XM			4		MIN, 25°C	all Valid Ir	nput Conditions
	Current		Alvi			120	μΑ	MAX		
	MSI		хс			80		MIN, 25°C		
		MCI				600	μΑ	MAX		
		IVIDI	XM			20		MIN, 25°C		
			Aivi			600	μΑ	MAX		

### TYPICAL FAIRCHILD 4000B SERIES CHARACTERISTICS









Fig. 7-5

VOLTAGE TRANSFER





CHARACTERISTICS OVER
-55° C TO +125° C RANGE


VDD = 15 V

VDD = 10 V

VDD = 5 V












Fig. 7-9









Fig. 7-13
INPUT PROTECTION CIRCUIT



### INPUT CIRCUITRY

All inputs are protected by the network of Figure 7-13; a series input resistor plus diodes D1 and D2 clamp input voltages between VSS and VDD. Forward conduction of these diodes is typically 0.9 V at 1 mA. When VSS or VDD is not connected, avalanche breakdown of the diodes limit input voltage; D1 typically breaks down at 20 V, D2 at 20 V. In normal logic operation the diodes never conduct, but for certain special applications such as oscillators, circuit operation may actually depend on diode conduction. Operation in this mode is permissible so long as input currents do not exceed 10 mA.

Input capacitance is typically 5 pF across temperature for any input.



### **DEFINITION OF SYMBOLS AND TERMS**

**CURRENTS** — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device.

I<sub>IN</sub> — (Input Current) — The current flowing into a device at specified input voltage and V<sub>DD</sub>.

IOH — (Output HIGH Current) — The drive current flowing out of the device at specified HIGH output voltage and VDD.

IOI — (Output LOW Current) — The drive current flowing into the device at specified LOW output voltage and VDD.

IDD — (Quiescent Power Supply Current) — The current flowing into the VDD lead at specified input and VDD conditions.

 $I_{
m OZH}$  — (Output OFF Current HIGH) — The leakage current flowing into the output of a 3-state device in the "OFF" state at a specified HIGH output voltage and  $V_{
m DD}$ .

 $I_{OZL}$  — (Output OFF Current LOW) — The leakage current flowing out of a 3-state device in the "OFF" state at a specified HIGH output voltage and  $V_{DD}$ .

 $m I_{IL}$  — (Input Current LOW) — The current flowing into a device at a specified LOW level input voltage and a specified V $_{
m DD}$ .

 $I_{
m IH}$  — (Input Current HIGH) — The current flowing into a device at a specified HIGH level input voltage and a specified  $V_{
m DD}$ .

I<sub>DDL</sub> — (Quiescent Power Supply Current LOW) — The current flowing into the V<sub>DD</sub> lead with a specified LOW level input voltage on all inputs and specified V<sub>DD</sub> conditions.

 $I_{DDH}$  — (Quiescent Power Supply Current HIGH) — The current flowing into the  $V_{DD}$  lead with a specified HIGH level input voltage on all inputs and specified  $V_{DD}$  conditions.

 $I_Z$  — (OFF State Leakage Current) — The leakage current flowing into the output of a 3-state device in the "OFF" state at a specified output voltage and  $V_{DD}$ .

VOLTAGES — All voltages are referenced to V<sub>SS</sub> (or V<sub>FF</sub>) which is the most negative potential applied to the device.

V<sub>DD</sub> — (Drain Voltage) — The most positive potential on the device.

V<sub>IH</sub> — (Input HIGH Voltage) — The range of input voltages that represents a logic HIGH level in the system.

VII - (Input LOW Voltage) - The range of input voltages that represents a logic LOW level in the system.

VIH (min) — (Minimum Input HIGH Voltage) — The minimum allowed input HIGH level in a logic system.

VII (max) — (Maximum Input LOW Voltage) — The maximum allowed input LOW level in a system.

V<sub>OH</sub> — (Output HIGH Voltage) — The range of voltages at an output terminal with specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.

 $V_{OL}$  — (Output LOW Voltage) — The range of voltages at an output terminal with specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.

V<sub>SS</sub> — (Source Voltage) — For a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages. Typically ground.

 $V_{EE}$  — (Source Voltage) — One of two (V<sub>SS</sub> and V<sub>EE</sub>) negative power supplies. For a device with dual negative power supplies, the most negative power supply used as a reference level for other voltages.

### **ANALOG TERMS**

 $R_{\mbox{ON}}$  — (ON Resistance) — The effective "ON" state resistance of an analog transmission gate, at specified input voltage, output load and  $V_{\mbox{DD}}$ .

 $\triangle$  R<sub>ON</sub> — (" $\triangle$ " ON Resistance) — The difference in effective "ON" resistance between any two transmission gates of an analog device at specified input voltage, output load and V<sub>DD</sub>.

#### **DEFINITION OF SYMBOLS AND TERMS USED IN DATA SHEETS**

#### AC SWITCHING PARAMETERS

 $f_{MAX}$  — (Toggle Frequency/Operating Frequency) — The maximum rate at which clock pulses may be applied to a sequential circuit with the output of the circuit changing between 10% of  $V_{DD}$  and 90% of  $V_{DD}$ . Above this frequency the device may cease to function. See Figure 7-15.

t<sub>PLH</sub> — (Propagation Delay Time) — The time between the specified reference points, normally 50% points on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level. See Figure 7-14.

t<sub>PHL</sub> — (Propagation Delay Time) — The time between the specified reference points, normally 50% points on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level. See Figure 7-14.

t<sub>TLH</sub> — (Transition Time, LOW to HIGH) — The time between two specified reference points on a waveform, normally 10% to 90% of V<sub>DD</sub>, which is changing from LOW to HIGH. See Figure 7-14.

 $t_{THL}$  — (Transition Time, HIGH to LOW) — The time between two specified reference points on a waveform, normally 90% to 10% of  $V_{DD}$ , which is changing from HIGH to LOW. See Figure 7-14.

 $t_w$  — (Pulse Width) — The time between 50% amplitude points on the leading and trailing edges of pulse.

t<sub>h</sub> — (Hold Time) — The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.

t<sub>s</sub> — (Set-up Time) — The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

tpHZ — (3-State Output Disable Time, HIGH to Z) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing a 0.1 V<sub>DD</sub> drop on the Output voltage waveform of a 3-state device, with the output changing from the defined HIGH level to a high impedance OFF state.

tpLZ — (3-State Output Disable Time, LOW to Z) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing a 0.1 V<sub>DD</sub> rise on the Output voltage waveform of a 3-state device, with the output changing from the defined LOW level to a high impedance OFF state.

tpZH — (3-State Output Enable Time, Z to HIGH) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing 0.5 V<sub>DD</sub> on the Output voltage waveform of a 3-state device, with the output changing from a high impedance OFF state to the defined HIGH level.

 $t_{PZL}$  — (3-State Output Enable Time, Z to LOW) — The time between the specified reference points, normally the 50% point on the Output Enable input voltage waveform and a point representing 0.5  $V_{DD}$  on the Output voltage waveform of a 3-state device, with the output changing from a high impedance OFF state to the defined LOW level.

 $t_{\rm rec}$  — (Recovery Time) — The time between the end of an overriding asynchronous input, typically a Clear or Reset input, and the earliest allowable beginning of a synchronous control input, typically a Clock input, normally measured at 50% points on both input voltage waveforms.

t<sub>CW</sub> (Clock Period) - The time between 50% amplitude points on the leading edges of a clock pulse.




Fig. 7-14. Propagation Delay, Transition Time




Fig. 7-15. Maximum Operating Frequency


### 4001B

### 4002B

### QUAD 2-INPUT NOR GATE • DUAL 4-INPUT NOR GATE

**DESCRIPTION** – These CMOS logic elements provide the positive input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


### 4001B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



### NOTE:

The Flatpak versions have the same pinouts (Connection Diagram) as the Dual In-line Package.

### 4002B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V

							LIMIT	S						
SYMBOL	PARAME"	TER	V	DD = 5	V	V	DD = 10	O V	V	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			See Note 1
	Quiescent	vo			1			2			4	4	MIN, 25°C	
	Power	xc			7.5			15			30	μΑ	MAX	All inputs at
IDD	Supply	XM			0.25			0.5			1	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			7.5			15			30	μΑ	MAX	

AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C, 4001B only (See Note 2)

						LIMIT	S					TEST CONDITIONS
SYMBOL	PARAMETER	V	DD = 5	5 V	٧	OD = 1	0 V	٧	<sub>DD</sub> = 1	5V	UNITS	See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
tPLH	D Delevi		60	110		25	60		20	48	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay		60	110		25	60		20	48	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		60	135		30	70		20	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		60	135		30	70		20	45	ns	Times ≤ 20 ns

AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25$ °C, 4002B only


						LIMIT	S					TEST CONDITIONS
SYMBOL	PARAMETER	V	DD = 5	5 V	٧١	OD = 1	0 V	٧١	DD = 1	5V	UNITS	See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
<sup>t</sup> PLH	D		65	110		30	60		20	48	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay		70	110		30	60		23	48	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		75	135		40	70		30	45	ns	Input Transition
<sup>t</sup> THL	Output Hansition Time		60	135		23	70		15	45	ns	Times ≤ 20 ns


NOTES


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


### TYPICAL ELECTRICAL CHARACTERISTICS











### 4006B

### 18-STAGE STATIC SHIFT REGISTER

**DESCRIPTION** — The 4006B is an 18-stage <u>Shift</u> Register arranged as two 4-stage and two 5-stage shift registers with a common Clock Input ( $\overline{CP}$ ). The two 4-stage shift registers, each have a Data Input ( $D_a$ ,  $D_b$ ) and a Data Output ( $Q_{3a}$ ,  $Q_{3b}$ ); the two 5-stage shift registers each have a Data Input ( $D_c$ ,  $D_d$ ) and Data Outputs from the fourth and fifth stages ( $Q_{3c}$ ,  $Q_{4c}$ ,  $Q_{3d}$ ,  $Q_{4d}$ ).

The registers can be operated in parallel or interconnected to form a single shift register of up to 18 bits. Data is shifted into the first register position of each register from the Data Inputs  $(D_a - D_d)$  and all the data in each register is shifted one position to the right on the HIGH-to-LOW transition of the Clock Input  $(\overline{CP})$ .

- CLOCK EDGE-TRIGGERED ON A HIGH-TO-LOW TRANSITION
- CASCADABLE
- SERIAL-TO-SERIAL DATA TRANSFER


#### **PIN NAMES**


D<sub>a</sub>-D<sub>d</sub>

Data Inputs

P Clock Input (H→L Edge-Triggered)

Q<sub>3a</sub>-Q<sub>3d</sub>, Q<sub>4c</sub>, Q<sub>4d</sub> Data Outputs





Dual In-line Package.

LOGIC SYMBOL

### FAIRCHILD CMOS • 4006B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	'DD = 5	V	٧	DD = 1	0 V	V	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	ΛC			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	XM			5			10			20	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	ZIVI			150			300			600	μΑ	MAX	,


### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	i V	V	OD = 10	O V	۱۷	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	n n		90	200		39	100		30	80		
<sup>t</sup> PHL	Propagation Delay, CP to any Q <sub>n</sub>		90	200		35	100		25	80	ns	v - +
tTLH	Output Transition Time		60	135		30	75		20	45	ns	$C_1 = 50 \text{ pF},$
<sup>t</sup> THL	Output Transition Time		60	135		30	75		20	45	115	R <sub>I</sub> = 200 kΩ
t <sub>W</sub> CP	CP Minimum Pulse Width	100	50		50	20		40	13		ns	Input Transition
t <sub>s</sub>	Set-Up Time, D <sub>n</sub> to CP	30	12		15	5		15	5		ns	Times ≤ 20 ns
th	Hold Time, D <sub>n</sub> to $\overline{CP}$	30	1		15	4		10	4		115	Tillies & 20 lis
fMAX	Maximum Input Clock Frequency (Note 3)	8	19		15	30		18	36		MHz	

### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

### **SWITCHING WAVEFORMS**



MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES,  $D_n$  TO  $\overline{CP}$ 

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

### 4007UB

### DUAL COMPLEMENTARY PAIR PLUS INVERTER

**DESCRIPTION** – The 4007UB is a Dual Complementary Pair and an Inverter with access to each device. It has three n-channel and three p-channel enhancement mode MOS transistors. For proper operation  $V_{SS} \leqslant V_1 \leqslant V_{DD}$ .

- INPUT DIODE PROTECTION ON ALL INPUTS
- DRAINS AND SOURCES TO N- AND P-CHANNEL TRANSISTORS AVAILABLE

#### **PIN NAMES**


S<sub>P2</sub>, S<sub>P3</sub> D<sub>P1</sub>, D<sub>P2</sub> D<sub>N1</sub>, D<sub>N2</sub> Source Connection to Second and Third p-channel Transistors
Drain Connection from the First and Second p-channel Transistors
Drain Connection from the First and Second n-channel Transistors

S<sub>N2</sub>, S<sub>N3</sub> D<sub>N/P3</sub> Source Connection to the Second and Third n-channel Transistors Common Connection to the Third p-channel and n-channel

Transistor Drains


G<sub>1</sub>-G<sub>3</sub>

Gate Connection to n- and p-channel Transistors 1, 2 and 3



#### NOTÉ:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,



### FAIRCHILD CMOS • 4007UB

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)


							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 10	0 V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I	Quiescent Power	хс			1 7.5			2 15			4 30	μΑ	MIN, 25°C MAX	All inputs at
IDD	Supply Current	ХM			0.25 7.5			0.5 15			1 30	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	٧	D = 10	) V	٧	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		42	85		23	40		.18	32	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay		42	85		23	40		18	32	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		65	135		30	70		25	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		65	135		30	70		25	45	ns	Times ≤ 20 ns

#### NOTES

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.







### 4008B

### 4-BIT BINARY FULL ADDER

The 4008B uses full lookahead across 4-bits to generate the Carry Output  $(C_4)$ . This minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

### CARRY LOOKAHEAD BUFFERED OUTPUT

### EASILY CASCADED

### PIN NAMES


 $A_0-A_3$ ,  $B_0-B_3$ 


Data Inputs


C<sub>0</sub> S<sub>0</sub>-S<sub>3</sub> Carry Input Sum Outputs

C4

Carry Output







#### NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V (See Note 1)}$ 

							LIMIT	S	y 1.					
SYMBOL	PARAME	TER	V	'DD = 5	V	٧	DD = 1	0 V	V	OD = 1	ōν	UNITS	TEMP	TEST CONDITIONS
31WD0L	TATIANLE		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	CIVITS	1 51411	TEST CONDITIONS
	Quiescent	xc			20			40			80	μΑ	MIN, 25° C	
IDD	Power				100	ļ	ļ	300	ļ		600		MAX	All inputs at
	Supply Current	хM			5 150			10 300			20 600	μА	MIN, 25°C MAX	0 V or V <sub>DD</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_A$  = 25° C (see Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	٧	DD = 5	٧	٧٢	D = 10	) V	٧ <sub>[</sub>	OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, A <sub>n</sub> , B <sub>n</sub> to S <sub>n</sub>		150	300		60	140		50	110	ns	, i
<sup>t</sup> PHL	rropagation belay, A <sub>n</sub> , B <sub>n</sub> to S <sub>n</sub>		150	300		60	140		50	110	ns	
<sup>t</sup> PLH	Propagation Delay, A <sub>n</sub> , B <sub>n</sub> to C <sub>4</sub>		138	275		63	130		50	100	ns	
<sup>t</sup> PHL	Tropagation Belay, An, Bn to C4		138	275		63	130		50	100	ns	
<sup>t</sup> PLH	Propagation Delay, Co to Sp		115	250		69	115		52	90	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	r ropagation belay, co to on		123	250		69	115		52	90	ns .	$R_L = 200 k\Omega$ ,
<sup>t</sup> PLH	Propagation Delay, Co to C4		72	200		28	95		23	75	ns	Input Transition
<sup>t</sup> PHL	Tropagation Belay, Co to C4		95	200		28	95		23	75	ns	Times ≤ 20 ns
<sup>t</sup> TLH	Output Transition Time		60	135		30	75		20	45	ns	
<sup>t</sup> THL	Catpat Fundament Time		60	135		30	75		20	45	ns	

#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### **APPLICATION**

### A 2-DIGIT BCD TO 7-BIT BINARY DECODER USING THE 4008B




### 4011B • 4012B

### 4011B QUAD 2-INPUT NAND GATE

### 4012B DUAL 4-INPUT NAND GATE


**DESCRIPTION** — These CMOS logic elements provide the positive input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

### 4011B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



### 4012B LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)

## NOTE: The Flatpak versions have the same pinouts (Connection Diagram) as the Dual In-line Package.



### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	٧	'DD = 5	V	V	DD = 10	O V	V	<sub>DD</sub> = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			See Note 1
	Quiescent	V0			1			2			4		MIN, 25°C	
1	Power	xc			7.5			15			30	μΑ	MAX	All inputs at
DD	Supply	XM			0.25			0.5			1		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			7.5			15			30	μΑ	MAX	

### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C, 4011B only (See Note 2)

						LIMIT	S					TEST CONDITIONS
SYMBOL	PARAMETER	V	DD = 5	5 V	٧ر	OD = 1	0 V	VI	OD = 1	5V	UNITS	See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
<sup>t</sup> PLH	Propagation Delay		60	110		25	60		20	48	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			60	110		25	60		20	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		60	135		30	70		20	45	ns	Input Transition
<sup>t</sup> THL	Output transition time		60	135		30	70		20	45	ns	Times ≤ 20 ns


### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C, 4012B only


	PARAMETER	LIMITS										TEST CONDITIONS
SYMBOL		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
<sup>t</sup> PLH			73	110		33	60		24	48	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay		85	110		31	60		20	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		76	135		37	70		27	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time	<u> </u>	67	135		25	70		17	45	ns	Times ≤ 20 ns


#### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


### TYPICAL ELECTRICAL CHARACTERISTICS











# **4013B**DUAL D FLIP-FLOP

DESCRIPTION - The 4013B is a CMOS Dual D Flip-Flop which is edge-triggered and features independent Set Direct, Clear Direct, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Clear Direct (CD) and Set Direct (SD) are independent and override the D or Clock inputs. The outputs are buffered for best system performance.

### PIN NAMES

D Data Input

СР Clock Input (L→H Edge-Triggered)

 $s_D$ Asynchronous Set Direct Input (Active HIGH)

o o o D Asynchronous Clear Direct Input (Active HIGH) True Output

Complement Output


### **4013B TRUTH TABLES**

ASYNCHI INPL		OUTPUTS				
SD	CD	Q	<u>a</u>			
L	Н	L	Н			
H	L	н	L			
Н	Н	Н	Н			


= LOW Level = HIGH Level

	RONOUS UTS	OUTPUTS					
СР	. D	Q <sub>n+1</sub>	<u> 0</u> n+1				
L	L	L	Н				
	Н	Н	L				
į							

Conditions:  $S_D = C_D = LOW$ 



### **CONNECTION DIAGRAM** DIP (TOP VIEW)



### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### FAIRCHILD CMOS • 4013B

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMIT							
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power Supply Current	I XC			4			8			16	μA - μA	MIN, 25°C	All inputs at 0 V or V <sub>DD</sub>
1					30			60			120		MAX	
IDD		XM			1			2			4		MIN, 25°C	
		Current			30			60			120	μ.Λ.	MAX	


### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 3)


	PARAMETER											
SYMBOL		V	DD = 5	5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
			TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	
<sup>t</sup> PLH	Delay OF TO C. T.		95	200		38	90		29	72	ns	
t <sub>PHL</sub>	Propagation Delay, CP TO Q, Q		95	200		38	90		29	72	ns	
<sup>t</sup> PLH	Propagation Delay, Sp or Cp to Q		130	225		45	110		32	88	ns	
<sup>t</sup> PHL	Tropagation Delay, 3D of CD to Q		75	225		35	110		20	88	ns	
<sup>t</sup> PLH	Propagation Delay, S <sub>D</sub> or C <sub>D</sub> to Q		115	225		50	110		35	88	ns	
tPHL.			115	225		50	110		35	88	ns	
<sup>t</sup> TLH	Output Transition Time		60	135		30	70		20	45	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> THL	Catput Transition Time		60	135		30	70		20	45	ns	R <sub>L</sub> = 200 kΩ
t <sub>s</sub>	Set-Up Time, Data to CP	60	30		30	15		24	8		ns	Input Transition
th	Hold Time, Data to CP	0	-25		0	-12		0	-6		ns	Times ≤ 20 ns
t <sub>W</sub> CP(L)	Minimum Clock Pulse Width	100	55		55	30		44	18		ns	
t <sub>w</sub> S <sub>D</sub> (H)	Minimum S <sub>D</sub> Pulse Width	60	30		30	15		24	10		ns	
twCD(H)	Minimum C <sub>D</sub> Pulse Width	60	30		30	15		24	10		ns	
t <sub>rec</sub> S <sub>D</sub>	Recovery Time for SD	20	8		10	2		8	2		ns	
t <sub>rec</sub> C <sub>D</sub>	Recovery Time for CD	30	15		15	7		12	6		ns	
fMAX	Maximum CP Frequency (Note 2)	5	8		8	16		9	19		MHz	


### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. For  $f_{MAX}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

### TYPICAL ELECTRICAL CHARACTERISTICS











### WAVEFORMS



SET-UP TIMES, HOLD TIMES, AND MINIMUM CLOCK PULSE WIDTH



RECOVERY TIME FOR  $\mathbf{S}_D$  , RECOVERY TIME FOR  $\mathbf{C}_D$  , MINIMUM  $\mathbf{S}_D$  PULSE WIDTH , AND MINIMUM  $\mathbf{C}_D$  PULSE WIDTH

NOTE: Set-up Times and Hold Times are shown as positive values but may be specified as negative values.

# **4014B** 8-BIT SHIFT REGISTER

DESCRIPTION – The 4014B is a fully synchronous edge-triggered 8-Bit Shift Register with eight synchronous Parallel Input (Pg-P7), a synchronous Serial Data Input (Dg), a synchronous Parallel Enable Input (PE), a LOW-to-HIGH edge-triggered Clock Input (CP) and Buffered Parallel Outputs from the last three stages (Ω<sub>5</sub>-Ω<sub>7</sub>).

Operation is synchronous and the device, is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is HIGH, data is loaded into the register from the Parallel Inputs ( $P_0$ – $P_7$ ) on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is LOW, data is shifted into the first register position from the Serial Data Input (DS) and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).

- TYPICAL SHIFT FREQUENCY OF 14.7 MHz AT VDD = 10 V
- PARALLEL OR SERIAL TO SERIAL DATA TRANSFER
- AVAILABLE OUTPUTS FROM THE LAST THREE STAGES
- FULLY SYNCHRONOUS

# PIN NAMES

PE Po-P7 Parallel Enable Input Parallel Data Inputs

DS


Serial Data Input


CP

Clock Input (L→H Edge-Triggered)

Q5, Q6, Q7

Buffered Parallel Outputs from the Last Three Stages





# **FAIRCHILD CMOS • 4014B**

# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	'DD = 5	V	V	<sub>DD</sub> = 10	o v	V	<sub>DD</sub> = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80	μА	MIN, 25°C	
	Power				150			300			600	μ., .	MAX	All inputs at
	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	^!VI			150			300	]		600	μΑ	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	٧	DD = 1	0 V	٧	<sub>DD</sub> = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Dalar Of talan O		129	275		57	120		41	96	ns	
<sup>t</sup> PHL	Propagation Delay, CP to any Q		165	350		68	120		47	96	ns	
<sup>t</sup> TLH	Output Transition Time		70	135		37	75		21	45	ns	
<sup>t</sup> THL	Output Transition Time		77	135		34	75		21	45	ns	
t <sub>W</sub> CP	CP Minimum Pulse Width	200	93		100	33		80	22		ns	C <sub>I</sub> = 50 pF,
t <sub>s</sub>	Set-Up Time PE to CP	300	118		80	44		64	29		ns	$R_1 = 200 \text{ k}\Omega$
th	Hold Time PE to CP	25	15		5	3		4	2		ns	Input Transition
t <sub>s</sub>	Set-Up Time D <sub>S</sub> to CP	200	80		50	28		40	17		ns	Times ≤ 20 ns
th	Hold Time D <sub>S</sub> to CP	10	5		0	-1		0	-1		ns	11111es < 20 11s
t <sub>s</sub>	Set-Up Time P <sub>n</sub> to CP	250	108		100	37		80	23		ns	
th	Hold Time Pn to CP	20	10		5	3		4	2		ns	
fMAX	Max. Input Clock Frequency (Note 3)	2	5.8		5	14.7		6	17		MHz	

### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.


# SWITCHING WAVEFORMS





MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, PE TO CP,  $D_S$  TO CP, AND  $P_n$  TO CP

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# TYPICAL ELECTRICAL CHARACTERISTICS







# **4015B**DUAL 4-BIT STATIC SHIFT REGISTER

**DESCRIPTION** – The 4015B is a Dual Edge-Triggered 4-Bit Static Shift Register (Serial-to-Parallel Converter). Each Shift Register has a Serial Data Input (D), a Clock Input (CP), four fully buffered parallel Outputs ( $Q_0-Q_3$ ) and an overriding asynchronous Master Reset Input (MR).

Information present on the serial Data Input (D) is shifted into the first register position, and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).


A HIGH on the Master Reset Input (MR) clears the register and forces the Outputs  $(Q_0 - Q_3)$  LOW, independent of the Clock and Data Inputs (CP and D).


- TYPICAL SHIFT FREQUENCY OF 14 MHz AT VDD = 10 V
- ASYNCHRONOUS MASTER RESET
- SERIAL-TO-PARALLEL DATA TRANSFER
- FULLY BUFFERED OUTPUTS FROM EACH STAGE

# PIN NAMES

D<sub>A</sub>, D<sub>B</sub> MR<sub>A</sub>, MR<sub>B</sub> CP<sub>A</sub>, CP<sub>B</sub> Serial Data Input
Master Reset Input (Active HIGH)
Clock Input (L→H Edge-Triggered)

 $Q_{0A}, Q_{1A}, Q_{2A}, Q_{3A}$  $Q_{0B}, Q_{1B}, Q_{2B}, Q_{3B}$  Parallel Outputs Parallel Outputs





# **FAIRCHILD CMOS • 4015B**

# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	3						
SYMBOL	PARAME	TER	V	'DD = 5	V	V	DD = 10	V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				20			40			80		MIN, 25°C	
I <sub>DD</sub>	Power	хс			150			300			600	μΑ	MAX	All inputs at
	Supply	ХM			5			10			20	μА	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600	μ.,	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	VI	OD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, CP to Q		165	300		85	150		50	120	ns	
<sup>t</sup> PHL	Propagation Delay, CP to Q		165	300		85	150		50	120	ns	
<sup>t</sup> PHL	Propagation Delay, MR to Q		180	325		90	160		60	128	ns .	
<sup>t</sup> TLH	Output Transition Time		85	150		45	85		30	50	ns	C. = 50 = 5
<sup>t</sup> THL	Output Transition Time		85	150		45	85		30	50	ns	C <sub>L</sub> = 50 pF,
t <sub>s</sub>	Set-Up Time, D to CP	150	70		50	30		40	25		ns	R <sub>L</sub> = 200 kΩ Input Transition
th	Hold Time, D to CP	0	-5		0	-20		0	-10		ns	Times ≤ 20 ns
twCP(L)	Minimum Clock Pulse Width	120	60		70	35		56	25		ns	Times \ 20 ns
t <sub>w</sub> MR(H)	Minimum MR Pulse Width	75	40		45	25		36	20		ns	
t <sub>rec</sub>	MR Recovery Time	300	160		120	60		96	45		nş	
fMAX	Maximum CP Frequency (Note 3)	4	8		7	14		8	16		MHz	

### NOTES

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.


### TYPICAL ELECTRICAL CHARACTERISTICS







40 60 80 100 120 140 160

CI - LOAD CAPACITANCE - pF






# **SWITCHING WAVEFORMS**



### SET-UP TIMES, HOLD TIMES AND MINIMUM CLOCK PULSE WIDTH

ts and th are shown as positive values but may be specified as negative values.



RECOVERY TIME FOR MR AND MINIMUM MR PULSE WIDTH

# **4016B**QUAD BILATERAL SWITCHES

**DESCRIPTION** — The 4016B has four independent bilateral analog switches (transmission gates). Each switch has two Input/Output Terminals ( $Y_n$ ,  $Z_n$ ) and an active HIGH Enable Input ( $E_n$ ). A HIGH on the Enable Input establishes a low impedance bidirectional path between  $Y_n$  and  $Z_n$  (ON condition). A LOW on the Enable Input disables the switch and establishes a high impedance between  $Y_n$  and  $Z_n$  (OFF condition).


- DIGITAL OR ANALOG SIGNAL SWITCHING
- INDIVIDUAL ENABLE INPUTS (ACTIVE HIGH)


# **PIN NAMES**

E<sub>0</sub> - E<sub>3</sub> Enable Inputs

Yo - Y3 Input/Output Terminals

Z<sub>0</sub> - Z<sub>3</sub> Input/Output Terminals





# FAIRCHILD CMOS • 4016B

						1	IMITS								
SYMBOL	PARAME	TER	٧	D = 5	V	٧ <sub>D</sub>	D = 10	V	٧٥	D = 15	5 V	UNITS	TEMP	TEST CO	NDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
		XC						610 660 840			370 400 520	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>	R <sub>L</sub> = 10 ks to V <sub>DD</sub> /2
BOAL I	ON	ΑC						1900 2000 2380			790 850 1080	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> /2 ± 0.25 V	
	Resistance	XM						600 660 960			360 400 600	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>	R <sub>L</sub> = 10 ks to V <sub>DD</sub> /2
								1870 2000 2600			775 850 1230	Ω	MIN 25°C MAX	V <sub>is</sub> = V <sub>DD</sub> /2 ± 0.25 V	
ΔR <sub>ON</sub>	Δ ON Re ance Betwee Two Switch	en Any					15			10		Ω	25°C	$V_{is} = V_{DD} \text{ or } V_{SS}.$ $E_n = V_{DD}$ $R_L = 10 \text{ k}\Omega \text{ to } V_{DD}/\Omega$	
I <sub>Z</sub>	OFF State Leakage Current, Any Y to Z	хс										μΑ	MIN, 25 C MAX MIN, 25°C MAX	$V_{is} = V_{DD} c$ $E_n = V_{SS}$ $V_{os} = V_{SS} c$	
Qu	Quiescent Power	хс			1 7.5			2 15			4 30	μА	MIN, 25°C MAX	All inputs at	
IDD	Supply Current	XM			0.25 7.5			0.5 15			1 30	μА	MIN, 25°C MAX	or V <sub>SS</sub>	

Notes on following page.

# FAIRCHILD CMOS • 4016B

						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	٧	V	OD = 10	) V .	V	DD = 15	i V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
												$C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$
tPLH	Propagation Delay,		17	35		14	28		13	27		Input Transition Times ≤ 20 n
<sup>t</sup> PH L	Yn to Zn or Zn to Yn		15	31		10	20		4	9	ns	E <sub>n</sub> = V <sub>DD</sub>
												V <sub>is</sub> = V <sub>DD</sub> (square wave)
<sup>t</sup> PZL	Output Enable Time		42	84		20	40		14	28	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PZH	Output Enable Time		45	90		22	44		18	35	113	$R_L = 1 k\Omega$ to $V_{SS}$ or $V_{DD}$
tPLZ 1	Output Disable Time		80	160		78	157		76	155	ns	E <sub>n</sub> = V <sub>DD</sub> (square wave) Input Transition Times ≤ 20 n
<sup>t</sup> PHZ	Output Disable Time		74	150		70	140		62	125	115	V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
												R <sub>L</sub> = 10 kΩ
	Distortion, Sine					0.4					%	Input Frequency = 1 kHz
	Wave Response					0.4					/0	$E_n = V_{DD}$
												$V_{is} = V_{DD}/2$ (sine wave) p-p
												$R_L = 1 k\Omega$
	Crosstalk Between											E <sub>A</sub> = V <sub>DD</sub> , E <sub>B</sub> = V <sub>SS</sub>
	Any Two Switches					0.9					MHz	$V_{is} = V_{DD}/2$ (sine wave) p-p
	Any Two Switches											20 Log <sub>10</sub>
	1											$[V_{os}(B)/V_{is}(A)] = -50 dB$
												Input Transition Times ≤ 20 n
	Crosstalk, Enable					50					mV	R <sub>L(OUT)</sub> = 1 kΩ
	Input to Output					30						$R_{L(IN)} = 50 \Omega$
												$E_n = V_{DD}$ (square wave)
	OFF State											$R_L = 1 k\Omega$ , $E_n = V_{SS}$
	Feedthrough					1.25					MHz	$V_{is} = V_{DD}/2$ (sine wave) p-p
	7 ccatin cagn											$20 \text{ Log}_{10} (V_{os}/V_{is}) = -50 \text{ dB}$
												$R_L = 1 k\Omega$
	ON State					40					MHz	V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p
	Frequency Response					75					101112	E <sub>n</sub> = V <sub>DD</sub> , 20 Log <sub>10</sub>
												$(V_{OS}/V_{OS} @ 1 \text{ kHz}) = -3 \text{ dB}$

### NOTES:

fMAX

 $C_{is}$ 

 $\mathbf{c}_{\mathrm{os}}$ 

Cios

Enable Input

Input Switch

**Output Switch** 

Feedthrough Switch

Capacitance

Capacitance

Capacitance

Frequency (Note 4)

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- $V_{is}/V_{os}$  is the voltage signal at an Input/Output Terminal ( $Y_{n}/Z_{n}$ ).

  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

10

4

4

0.2

 $C_L = 50 pF, R_L = 1 k\Omega$ Input Transition Times ≤ 20 ns

MHz

рF

pΕ

E<sub>n</sub> = V<sub>DD</sub> (square wave) V<sub>os</sub>= V<sub>os</sub>/2 at DC V<sub>is</sub> = V<sub>DD</sub>

 $V_{DD} \approx 10 \text{ V}$ 

En = VSS

Vis = Open

100 kHz or

1 MHz Bridge

- For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 4, 8, or 11 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub>  $\leq$  25°C, or 0.3 V at T<sub>A</sub> > 25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 2, 3,

# **4017B** 5-STAGE JOHNSON COUNTER

**DESCRIPTION** – The 4017B is a 5-Stage Johnson Decade Counter with ten glitch free decoded active HIGH Outputs ( $O_0$ - $O_9$ ), an active LOW Output from the most significant flip-flop  $\overline{(O_5-9)}$ , active HIGH and active LOW Clock Inputs ( $CP_0$ ,  $\overline{CP_1}$ ) and an overriding asynchronous Master Reset Input (MR).

The counter is advanced by either a LOW-to-HIGH transition at  $CP_0$  while  $\overline{CP_1}$  is LOW or a HIGH-to-LOW transition at  $CP_1$  while  $CP_0$  is HIGH (see Functional Truth Table). When cascading 4017B counters, the  $Q_{5,9}$  output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the  $CP_0$  input of the next 4017B.

A HIGH on the Master Reset Input (MR) resets the counter to zero (O<sub>0</sub> =  $\overline{\Omega_{5-9}}$  = HIGH, O<sub>1</sub>-O<sub>9</sub> = LOW) independent of the Clock Inputs (CP<sub>0</sub>,  $\overline{\text{CP}_1}$ ).

- TYPICAL COUNT FREQUENCY OF 13.8 MHz AT VDD = 10 V
- ACTIVE HIGH DECODED OUTPUTS
- TRIGGERS ON EITHER A HIGH-TO-LOW OR LOW-TO-HIGH TRANSITION
- CASCADABLE

# **PIN NAMES**

 $\begin{array}{cc} \underline{CP_0} & & Clock \ Input \ (L \! \to \! H \ Triggered) \\ \overline{CP_1} & & Clock \ Input \ (H \! \to \! L \ Triggered) \end{array}$ 


MR Master Reset Input O<sub>0</sub>-O<sub>9</sub> Decoded Outputs


Q<sub>5-9</sub> Carry Output (Active LOW)

# **FUNCTIONAL TRUTH TABLE**

MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
Н	х	х	$O_0 = \overline{Q_{5-9}} = H; O_1 - O_9 = L$
L	Н	$H \rightarrow L$	Counter Advances
L	L → H	L	Counter Advances
L	L	X	No Change
L	X	н	No Change
L	Н	L→H	No Change
L	H→L	L	No Change

H = HIGH Level L = LOW Level L→H = LOW-to-HIGH Transition H→L = HIGH-to-LOW Transition X = Don't Care





# FAIRCHILD CMOS • 4017B

# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	'DD = 5	V	V	DD = 10	0 V	٧	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	<b>V</b> 0			20			40	ì		80	4	MIN, 25°C	
	Power	хс			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	VM			5			10			20	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM			150			300			600	μΑ	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown , $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER:	V	DD = 5	5 V	V	DD = 1	0 V	V	<sub>DD</sub> = 1	5V	UNITS	TEST CONDITIONS
	-	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		278	700		114	285		82	228	ns	
<sup>t</sup> PHL	CP <sub>0</sub> or $\overline{\text{CP}}_1$ to O <sub>n</sub>		226	550		94	240		67.	192	ns	
tPLH	Propagation Delay,		205	525		87	225		63	180	ns	
<sup>t</sup> PHL	CP <sub>0</sub> or CP <sub>1</sub> to Q <sub>5-9</sub>		261	650		105	250		73	200	ns	
tPHL	Propagation Delay, MR to On		170	430		80	175		52	140	ns	
<sup>t</sup> PLH	Propagation Delay, MR to $\overline{Q}_{5-9}$		125	300		65	130		40	104	ns	C <sub>L</sub> = 50 pF,
tTLH	Output Transition Time		59	135		31	70		23	45	ns	$R_1 = 200 \text{ k}\Omega$
<sup>t</sup> THL	Output Transition Time		63	135		26	70		19	45	ns	Input Transition
twCP	Min. CP <sub>0</sub> or $\overline{\text{CP}_1}$ Pulse Width	200	85		70	37		56	28		ns	Times ≤ 20 ns
twMR	Minimum MR Pulse Width	130	52		55	22		44	18		ns	Times \ 20 ns
t <sub>rec</sub>	MR Recovery Time	50	16		25	6		20	3		ns	
th	Hold Time, CP <sub>0</sub> to CP <sub>1</sub>	200	90		90	39		72	26		ns	
th	Hold Time, CP <sub>1</sub> to CP <sub>0</sub>	200	89		90	39		72	22		ns	
fMAX	Input Count Frequency (Note 3)	2.5	5.8		7	13.8		8	16		MHz	

### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- It is recommended that input rise and fall times to either Clock Input (CP<sub>0</sub> or CP<sub>1</sub>) be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

# SWITCHING WAVEFORMS



HOLD TIMES, CPO TO CP1 AND CP1 TO CPO

Hold Times are shown as positive values, but may be specified as negative values.



# MINIMUM PULSE WIDTHS FOR CP AND MR AND RECOVERY TIME FOR MR

**CONDITIONS:**  $\overline{\text{CP}_1}$  = LOW while CP<sub>0</sub> is triggered on a LOW-to-HIGH transition.  $t_w\text{CP}$  and  $t_{rec}$  also apply when CP<sub>0</sub> = HIGH and  $\overline{\text{CP}_1}$  is triggered on a HIGH-to-LOW transition.

# 4018B

# PRESETTABLE DIVIDE-BY-N COUNTER COUNTE

**DESCRIPTION** — The 4018B is a 5-Stage Johnson Counter with a Clock Input (CP), a Data Input (D), an asynchronous Parallel Load Input (PL), five Parallel Inputs ( $P_0$ — $P_4$ ), five active LOW buffered Outputs ( $\overline{Q}_0$ — $\overline{Q}_4$ ) and an overriding asynchronous Master Reset Input (MR).

Information on the Parallel Inputs ( $P_0-P_4$ ) is asynchronously loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of the Clock (CP) and Data (D) Inputs. Data present in the counter is stored on the HIGH-to-LOW transition of the Parallel Load Input (PL). When the Parallel Load Input is LOW, the counter advances on the LOW-to-HIGH transition of the Clock Input (CP). By connecting the Outputs  $(\overline{Q}_0-\overline{Q}_4)$  to the Data Input (D), the counter operates as a divide-by-n counter ( $2 \le n \le 10$ ); see below.

A HIGH on the Master Reset Input (MR) resets the counter ( $\overline{Q}_0 - \overline{Q}_4 = HIGH$ ) independent of all other inputs.

- ASYNCHRONOUS MASTER RESET INPUT (ACTIVE HIGH)
- ACTIVE LOW FULLY BUFFERED DECODED OUTPUTS
- DIVIDE-BY-N WITH 2≤N≤10
- CLOCK INPUT L→H EDGE-TRIGGERED
- ASYNCHRONOUS PARALLEL LOAD INPUT (ACTIVE HIGH)

# PIN NAMES

PL

Parallel Load Input Parallel Inputs

P<sub>0</sub>-P<sub>4</sub>

Data Input

CP

Clock Input (L→H Edge-Triggered)

MR


Master Reset Input

 $\bar{q}_0 - \bar{q}_4$ 

Buffered Outputs (Active LOW)

# DIVIDE-BY-N MODE SELECTION


DIVIDE BY	D INPUT
2	$\bar{a}_0$
3	$\bar{\alpha}_0 \cdot \bar{\alpha}_1$ $\bar{\alpha}_1$
4	$\bar{\mathbf{Q}}_{1}$
5	$\bar{\alpha}_1 \cdot \bar{\alpha}_2$
6	$\bar{a}_2$
7	$\overline{Q}_2 \cdot \overline{Q}_3$
8	$\bar{Q}_3$
9	$\overline{\Omega}_3 \cdot \overline{\Omega}_4$ $\overline{\Omega}_4$
10	₫4



NOTE:

Dual In-line Package.

The Flatpak version has the same pinouts (Connection Diagram) as the



# FAIRCHILD CMOS • 4018B

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V(See Note 1)


***************************************							LIMI	TS						
SYMBOL	PARAME'	TER	\	/ <sub>DD</sub> =	5 V	V	'DD = 1	10 V	\	DD = 1	15 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	vc			20			40			80		MIN. 25°C	All inputs
	Power	xc			150			300			600	μА	MAX	at 0 V or V <sub>DD</sub>
DD	Supply	V04			5			10	7.		20		MIN. 25°C	-
	Current	XM			150			300			600	μΑ	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S	-				
SYMBOL	PARAMETER		V <sub>DD</sub> =	5 V		V <sub>DD</sub> =	10 V	\	/ <sub>DD</sub> = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		280	500		115	200		80	160	ns	
<sup>t</sup> PHL	CP to Qn		280	600		115	240		80	170	ns	
t <sub>PLH</sub>	Propagation Delay,		280	600		115	240		80	170	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> =
	MR to Qn											200 k $\Omega$ , Input Transition Times $\leq$ 20 ns
t <sub>PLH</sub>	Propagation Delay,		280	600		115	240		80	170	ns	
<sup>t</sup> PHL	PL to Qn		280	740		115	300		80	200	ns	
<sup>t</sup> TLH	Output Transition		59	135		31	75		23	45	ns	
<sup>t</sup> THL	Time		63	135		26	75	:	19	45	ns	
t <sub>rec</sub>	MR Recovery Time	250	150		110	50		90	40		ns	
t <sub>w</sub> MR	MR Minimum Pulse Width	130	65		60	30		48	22		ns	
t <sub>w</sub> CP	CP Minimum Pulse Width	260	100		130	50		100	40		ns	
ts	Set-Up Time, D to CP	175	85		75	- 25		60	35		ns	
<sup>t</sup> h	Hold Time, D to CP		0			0			0		ns	
t <sub>s</sub>	Set-Up Time, Pn to PL	175	85		75	25		60	35		ns	
<sup>t</sup> h	Hold Time, Pn to PL		0			0			0		ns	
<sup>f</sup> MAX	Input Count Frequency (Note 3)	1.5	3		3.5	8		4.5	10		MHz	

NOTES:
 Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
 For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
 It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.


# **SWITCHING WAVEFORMS**



# MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, D TO CP



SET-UP AND HOLD TIMES,  $P_n$  to PL



MR RECOVERY TIME AND MINIMUM MR PULSE WIDTH

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4019B

# **QUAD 2-INPUT MULTIPLEXER**

**DESCRIPTION** – The 4019B provides four multiplexing circuits with common selection inputs; each circuit contains two inputs and one output. It may be used to select four bits of information from one of two sources. The A inputs are selected when  $S_A$  is HIGH, the B inputs when  $S_B$  is HIGH. When  $S_A$  and  $S_B$  are HIGH, output  $(Z_n)$  is the logical OR of the  $A_n$  and  $B_n$  inputs  $(Z_n = A_n + B_n)$ . When  $S_A$  and  $S_B$  are LOW, output  $(Z_n)$  is LOW independent of the multiplexer inputs  $(A_n$  and  $A_n$ ). The 4019B cannot be used to multiplex analog signals. The outputs utilize standard buffers for best performance.

# **PIN NAMES**

 $\begin{array}{l} s_A, s_B \\ {\sf A}_0 - {\sf A}_3, \, {\sf B}_0 - {\sf B}_3 \\ {\sf Z}_0 - {\sf Z}_3 \end{array}$ 


Select Inputs (Active HIGH) Multiplexer Inputs Multiplexer Outputs


# TRUTH TABLE


SEL	ECT	INP	UTS	OUTPUT
SA	s <sub>B</sub>	An	Bn	z <sub>n</sub>
L	L	х	х	L
н	L	L	х	L
н	L	Н	х	н
L	Н	х	L	L
L	Н	X	Н	н
н	Н	н	X	н
н	. н	×	н	н
Н	Н	L	L	L


H = HIGH Level
L = LOW Level

X = Don't Care









NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME"	TER	V	DD = 5	V	V	DD = 1	0 V	V	<sub>DD</sub> = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
Manager and Assessment			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
IDD	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at
	Supply Current	XM			5 150			10 300			20 600	μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>


# AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMITS	S					
SYMBOL	PARAMETER	V	DD = 5	V	V	D = 10	) V	٧	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		75	150		35	70		24	56	ns	C <sub>L</sub> = 50 pF,
tPHL	$S_A$ , $S_B$ , $A_n$ or $B_n$ to $Z_n$		85	160		37	75		29	60	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		80	135		42	70		32	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		90	135		40	70		30	45	ns	Times ≤ 20 ns


### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# **4020B**14-STAGE BINARY COUNTER

**DESCRIPTION** – The < 4020B is a 14-Stage Binary Ripple Counter with a Clock Input ( $\overline{CP}$ ), an overriding asynchronous Master Reset Input (MR) and twelve fully buffered Outputs ( $Q_0$ ,  $Q_3-Q_{13}$ ). The counter advances on the HIGH-to-LOW transition of the Clock Input ( $\overline{CP}$ ). A HIGH on the Master Reset Input (MR) clears all counter stages and forces all Outputs ( $Q_0$ ,  $Q_3-Q_{13}$ ) LOW, independent of the Clock Input ( $\overline{CP}$ ).

- 25 MHz TYPICAL COUNT FREQUENCY AT V<sub>DD</sub> = 10 V
- COMMON ASYNCHRONOUS MASTER RESET
- FULLY BUFFERED OUTPUTS FROM THE FIRST STAGE AND THE LAST ELEVEN STAGES


# PIN NAMES


CP

MR

Clock Input (H→L Triggered)
Master Reset Input (Active HIGH)

 ${\tt Q_0,Q_3-Q_{13}} \qquad \qquad {\tt Parallel~Outputs}$ 





# FAIRCHILD CMOS • 4020B

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME"	TER	٧	'DD = 5	V	٧	DD = 10	ΟV	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
1	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at
IDD	Supply Current	хм			5 150			10 300			20 600	μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C


						LIMIT	S	-				
SYMBOL	PARAMETER	V	DD = 5	i V	٧١	DD = 1	0 V	ا۷	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	D .: D		130	260		55	110		37	88	ns	
<sup>t</sup> PHL	Propagation Delay, $\overline{\text{CP}}$ to $Q_0$		110	220		45	90		33	72	ns	
tPHL	Propagation Delay, MR to Q <sub>n</sub>		180	360		75	150		50	120	ns	C 50 n5
tTLH	Output Transition Time		65	135		35	70		25	45	ns	C <sub>L</sub> = 50 pF, R <sub>I</sub> = 200 kΩ
<sup>t</sup> THL	Output Transition Time		65	135		35	70		25	45	ns	Input Transition
t <sub>W</sub> CP(H)	Minimum Clock Pulse Width	100	50		40	20		32	16		ns	Times ≤ 20 ns
t <sub>W</sub> MR(H)	Minimum MR Pulse Width	140	70		55	27		44.	20		ns	Times = 20 hs
t <sub>rec</sub>	Recovery Time for MR	85	43		35	17		28	12		ns	1
fMAX	Input Clock Frequency (Note 2)	5	10		12	25		14	30		MHz	


# NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- Additional Do Characteristics are fisted in this section that 40000 Series Circle 7 armity characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS











# SWITCHING WAVEFORMS



PROPAGATION DELAY MASTER
RESET TO OUTPUT, MINIMUM MASTER RESET
PULSE WIDTH AND RECOVERY TIME FOR MASTER RESET



PROPAGATION DELAY CLOCK TO OUTPUT Q<sub>0</sub>, OUTPUT TRANSITION TIMES AND MINIMUM CLOCK PULSE WIDTH

# 4021B

# **8-BIT SHIFT REGISTER**

**DESCRIPTION** — The 4021B is an Edge-Triggered 8-Bit Shift Register (Parallel-to-Serial Converter) with a synchronous Serial Data Input (Dg), a Clock Input (CP), an asynchronous active HIGH Parallel Load Input (PL), eight asynchronous Parallel Data Inputs (P $_0$ -P $_7$ ) and Buffered Parallel Outputs from the last three stages ( $\Omega_5$ - $\Omega_7$ ).

Information on the Parallel Data Inputs ( $P_0-P_7$ ) is asynchronously loaded into the register while the Parallel Load Input (PL) is HIGH, independent of the Clock (CP) and Serial Data ( $D_S$ ) inputs. Data present in the register is stored on the HIGH-to-LOW transition of the Parallel Load Input (PL).

When the Parallel Load Input is LOW, data on the Serial Data Input (Dg) is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP).

- TYPICAL SHIFT FREQUENCY OF 18.1 MHz AT VDD = 10 V
- PARALLEL-TO-SERIAL DATA TRANSFER
- BUFFERED OUTPUTS AVAILABLE LAST THREE STAGES
- CLOCK INPUT IS L → H EDGE-TRIGGERED

# PIN NAMES


PL P<sub>0</sub>-P<sub>7</sub> Parallel Load Input Parallel Data Inputs

Ds Serial Data Input
CP Clock Input (I →

Clock Input (L→ H Edge-Triggered)


Q5-Q7

Buffered Parallel Outputs from the Last Three Stages



# NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMITS	3						
SYMBOL	PARAME	TER	V	'DD = 5	V	V	DD = 10	V	· V <sub>I</sub>	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хc			20			40			80		MIN, 25°C	
I	Power	XC.			150			300			600	μΑ	MAX	All inputs at
I <sub>DD</sub> s	Supply	XM			5			10			20	μА	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ IVI			150			300			600	μΑ	MAX	


AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	V	OD = 10	0 V	Vi	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Burn of the Delay Of the O		134			59			40		ns	
tPHL_	Propagation Delay, CP to Qn		184			74			49		ns	
tPLH	Bronsestion Dolor, Bl. to C		188			78			54		ns	
tPHL	Propagation Delay, PL to Q <sub>n</sub>		274			105			72		ns	
tTLH	Output Transition Time		58			31			22		ns	
<sup>t</sup> THL	Output Transition Time		69			27			22		ns	Cլ = 50 pF,
twCP	CP Minimum Pulse Width		61			21			14		ns	R <sub>L</sub> = 200 kΩ
twPL	PL Minumum Pulse Width		67			24			16		ns	Input Transition
trec	PL Recovery Time		71			28			21		ns	Times ≤ 20 ns
t <sub>S</sub>	Set-Up Time D <sub>S</sub> to CP		51			16			12		ns	
th	Hold Time D <sub>S</sub> to CP		49			15			11		ns	
t <sub>S</sub>	Set-Up Time Pn to PL		78			28			18		ns	,
th	Hold Time, Pn to PL		72			26			16		ns	
fMAX	Shift Frequency (Note 3)		7.8			18.1			21		MHz	


## NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{\mbox{MAX}}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

# SWITCHING WAVEFORMS



MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES,  $\mathsf{D}_\mathsf{S}$  TO CP



MINIMUM PL PULSE WIDTH, RECOVERY TIME FOR PL, AND SET-UP AND HOLD TIMES,  $\mathbf{P}_n$  TO PL

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4022B

# 4-STAGE DIVIDE-BY-8 JOHNSON COUNTER

DESCRIPTION - The 4022B is a 4-Stage Divide-by-8 Johnson Counter with eight glitch free active HIGH Decoded Outputs  $(O_0-O_7)$ , an active LOW Output from the most significant flip-flop  $(\overline{O_{4-7}})$ , an active HIGH and an active LOW Clock Input (CP0, CP1) and an overriding asynchronous Master Reset Input (MR).

The counter is advanced by either a LOW-to-HIGH transition at CP0 while CP1 is LOW or a HIGH-to-LOW transition at CP1 while CP0 is HIGH (see Functional Truth Table). When cascading the counters, the  $\overline{Q_{4-7}}$  Output (which is LOW while the counter is in states 4, 5, 6 and 7) can be used to drive the CPO Input of the next 4022B. A HIGH on the Master Reset Input (MR) resets the counter to Zero  $(O_0 = \overline{Q_{4-7}} = HIGH, O_1 - O_7 = LOW)$  independent of the Clock Inputs (CP<sub>0</sub>,  $\overline{CP_1}$ ).

- CLOCK EDGE-TRIGGERED ON EITHER A LOW-TO-HIGH TRANSITION OR A **HIGH-TO-LOW TRANSITION**
- BUFFERED CARRY OUTPUT (Q4-7) AVAILABLE FOR CASCADING
- BUFFERED FULLY DECODED OUTPUTS

# PIN NAMES

CP<sub>0</sub> CP<sub>1</sub>

Clock Input (L→H Edge-Triggered) Clock Input (H→L Edge-Triggered)

MR

Master Reset Input **Decoded Outputs** 

Carry (Active LOW) Output

### **FUNCTIONAL TRUTH TABLE**


MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
Н	Х	X	$O_0 = \overline{Q_{4-7}} = H; O_1 - O_7 = L$
L	н	H→L	Counter Advances
L	L→H	L	Counter Advances
L	L	×	No Change
L	х	н	No Change
L	Н	L→H	No Change
L	L→L	L	No Change


= HIGH Level

= LOW Level

= LOW-to-HIGH Transition = HIGH-to-LOW Transition

X = Don't Care





DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMITS	3						
SYMBOL	PARAME	TER	V	DD = 5	٧	. V <sub>I</sub>	DD = 10	) V	V	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
***************************************	Quiescent	\ \			20			40			80		MIN, 25°C	
	Power	хс			150			300			600	μΑ	MAX	All inputs at
	Supply	XM			5			10			20	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600	μΑ	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = E	5 V	٧ı	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		245	615		95	240		60	150		
tPHL .	CP <sub>0</sub> or $\overline{\text{CP}}_1$ to O <sub>n</sub>		195	490		75	190		50	125	ns	
tPLH	Propagation Delay,		190	490		75	190		50	125		
<sup>t</sup> PHL	CP <sub>0</sub> or $\overline{\text{CP}}_1$ to $\overline{\text{Q}}_{4-7}$		245	615		90	240		60	150	ns	
<sup>t</sup> PHL	Propagation Delay, MR to On		130	325		55	135		40	100	ns	
<sup>t</sup> PLH	Propagation Delay, MR to $\overline{Q}_{4-7}$		110	275		45	110		35	90	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> TLH	Output Transition Time		70	115		35	90		25	65	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> THL	Output Transition Time		70	115		35	90		25	65	IIS	Input Transition
t <sub>W</sub> CP	Min. CP <sub>0</sub> or CP <sub>1</sub> Pulse Width	90	35		40	15		25	10		ns	Times ≤ 20 ns
t <sub>w</sub> MR	Minimum MR Pulse Width	90	35		40	15		25	10		ns	
t <sub>rec</sub>	MR Recovery Time	35	10		20	5		15	5		ns	
th	Hold Time, CP <sub>0</sub> to CP <sub>1</sub>	190	70		85	25		70	15		ns	
<sup>t</sup> h	Hold Time, CP <sub>1</sub> to CP <sub>0</sub>	190	85		85	30		70	20		ns	
<sup>f</sup> MAX	Input Count Frequency (Note 3)	2.5	6		7	16		8	24		MHz	


## NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.



# HOLD TIMES, $CP_0$ TO $\overline{CP_1}$ AND $\overline{CP_1}$ TO $CP_0$

NOTE: Note: Hold Times are shown as positive values, but may be specified as negative values.




# MÎNIMUM PULSE WIDTHS FOR CP AND MR AND RECOVERY TIME FOR MR

 $\begin{array}{ll} \textbf{CONDITIONS:}\overline{CP}_1 = LOW \text{ while } CP_0 \text{ is triggered on a LOW-to-HIGH} \\ transition. \ t_wCP \text{ and } t_{rec} \text{ also apply when } CP_0 = \text{HIGH and } \overline{CP}_1 \text{ is} \\ triggered on a HIGH-to-LOW transition.} \end{array}$ 

# **4023B**TRIPLE 3-INPUT NAND GATE

**DESCRIPTION** — This CMOS logic element provides a 3-input positive NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

# LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	'DD = 5	٧	V	DD = 10	) V	V	<sub>DD</sub> = 15	5 V	UNITS	TEMP	TEST CONDITIONS
·			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent .	хс			1			. 2			4		MIN, 25°C	
1	Power	^			7.5			15			30	μΑ	MAX	All inputs at
	Supply	хм			0.25			0.5			1		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	/ NIVI			7.5			15			30	μΑ	MAX	


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (See Note 2)


						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	٧	٧٥	D = 10	) V	ا۷	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	]	
<sup>t</sup> PLH	Propagation Dalay		45	110		25	60		19	48	ns	C <sub>L</sub> = 50 pF,
tPHL .	Propagation Delay		51	110		25	60		12	48	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		45	135		18	70		17	45	ns	Input Transition
<sup>t</sup> THL			45	135		18	70		12	45	ns	Times ≤ 20 ns


### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4024B 7-STAGE BINARY COUNTER

**DESCRIPTION** – The 4024B is a 7-Stage Binary Ripple Counter with a Clock Input  $(\overline{CP})$ , an overriding asynchronous Master Reset Input (MR) and seven fully Buffered Parallel Outputs  $(Q_0-Q_6)$ . The counter advances on the HIGH-to-LOW transition of the Clock Input  $(\overline{CP})$ . A HIGH on the Master Reset Input (MR) clears all counter stages and forces all Outputs ( $Q_0$ - $Q_6$ ) LOW, independent of the Clock Input (CP).

- TYPICAL COUNT FREQUENCY OF 30 MHz AT VDD = 10 V
- CLOCK TRIGGERED ON THE HIGH-TO-LOW TRANSITION
- ASYNCHRONOUS ACTIVE HIGH MASTER RESET
- **OUTPUTS AVAILABLE FROM ALL SEVEN STAGES**

# **PIN NAMES**

CP

Clock Input (H→L Triggered)


MR

Master Reset Input

 $Q_0 - Q_6$ 

**Buffered Parallel Outputs** 

# LOGIC SYMBOL



V<sub>DD</sub> = Pin 14

V<sub>SS</sub> = Pin 7 NC = Pins 8, 10 and 13


# CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# LOGIC DIAGRAM



**V<sub>DD</sub>** = Pin 14

VSS = Pin 7 NC = Pins 8, 10 and 13

= Pin Number

# FAIRCHILD CMOS • 4024B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME"	TER	V	DD = 5	V	V	DD = 10	O V	٧	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	νο.			20			40			80		MIN, 25°C	
las	Power	xc			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	VM			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
					150			300			600 µA	μ.	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	ίV	V	OD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, $\overline{CP}$ to $Q_0$		100	200		45	90		30	72	ns	
<sup>t</sup> PHL	Tropagation Belay, or to 40		97	195		40	80		25	64	ns	
<sup>t</sup> PHL	Propagation Delay, MR to Q <sub>n</sub>		130	260		50	100		35	80	ns	CL = 50 pF,
tTLH	Output Transition Time		60	130		30	70		25	45	ns	R <sub>1</sub> = 200 kΩ
<sup>t</sup> THL	Output Transition Time		60	130		30	70		25	45	ns	Input Transition
t <sub>W</sub> CP	CP Minimum Pulse Width	90	45		35	17		28	13		ns	Times ≤ 20 ns
t <sub>w</sub> MR	MR Minimum Pulse Width	80	40		30	15		24	12		ns	Times \ 20 iis
t <sub>rec</sub>	MR Recovery Time	60	30		25	12		20	9		ns	
fMAX	Input Count Frequency (Note 3)	6	12		15	30		18	36		MHz	


### NOTES


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS










# SWITCHING WAVEFORMS




MINIMUM PULSE WIDTH FOR  $\overline{\text{CP}}$  AND MR AND MR RECOVERY TIME

# **4025B**TRIPLE 3-INPUT NOR GATE

**DESCRIPTION** — This CMOS logic element provides a 3-input positive NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

# LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



# NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME"	TER	· V	'DD = 5	V	٧	DD = 10	V C	VI	OD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			1			2			4	0	MIN, 25°C	
1	Power	XC.			7.5			15			30	μΑ	MAX	All inputs at
lDD .	Supply Current XN	V1/4			0.25			0.5			1		MIN, 25°C	0 V or V <sub>DD</sub>
		AIVI			7.5			15			30 µA	μΑ	MAX	1


# AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMITS	3					
SYMBOL	PARAMETER	V	<sub>DD</sub> = 5	V	V <sub>DD</sub> = 10 V		٧	OD = 1	5V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Bransation Dolor		45	110		20	60		15	48	ns	CL = 50 pF,
<sup>t</sup> PHL	Propagation Delay		47	110		25	60		21	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transistion Time		38	135		20	70		15	45	ns	Input Transition
<sup>t</sup> THL	Output Transistion Time		38	135		15	70		11	45	ns	Times ≤ 20 ns


# NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4027B DUAL JK FLIP-FLOP

DESCRIPTION - The 4027B is a Dual JK Flip-Flop which is edge-triggered and features independent Direct Set, Direct Clear, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Clear Direct (CD) and Set Direct (SD) are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance.

# PIN NAMES

J, K Synchronous Inputs

CP Clock Input (L → H Edge-Triggered)

 $s_D$ Asynchronous Direct Set Input (Active HIGH) Asynchronous Direct Clear Input (Active HIGH)  $C_D$ 

<u>a</u> True Output

Complement Output

# TRUTH TABLES

	RONOUS PUTS	оит	PUTS
.S <sub>D</sub>	CD	Q	ā
L	Н	L	Н
. н	L	н	L
н	н	н	Н
		1	

= LOW Level н = HIGH Level


= Positive-Going Transition


Qn+1 = State After Clock Positive

Transition

SYNCH	ROI		оит	PUTS
CP	j	K	Qn+1	$\overline{Q}_{n+1}$
7	L	L	NO CH	IANGE
	H	L	н	L
	L	Н	L	Н
	Н	н	$\bar{\alpha}_n$	$Q_n$

Conditions:  $S_D = C_D = LOW$ 





DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME"	ΓER	· v	'DD = 5	V	V	DD = 10	) V	٧	<sub>DD</sub> = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			4			8			16		MIN, 25°C	
1	Power	хс			30			60			120	μΑ	MAX	All inputs at
IDD :	Supply	YM			1			2			4	μΑ	MIN, 25°C	0 V or V <sub>DD</sub>
		· · · ·   XIVI  -			30			60			120	μ.,	MAX	


# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 3)


	· · · · · · · · · · · · · · · · · · ·					LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	٧.	٧١	OD = 10	0 V	V	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	D		100	200		45	85		30	68	ns	
<sup>t</sup> PHL	Propagation Delay, CP to Q, Q		100	200		45	85		30	68	ns	
tPLH	Propagation Delay, S <sub>D</sub> to Q		180	350		90	175		75	140	ns	
tPHL	Propagation Delay, CD to Q		180	350		90	175		75	140	ns	
<sup>t</sup> TLH	Output Transition Time		85	150		45	85		30	50	ns	
<sup>t</sup> THL	Output Transition Time		85	150		45	85		30	50	ns	C <sub>L</sub> = 50 pF,
t <sub>s</sub>	Set-Up Time, J, K to CP	100	45		40	20		32	15		ns	R <sub>L</sub> = 200 kΩ
th	Hold Time, J, K to CP	0	-25		0	-10		0	-5		ns	Input Transition
t <sub>W</sub> CP(L)	Minimum Clock Pulse Width	150	75		70	35		56	25		ns	Times ≤ 20 ns
t <sub>w</sub> S <sub>D</sub> (H)	Minimum S <sub>D</sub> Pulse Width	150	75		60	30		48	25		ns	
twCD(H)	Minimum C <sub>D</sub> Pulse Width	150	75		60	30		48	25		ns	1
t <sub>rec</sub> S <sub>D</sub>	Recovery Time for SD	0	-5		0	-4		0	-3		ns	]
t <sub>rec</sub> C <sub>D</sub>	Recovery Time for CD	0	-5		0	-4		0	-3		ns	
fMAX	Maximum CP Frequency (Note 2)	4	8		8	16		9	19		MHz	


# NOTES:


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub> input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

# TYPICAL ELECTRICAL CHARACTERISTICS











# SWITCHING WAVEFORMS



NOTE:  $t_s$  &  $t_h$  are shown as positive values but may be specified as negative values.

SET-UP TIMES, HOLD TIMES, AND MINIMUM CLOCK PULSE WIDTH



RECOVERY TIME FOR  $\mathbf{S}_D$  , RECOVERY TIME FOR  $\mathbf{C}_D$  , MINIMUM  $\mathbf{S}_D$  PULSE WIDTH, AND MINIMUM  $\mathbf{C}_D$  PULSE WIDTH

# **4028B** 1-OF-10 DECODER

**DESCRIPTION** – The 4028B is a CMOS 4 Bit BCD to 1-of-10 active HIGH decoder. A 1-2-4-8 BCD code applied to inputs A<sub>0</sub> through A<sub>3</sub> causes the selected output to be HIGH, the other nine will be LOW. If desired, the 4028B may be used as a 1-of-8 decoder with enable; 3-bit octal inputs are applied to inputs A<sub>0</sub>, A<sub>1</sub>, and A<sub>2</sub> selecting an output 0 through 7. Input A<sub>3</sub> then becomes an active LOW enable, forcing the selected output LOW when A<sub>3</sub> is HIGH. The 4028B may also be used as an 8-input demultiplexer with an active LOW data input. The outputs are fully buffered for best performance.

- BCD TO 1-OF-10 DECODER
- 1-OF-8 DECODER WITH ACTIVE LOW ENABLE
- 8-INPUT DEMULTIPLEXER WITH ACTIVE LOW DATA INPUT


# PIN NAMES


 $A_0 - A_3$  $O_0 - O_9$  Address Inputs, 1-2-4-8 BCD Outputs (Active HIGH)

### TRUTH TABLE

	INP	UTS					C	DUT	PUT	s			
Α3	A <sub>2</sub>	Α1	A <sub>0</sub>	00	01	02	03	04	05	06	07	08	09
L	L	L	L	Н	L	L	L	L	L	L	L	L	L
L	L	L	Н	L	Н	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L
L	Н	L	L	L	L	L	L	Н	L	L	L	L	L
L	Н	L	Н	L	L	L	L	L	Н	L	L	L	L
L	Н	Н	L	L	L	L	L	L	L	Н	L	L	L
L	Н	Н	Н	L	L.	L	L	L	L	L	Н	L	L
Н	L	L	L	L	L	L	L	L	L	L	L	Н	L
Н	L	L	Н	L	L	L	L	L	L	L	L	L	Н
Н	L	Н	L	L	L	L	L	L	L	L	L	Н	L
Н	L	Н	Н	L	L	L	L	L,	L	L	L	L	Н
Н	Н	L	L	L	L	L	L	L	L	L	L	Н	L
Н	Н	L	Н	L	L	L	L	L	L	L	L	L	Н
Н	Н	Н	L	L	L	L	L	L	L	L	L	Н	L
Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	н

H = HIGH Level L= LOW Level





# FAIRCHILD CMOS • 4028B

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)


							LIMITS	3						
SYMBOL	PARAME	ΓER	V	DD = 5	V	٧ <sub>[</sub>	OD = 10	) V	V	DD = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at
IDD	Supply Current	хм			5 150			10 300			20 600	μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_{\Delta} = 25^{\circ}$ C (See Note 2)


						LIMITS	3				j	
SYMBOL	PARAMETER	V	DD = 5	i V	٧	D = 10	) V	٧ر	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Bransatian Dalau A to O		167	325		66	145		45	53	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay, A <sub>n</sub> to O <sub>n</sub>		157	325		57	145		40	46	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transistion Time		85	200		40	100		31	70	ns	Input Transition
<sup>t</sup> THL	Output Transistion Time		110	200		37	100		25	70	ns	Times ≤ 20 ns

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS







# 4029B SYNCHRONOUS UP/DOWN COUNTER

**DESCRIPTION** — The 4029B is a Synchronous Edge-Triggered Up/Down 4-Bit Binary/BCD Decade Counter with a Clock Input (CP), an active LOW Count Enable Input ( $\overline{\text{CE}}$ ), an Up/Down Control Input (UP/ $\overline{\text{DN}}$ ), a Binary/Decade Control Input (BIN/ $\overline{\text{DEC}}$ ), an overriding asynchronous active HIGH Parallel Load Input (PL), four Parallel Data Inputs (P0-P3), four Parallel Buffered Outputs (Q0-Q3) and an active LOW Terminal Count Output ( $\overline{\text{TC}}$ ).

Information on the Parallel Inputs ( $P_0-P_3$ ) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions. With the Parallel Load Input (PL) LOW, operation is synchronous and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). Operation is determined by the three synchronous Mode Control Inputs; UP/DN, BIN/DEC and  $\overline{CE}$  (see the Mode Selection Table). These inputs must be stable only during the set-up time prior to the LOW-to-HIGH transition of the Clock Input (CP) and the hold time after this clock transition. The Terminal Count Output ( $\overline{TC}$ ) is LOW when the counter is at its terminal count, as determined by the counting mode, and the Count Enable Input ( $\overline{CE}$ ) is LOW (see Logic Equation for  $\overline{TC}$ ).

- BINARY OR DECADE UP/DOWN COUNTER
- ASYNCHRONOUS PARALLEL LOAD
- ACTIVE LOW COUNT ENABLE
- CLOCK EDGE-TRIGGERED ON THE LOW-TO-HIGH TRANSITION
- ACTIVE LOW TERMINAL COUNT FOR CASCADING
- TYPICAL COUNT FREQUENCY OF 12 MHz AT VDD = 10 V

# PIN NAMES

PL P0-P3 Parallel Load Input Parallel Data Inputs

BIN/DEC

Binary/Decade Control Input

UP/DN

Up/Down Control Input

CE

Count Enable Input (Active LOW)
Clock Input (L→H Edge-Triggered)

CP

**Buffered Parallel Outputs** 

ŦĞ -

Terminal Count Output (Active LOW)

# MODE SELECTION TABLE


PL	BIN/DEC	UP/DN	CE	СР	MODE
Н	х	х	Х	Х	Parallel Load $(P_n \rightarrow Q_n)$
L	×	×	Н	х	No Change
L	L	L	L	1	Count Down, Decade
L	L	н	L	7	Count Up, Decade
L	н	L	L	7	Count Down, Binary
L	Н	Н	L		Count Up, Binary


H = HIGH Level

L = LOW Level


X = Don't Care

**■** Fositive-Going Transition





#### LOGIC DIAGRAM





PL (Parallel Load Input) — Asynchronously Loads P into Q, Overriding all Other Inputs P (Parallel Input) — Data on this Pin is Asynchronously Loaded into Q, when PL is LOW Overriding all Other Inputs T (Toggle Input) — Forces the Q Output to Synchronously Toggle when a LOW is Placed on this Input. CP (Clock Pulse Input) Q, Q (True and Complimentary Outputs)

DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	V	OD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				20			40			80		MIN, 25°C	
1	Power	хс			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20	μΑ	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600	μΑ	MAX	

Notes on following page.

#### FAIRCHILD CMOS • 4029B


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 3)

						LIMIT	s					
SYMBOL	PARAMETER	V	DD = 5	V	٧	OD = 10	0 V	٧ı	<sub>DD</sub> = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, CP to Q <sub>n</sub>		150	350		62	160		41	128	ns	
<sup>t</sup> PHL	Propagation Delay, CP to Qn		150	350		59	160		39	128	ns	
<sup>t</sup> PLH	Propagation Delay, CP to TC		167	450		71	180		48	144	ns	
<sup>t</sup> PHL	Tropagation Belay, Cr to TC		252	650		100	245		66	196	ns	
tPLH .	Propagation Delay, PL to Qn		170	325		70	150		45	120	ns	
<sup>t</sup> PHL_	Tropagation Delay, 1 E to Qn		220	450		90	195		62	156	ns	
<sup>t</sup> TLH	Output Transition Time		60	135		31	75		23	45	ns	
<sup>t</sup> THL	Output Transition Time		65	135	<u> </u>	25	75		18	45	ns	
twCP	CP Minimum Pulse Width	125	50		60	21		48	14		ns	C <sub>L</sub> = 50 pF,
t <sub>W</sub> PL	PL Minumum Pulse Width	150	60		55	21		44	16		ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> rec	PL Recovery Time	150	62		60	24		48	17		ns	Input Transition
t <sub>S</sub>	Set-Up Time, BIN/DEC to CP	250	106		100	41		80	29		ns	Times ≤ 20 ns
<sup>t</sup> h	Hold Time, BIN/DEC to CP	0	-90		0	-35		0	-25		ns	
t <sub>S</sub>	Set-Up Time, UP/DN to CP	325	145		130	55		104	38		ns	
th	Hold Time, UP/DN to CP	0	-90		0	-35		0	-25		ns	
t <sub>S</sub>	Set-Up Time, CE to CP	275	118		120	49		96	23		ns	
th	Hold Time, CE to CP	0	-40		0	-15		0	-10		ns	
t <sub>s</sub>	Set-Up Time, P <sub>n</sub> to PL	70	29		30	11		24	8		ns	
<sup>t</sup> h	Hold Time, Pn to PL	0	-40		0	-20		0	-20		ns	
fMAX	Input Clock Frequency (Note 2)	2	5		5	12		6	14		MHz	


#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. For  $f_{\mbox{MAX}}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.

#### SWITCHING WAVEFORMS




MINIMUM CP WIDTH, SET-UP AND HOLD TIMES, CE TO CP, BIN/DEC TO CP AND UP/DN TO CP





MINIMUM PL PULSE WIDTH, RECOVERY TIME FOR PL, AND SET-UP AND HOLD TIMES,  $\mathbf{P_n}$  TO PL

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

#### TYPICAL ELECTRICAL CHARACTERISTICS







#### **APPLICATIONS**

Interconnection techniques for multistage counting are shown in Figures 1 through 4. When using the schemes shown in Figures 1, 3 and 4, the BIN/DEC and UP/DN Inputs may be changed only when the Clock Input to the first stage is HIGH. However, when using the scheme shown in Figure 2, UP/DN, BIN/DEC and CE may be changed independent of the state of the Clock Input. The methods illustrated in Figures 1 and 3 will operate with long transition times at the Clock Input to the first counter; whereas, the other schemes require a fast transition at the Clock Input.

Figure 1 is a ripple clock expansion scheme in which the maximum counting frequency is limited only by the frequency capability of the first counter. The disadvantage of this technique is that the Outputs of the most significant stage do not change until the clock has rippled through all the preceding stages.

A fully synchronous expansion method is shown in Figure 2. Since the Clock Input is applied simultaneously to all stages, the Outputs of all stages change simultaneously. The maximum counting frequency is limited by the time required for the Count Enable to ripple through all the stages before the next Clock Input is applied.

The semi-synchronous technique illustrated in Figure 3 allows a higher counting frequency than the method shown in Figure 2 by allowing  $\overline{TC}$  to take either 10 or 16 clock periods to ripple from the second stage to the most significant stage (10 clock periods when BIN/ $\overline{DEC}$  = L, 16 clock periods when BIN/ $\overline{DEC}$  = H). The Outputs of all stages, except the first, change simultaneously. The Outputs of the first stage change before the other stages.

The speed advantage of this scheme is lost if the count direction or count modulus is rapidly changed.

The method shown in Figure 4 is the same as in Figure 3 except an external gate is added to reduce the delay between the Clock Input to the first stage and the Clock Input to the following stages.

#### APPLICATIONS (Cont'd) PARALLEL LOAD BIN/DEC UP/DOWN TO MORE SIGNIFICANT STAGES PL BIN/DEC PL BIN/DEC PL BIN/DEC Po P<sub>0</sub> P<sub>1</sub> P<sub>0</sub> UP/DN UP/DN UP/DN 4029B 4029B 4029R CE CE CLOCK TC CE Q<sub>0</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>0</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>0</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub>

Fig. 1 RIPPLE CLOCK EXPANSION




Fig. 2 PARALLEL CLOCK EXPANSION (FULLY SYNCHRONOUS)






Fig. 3 SEMI-SYNCHRONOUS EXPANSION



#### QUAD EXCLUSIVE - OR GATE

**DESCRIPTION** — The 4030B CMOS logic element provides the Exclusive-OR function. The outputs are fully buffered for best performance. The 4030B is a direct replacement for the 74C86/54C86 and the 14507.

#### F4030 QUAD EXCLUSIVE-OR GATE



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

	I						LIMITS	 S						
SYMBOL	PARAME"	TER	٧	'DD = 5	٧	V	OD = 10	) V	V	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			1			2			4		MIN, 25°C	
1	Power	xc			7.5			15			30	μΑ	MAX	All inputs at
IDD	Supply	хм			0.25			0.5			1		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ ivi			7.5			15			30	μΑ	MAX	

AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	3					
SYMBOL	PARAMETER	V	DD = 5	٧	٧٢	DD = 10	) V	٧٤	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Decreation Dalou A on B to V		85	170		45	90		27	72	ns	Cլ = 50 pF,
<sup>t</sup> PHL	Propagation Delay, A or B to X		85	170		45	90		27	72	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		50	100		23	50		17	35	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		50	100		23	50		17	35	ns	Times ≤ 20 ns


#### NOTES


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS







64-STAGE STATIC SHIFT REGISTER

DESCRIPTION - The 4031B is an edge-triggered 64-Stage Static Shift Register with two Serial Data Inputs (D<sub>0</sub>, D<sub>1</sub>), a Data Select Input (S), a Clock Input (CP), a buffered Clock Output (CO) and buffered Outputs from the 64th bit position ( $Q_{63}$ ,  $\overline{Q_{63}}$ ).

Data from the selected Data Inputs (Dn or D1), as determined by the state of the Select Input (S), is shifted into the first shift register position and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP). Do is selected by a LOW on the Select Input (S) and D<sub>1</sub> is selected by a HIGH on the Select Input (S).

Registers can be cascaded by connecting all the Clock Inputs (CP) together or by driving the Clock Input (CP) of the right-most register with the system clock and connecting the Clock Output (CO) to the Clock Input (CP) of the preceding register. When the second technique is used in the recirculating mode. a flip-flop must be used to store the Output (Q63) of the right-most register until the left-most register is clocked.

CLOCK INPUT IS L→H EDGE-TRIGGERED

Data Inputs

- DATA SELECT INPUT (S) ALLOWS DATA INPUT AT EITHER DO OR D1 INPUTS
- EASILY CASCADED
- TRUE AND COMPLEMENTARY BUFFERED OUTPUTS AVAILABLE FROM 64TH STAGE

#### **PIN NAMES**


Do. Da


- 0, - 1	
S	Data Select Input
CP	Clock Input (L→H Edge-Triggered)
CO	Buffered Clock Output
Q <sub>63</sub>	Buffered Output from the 64th Stage
Q <sub>63</sub>	Complementary Buffered Output from the 64th Stage

#### TRUTH TABLE

S	D <sub>0</sub>	D <sub>1</sub>	Data Into Flip-Flop 1
L	L	×	L
L	н	×	н
н	×	L	L
н	×	н	н

L = Low Level H = High Level X = Don't Care





#### FAIRCHILD CMOS • 4031B

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMIT	S						
SYMBOL	YMBOL PARAMETER		V	DD = 5	V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	VO			20			40			80		MIN, 25°C	
	Power	xc			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ \rm IVI			150			300			600	μΑ	MAX	


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	٧	DD = 5	i V	V	OD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	Ī	
<sup>t</sup> PLH	Propagation Delay, CP to $Q_{63}$ , $\overline{Q}_{63}$		120			60			40		. ns	
<sup>t</sup> PHL	Propagation Delay, CP to Q63, Q63	·	120			60		1	40		ns	,
<sup>t</sup> PLH	Propagation Delay, CP to CO		45			25			20		ns	
<sup>t</sup> PHL	Tropagation Delay, Cr to Co		45			25			20		ns	
<sup>t</sup> TLH	Output Transition Time		65			35			15		ns	CL = 50 pF,
<sup>t</sup> THL	Output Transition Time		65			35			15		ns	R <sub>L</sub> = 200 kΩ
t <sub>w</sub> CP(L)	Minimum Clock Pulse Width		25			10			8		ns	Input Transition
ts	Set-Up Time, S to CP		75			40			30		ns	Times ≤ 20 ns
<sup>t</sup> h	Hold Time, S to CP		40			20			15	1	ns	
t <sub>s</sub>	Set-Up Time D <sub>n</sub> to CP		75			40			30		ns	
<sup>t</sup> h	Hold Time, D <sub>n</sub> to CP		40			20			15	ĺ	ns	
f <sub>MAX</sub>	Max. Clock Frequency (Note 3)		4			8			9		MHz	

#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

#### SWITCHING WAVEFORMS



MINIMUM CLOCK PULSE WIDTH, SET-UP AND HOLD TIMES,  $\mathbf{D_n}$  TO CP AND S TO CP

NOTE: Set-up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.

# 8-BIT UNIVERSAL BUS REGISTER ARY

**GENERAL DESCRIPTION** — The 4034B is an 8 Bit Bi-directional Parallel/Serial Input/Output Bus Register with a Serial Data Input (DS), a Clock Input (CP), an active HIGH asynchronous or synchronous Paralleled Load/Parallel Enable Input (PL/PE), two mode control inputs, Asynchronous/Synchronous (A/S) and Data Transfer (P/Q), two sets of eight bi-directional Parallel Data Inputs/Outputs (P0-P7 and Q0-Q7), and an active HIGH Output Enable Input (EOp) controlling the P0-P7 Parallel Data Inputs/Outputs.

The Data Transfer Mode Control Input (P/Q) determines the direction of data flow. When P/Q is HIGH  $P_0$ - $P_7$  act as a parallel data inputs and  $Q_0$ - $Q_7$  act as parallel data outputs. When P/Q is LOW,  $Q_0$ - $Q_7$  act as parallel data inputs and  $P_0$ - $P_7$  act as parallel data outputs. A LOW on the Output Enable Input (EOp) forces the  $P_0$ - $P_7$  Input/Outputs to assume a high impedance "OFF" state, regardless of other input conditions.


An Asynchronous/Synchronous (A/ $\overline{S}$ ) Mode Control Input allows either asynchronous or synchronous data transfer. With the A/ $\overline{S}$  input HIGH, parallel data may be transferred asynchronously, independent of the Clock Input (CP), at the  $P_0$ – $P_7$  or  $Q_0$ – $Q_7$  Parallel Data Inputs/Outputs with the direction of data transfer dependent upon the state of the P/Q input. Asynchronous parallel data transfer at either  $P_0$ – $P_7$  or  $Q_0$ – $Q_7$  occurs when both the Asynchronous/Synchronous (A/ $\overline{S}$ ) and the Parallel Load/Parallel Enable (PL/ $\overline{PE}$ ) Inputs are HIGH. With the A/ $\overline{S}$  input LOW parallel or serial data may be transferred synchronously. Synchronous serial data transfer on the Serial Data Inputs (D $_S$ ) occurs on the LOW-to-HIGH transition at the Clock Input (CP) when both PL/ $\overline{PE}$  and A/ $\overline{S}$  inputs are LOW. With A/ $\overline{S}$  LOW and PL/ $\overline{PE}$  HIGH, synchronous parallel data transfer on either  $P_0$ – $P_7$  or  $Q_0$ – $Q_7$  occurs on the LOW-to-HIGH transition at the Clock Input (CP). The direction of data transfer is dependent upon the state of the P/Q input.

The 4034B is useful in applications requiring bi-directional transfer of parallel data between two data buses, conversion of serial data to parallel form and transfer of the parallel data to either of two data buses, recirculation of parallel data, or acceptance of parallel data from either of two buses for conversion to serial form.


- BI-DIRECTIONAL DATA TRANSFER
- ASYNCHRONOUS OR SYNCHRONOUS PARALLEL OPERATION
- SYNCHRONOUS SERIAL OPERATION
- 3-STATE OUTPUT ENABLE
- SERIAL-TO-PARALLEL OR PARALLEL-TO-SERIAL DATA TRANSFER
- PARALLEL LOAD OR PARALLEL ENABLE

#### **PIN NAMES**

$D_S$	Serial Data Input
Po-P7	Parallel Data Inputs/Outputs
00-07	Parallel Data Inputs/Outputs
PL/PE	Parallel Load/Parallel Enable Input
CP	Clock Input
A/S̄	Asynchronous/Synchronous Mode Control Input
P/Q	Data Transfer Mode Control Input
EOp	Output Enable Input for Pn Parallel Data Inputs/Outputs




#### CONNECTION DIAGRAMS DIP (TOP VIEW)



#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### **BLOCK DIAGRAM**



#### MODE SELECTION TABLE

EO <sub>P</sub>	PL/PE	P/Q	A/S	MODE	OPERATION
L	L	L	×	Serial	Synchronous Serial data input, P and Q parallel data outputs disabled.
L	L	Н	×	Serial	Synchronous Serial data input, Q Parallel data output.
L	Н	,L	L	Parallel	Q Synchronous Parallel data inputs, P Parallel data outputs disabled.
L	н	L	Н	Parallel	Q Asynchronous Parallel data inputs, P Parallel data outputs disabled.
L	Н	Н	L	Parallel	P Parallel data inputs disabled, Q Parallel data outputs, synchronous data recirculation.
L	H ·	Н	Н	Parallel	P Parallel data inputs disabled, Q Parallel data outputs, asynchronous data recirculation.
Н	L.	L	Х	Serial	Synchronous serial data input, P Parallel data output.
Н	L	Н	×	Serial	Synchronous serial data input, Q Parallel data output.
Н	Н	L	L	Parallei	Q Synchronous Parallel data input, P Parallel data output.
Н	Н	L	Н	Parallel	Q Asynchronous Parallel data input, P Parallel data output.
Н	Н	Н	L	Parallel	P Synchronous Parallel data input, Q Parallel data output.
Н	Н	Н	Н	Parallel	P Asynchronous Parallel data input, Q Parallel data output.

X = Don't Care, H = HIGH Level, L = LOW Level

Note: Outputs change at positive transition of clock in the serial mode and when the  $A/\overline{S}$  input is LOW in the parallel mode. During transfer from parallel to serial operation,  $A/\overline{S}$  should remain LOW in order to prevent  $D_{\overline{S}}$  transfer into flip-flops.

#### FAIRCHILD CMOS • 4034B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (Note 1)

						1	IMIT	3						
SYMBOL	PARAMETE	R	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			, V <sub>E</sub>	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
		хс									1.6		MIN, 25°C	
I	Output OFF										12		MAX	Output Returned
lozн	Current HIGH	хм									0.4	μΑ	MIN, 25°C	to V <sub>DD</sub> , EO <sub>P</sub> = V <sub>SS</sub>
		AIVI								İ	12		MAX	
		хс									-1.6		MIN, 25°C	
1	Output OFF										-12		MAX	Output Returned
lozL	Current LOW	ХM									-0.4	μΑ	MIN, 25°C	to V <sub>SS</sub> , EO <sub>P</sub> = V <sub>SS</sub>
		A IVI									-12		MAX	
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	1			150		l	300			600		MAX	All inputs
I <sub>DD</sub> s	Supply	хм			5			10			20	μΑ	MIN, 25°C at 0 V or VDD	at 0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600		MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0V,  $T_{A}$  = 25°C (See Note 2) A SYNCHRONOUS MODE ONLY

						LIMITS	3					
SYMBOL	PARAMETER	٧	DD = 5	٥V	٧	DD = 10	ov.	٧	D = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay, PL/PE to		300			160			120		ns	
t <sub>PHL</sub>	Qn or Pn		300			160			120		ns	
t <sub>PLH</sub>	Propagation Delay, A/S to		285			150			115		ns	$C_L = 50 pF$ ,
<sup>t</sup> PHL	Pn or Qn		285			150			115		ns	$R_L = 200 \Omega$
t <sub>w</sub> A/S(H)	A/S Minimum Pulse Width (HIGH)		150			75			55		ns	Input Transition
twPL/PE(H)	PL/PE Minimum Pulse Width(HIGH)		150			75			55		ns	Times ≤20 ns
t <sub>w</sub> P/Q	P/Q Minimum Pulse Width		150			75			55		ns	
ts	Set-Up Time, Pn or Qn to PL/PE		35			15			12		ns	
<sup>t</sup> h	Hold-Time, Pn or Qn to PL/PE		-1Q			-5			-2		ns	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_A$  =  $25^{\circ}$ C (See Note 2) SYNCHRONOUS MODE ONLY

						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	5 V	٧	OD = 10	) V	٧	D = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	
<sup>t</sup> PLH	Propagation Delay, CP to		300			155			120		ns	
<sup>t</sup> PHL	Q <sub>n</sub> or P <sub>n</sub>		300			155			120		ns	
t <sub>w</sub> CP	CP Minimum Pulse Width		100			50			40		ns	
t <sub>s</sub>	Set-Up Time, PL/PE to CP		35			15			12		ns	C <sub>L</sub> = 50 pF, ,
t <sub>h</sub>	Hold Time, PL/PE to CP		-10			-5			-2		ns	R <sub>L</sub> = 200 kΩ
t <sub>s</sub>	Set-Up Time, DS to CP		35			15			12		ns	Input Transition
<sup>t</sup> h	Hold Time, D <sub>S</sub> to CP		-10			-5			-2		ns	Times ≤20 ns
t <sub>s</sub>	Set-Up Time, A/S to CP		35			15			12		ns	
t <sub>h</sub>	Hold Time, A/S to CP		-10			-5			-2		ns	
t <sub>s</sub>	Set-Up Time, P/Q to CP		35			15			12		ns	
th	Hold Time, P/Q to CP		-10			-5			-2		ns	
fMAX	Input Count Frequency		4			8			9		MHz	
•	(Note 3)	1										


Notes are on the following page.


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0V, $T_A$ = 25°C (See Note 2) ALL MODES OF OPERATION

						LIMITS	3					,
SYMBOL	PARAMETER	V	DD = 5	5V	٧	DD = 10	0V	٧	D = 1!	5V	UNITS	TEST CONDITIONS
•		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay, P/Q to		300			160			120		ns	
<sup>t</sup> PHL	Qn or Pn		300			160			120		ns	
<sup>t</sup> PZH	Output Enable Time		60			37			25		ns	
<sup>t</sup> PZL	(Note 5)		60			37			25		ns	C <sub>L</sub> = 50 pF,
t <sub>PHZ</sub>	Output Disable Time		60			37			25		ns	RL = 200 kΩ
<sup>t</sup> PLZ	(Note 5)		60			37			25		ns	Input Transition
t <sub>TLH</sub>	Output Transition Time		85			45			30		ns	Times ≤20 ns
<sup>t</sup> THL			85			45			30		ns	
twEOP(H)	EO <sub>P</sub> Minimum Pulse Width		150			75			55		ns	
	(H(GH)								1			

- Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at V<sub>DD</sub> = 15 V.
- 5. For  $t_{PZH}$  and  $t_{PHZ}$ ,  $R_{L}$  = 1 k $\Omega$  to  $V_{SS}$ . For  $t_{PZL}$  and  $t_{PLZ}$ ,  $R_{L}$  = 1 k $\Omega$  to  $V_{DD}$ .


#### AC WAVEFORMS ASYNCHRONOUS MODE ONLY






Minimum Pulse Widths for A/ $\overline{S}$ , P/Q and PL/ $\overline{PE}$  and Set-Up and Hold Times Pn or Qn to PL/ $\overline{PE}$ 

#### AC WAVEFORMS (Cont'd) SYNCHRONOUS MODE ONLY




SET—UP AND HOLD—TIMES A/S TO CP, PL/PE TO CP AND D\_S TO CP AND MINIMUM CLOCK PULSE WIDTH

#### ALL MODES OF OPERATION



OUTPUT ENABLE TIME ( $t_{\mbox{\scriptsize PZH}}$ ) AND OUTPUT DISABLE TIME ( $t_{\mbox{\scriptsize PHZ}}$ )



OUTPUT ENABLE TIME ( ${\rm tp}_{LL}$ ), OUTPUT DISABLE TIME ( ${\rm tp}_{LZ}$ ) AND MINIMUM EOp PULSE WIDTH

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

#### TYPICAL APPLICATIONS PARALLEL DATA INPUTS SERIAL DATA SERIAL DATA VDD O P/Q A/S A/Š SERIAL DATA OUTPUT PL/PE INPUT PL/PF OUTPUT A/S INPUT ► A/S OUTPUT CLOCK INPUT CLOCK OUTPUT PARALLEL DATA OUTPUTS PARALLEL DATA OUTPUT 1/4 OF A4001B OUTPUT ENABLE INPUT PL/PE SHIFT RIGHT 1/2 OF A4001B SHIFT LEFT/ SHIFT RIGHT INPUT EO<sub>P</sub> EO<sub>P</sub> SHIFT RIGHT INPUT REGISTER 1 4034B Ds REGISTER 2 4034B P/Q P/Q A/S A/\$ SHIFT LEFT INPUT A/S INPUT CLOCK OUTPUT ENABLE EOP FΩn PL/PE REGISTER 3 4034B P/Q P/Q A/S A/S

PARALLEL DATA INPUT
FIG. 2 SHIFT RIGHT/SHIFT LEFT WITH PARALLEL INPUTS

#### NOTE

A "HIGH" ("LOW") on the Shift Left/Shift Right Input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "HIGH" on the Output Enable Input disables the "P" Parallel Data lines on registers 1 and 2 and enables the "P" data lines on registers 3 and 4 and allows parallel data into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.

When parallel inputs are not used registers 3 and 4 and associated logic are not required.

The shift left input must be disabled during parallel entry.

## **4035B**4-BIT UNIVERSAL SHIFT REGISTER

**DESCRIPTION** — The 4035B is a fully synchronous edge-triggered 4-Bit Shift Register with a Clock Input (CP), four synchronous Parallel Data Inputs ( $P_0-P_3$ ), two synchronous Serial Data Inputs (J,  $\overline{K}$ ), a synchronous Parallel Enable Input (PE), Buffered Parallel Outputs from all 4-bit positions ( $Q_0-Q_3$ ), a True/Complement Input ( $T/\overline{C}$ ) and an overriding asynchronous Master Reset Input (MR).

Operation is synchronous (except for Master Reset) and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is HIGH, data is loaded into the register from Parallel Inputs (P $_0$ -P $_3$ ) on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input (PE) is LOW, data is shifted into the first register position from the Serial Data Inputs (J,  $\vec{K}$ ) and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of the Clock Input (CP). D-type entry is obtained by tying the two Serial Data Inputs (J,  $\vec{K}$ ) together.

The Outputs  $(\Omega_0-\Omega_3)$  are either inverting or non-inverting, depending on the True/Complement Input  $(T/\overline{C})$ . With the  $T/\overline{C}$  Input HIGH, the Outputs  $(\Omega_0-\Omega_3)$  are non-inverting (Active HIGH). With the  $T/\overline{C}$  Input LOW, the Outputs  $(\Omega_0-\Omega_3)$  are inverting (Active LOW).

A HIGH on the Master Reset Input (MR) resets all four bit positions ( $Q_0-Q_3 = LOW$  if  $T/\overline{C} = HIGH$ ,  $Q_0-Q_3 = HIGH$  if  $T/\overline{C} = LOW$ ) independent of all other input conditions.

- TYPICAL SHIFT FREQUENCY OF 17 MHz AT VDD = 10 V
- . J, K INPUTS TO THE FIRST STAGE
- T/C INPUT FOR TRUE OR COMPLEMENTARY OUTPUTS
- SYNCHRONOUS PARALLEL ENABLE
- CLOCK EDGE-TRIGGERED ON LOW-TO-HIGH TRANSITION
- ASYNCHRONOUS MASTER RESET

#### PIN NAMES


PE Parallel Enable Input
P0-P3 Parallel Data Inputs


J First Stage J Input (Active HIGH)

K First Stage K Input (Active LOW)

CP Clock Input (L→H Edge-Triggered)

T/C True/Complement Input
MR Master Reset Input
Q0-Q3 Buffered Parallel Outputs





#### **FAIRCHILD CMOS • 4035B**

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S	1					
SYMBOL	PARAMET	ER	V	'DD = 5	V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
	Power	Α.			150			300			600	μΑ	MAX	All inputs at
DD	DD Supply				5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current				150			300			600	μΑ	MAX	

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)

						LIMIT	S			_		
SYMBOL	PARAMETER	V	DD = 5	5 V	٧١	OD = 1	0 V	٧ر	OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	B		200	400		90	180		60	140		4, 4
<sup>t</sup> PHL	Propagation Delay, CP to Q <sub>n</sub>		200	400		90	180		60	140	ns	
<sup>t</sup> PLH	Propagation Delay, MR to Q <sub>n</sub>		250	500		120	230		75	. 180		
<sup>t</sup> PHL	Propagation Delay, Win to Qn		250	500		120	230		75	180	ns	
tPLH	Propagation Delay, T/C to Q <sub>n</sub>		125	250		- 55	120		40	95	ns	* * *
tPHL	Propagation Delay, 1/C to Q <sub>n</sub>		125	250		55	120		40	95	115	
<sup>t</sup> TLH	Output Transition Time		85	135		45	75		30	45	ns	
<sup>t</sup> THL	Output Transition Time		85	135		45	75		30	45	113	$C_{L} = 50  pF$ ,
twCP	CP Minimum Pulse Width	125	50		55	20		44	14		ns	R <sub>L</sub> = 200 kΩ
twMR	MR Minimum Pulse Width	150	60		7.0	25		56	20		ns	Input Transition
t <sub>rec</sub>	MR Recovery Time	120	60		54	30		43	22		ns	Times ≤ 20 ns
t <sub>S</sub>	Set-Up Time, Pn to CP	250	100		110	46		88	32		ns	
th	Hold Time, Pn to CP	10	-90		5	-32		0	-22		115	
ts	Set-Up Time, PE to CP	250	100		110	46		88	32		ns	
<sup>t</sup> h	Hold Time, PE to CP	10	-90		5	-32		0	-22		115	
t <sub>S</sub>	Set-Up Time, J, K to CP	275	130		125	48		100	30		ns	
<sup>t</sup> h	Hold Time, J, K to CP	25	-100		10	-37		5	-23		115	
fMAX	Maximum Input Clock Frequency (Note 3)	4	8		8	17		10	20		MHz	

#### NOTES:

- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  4. It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.

#### **SWITCHING WAVEFORMS**



MINIMUM CP PULSE WIDTH AND SET-UP AND HOLD TIMES, PE TO CP,  $P_n$  TO CP, AND J OR  $\overline{\rm K}$  TO CP



MR RECOVERY TIME AND MINIMUM MR PULSE WIDTH

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

## **4040B**12-STAGE BINARY COUNTER

**DESCRIPTION** – The 4040B is a 12-Stage Binary Ripple Counter with a Clock Input  $(\overline{CP})$ , an overriding asynchronous Master Reset Input (MR) and twelve fully buffered Outputs  $(Q_0-Q_{11})$ . The counter advances on the HIGH-to-LOW transition of the Clock Input  $(\overline{CP})$ . A HIGH on the Master Reset Input (MR) clears all counter stages and forces all Outputs  $(Q_0-Q_{11})$  LOW, independent of the Clock Input  $(\overline{CP})$ .

- 25 MHz TYPICAL COUNT FREQUENCY AT VDD = 10 V
- CLOCK IS H→L TRIGGERED
- COMMON ASYNCHRONOUS MASTER RESET
- FULLY BUFFERED OUTPUTS FROM ALL 12 STAGES


#### **PIN NAMES**


CP

Clock Input (H→L Triggered)

MR Master Reset Input (Active HIGH)

Q<sub>0</sub>-Q<sub>11</sub> Parallel Outputs





#### FAIRCHILD CMOS • 4040B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	DD = 5	V	V	DD = 1	0 V	٧	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			ΜιΝ	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power	хс			20 150			40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at
IDD	Supply Current	хм			5 150			10 300			20 600	μА	MIN, 25°C MÂX	0 V or V <sub>DD</sub>

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C

						LIMIT	S		-			
SYMBOL	PARAMETER	V	DD = 5	5 V	V	D = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	D		130	260		55	110		37	88	ns	
<sup>t</sup> PHL	Propagation Delay, CP to Q <sub>0</sub>		110	220		45	90		33	72	ns	
tPHL .	Propagation Delay, MR to Q <sub>n</sub>		180	360		75	150		50	120	ns	C. = E0 = F
<sup>t</sup> TLH	Outside Transition Time		65	135		35	70		25	45	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> THL	Output Transition Time	Ì	65	135		35	70		25	45	ns	R <sub>L</sub> = 200 kΩ
twCP(H)	Minimum Clock Pulse Width	100	50		40	20		32	16		ns	Input Transition
t <sub>W</sub> MR(H)	Minimum MR Pulse Width	140	70		55	27		44	20		ns	Times ≤ 20 ns
t <sub>rec</sub>	Recovery Time for MR	85	43		35	17		28	12		ns	
fMAX	Input Clock Frequency (Note 2)	5	10		12	25		14	30		MHz	


- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


  2. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


  3. It is recommended that input rise and fall times to the Clock Input be less than 15 \(mu\)s at V<sub>DD</sub> = 5 V, 4 \(mu\)s at V<sub>DD</sub> = 10 V, and 3 \(mu\)s at V<sub>DD</sub> = 15 V.

#### TYPICAL ELECTRICAL CHARACTERISTICS











#### SWITCHING WAVEFORMS



PROPAGATION DELAY MASTER
RESET TO OUTPUT, MINIMUM MASTER RESET
PULSE WIDTH AND RECOVERY TIME FOR MASTER RESET




PROPAGATION DELAY CLOCK TO OUTPUT  $\Omega_0$ , OUTPUT TRANSITION TIMES AND MINIMUM CLOCK PULSE WIDTH

# QUAD TRUE/COMPLEMENT BUFFER

**GENERAL DESCRIPTION** — The 4041B is a Quad True/Complement Buffer which provides both an inverted active LOW Output  $(\overline{Z})$  and a non-inverted active HIGH Output (Z) for each Input (I).

#### LOGIC DIAGRAM




#### PIN NAMES

 $I_a$ ,  $I_b$ ,  $I_c$ ,  $I_d$   $Z_a$ ,  $Z_b$ ,  $Z_c$ ,  $Z_d$  $\overline{Z}_a$ ,  $\overline{Z}_b$ ,  $\overline{Z}_c$ ,  $\overline{Z}_d$  **Buffer Input** 

Buffered True Output

Zd Buffered Complementary Output

#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

						L	IMITS	;							
SYMBOL	PARAM	ETER	V	DD = 5	5 V	٧٢	D = 1	0 V	٧	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS	
	,		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
lон	Output HIC Current	3H	-2.7 -2.25 -1.6			-5.4 -4.5 -3.2			–15.5 –13 –8.7			mA	MIN 25°C MAX	$V_{OUT}$ = 4.6 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 13.5 V for $V_{DD}$ = 15 Inputs at $V_{DD}$ or $V_{SS}$ per Logic Function	
loL	Output LO	W	2.7 2.25 1.6			6.25 5 3.5			18 15 10			mA	MIN 25°C MAX	V <sub>OUT</sub> = 0.4 V for V <sub>DD</sub> = 5 V V <sub>OUT</sub> = 0.5 V for V <sub>DD</sub> = 10 V <sub>OUT</sub> = 1.5 V for V <sub>DD</sub> = 15 Inputs at V <sub>DD</sub> or V <sub>SS</sub> per Logic Function	
	Quiescent Power	хс			4 30			8 60			16 120	I uA I	MIN 25°C MAX	All inputs	
IDD	Supply Current	XM			1 30			2 60			4 120	I uA I	MIN 25°C MAX	C at 0 V or V <sub>DD</sub>	


#### FAIRCHILD CMOS • 4041B


AC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5V		V	<sub>DD</sub> = 1	۷0	٧,	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay		60	125		25	60		20	48	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL_			60	125		25	60		20	48	ns	$R_L$ = 200 k $\Omega$
<sup>t</sup> TLH	Output Transition Time		30	. 75		15	40		12	30	ns	Input Transition
<sup>t</sup> THL			30	75		15	40		12	30	ns	Times ≤20 ns

- Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation delays and output transition times are graphically described in this section under 4000 B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS







#### 4042B OUAD D LATCH

**DESCRIPTION** – The 4042B is a 4-Bit Latch with four Data Inputs  $\{D_0 - D_3\}$ , four buffered Latch Outputs  $(Q_0 - Q_3)$ , four buffered Complementary Latch Outputs  $(\overline{Q}_0 - \overline{Q}_3)$  and two Common Enable Inputs  $(E_0$  and  $E_1)$ . Information on the Data Inputs  $(D_0 - D_3)$  is transferred to the Outputs  $(Q_0 - Q_3)$  while both Enable Inputs  $(E_0, E_1)$  are in the same state, either HIGH or LOW. The Outputs  $(Q_0 - Q_3)$  follow the Data Inputs  $(D_0 - D_3)$  as long as both Enable Inputs  $(E_0, E_1)$  remain in the same state. When the two Enable Inputs  $(E_0, E_1)$  are different, the Data Inputs  $(D_0 - D_3)$  do not affect the Outputs  $(Q_0 - Q_3)$  and the information in the latch is stored. The  $\overline{Q}_0 - \overline{Q}_3$  Outputs are always the complement of the  $Q_0 - Q_3$  Outputs. The Exclusive-OR input structure allows the choice of either polarity for the Enable Input. With one Enable Input is active LOW, the other Enable Input is active LOW.

The last moment prior to the trailing end of the enable condition that the Latch Outputs can still be affected by the inputs is specified as a set-up time. A negative set-up time, as typically exhibited by this device, means that the latches respond to input changes after the end of the enable condition. Following established industry practice, a hold time is specified, defining the time after the end of the enable condition, that the inputs must be held stable, so that they do not affect the state of the latches. It follows from this definition, that the hold time is identical with the negative set-up time. Set-up and hold times have a tolerance, due to manufacturing process variations, temperature and supply voltage changes. For predictable operation the data input levels must be held stable over the full spread of this timing window starting with the earliest set-up time (largest positive or smallest negative value) to the latest hold time.

#### ACTIVE HIGH OR ACTIVE LOW ENABLE

TRUE AND COMPLEMENTARY OUTPUTS (Q & Q)

#### PIN NAMES

D<sub>0</sub>-D<sub>3</sub> E<sub>0</sub>, E<sub>1</sub> Data Inputs

 $\overline{Q}^{0}$ - $\overline{Q}^{3}$ 


Parallel Latch Outputs

Complementary Parallel Latch Outputs

#### TRUTH TABLE


Eo	E <sub>1</sub>	LATCH CONDITION
L	L	Enabled
L	н	Not Enabled
Н	L	Not Enabled
Н	н	Enabled

L = LOW Level H = HIGH Level



# LOGIC SYMBOL 4 7 13 14 D<sub>0</sub> D<sub>1</sub> D<sub>2</sub> D<sub>3</sub> E 4042B Q<sub>0</sub> Q<sub>0</sub> Q<sub>1</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>3</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>3</sub> Q<sub>3</sub> VDD = Pin 16. VSS = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### FAIRCHILD CMOS • 4042B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL PARAMETE		TER	V	DD = 5	V	V	DD = 10	) V:-	٧	DD = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent Power	хс			20 150			40 300			80 600	- μΑ	MIN, 25°C MAX	All inputs at
DD :	Supply	хм			5 150			10 300			20 600	μΑ	MIN, 25°C MAX	0 V or V <sub>DD</sub>

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	١٧	OD = 1	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		101	200		45	90		33	72	ns	
<sup>t</sup> PHL	Data to Output		99	200		44	88		33	70	ns	
tPLH	Propagation Delay,		156	310		66	132		47	106	ns	C - FO - F
<sup>t</sup> PHL	Enable to Output		137	275		58	116		41	93	ns	C <sub>L</sub> = 50 pF,
tTLH	Output Transition Time		65	135		31	70		25	45	ns	$R_L = 200 \text{ k}\Omega$ Input Transition
<sup>t</sup> THL	Output Transition Time		60	135		26	70		20	45	ns	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, Dn to E0 or E1	10	-12		10	-6		8	-4		ns	1111165 4 20 115
th	Hold Time, D <sub>n</sub> to E <sub>0</sub> or E <sub>1</sub>	50	25		25	13		20	7		ns	
twEn	Minimum Enable Pulse Width	80	40		32	16		26	12		ns	


#### NOTES


<sup>1.</sup> Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


#### 4


#### TYPICAL ELECTRICAL CHARACTERISTICS
















#### **SWITCHING WAVEFORMS**






NOTE:

Either  $E_0$  or  $E_1$  is held HIGH or LOW while the other Enable Input is pulsed as per the Truth Table.  $t_s$  and  $t_h$  are shown as positive values but may be specified as negative values.



PROPAGATION DELAY DATA TO OUTPUT AND TRANSITION TIMES, WITH LATCH ENABLED



PROPAGATION DELAY ENABLE TO OUTPUT

NOTE:

Either  $E_0$  or  $E_1$  is held HIGH or LOW while the other Enable Input is pulsed as per the Truth Table.

## QUAD R/S LATCH WITH 3-STATE OUTPUTS

**DESCRIPTION** – The 4043B is a Quad R/S Latch with 3-State Outputs with a common Output Enable (EO). Each latch has an active HIGH Set Input ( $S_n$ ), an active HIGH Reset Input ( $R_n$ ) and an active HIGH 3-State Output ( $R_n$ ).

When the Output Enable Input (EO) is HIGH, the state of the Latch Outputs  $(Q_n)$  can be determined from the Truth Table (see below). When the Output Enable Input (EO) is LOW, the Latch Outputs are in the high impedance OFF state. The Output Enable Input (EO) does not affect the state of the latch.

- 3-STATE BUFFERED OUTPUTS (ACTIVE HIGH)
- COMMON OUTPUT ENABLE
- SET INPUTS TO EACH LATCH (ACTIVE HIGH)
- RESET INPUTS TO EACH LATCH (ACTIVE HIGH)

#### PIN NAMES

EO

Common Output Enable Input

S<sub>0</sub>-S<sub>3</sub> R<sub>0</sub>-R<sub>3</sub> Set Inputs Reset Inputs


00-03


3-State Buffered Latch Outputs


#### TRUTH TABLE

	INPUTS	,	OUTPUT
EO	Sn	Rn	O <sub>n</sub>
L	×	X	High Impedance
н	н	L	н
н	L	н	L
н	н	н	н
н	L	L	No Change

H = HIGH Level L = LOW Level







NOTE: The Flatpack version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### FAIRCHILD CMOS • 4043B

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

	PARAMETER						LIMIT							
SYMBOL			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
<sup>I</sup> OZH	Output OFF Current HIGH										1.6		MIN, 25°C	
		хс						ĺ			12		MAX	Output Returned
		хм									0.4	μΑ	MIN, 25°C	to V <sub>DD</sub> , EO = V <sub>SS</sub>
										1	12		MAX	
	Output OFF Current LOW	XC XM									-1.6		MIN, 25°C	
la=.											- 12		MAX	Output Returned
IOZL											-0.4	μΑ	MIN, 25°C	to V <sub>SS</sub> EO = V <sub>SS</sub>
		\ \									- 12		MAX	
	Quiescent	хс			20			40			80		MIN, 25°C	
	Power	XC			150			300			600	μA	MAX	All inputs at
IDD	Supply	хм			5			10			20	μΑ	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	^IVI			150			300			600		MAX	


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)

SYMBOL	PARAMETER	V	i V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, $S_n$ to $Q_n$		80	145		30	70		24	56	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition Times $\leq 20 \text{ ns}$
tPHL	Propagation Delay, R <sub>n</sub> to Ω <sub>n</sub>		75	135		25	60		20	48	ns	
tPZH	Outrast Frankla Time		30	55		20	40		15	32	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PZL	Output Enable Time		40	75		20	40		15	32	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
tPHZ	Output Disable Time		20	45		20	40		18	32	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PLZ	Output Disable Time		30	55		20	40		15	32	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
tTLH	Outsid Tanaditian Time		60	135		30	75		20	45	ns	
<sup>t</sup> THL	Output Transition Time		60	135		30	75		20	45	ns	
t <sub>w</sub> S <sub>n</sub>	Minimum S <sub>n</sub> Pulse Width	60	32		30	13		24	15		ns	
t <sub>w</sub> R <sub>n</sub>	Minimum R <sub>n</sub> Pulse Width	60	32		30	13		24	15		ns	1


#### NOTES:

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### SWITCHING WAVEFORMS



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)





OUTPUT ENABLE TIME  $(t_{\mbox{\scriptsize PZL}})$  AND OUTPUT DISABLE TIME  $(t_{\mbox{\scriptsize PLZ}})$ 




MINIMUM  $\mathbf{R}_N$  and  $\mathbf{S}_N$  pulse widths and recovery times for  $\mathbf{R}_N$  and  $\mathbf{S}_N$ 

#### TYPICAL ELECTRICAL CHARACTERISTICS







#### QUAD R/S LATCH WITH 3-STATE OUTPUTS

**DESCRIPTION** – The 4044B is a Quad R/S Latch with 3-state Outputs with a common Output Enable Input (EO). Each latch has an active LOW Set Input  $(\overline{S_n})$ , an active LOW Reset Input  $(\overline{R_n})$  and an active HIGH 3-State Output  $(Q_n)$ .

When the Output Enable Input (EO), is HIGH, the state of the Latch Outputs  $(Q_n)$  can be determined from the Truth Table (see below). When the Output Enable Input (EO) is LOW, the Latch Outputs are in the high impedance OFF state. The Output Enable Input (EO) does not affect the state of the latch.

- 3-STATE BUFFERED OUTPUTS (ACTIVE HIGH)
- COMMON OUTPUT ENABLE
- SET INPUTS TO EACH LATCH (ACTIVE LOW)
- RESET INPUTS TO EACH LATCH (ACTIVE LOW)

#### PIN NAMES

EO

Output Enable Input

 $\overline{s_0} - \overline{s_3}$ 

Set Inputs (Active LOW)

 $\overline{R_0} - \overline{R_3}$ 

Reset Inputs (Active LOW)


 $Q_0 - Q_3$ 


3-State Buffered Latch Outputs


#### TRUTH TABLE

	INPUTS		OUTPUT
EO	$\overline{s}_n$	R <sub>n</sub>	Qn
L	Х	×	High Impedance
н	L	н	н
H,	Н	L	L
Н	L	L	L ,
Н	Н	H ·	No Change

H = HIGH Level L = LOW Level







NOTE:

The Flatpack version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)


SYMBOL	PARAMETER						LIMIT							
			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
											1.6		MIN, 25°C	
	Output OFF Current HIGH	хс									12		MAX	Output Returned to V <sub>DD</sub> , EO = V <sub>SS</sub>
IOZH		хм									0.4	μА	MIN, 25°C	
											12		MAX	
	Output 0FF Current LOW	хс									-1.6		MIN, 25°C	Output Returned to V <sub>SS</sub> , EO = V <sub>SS</sub>
											- 12		MAX	
IOZL		хм									-0.4	μΑ	MIN, 25°C	
											- 12		MAX	
	Quiescent	хс			4			8			16		MIN, 25°C	All inputs at 0 V or V <sub>DD</sub>
	Power	XC.			30			60			120		MAX	
IDD	Supply	хм			1			2			4	μΑ	MIN, 25°C	
	Current	AIVI			30			60			120		MAX	

AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)


SYMBOL	PARAMETER	V	5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	
<sup>t</sup> PLH	Propagation Delay, $\overline{S}_n$ to $O_n$		70	135		30	65		24	52	ns	$C_L = 50 \text{ pF},$ $R_L = 200 \text{ k}\Omega$ Input Transition Times $\leq 20 \text{ ns}$
tPHL.	Propagation Delay, $\overline{R}_n$ to $Q_n$		70	135		30	65		20	52	ns	
tPZH	Output Enable Time		30	70		15	40		12	32	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PZL	Output Enable Time		42	90		20	50		15	40	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
tPHZ	Output Disable Time		22	55		20	50		15	40	ns	$(R_L = 1 k\Omega \text{ to V}_{SS})$
<sup>t</sup> PLZ	Output Disable Time		30	70		20	50		15	40	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
<sup>t</sup> TLH	Output Transition Time		60	135		30	75		20	45	ns	
<sup>t</sup> THL	Output Transition Time		60	135		30	75		20	45	ns	
twSn twRn	Minimum S <sub>n</sub> Pulse Width	55	27		25	14		20	10		ns	
twRn	Minimum R <sub>n</sub> Pulse Width	55	27		25	14		20	10		ns	

NOTES:
1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### **SWITCHING WAVEFORMS**



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)




OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)





7-90

#### 7

#### TYPICAL ELECTRICAL CHARACTERISTICS







## 21-STAGE BINARY COUNTER

**GENERAL DESCRIPTION** — The 4045B is a timing circuit consisting of an on-chip crystal oscillator circuit, a 21-stage binary ripple counter, two output pulse shaping circuits, two output buffers and one 20V Zener diode for protection against power supply transients. The device has an External Crystal Input (I<sub>X</sub>), an External Crystal Output (0<sub>X</sub>), source connections to the n-channel and p-channel transistors of the oscillator circuit (S<sub>N</sub> and S<sub>P</sub>), and a Data Output (0<sub>20</sub>) and Complimentary Data Output ( $\overline{\Omega}_{20}$ ) from the 21st stage of the binary ripple counter, both with 0.03125% duty cycles.

The 4045B may be used with an external crystal oscillator circuit as shown in the Block Diagram or an external clock pulse may be applied to the Crystal Output  $(0_X)$  with the Crystal Input  $(1_X)$  tied to the Crystal Output  $(0_X)$  and to the source connections (Sp and S<sub>N</sub>). A Schmitt trigger is provided to allow slow rise and fall times on the External Clock Input signal.

The crystal oscillator circuit can be made less sensitive to variations in the power supply voltage by adding external resistors  $\mathsf{R}_1$  and  $\mathsf{R}_2$  (see block diagram). If these external resistors are not required, source connection  $\mathsf{S}_P$  must be tied to  $\mathsf{V}_{DD}$  and source connection  $\mathsf{S}_N$  must be tied to  $\mathsf{V}_{SS}$ .

The Buffered Output  $(\Omega_{20})$  provides an Output signal with a frequency of  $1/2^{21}$  times the input frequency and a duty cycle of 0.03125%. The Complimentary Buffered Output provides the same output signal with a 180° phase shift from  $\Omega_{20}$ . As shown in the Block Diagram, an input frequency of 2.097152 MHz will yield output signals with frequencies of 1 Hz duty cycles of 1/32 seconds and a phase shift (between  $\Omega_{20}$  and  $\overline{\Omega_{20}}$ ) of a one-half second.

- ON-CHIP CRYSTAL OSCILLATOR OR EXTERNAL CLOCK INPUT
- HIGH OUTPUT DRIVE CAPABILITY
- EXTERNAL SOURCE CONNECTIONS FOR IMPROVED TIMING STABILITY
- ON-CHIP ZENER DIODES FOR SUPPLY REGULATION

#### **PIN NAMES**

 I<sub>X</sub>
 External Crystal Input


 Sp
 Source Connection-to-p-channel transistor


 S<sub>N</sub>
 Source Connection-to-n-channel transistor


 0<sub>X</sub>
 External Crystal Output


 C<sub>20</sub>
 Data Output

 Complimentary Data Output









NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

### MICROPOWER PHASE-LOCKED LOOP

**DESCRIPTION** — The 4046B is a Micropower Phase-Locked Loop consisting of a low power linear Voltage-Controlled Oscillator, a Source Follower Circuit, two different Phase Comparators, and a Zener diode. The Voltage-Controlled Oscillator has two External Capacitor connections ( $C_{exta}$ ,  $C_{extb}$ ), two External Resistor connections ( $R_{exta}$ ,  $R_{extb}$ ), a Voltage-Controlled Oscillator Input (IVCO) and a Voltage-Controlled Oscillator Output (OVCO). The Source Follower Circuit provides a Demodulated Output (OD) from the Voltage-Controlled Oscillator. An active LOW Enable Input ( $\overline{E}$ ) common to both the Voltage-Controlled Oscillator and the Source Follower Circuit is also provided. Phase Comparator I and Phase Comparator II have common Signal (Is) and Comparator (Ic) Inputs and separate outputs; Phase Comparator I Output (OPCI), Phase Comparator II Output (OPCII), and Phase Pulse Output (OPII). An input to the Zener diode (Iz) is also provided.

The Voltage-Controlled Oscillator requires one external capacitor ( $C_1$ ) and one external resistor ( $R_1$ ) fo determine operational frequency range. A second external resistor ( $R_2$ ) may be used to allow frequency offset. External resistor  $R_3$  and external capacitor  $C_2$  combined serve as a low pass filter to the Voltage-Controlled Oscillator Input ( $I_{VCO}$ ). Output  $O_D$  is provided to avoid loading the low pass filter. External resistor  $R_4$  is required if this output is utilized.  $O_D$  must be left open when not utilized. The output from the Voltage-Controlled Oscillator ( $O_{VCO}$ ) may be connected directly or indirectly through CMOS frequency dividers (i.e., the 40188, 40208, 4028, 40248, 40298, 40408, 45188, 45208, 40160B, 40161B, 40162B, 40163B, 40192B or 40193B) to the Comparator Input ( $I_C$ ). With the Enable Input ( $I_C$ ) HIGH both the Voltage-Controlled Oscillator and the Source Follower Circuit are OFF to minimize power consumption. With  $I_C$  LOW, both are enabled.

For direct-coupling between  $O_{VCO}$  and  $I_{C}$ , the voltage swing at the Voltage-Controlled Oscillator Output (OVCO) must be within standard CMOS logic levels (VOH  $\geqslant 0.7 \times \text{VDD}$  and VOL  $\leqslant 0.3 \times \text{VDD}$ ); otherwise the signal from OVCO must be capacitively coupled to the Signal Input (IS).

Phase Comparator I is an Exclusive OR circuit (IC  $^{\oplus}$  IS). IC and IS must have 50% duty cycles to maximize lock range. When the Output of Phase Comparator I (OPCI) is connected back to the Voltage-Controlled Oscillator through the low pass filter network, an averaged voltage to IVCO forces oscillation at a center frequency.

Phase Comparator II is an edge-triggered digital memory network with four flip-flop stages, associated control circuitry and a 3-state output. Phase Comparator II triggers on LOW-to-HIGH transitions at the Signal (Ig) and Comparator (I<sub>C</sub>) Inputs and is independent of duty cycle at these inputs. The Output of Phase Comparator II (OPCII) provides voltage levels and duty cycles corresponding to frequency and phase differentials between I<sub>C</sub> and I<sub>S</sub>. When OPCII is connected to the Voltage-Controlled Oscillator Input (I<sub>VCO</sub>) through the low pass filter network, a corresponding voltage across capacitor C<sub>2</sub> is adjusted until the Signal (I<sub>S</sub>) and Comparator (I<sub>C</sub>) Inputs are equal in both frequency and phase. At this point Phase Comparator II maintains a constant voltage across Capacitor C<sub>2</sub>. When this stability has been established, the Phase Pulse Output (OPII) is HIGH indicating a locked condition. Power dissipation in the low pass filter is reduced when Phase Comparator II is used.

A zener diode is provided for regulating the power supply voltage, if necessary,

- VERY LOW POWER CONSUMTPION
- HIGH VCO LINEARITY, 1% TYPICAL
- CHOICE OF 2-PHASE COMPARATORS
- ENABLE INPUT (ACTIVE LOW) FOR LOW POWER DISSIPATION IN STANDBY MODE
- ON-CHIP ZENER DIODE FOR SUPPLY REGULATION
- VCO FREQUENCY DRIFT WITH TEMPERATURE = 0.04% / °C TYPICAL AT VDD = 10 V


#### PIN NAMES

Zener Diode Input ١z ١s Signal Input lc Comparator Input Voltage-Controlled Oscillator Input Ivco Enable Input (Active LOW) **External Capacitor Connections** C<sub>exta</sub>, C<sub>extb</sub> Rexta, Rextb **External Resistor Connections** Phase Comparator I Output OPCI Phase Comparator II Output OPCII

Op Phase Pulse Output
Op Demodulator Output


OVCO Voltage-Controlled Oscillator Output

#### LOGIC SYMBOL



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8


#### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### BLOCK DIAGRAM



 $\begin{array}{l} 10~\textrm{k}\,\Omega \leqslant \textrm{R}_1 \leqslant \textrm{1}~\textrm{M}\,\Omega \\ 10~\textrm{k}\,\Omega \leqslant \textrm{R}_2 \leqslant \textrm{1}~\textrm{M}\,\Omega \\ 10~\textrm{k}\,\Omega \leqslant \textrm{R}_4 \leqslant \textrm{1}~\textrm{M}\,\Omega \\ \textrm{C}_1 \geqslant \textrm{100~pF at V}_{\textrm{DD}} = \textrm{5~V} \\ \textrm{C}_1 \geqslant \textrm{50~pF at V}_{\textrm{DD}} = \textrm{10~V} \end{array}$ 

#### FAIRCHILD CMOS • 4046B

FUNCTIONAL DESCRIPTION — The 4046B, Micropower Phase-Locked Loop consists of a low power linear Voltage-Controlled Oscillator (VCO), a Source Follower circuit (SF), two Phase Comparators (PCI and PCII) and a Zener diode.

#### VOLTAGE-CONTROLLED OSCILLATOR

The VCO requires one external capacitor (C<sub>1</sub>) and one external resistor (R<sub>1</sub>) to determine operational frequency range. External resistor R<sub>2</sub> is used to allow for frequency offset, if required. It is recommended that R<sub>1</sub> and R<sub>2</sub> have a value between 10 k $\Omega$  and 1 M $\Omega$ . At V<sub>DD</sub> = 5 V, C<sub>1</sub> should be greater than or equal to 100 pF, and at V<sub>DD</sub> = 10 V, C<sub>1</sub> should be greater than or equal to 50 pF.

External resistor R<sub>3</sub> and external capacitor C<sub>2</sub> combined serve as a low-pass filter to the Voltage-Controlled Oscillator Input (I<sub>VCO</sub>). The user is allowed a wide range of resistor-to-capacitor ratios for R<sub>3</sub> and C<sub>2</sub> because of the high imput impedance at I<sub>VCO</sub> (approximately  $10^{12} \Omega$ ).

To avoid loading of the low-pass filter, the Demodulator Output  $(O_D)$  should be connected through external resistor  $R_4$  as shown in the Block Diagram. It is recommended that  $R_4$  have a value between 10 k $\Omega$  and 1 M $\Omega$ . If the  $O_D$  output is not utilized it must be left open.

The Voltage-Controlled Oscillator Output ( $O_{VCO}$ ) provides a 0.3  $V_{DD}$  to 0.7  $V_{DD}$  output voltage swing and may be connected to the Comparator Input ( $I_C$ ).  $O_{VCO}$  may, also be connected indirectly to  $I_C$  via CMOS frequency dividers (i.e., the 4018B, 4022B, 4029B, 4040B, 4518B, 4520B, 40160B, 40161B, 40162B, 40163B, 40192B, and 40193B.)

An Enable Input  $(\overline{\overline{E}})$  to the VCO and SF is provided for minimum stand-by power dissipation. With the  $\overline{\overline{E}}$  Input HIGH both the VCO and the SF are OFF. With  $\overline{\overline{E}}$  LOW, both are enabled.

#### PHASE COMPARATORS

For direct-coupling between OVCO and IC, the voltage swing at OVCO must be within standard CMOS logic levels (VOH  $\geqslant$  0.7 VDD and VOL  $\leqslant$  0.3 VDD); otherwise the signal from OVCO must be capacitively coupled to the self-biasing amplifier at the Is Input.

Phase Comparator I is an Exclusive OR circuit ( $I_C \oplus I_S$ ). For maximum lock range, inputs to  $I_C$  and  $I_S$  must have 50% duty cycles. (Lock range,  $2f_L$ , is defined as that frequency range of input signals upon which the 4046B will stay locked from an initial locked condition). With no signal or noise input, Phase Comparator I provides an average output voltage equal to  $V_DD/2$  at the  $O_{PC}$  Output. This average output voltage is supplied to the  $I_{VCO}$  Input through the low-pass filter, which in turn forces the VCO to oscillate at a center frequency ( $I_C$ ).

Capture range 2f<sub>C</sub>, is defined as that frequency range of input signals upon which the 4046B will lock from an initial unlocked condition. Capture range for PCI is directly dependent upon the characteristics of the low-pass filter network and may be as great as the lock range. Thus, PCI allows the user a phase-locked loop system which will remain in a locked condition despite high amounts of noise in the input signal.

It should be noted that with the use of PCI the system may lock onto input signals with frequencies that are near harmonics to the center frequency of the VCO. It should further be noted that the phase angle between the I<sub>C</sub> and I<sub>S</sub> Inputs will vary between 0° and 180°. At the center frequency the phase angle is 90°. Figure 2 illustrates a typical Phase Angle versus Average Output Voltage response characteristic for PCI. Figure 3 illustrates the typical waveforms for a phase-locked loop system employing PCI and locked at a center frequency.

Phase Comparator II is edge-triggered digital memory network with four flip-flop stages, associated control circuitry and a 3-state output, controlled internally. PCII triggers on LOW-to-HIGH transitions at the Signal (Ig) and Comparator (Ic) Inputs and is independent of duty cycle at these inputs. If the input frequency at Ig is higher than the input frequency at Ig, the p-channel output transistor at OpcII is turned "ON" continuously, pulling the output (OpcII) toward VDD. If the input frequency at Ig is higher than the input frequency at Ig, the n-channel output transistor at OpcII is turned "ON" continuously, pulling the output toward VSS. If the input frequencies at Ig and Ig are equal, but Ig lags Ig in phase, the n-channel output transistor is turned "ON" for a period of time corresponding to the phase difference. If the input frequencies at Ig and Ig are equal, but Ig lags Ig in phase, the p-channel output transistor is turned "ON" for a period of time corresponding to the phase difference. Thus, over a period of time the voltage at capacitor C2 is adjusted until the Ig and Ig input signals are of the same frequency and phase. Once this stability is reached, both p- and n-channel output transistors at OpcII are "OFF". OpcII becomes an open circuit holding the voltage across C2 constant.

Once this stability is attained, the Phase Pulse Output (Opil) is HIGH indicating a locked condition.

With PCII no phase difference is present between  $I_C$  and  $I_S$  over the entire VCO frequency range. Furthermore, since the 3-state Phase Comparator II Output (Opc<sub>II</sub>) is mostly in the "OFF" condition, power dissipation through the low-pass filter is minimized. It should also be noted that  $2f_C = 2f_L$  independent of the filter network in a phase-locked loop utilizing PCII. Figure 4 shows typical waveforms for a phase-locked loop system employing Phase Comparator II and locked at a center frequency.

Fig. 2 CHARACTERISTICS OF PHASE COMPARATOR I AT THE LOW PASS FILTER OUTPUT.




Fig. 3 A PLL SYSTEM USING PHASE COMPARATOR I.




Fig. 4 A PLL SYSTEM USING PHASE COMPARATOR II




Fig. 5 TYPICAL LOW-PASS FILTERS.




Fig. 6 DESIGN INFORMATION.

Characteristic	Using Phase Comparator 1	Using Phase Comparator 2
No signal on input I <sub>S</sub>	VCO in PLL system adjusts to center frequency (f <sub>0</sub> ).	VCO in PLL system adjusts to minimum froquency (f <sub>min</sub> ).
Phase angle between I <sub>S</sub> and I <sub>C</sub>	90° at center frequency (f <sub>0</sub> ), approaching 0° and 180° at ends of lock range (2f <sub>L</sub> ).	Always 0° in lock (positive rising edges).
Locks on harmonics of center frequency.	Yes	No
Signal input noise rejection.	HIGH	LOW
Lock frequency range (2fL).	The frequency range of the input signal on initially in lock. 2f = full VCO frequency r	
Capture frequency range (2f <sub>C</sub> ).	The frequency range of the input signal on out of lock.	which the loop will lock if it was initially
	Depends on low-pass filter characteristics (Figure 5) $f_C \le f_L$	f <sub>C</sub> = f <sub>L</sub>
Center frequency (f <sub>0</sub> ).	The frequency of O <sub>VCO</sub> when I <sub>VCO</sub> = 1/2 V <sub>DD</sub>	
Ovco frequency (f).  NOTE: The information presented here is meant only as a design guide.	$f \approx \frac{K \left[ \frac{I_{VCO} - 1.65}{R_1} + \frac{V_{DD} - 1.35}{R_2} \right]}{(C_1 + 32) (V_{DD} + 1.6)}  \text{MHz (at where:} \\ V_{DD} \text{ in V; } 5 \text{ V} \leqslant V_{DD} \leqslant 15 \text{ V} \\ I_{VCO} \text{ in V; } 1.65 \text{ V} \leqslant I_{VCO} \leqslant (V_{DD} - 1.35 \text{ V}) \\ R_1 \text{ and } R_2 \text{ in } M\Omega; R_1, R_2 \geqslant 0.005 \text{ M}\Omega \\ C_1 \text{ in pF; } C_1 \geqslant 50 \text{ pF} \\ K = 0.95 @ V_{DD} = 5 \text{ V} \\ = 0.95 @ V_{DD} = 10 \text{ V} \\ = 1.08 @ V_{DD} = 15 \text{ V} \end{cases}$	t 25°C)

#### **FAIRCHILD CMOS • 4046B**

	ACTERISTICS						IMITS	3				1			1
SYMBOL	PARAMET	ER	V	DD = 5	V	VD	D = 10	o v	٧٥	D = 1!	5 V	UNITS		TEMP	TEST CONDITION
					MAX			MAX			MAX	1			
	Quiescent	хс			20			40			80	μА	М	IN, 25°C	All inputs
I <sub>DD</sub>	Power				150			300			600			MAX	at 0 V or V <sub>DD</sub>
-00	Supply	хм			5			10			20	μΑ	М	IN, 25°C	
	Current	L			150	L		300	1		600	l		MAX	
ELECTRI	CAL CHARACT	TERIST	ICS: V	DD as	shown,	V <sub>SS</sub> =	0 V, T	A = 25	°C						
ANDWAR				20.00	T				LIMI	TS					
SYMBOL	PAR	AMETE	R			V <sub>DD</sub> =	5 V	V	DD = 1	0 V	V	DD = 15	٧	UNITS	TEST CONDITION
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP MAX			
	Propagation D	elay,													C <sub>L</sub> = 50 pF
<sup>t</sup> TLH	Output Transi					72			48			38		ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> THL	Time					72			48			38			Input Transition
PHASE CO	MPARATORS		*****		1	1	L	.L	L	1				1	Times ≤ 20 ns
n	Input	Į i,	s			200	T	T	400			700			
RIN	Resistance	_	C			10 <sup>6</sup>			10 <sup>6</sup>			106		MΩ	
V <sub>IN</sub>	AC Coupled I					200			400			700		mV	
	Sensitivity for DC Coupled In				-			<u></u>		ļ	<u></u>			р-р	
	Sensitivity for	•				Se	e Not	e 1 for	V <sub>IH</sub> an	d V <sub>IL</sub>	Charac	teristics			
VOLTAGE	CONTROLLE		LLATE	R										1	
						0.12		1	0.04			0.015			No Frequency
						0.12			0.04	Ì		0.013		%/°c	Offset, f <sub>min</sub> = 0
	Temperature-					J			0.00			0.00		1	See Note 3
	Frequency Sta	ability				0.06			0.05			0.03			Frequency Offset,
						0.12			0.10	1		0.06			f <sub>min</sub> ≠0
	Linearity					1	-	ļ	1			1		%	See Note 4 See Note 2
	Output Duty				+	<u>'</u>	-	-	<u></u>		-	<del>                                     </del>		76	O <sub>VCO</sub> tied to
	Cycle					50			50			. 50		%	Ic
	Input Resistar	nce			1	10 <sup>6</sup>			10 <sup>6</sup>		1	10 <sup>6</sup>		MO	
R <sub>IN</sub>	to I <sub>V</sub> CO					10			10			10		МΩ	,
f <sub>max</sub>	Maximum					0.9			1.7			2.3		Milz	See Note 6
	Operating Fre	quency					<u> </u>		<u></u>						
SOURCE	OLLOWER				т	т	<del>,                                     </del>		T		T				Т
V <sub>D</sub>	Offset Voltage	•				1.65			1.65			1.65		V	$R_4 > 10 \text{ k}\Omega$
	at O <sub>D</sub>				ļ		-			ļ	<b> </b>				
	Linearity					0.1		<u>L:</u>	0.6	ŀ		8.0		%	See Note 5
ZENER D	ODE				<del></del>	Т		T	1	т				г	T
$v_z$	Zener Voltage					7			7			7		V	I <sub>Z</sub> = 50 μA
	Zonor Dunomi														

#### Notes:

 $R_{Z}$ 

100

Notes:
 1. Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 2. I<sub>VCO</sub> = 2.5 V ± 0.3 V, R<sub>1</sub> > 10 kΩ for V<sub>DD</sub> = 5 V. I<sub>VCO</sub> = 5 V ± 2.5 V, R<sub>1</sub> > 400 kΩ for V<sub>DD</sub> = 10 V. I<sub>VCO</sub> = 7.5 V ± 5 V, R<sub>1</sub> > 1 MΩ for V<sub>DD</sub> = 15 V.
 3. R<sub>2</sub> = ∞, %/° c α 1/(f-V<sub>DD</sub>).
 4. %/° c α 1/(f-V<sub>DD</sub>).
 5. R<sub>4</sub> > 50 kΩ, I<sub>VCO</sub> = 2.5 V ± 0.3 V for V<sub>DD</sub> = 5 V. I<sub>VCO</sub> = 5 V ± 2.5 V for V<sub>DD</sub> = 10 V, I<sub>VCO</sub> = 7.5 V ± 5 V for V<sub>DD</sub> = 15 V.
 6. R<sub>1</sub> = 5 kΩ, R<sub>2</sub> = ∞, I<sub>VCO</sub> = V<sub>DD</sub>, C<sub>1</sub> = 50 pF.

100

100

Ω

 $I_Z = 1 \text{ mA}$ 

Zener Dynamic

Resistance

# **4047B**MONOSTABLE/ASTABLE MULTIVIBRATOR

**DESCRIPTION** – The 4047B is a Monostable/Astable Multivibrator capable of operating in either the monostable or astable mode. Operation in either mode requires an external capacitor  $(C_X)$  between pins 1 and 3  $(C_{ext}, R_{ext}/C_{ext})$  and an external resistor  $(R_X)$  between pins 2 and 3  $(R_{ext}, R_{ext}/C_{ext})$ . These external timing components  $(R_X, C_X)$  determine the output pulse width in the monostable mode and the output frequency in the astable mode. The 4047B also has active HIGH and active LOW astable mode Enable Inputs  $(E_{AO}, E_{A1})$ , active HIGH and active LOW Trigger Inputs  $(T_0, T_1)$  for operation in the monostable mode, a Retrigger Input  $(I_{RT})$ , an Oscillator Output (O), active HIGH and active LOW flip-flop Outputs (O, Q) and an overriding asynchronous Master Reset Input (MR).

ASTABLE OPERATION. A stable operation is obtained by either a HIGH on the  $E_{A0}$  input or a LOW on the  $\overline{E}_{A1}$  input. The frequency of the 50% duty cycle output at the Q and  $\overline{Q}$  outputs is determined by the external timing components  $(R_x,C_x)$ . A frequency twice that of the Q and  $\overline{Q}$  outputs is available at the Oscillator Output (O). However, a 50% duty cycle is not guaranteed. The 4047B can be used as a gated oscillator by controlling the  $E_{A0}$  and  $\overline{E}_{A1}$  inputs.

MONOSTABLE OPERATION. Monostable operation is obtained by connecting the E $_{A0}$  input LOW and the  $\overline{E}_{A1}$  input HIGH. The device can be triggered by either a LOW-to-HIGH transition at the  $T_0$  input while the  $\overline{T}_1$  input is LOW or a HIGH-to-LOW transition at the  $\overline{T}_1$  input while the  $T_0$  is HIGH. The output pulse width at Q and  $\overline{Q}$  is determined by the external timing components ( $R_{x}, C_{x}$ ). The device can be retriggered by applying a simultaneous LOW-to-HIGH transition to both the Retrigger Input ( $I_{RT}$ ) and the  $T_0$  input while the  $\overline{T}_1$  input is LOW.

A HIGH on the Master Reset Input (MR) resets the output flip-flop (Q = LOW,  $\overline{Q}$  = HIGH independent of all other input conditions.


- MONOSTABLE OR ASTABLE OPERATION
- TRUE AND COMPLEMENTARY BUFFERED OUTPUTS
- ENABLED WITH EITHER A LOW OR A HIGH LEVEL IN THE ASTABLE MODE
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION IN THE MONOSTABLE MODE
- ASYNCHRONOUS MASTER RESET
- IN THE MONOSTABLE MODE, OUTPUT PULSE WIDTH IS INDEPENDENT OF THE TRIGGER PULSE
- RETRIGGERABLE OPTION AVAILABLE FOR PULSE WIDTH EXPANSION
- IN THE ASTABLE MODE, MAY BE UTILIZED AS EITHER A FREE RUNNING OR GATED OSCILLATOR WITH A 50% OUTPUT DUTY CYCLE

#### PIN NAMES


 $\overline{\Omega}$ 

C <sub>ext</sub>	External Capacitor Connection
R <sub>ext</sub>	External Resistor Connection
R <sub>ext</sub> /C <sub>ext</sub>	Common External Capacitor and Resistor Connection
IRT	Retrigger Input
T <sub>0</sub>	Trigger Input (L → H Triggered)
<b>⊤</b> 1	Trigger Input (H → L Triggered)
E <sub>A0</sub>	Enable Input (Active HIGH)
E <sub>A1</sub>	Enable Input (Active LOW)
MR	Master Reset
0	Oscillator Output

True and Complementary Buffered Outputs



#### **BLOCK DIAGRAM**



V<sub>SS</sub> = PIN 7

O = PIN NUMBER

#### **MODE SELECTION**

		INPU	TS			
E <sub>A0</sub>	E <sub>A1</sub>	т <sub>о</sub>	T <sub>1</sub>	I <sub>RT</sub>	MR	FUNCTION
Н	×	L	Н	L	L	Astable Multivibrator (Free Running)
×	L	L	Н	L	L	Astable Multivibrator (Free Running)
, л.	Н	L	Н	L	L	Astable Multivibrator (True Gating)
L	ъ	L	Н	L	L	Astable Multivibrator (Complement Gating)
L	н	7	L	L	L	Monostable Multivibrator (Positive-Edge Triggering)
L	н	Н	ı	L	L	Monostable Multivibrator (Negative-Edge Triggering)
L	Н		L	5	L	Monostable Multivibrator (Retriggering)
Х	×	Х	Х	×	Н	Reset

H = HIGH LEVEL

L = LOW LEVEL

JL = POSITIVE PULSE

" = NEGATIVE PULSE

**٦** = NEGATIVE-GOING TRANSITION

X = DON'T CARE

#### **OPERATION RULES**

- Under normal operating conditions of the 4047B, signals at the Common External Capacitor and Resistor Connection (R<sub>ext</sub>/C<sub>ext</sub>) may go above V<sub>DD</sub> or below V<sub>SS</sub>. A different input protection circuit has been utilized that is not as effective as the standard input protection circuit on all other inputs. Additional care in handling is advised.
- 2. An external resistor (R<sub>X</sub>) and an external timing capacitor (C<sub>X</sub>) are required as shown in the Block Diagram. To simply maintain oscillation there are no limits on R<sub>X</sub> or C<sub>X</sub>. However, in the interests of accuracy and predictability it is recommended that C<sub>X</sub> be much greater than stray capacitance in the system and R<sub>X</sub> be much greater than the series "ON" resistance of the 4047B. In addition, as R<sub>X</sub> becomes very large, short-term instabilities may be introduced. Recommended component values are listed below:

 $C_x \ge 100 pF$ 

for astable operation

 $C_X \ge 1000 pF$ 

for monostable operation

 $10 \text{ k}\Omega \leq R_{\text{x}} \leq 1 \text{ M}\Omega$ 

3. In the astable mode of operation, the output period at the Q output (TQ) is determined as follows:

 $T_O = 4.40 \cdot R_X \cdot C_X$ , typically where:

C<sub>X</sub> is in farads

R<sub>x</sub> is in ohms

To is in seconds

Actual output period (T<sub>Q</sub>) will vary with fluctuations in temperature, power supply voltage, and individual device-to-device threshold voltages.

4. In the monostable mode of operation the output pulse width at the Q output (two) is determined as follows:

 $tw_Q = 2.48 \cdot R_X \cdot C_X$ , typically where:

C<sub>X</sub> is in farads

R<sub>x</sub> is in ohms

two is in seconds

Actual output pulse width (two) will vary with fluctuations in temperature, power supply voltage, and individual device-to-device threshold voltages.

- 5. It should be noted that in the astable mode of operation, the first positive half cycle will have a duration aqual to tw<sub>Q</sub> = 2.48 · R<sub>X</sub> · C<sub>X</sub>. Succeeding positive half cycles will have a duration of T<sub>Q</sub> = 4.40 · R<sub>X</sub> · C<sub>X</sub>.
- Under all operating conditions, C<sub>X</sub> and R<sub>X</sub> must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 7.  $V_{DD}$  and ground wiring should conform to good high frequency standards so that switching transients on  $V_{DD}$  and ground leads do not cause interaction between devices. Use of a 0.01 to 0.1  $\mu$ F bypass capacitor between  $V_{DD}$  and ground located near the 4047B is recommended.
- 8. In the retriggering mode of operation extended output pulse width at the Q or Q outputs may be obtained by applying more than one input pulse to the T<sub>0</sub> and I<sub>RT</sub> inputs simultaneously.
- 9. An overriding active HIGH, Master Reset Input (MR) is provided on the 4047B device. By applying a HIGH to the Master Reset Input, any timing cycle can be terminated or any new cycle inhibited until the HIGH Master Reset signal is removed. Trigger inputs will not produce spikes in the output when Master Reset is HIGH.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (Note 1)


		00			,									
				LIMITS										
SYMBOL	PARAMETE	PARAMETER		V <sub>DD</sub> = 5 V		V	V <sub>DD</sub> = 10 V			D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				20			40			80		MIN, 25°C	All inputs
	Power	xc			150			300			600	μΑ	MAX	at 0 V or V <sub>DD</sub>
'סס	Supply	хм	VA4		5			10			20	110	MIN, 25°C	
	Current	XIVI			150			300			600 µA	MAX		

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_{A}$  = 25°C (See Note 2)

						LIMITS	3						
SYMBOL	PARAMETER	٧	DD = 5	V	V	OD = 1	0 V	V	D = 15	5 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> PLH	Propagation Delay, E <sub>AO</sub> OR		100			50	125		38	100	ns		
<sup>t</sup> PHL	E <sub>A1</sub> to 0		100			50	125		38	100	ns		
<sup>t</sup> PLH	Propagation Delay, E <sub>A0</sub> OR		160			74	185		56	148	ns		
<sup>t</sup> PHL	E <sub>A1</sub> to Q or Q		160			74	185		56	148	ns		
<sup>t</sup> PLH	Propagation Delay, T <sub>0</sub> OR		210			94	235		68	108	ns		
<sup>t</sup> PHL	$\overline{T_{1}}$ to $Q$ or $\overline{Q}$		210			94	235		68	108	ns		
t <sub>PLH</sub>	Propagation Delay, T <sub>0</sub> , I <sub>RT</sub>		116			60	130		46	104	ns	$C_{L} = 50 pF,$	
<sup>t</sup> PHL	to Q or Q		116			60	130		46	104	ns	R <sub>L</sub> = 200 kΩ	
<sup>t</sup> PLH	Propagation Delay, MR to		100			44	125		28	100	ns	Input Transition	
<sup>t</sup> PHL	Q or Q		100			44	125		28	100	ns	Times ≤20 ns	
<sup>t</sup> TLH	Output Transition		65	135		31	75		24	45	ns		
<sup>t</sup> THL	Time		60	135		25	75		20	45	ns		
tw	Minimum Pulse Width (Any Input)	400	160		170	68		136	44		ns		
t <sub>rec</sub>	MR Recovery Time	0	-30		0	-15		0	-10		ns		
th	Hold Time, $T_0$ to $\overline{T_1}$	64	32		32	16		26	13		ns		
th	Hold Time, T <sub>1</sub> to T <sub>0</sub>	64	32		32	16		26	13		ns		


- Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   It is recommended that input rise and fall times to the T<sub>0</sub>, T<sub>1</sub>, or I<sub>RT</sub> Inputs be less than 15 H<sub>B</sub> at V<sub>DD</sub> = 5 V, 4 H<sub>B</sub> at V<sub>DD</sub> = 10 V and 3 H<sub>B</sub> at V<sub>DD</sub> = 15 V. Also input rise and fall times to E<sub>A0</sub> and E<sub>A1</sub> should be less than 500 ns at any V<sub>DD</sub> voltage.

#### SWITCHING WAVEFORMS





Hold Times are shown as positive values, but may be specified as negative values.




#### MINIMUM PULSE WIDTHS AND RECOVERY TIME FOR MR

transition.

# 4049B • 4050B

# 4049B HEX INVERTING BUFFER • 4050B HEX NON-INVERTING BUFFER

DESCRIPTION — These CMOS buffers provide high current output capability suitable for driving TTL or high capacitance loads. Since input voltages in excess of the buffers' supply voltage are permitted, these buffers may also be used to convert logic levels of up to 15 V to standard TTL levels. The 4049B provides six inverting buffers, the 4050B six non-inverting buffers. Their guaranteed fan out into common bipolar logic elements is shown in Table 1.



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.




TABLE 1
Guaranteed fan out of 4049B, 4050B into common logic families

DRIVEN ELEMENT	GUARANTEED FAN OUT
Standard TTL, DTL	2
9LS, 93L, 74LS	9
74L	16

Conditions:  $V_{DD} = V_{CC} = 5.0 \pm 0.25 \text{ V}$  $V_{OL} = 0.5 \text{ V}, T_{A} = 0 \text{ to } 75 \text{ °C}$ 

#### INPUT PROTECTION

INPUT 200 \( \Omega\)
NOMINAL TO LOGIC TRANSISTORS D1
TO VSS

NOTE: Typical Breakdown Voltage of Diode D1 is 20 V.

DC CHARACTERISTICS:	V <sub>DD</sub> as shown,	$V_{SS} = 0$	V, 4049BXM and	4050BXM (See Note 1)

					L	IMITS							TEST CONDITIONS	
SYMBOL	PARAMETER	٧	OD = 5	V	٧D	D = 10	) V	V	D = 1	5 V	UNITS	TEMP		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
	Output	-1.85 -1.25 -0.9	-2.5				*				mA	MIN, 25°C MAX	$V_{OUT}$ = 2.5 V for $V_{DD}$ = 5 V Inputs at 0 or $V_{DD}$ per Function	
ІОН	HIGH Current	-0.62 -0.5 -0.35	-1		-1.85 -1.25 -0.9	-2.5		-5.5 -3.75 -2.7	-7.5		mA	MIN, 25°C MAX	$V_{OUT}$ = 4.5 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 13.5 V for $V_{DD}$ = 15 V Inputs at 0 or $V_{DD}$ per Function	
loL	Output LOW Current	3.75 3 2.1	6		10 8 5.6	16		30 24 16.8	48		mA	MIN, 25°C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 5 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 1.5 V for $V_{DD}$ = 15 V Inputs at 0 or $V_{DD}$ per Function	
		3.3 2.6 1.8	5.2								mΑ	MIN, 25° C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 4.5 V Inputs at 0 V or $V_{DD}$ per Function	
I <sub>DD</sub>	Quiescent Power Supply Current	,	-	1 30			2 60			4 120	μΑ	MIN, 25°C MAX	All Inputs at 0 V or V <sub>DD</sub>	

Notes on the following page.

#### FAIRCHILD CMOS • 4049B • 4050B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, 4049BXC and 4050BXC (Cont'd) (See Note 1) LIMITS  $V_{DD} = 5 V$ V<sub>DD</sub> = 10 V V<sub>DD</sub> = 15 V UNITS SYMBOL PARAM-TEMP **TEST CONDITIONS ETER** MIN TYP MAX MIN TYP MAX MIN TYP MAX V<sub>OUT</sub> = 2.5 V for V<sub>DD</sub> = 5 V -1.5 MIN mΑ -1.25 -2.5 mΑ 25°C Inputs at 0 or VDD Output -1.0 mΑ MAX per Function HIGH ЮН Current V<sub>OUT</sub> = 4.5 V for V<sub>DD</sub> = 5 V  $V_{OUT} = 9.5 \text{ V for } V_{DD} = 10 \text{ V}$   $V_{OUT} = 13.5 \text{ V for } V_{DD} = 15 \text{ V}$ -0.6 -1.5 -4.5 mΑ MIN -0.5 -1 -1.25 -2.5 -3.75 -7.5 mΑ 25°C -0.4 -1.0 -3 mΑ MAX Inputs at 0 or VDD per Function V<sub>OUT</sub> = 0.4 V for V<sub>DD</sub> = 5 V V<sub>OUT</sub> = 0.5 V for V<sub>DD</sub> = 10 V 3.6 9.6 28 mΑ MIN 3.0 6 8 16 24 48 mΑ 25°C V<sub>OUT</sub> = 1.5 V for V<sub>DD</sub> = 15 V MAX Output 2.5 6.6 19 mΑ Inputs at 0 or VDD LOW per Function loL Current 3.1 mΑ MIN  $V_{OUT}$  = 0.4 V for  $V_{DD}$  = 4.5 V Inputs at 0 V or VDD 2.6 5.2 mΑ 25°C 2.1 MAX per Function mΑ Quiescent All inputs at Power 8 MIN,25°C 16 DD 0 V or VDD μΑ Supply 30 60 120 MAX Current

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C, 4049B only (See Note 2)

				00		00		•	•			•
						LIMIT	S					
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5 V			OD = 1	0 V	٧	OD = 1!	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	2 2		65	130		30	65		29	52		C <sub>L</sub> = 50 pF,
tPHL	Propagation Delay		50	105		25	50		17	40	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		73	145		40	80		30	60	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		33	65		13	25		9	20	115	Times ≤ 20 ns

#### NOTES:

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

<sup>2.</sup> Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### FAIRCHILD CMOS • 4049B • 4050B


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C, 4050B only (See Note 2)


SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			٧	V <sub>DD</sub> = 10 V			OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay		<b>6</b> 5	130		30	65		24	52		C <sub>L</sub> = 50 pF,
tPHL			43	95		23	45		17	36	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		73	145		90	80		30	60		Input Transition
<sup>t</sup> THL			33	65		13	25		9	20	ns	Times ≤ 20 ns


Notes on preceeding page.


#### TYPICAL ELECTRICAL CHARACTERISTICS














### 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

**DESCRIPTION** – The 4051B is an 8-Channel Analog Multiplexer/Demultiplexer with three Address Inputs (A $_0$ -A $_2$ ), an active LOW Enable Input ( $\overline{E}$ ), eight Independent Inputs/Outputs (Y $_0$ -Y $_7$ ) and a Common Input/Output (Z).

The 4051B contains eight bidirectional analog switches, each with one side connected to an Independent Input/Output  $(Y_0-Y_7)$  and the other side connected to a Common Input/Output (Z). With the Enable Input (E) LOW, one of the eight switches is selected (low impedance, ON state) by the three Address Inputs  $(A_0-A_2)$ . With the Enable Input (E) HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs  $(A_0-A_2,\overline{E})$ . Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs  $(Y_0-Y_7,Z)$  can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}-V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

#### **PIN NAMES**

Y0-Y7

Independent Inputs/Outputs

Address Inputs


 $\frac{A_0}{E}^{-A_2}$ 


Enable Input (Active LOW)
Common Input/Output

#### TRUTH TABLE

	IN	PUTS					CHAN	NELS			
Ē	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Y <sub>0</sub> –Z	Y <sub>1</sub> -z	Y <sub>2</sub> -z	Y <sub>3</sub> –z	Y <sub>4</sub> -Z	Y <sub>5</sub> -Z	Y <sub>6</sub> –z	Y <sub>7</sub> –z
L	L	L	L	ON	OFF						
L	L	L	н	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF
L	L	Н	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF
L.	L	Н	н	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
L	Н	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
L	Н	L	Н	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF
L	Н	Н	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
L	Н	Н	Н	OFF	ON						
Н	Х	Х	×	OFF							

L = LOW Level H = HIGH Level





Dual In-line Package.

### **FAIRCHILD CMOS • 4051B**

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{EE} = 0$  V (See Note 1)

							LIMITS	3						
SYMBOL	PARAME	TER	V	DD = 5	٧	٧ <sub>I</sub>	DD = 10	) V	٧٢	OD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
				95	900		55	380		35	210		MIN	1
				100	1000		65	500		40	280	Ω	25° C	
	ON	xc		125	1100		100	600		65	340		MAX	Vis = VDD to VEE
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
		XM		100	1000		<b>6</b> 5	500		40	280	Ω	25° C	
				150	1150		110	660		70	370		MAX	
	"Δ" ON Res	ist-	]											
$\Delta R_{ON}$	ance Betwee			25			10			5		Ω	25°C	Note 2
	Two Channe	Is												
	OFF State	xc						800						Ē = V <sub>DD</sub>
	Leakage		ļ											$V_{SS} = V_{DD}/2$
	Current, All	хм						80					_	Vis = VDD or VEE
IZ	Channels OF	F	<u> </u>					<u> </u>				nA	25°C	$V_{OS} = V_{EE} \text{ or } V_{DD}$ $E = V_{SS} = V_{DD}/2$
	Any	xc						100						
	Channel	XM						10						V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub>
	OFF		ļ					ļ						Vos = VEE or VDD
I <sub>DD</sub>	Quiescent	хc			20			40			80	μΑ	MIN, 25°C	V <sub>SS</sub> = V <sub>EE</sub>
	Power		1		150			300			600	<u> </u>	MAX	All inputs at
	Supply	ХM			5			10			20	μА	MIN, 25°C	V <sub>DD</sub> or V <sub>EE</sub>
	Dissipation				150			300			600	ļ	MAX	DD F. LEE

Notes on following page.

#### FAIRCHILD CMOS • 4051B

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VEE = 0 V, TA = 25°C (See Note 3)

						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	٧	V	<sub>DD</sub> = 10	) V	٧١	OD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		25			10			6			$C_{L} = 50 \text{ pF}, R_{L} = 200 \text{ k}\Omega$
tPHL	Input to Output		10			6			4		ns	E = V <sub>SS</sub> = V <sub>EE</sub> ,
tPLH	Propagation Delay,		170			95			80		1	An or Vis = VDD or VEE
<sup>t</sup> PHL	Address to Output		210			125			95		ns	Note 5
tPZL	Output Enable Time		185			95			75		ns	$C_L = 50 pF, R_L = 1 k\Omega$
<sup>t</sup> PZH	Output Lilable Time		205			105			85		115	E or A <sub>n</sub> = V <sub>SS</sub> = V <sub>EE</sub>
<sup>t</sup> PLZ	Output Disable Time		1250		į	1130			1080		ns	Vis = VDD or VEE
<sup>t</sup> PHZ			1240			1120			1070		113	Note 5
	Distortion, Sine Wave Response		0.2 0.2 0.2		%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2$ , $\overline{E} = V_{EE}$ , $V_{is} = V_{DD}/2$ (sine wave) p-p $f_{is} = 1 \text{ kHz}$						
	Crosstalk Between Any Two Channels					1					MHz	R <sub>L</sub> = 1 k $\Omega$ $\overline{E}$ = V <sub>EE</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p at -40 dB V <sub>SS</sub> = V <sub>DD</sub> /2, 20 Log <sub>10</sub> (V <sub>OS</sub> /V <sub>is</sub> ) = -40 dB
	OFF State Feedthrough					1					MHz	$\begin{aligned} R_L &= 1 \text{ k}\Omega, \text{ V}_{SS} = \text{V}_{DD}/2 \\ \overline{E} &= \text{V}_{DD} \\ \text{V}_{is} &= \text{V}_{DD}/2 \text{ (sine wave) p-p} \\ 20 \text{ Log}_{10} \text{ (V}_{os}/\text{V}_{is}) &= -40 \text{ dE} \end{aligned}$
<sup>f</sup> MAX	ON State Frequency Response		13			40			70		MHz	$\begin{array}{l} R_L = 1 \ k\Omega, \ \overline{E} = V_{SS} \\ V_{is} = V_{DD}/2 \ (\text{sine wave}) p-p \\ V_{SS} = V_{DD}/2 \\ 20 \ Log_{10} \ (V_{OS}/V_{OS} @ 1 \ kHz) \\ = -3 \ dB \end{array}$

- NOTES:

  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. Ē = V<sub>SS</sub> R<sub>L</sub> = 10 kΩ, any channel selected and V<sub>SS</sub> = V<sub>EE</sub> or V<sub>DD/2</sub>.

  3. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  4. V<sub>IS</sub>/V<sub>OS</sub> is the voltage signal at an Input/Output terminal (Υ<sub>η</sub>/Ζ<sub>η</sub>).

  5. V<sub>IN</sub> = V<sub>DD</sub> (Square Wave), Input transition times < 20 ns, R<sub>L</sub> = 10 kΩ.

  6. In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 2, 4, 5, 12, 13, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub> ≤ 25°C, or 0.3 V at T<sub>A</sub> > 25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminal 3. terminal 3.

### DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

DESCRIPTION - The 4052B is a Dual 4-Channel Analog Multiplexer/Demultiplexer with common channel select logic. Each Multiplexer/Demultiplexer has four independent Inputs/Outputs (Y0-Y3) and a Common Input/Output (Z). The common channel select logic includes two Address Inputs  $(A_0, A_1)$  and an active LOW Enable Input  $(\overline{E})$ .

Both multiplexer/demultiplexers contain four bidirectional analog switches, each with one side connected to an Independent Input/Output  $(Y_0-Y_3)$  and the other side connected to a Common Input/Output (Z). With the Enable Input LOW, one of the four switches is selected (low impedance, ON state) by the two Address Inputs. With the Enable Input HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs  $(A_0, A_1, \overline{E})$ . Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs  $(Y_0-Y_3, Z)$  can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit,  $V_{DD}-V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- DIGITAL OR ANALOG MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

#### **PIN NAMES**

Y<sub>0a</sub>-Y<sub>3a</sub> Y<sub>0b</sub>-Y<sub>3b</sub> A<sub>0</sub>, A<sub>1</sub>


Independent Inputs/Outputs Independent Inputs/Outputs Address Inputs


Enable Input (Active LOW)  $Z_a, Z_b$ Common Input/Output

#### TRUTH TABLE

	INPU	TS		CHAN	NELS	
Ē	A <sub>1</sub>	A <sub>0</sub>	Y <sub>0</sub> –Z	Y <sub>1</sub> -Z	Y <sub>2</sub> –Z	Y <sub>3</sub> -Z
L	L	L	ON	OFF	OFF	OFF
L	L	Н	OFF	ON	OFF	OFF
L	Н	L	OFF	OFF	ON	OFF
L	Н	Н	OFF	OFF	OFF	ON
Н	Х	X	OFF	OFF	OFF	OFF

L = LOW Level, H = HIGH Level, X = Don't care





### **FAIRCHILD CMOS • 4052B**

							LIMIT	\$						
SYMBOL	PARAMET	TER	V	DD = 5	V	V	OD = 1	) V	١٧	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
				95	900		55	380	,	35	210		MIN	
				100	1000		65	500		40	280	Ω	25° C	
	ON ·	xc		125	1100		100	600		65	340		MAX	Vis = VDD to VEE
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
		ΧM		100	1000		65	500		40	280	Ω	25° C	
				150	1150		110	660		70	370		MAX	
	"Δ" ON Resis	st-												,
$\Delta R_{ON}$	ance Between	Any		25			10	İ		5		Ω	25°C	Note 2
	Two Channels	S												
	OFF State	xc						800						$\overline{E} = V_{DD}$ ,
	Leakage	Α.						000						$V_{SS} = V_{DD}/2$
	Current, All	хм						80						V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub>
١z	Channels OFF	=[ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1				<u> </u>					nA	25°C	V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
	Any	XC.	1				İ	100		ł				$\overline{E} = V_{SS} = V_{DD}/2$
	Channel	XM	+					10		<del>                                     </del>				$V_{is} = V_{DD}$ or $V_{EE}$ $V_{os} = V_{EE}$ or $V_{DD}$
	OFF													Vos - VEE OI VDD
lon	Quiescent	хс			20			40		1	80	μА	MIN, 25°C	V <sub>SS</sub> = V <sub>EE</sub>
	Power				150			300			600		MAX	All inputs at
	Supply	XM			5			10			20	μΑ	MIN, 25°C	V <sub>DD</sub> or V <sub>EE</sub>
	Dissipation			1	150		1	300			600	""	MAX	. DO ₩ 4FF

Notes on following page.

#### **FAIRCHILD CMOS • 4052B**

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>EE</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 3)

						LIMITS	<u> </u>					
SYMBOL	PARAMETER	V	DD = 5	٧	V	OD = 10	) V	۷۱	OD = 15	i V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay,		25			10			6			C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	Input to Output		10			. 6			4		ns	E = V <sub>SS</sub> = V <sub>EE</sub> ,
<sup>t</sup> PLH	Propagation Delay,		170			95			80		ns	An or Vis = VDD or VEE
<sup>t</sup> PHL	Address to Output		210			125			95		115	Note 5
<sup>t</sup> PZL	Output Enable Time		185			95			75		ns	$C_L = 50 pF, R_L = 1 k\Omega$
tPZH	Output Lilable Title		205			105			85		115	E or An = VSS = VEE
tPLZ	Output Disable Time		1250			1130			1080		ns	Vis = VDD or VEE
<sup>t</sup> PHZ	Output Disable Time		1240			1120			1070		115	Note 5
4.	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2, \overline{E} = V_{EE},$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $f_{is} = 1 \text{ kHz}$
	Crosstalk Between Any Two Channels					1					MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{E}$ = V <sub>EE</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p at -40 dB V <sub>SS</sub> = V <sub>DD</sub> /2, 20 Log <sub>10</sub> (V <sub>os</sub> /V <sub>is</sub> ) = -40 dB
	OFF State Feedthrough					1					MHz	$R_L = 1 k\Omega, V_{SS} = V_{DD}/2$ $\overline{E} = V_{DD}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $20 \text{ Log}_{10} (V_{os}/V_{is}) = -40 \text{ dE}$
fana v	ON State Frequency Response		13			40			70		MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{E}$ = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p V <sub>SS</sub> = V <sub>DD</sub> /2 20 Log <sub>10</sub> (V <sub>OS</sub> /V <sub>OS</sub> @ 1 kHz = -3 dB

- NTES:  $\frac{1}{2} \frac{1}{2} terminals 3 or 13.

### TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

**DESCRIPTION** — The 4053B is a Triple 2-Channel Analog Multiplexer/Demultiplexer with a common Enable Input  $(\overline{E})$ . Each Multiplexer/Demultiplexer has two Independent Inputs/Outputs  $(Y_0,Y_1)$ , a Common Input/Output (Z), and a Select Input (S). Each multiplexer/demultiplexer contains two bidirectional analog switches, each with one side connected to an Independent Input/Output  $(Y_0,Y_1)$  and the other side connected to a Common Input/Output (Z). With the Enable Input (E) LOW, one of the two switches is selected (low impedance, ON state) by the Select Input (S). With the Enable Input (E) HIGH, all switches are in the high impedance OFF state, independent of the Select Inputs  $(S_a \cdot S_c)$ .

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the Digital Control Inputs  $(S_a \cdot S_c, \overline{E})$ . Their voltage limits are the same as for all other digital CMOS. The analog Inputs/Outputs  $(Y_0, Y_1, Z)$  can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit,  $V_{DD} \cdot V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

#### **PIN NAMES**

 $Y_{0a}$ - $Y_{0c}$ ,  $Y_{1a}$ - $Y_{1c}$ 

Independent Input/Outputs

 $s_a-s_c$ 

Select Inputs

Z<sub>a</sub>-Z<sub>c</sub>


Enable Input (Active LOW)
Common Input/Outputs

#### TRUTH TABLE


INP	JTS	CHAN	NELS
Ē	S	Y <sub>0</sub> -Z	Y <sub>1</sub> -Z
L	L	ON	OFF
L	н	OFF	ON
Н	Х	OFF	OFF

H = HIGH Level L = LOW Level

X = Don't Care




#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### **FUNCTIONAL LOGIC DIAGRAM**



DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{EE} = 0$  V (See Note 1)

							LIMIT	s						
SYMBOL	PARAMETE	R	V	DD = 5	5 V	V	DD = 1	0 V	٧١	OD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
				95	900		55	380		35	210		MIN	
		хс		100	1000		<b>6</b> 5	500		40	280	Ω	25°C	
	ON		Ì	125	1100		100	600		65	340		MAX	Vis = VDD to VEE
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
		XM		100	1000		<b>6</b> 5	500		40	280	Ω	25° C	
				150	1150		110	660		70	370		MAX	
	"Δ" ON Resist-													
ΔRON	ance Between Ar	ny		25			10			5		Ω	25° C	Note 2
	Two Channels													
	OFF State	хс						800						$\overline{E} = V_{DD}$ ,
	Leakage	Α.						000						$V_{SS} = V_{DD}/2$
	Current, All	хм						80						V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>os</sub> = V <sub>EE</sub> or V <sub>DD</sub>
IZ	Channels OFF											nA	25° C	
	Any	хс			1			100						$\overline{E} = V_{SS} = V_{DD}/2$
	Channel OFF	ХМ						10				1		V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>OS</sub> = V <sub>EE</sub> or V <sub>DD</sub>
Inn	Quiescent			-	20		ļ	40	<u> </u>		80		MIN, 25°C	108 FEE 1 DD
	Power	хс			150			300			600		MAX	V <sub>SS</sub> = V <sub>EE</sub>
	Supply	<del> </del>	<del> </del>	<del>                                     </del>	5	-		10			20	μA	MIN, 25°C	All inputs at
	Dissipation	хм			150			300			600		MAX	0 V or V <sub>DD</sub>

Notes are on the following page.

#### FAIRCHILD CMOS • 4053B

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{EE} = 0$ V, $T_{A} = 25^{\circ}$ C (See Note 3)

						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	٧	V	DD = 10	) V	٧	DD = 19	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay,		25			10			6			C <sub>L</sub> = 50 pF R <sub>L</sub> =200 kΩ
tPHL	Input to Output	}	10			6			4		ns	E = VSS = VEE,
tPLH	Propagation Delay,		170			95			80			Sn or Vis = VDD or VEE
<sup>t</sup> PHL	Select to Output		210			125			95		ns	Note 5
tPZL	Output Enable Time		185			95			75		ns	$C_L = 50 pF$ , $R_L = 1 k\Omega$
<sup>t</sup> PZH	Output Etiable Time		205			105			85		113	E or Sn = VSS = VEE
<sup>t</sup> PLZ	Output Disable Time	İ	1250			1130			1080		ns	Vis = VDD or VEE
<sup>t</sup> PHZ	Output Bisable Time		1240			1120			1070		113	Note 5
***************************************	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2, \overline{E} = V_{EE},$ $V_{is} = V_{DD}/2 \text{ (sine wave)p-p}$ $f_{is} = 1 \text{ kHz}$
	Crosstalk Between Any Two Channels					1					MHz	$\dot{R}_L = 1 \text{ k}\Omega  \overline{E} = V_{EE}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ at -40 dB $V_{SS} = V_{DD}/2, 20 \text{ Log}_{10}$ $(V_{OS}/V_{is}) = -40 \text{ dB}$
	OFF State Feedthrough					1					MHz	$R_L = 1 k\Omega, V_{SS} = V_{DD}/2$ $\overline{E} = V_{DD}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $20 \text{ Log}_{10} (V_{os}/V_{is}) = -40 \text{ dB}$
<sup>f</sup> MAX	ON State Frequency Response		13			40			70		MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{E}$ = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave)p-p V <sub>SS</sub> = V <sub>DD</sub> /2 20 Log10 (V <sub>OS</sub> /V <sub>OS</sub> @ 1 kHz = -3 dB

- TTES: Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.  $E = V_{SS}, R_L = 10 \text{ k}\Omega, \text{ any channel selected and } V_{SS} = V_{EE} \text{ or } V_{DD}/2.$  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.  $V_{1S}/V_{OS} \text{ is the voltage signal at an Input/Output terminal } (Y_n/Z_n).$   $V_{1N} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1N} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{DD} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave), Input transition times} \leq 20 \text{ ns,}$   $V_{1D} = V_{1D} \text{ (Square Wave),}$   $V_{1D} =$ 4, 14, or 15.

### **QUAD BILATERAL SWITCHES**

**DESCRIPTION** — The 4066B has four independent bilateral analog switches (transmission gates). Each switch has two Input/Output Terminals  $(Y_n, Z_n)$  and an active HIGH Enable Input  $(E_n)$ . A HIGH on the Enable Input establishes a low impedance bidirectional path between  $Y_n$  and  $Z_n$  (ON condition). A LOW on the Enable Input disables the switch; high impedance between  $Y_n$  and  $Z_n$  (OFF condition).

- DIGITAL OR ANALOG SIGNAL SWITCHING
- INDIVIDUAL ENABLE INPUTS (ACTIVE HIGH)


#### PIN NAMES


E<sub>0</sub>-E<sub>3</sub>

Enable Inputs

Input/Output Terminals

Z<sub>0</sub>-Z<sub>3</sub> Input/Output Terminals





DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMIT	3						
SYMBOL	PARAME	TER	٧	DD = 5	٧	٧	OD = 10	) V -	٧ر	OD = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
				190	900		100	450		80	250		MIN	
			]	270	1000		120	500		80	280	Ω	25° C	$E_n = V_{DD}$
	ON	xc		330	1090		170	520		130	300		MAX	$R_L = 10 k\Omega$ to
RON	Resistance			160	850		85	400		60	220		MIN.	V <sub>DD</sub> /2
		XM	ļ	270	1000		120	500		80	280	Ω	25° C	Vis = VDD to VSS
				360	1150		190	550		145	320		MAX	
	"Δ" ON Res	ist-												E <sub>n</sub> = V <sub>DD</sub>
$\Delta R_{ON}$	ance Betwee	n Any	1	25		]	10			5		Ω	25°C	$R_L = 10 \text{ k}\Omega \text{ to } V_{DD}/2$
	Two Channe	ls												V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
	OFF State	хс									±300		MIN, 25°C	E <sub>n</sub> = V <sub>SS</sub>
Iz	Leakage							L			±1000		MAX	V: = Vpp or Vos
12	Current	ХM									±100		MIN, 25°C	Vos = VSS or VDD
	Current	AWI									±1000	nA	MAX	*0s *SS 01 *DD
	Quiescent	хс			1			2			4	μА	MIN, 25°C	A11.
Inn	Power				7.5			. 15			30	μΑ.	MAX	All inputs at
IDD	Supply	×м			0.25			0.5			1	μΑ	MIN, 25°C	V <sub>DD</sub> or V <sub>SS</sub>
	Dissipation	AIVI			7.5			15			30		MAX	

Notes on following page.

#### **FAIRCHILD CMOS • 4066B**

						LIMITS					1	
SYMBOL	PARAMETER		DD = 5			DD = 10			DD = 19		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Y <sub>n</sub> to Z <sub>n</sub> or Z <sub>n</sub> to Y <sub>n</sub>		8 8	45 45		3 4	30 30		2 2	20 20	ns	$C_L = 50 \text{ pF}, R_L = 200 \Omega \text{ to Vs}.$ Input Transition Times $\leq 20 \text{ ns}$ $E_n = V_{DD}$ $V_{is} = V_{DD} \text{ (square wave)}$
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time		32 32	125 125		16 16	60 60		13 13	50 50	ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega \text{ to VSS or VDD}$
tPLZ tPHZ	Output Disable Time		380 380	1.20		380 380	- 55		400 400		ns	E <sub>n</sub> = V <sub>DD</sub> (square wave) Input Transition Times ≤ 20 ns V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
	Distortion, Sine Wave Response		0.4			0.4			0.4		%	$R_L = 10 \text{ k}\Omega$ Input Frequency = 1 kHz $E_n = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave) p-p
	Crosstalk Between Any Two Switches					0.9					MHz	R <sub>L</sub> = 1 k $\Omega$ E <sub>A</sub> = V <sub>DD</sub> , E <sub>B</sub> = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p 20 Log <sub>10</sub> [V <sub>OS</sub> (B)/V <sub>is</sub> (A)] = -50 dB
	Crosstalk, Enable Input to Output					50					m∨	Input Transition Times $\leq 20$ ns $R_L(OUT) = 1 \text{ k}\Omega$ $R_L(IN) = 50 \Omega$ $E_n = V_{DD}$ (square wave)
	OFF State Feedthrough					1.25					MHz	$R_L = 1 \text{ k}\Omega$ , $E_n = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p 20 Log <sub>10</sub> ( $V_{os}/V_{is}$ ) = -50 dB
	ON State Frequency Response					40					MHz	$R_L = 1 \text{ k}\Omega$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $E_n = V_{DD}, 20 \text{ Log}_{10}$ $(V_{OS}/V_{OS}@ 1 \text{ kHz}) = -3 \text{ dB}$
fMAX	Enable Input Frequency (Note 4)					10		-			MHz	CL = 50 pF, RL = 1 k $\Omega$ Input Transition Times $\leq$ 20 ns En = VDD (square wave) Vos = Vis/2 at DC Vis = VDD
C <sub>is</sub>	Input Switch Capacitance					4					pF	V <sub>DD</sub> = 10 V
Cos	Output Switch Capacitance					4					pF	E <sub>n</sub> = V <sub>SS</sub> V <sub>is</sub> = Open 100 kHz or
C <sub>ios</sub>	Feedthrough Switch Capacitance					0.2					pF	1 MHz Bridge

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics. 2.  $V_{ig}/V_{os}$  is the voltage signal at an Input/Output Terminal  $(Y_n/Z_n)$ .
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- In certain applications, the current through the external load resistor ( $R_L$ ) may include both  $V_{DD}$  and signal line components. To avoid drawing  $V_{DD}$  current when switch current flows into terminals 1, 4, 8, or 11 the voltage drop across the bidirectional switch must not exceed 0.5 V at  $T_A \le 25^{\circ}$ C, or 0.3 V at  $T_A > 25^{\circ}$ C. No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminals 2, 3, 9, or 10.

CONNECTION DIAGRAM DIP (TOP VIEW)

The Flatpak version has the same

pinouts (Connection Diagram) as the

Dual In-line Package.

### 4067B

### 16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

**DESCRIPTION** — The 4067B is a 16-Channel Analog Multiplexer/Demultiplexer with four Address Inputs ( $A_0$ - $A_3$ ), 16 Independent Inputs/Outputs ( $Y_0$ - $Y_{15}$ ), an active LOW Output Enable input ( $\overline{\text{EO}}$ ), and a Common Input/Output (Z). The 4067B contains 16 bidirectional analog switches, each with one side connected to an Independent Input/Output ( $Y_0$ - $Y_{15}$ ) and the other side connected to a Common Input/Output (Z). One of the 16 switches is selected (low impedance, ON state) by the four Address Inputs ( $A_0$ - $A_3$ ) when the Output Enable input ( $\overline{\text{EO}}$ ) is LOW. All unselected switches are in the high impedance OFF state. With the Output Enable input ( $\overline{\text{EO}}$ ) HIGH, all 16 switches are in the high impedance OFF state. The Analog Input/Outputs ( $Y_0$ - $Y_{15}$ ,Z) can swing between  $V_{DD}$  and  $V_{SS}$ .  $V_{DD}$ - $V_{SS}$  may not exceed 15 V.

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- 24-PIN PACKAGE
- SINGLE POWER SUPPLY

#### PIN NAMES

Y<sub>0</sub>-Y<sub>15</sub>

Independent Inputs/Outputs


A<sub>0</sub>-A<sub>3</sub>

Address Inputs

Z FO Common Input/Output

Output Enable Input (Active LOW)

#### LOGIC SYMBOL



#### TRUTH TABLE


									Т	RUTH 1	TABLE								
	INP	JTS									CHAI	NNEL							
A <sub>3</sub>	A <sub>2</sub>	Α1	A <sub>0</sub>	Y <sub>0</sub> -Z	Y <sub>1</sub> -Z	Y <sub>2</sub> -Z	Y <sub>3</sub> -Z	Y4-Z	Y <sub>5</sub> -Z	Y6-Z	Y <sub>7</sub> -Z	Yg-Z	Yg-Z	Y <sub>10</sub> -Z	Y <sub>11</sub> -Z	Y <sub>12</sub> -Z	Y <sub>13</sub> -Z	Y <sub>14</sub> -Z	Y <sub>15</sub> -Z
L	L	L	٦	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	L	н	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	н	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	н	н	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	н	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	н	L	н	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	н	н	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	н	н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Н	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF
н	L	L	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF
Н	L	н	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF
н	L	н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
Н	н	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
н	н	L	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF
н	н	н	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
Н	Н	н	н	OFF	OFF	OFF	OFF -	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON

L = LOW Level

H = HIGH Level

EO = LOW Level

#### **FUNCTIONAL LOGIC DIAGRAM**



DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMITS	3						
SYMBOL	PARAME	TER	V	DD = 5	٧	٧ر	D = 10	) V	٧	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
				95	900		55	380		35	210		MIN	
		xc	}	100	1000		<b>6</b> 5	500		40	280	Ω	25° C	
Pau	ON			125	1100		100	600		65	340		MAX	$V_{is} = V_{DD}$ to $V_{SS}$
RON	Resistance			90	850		50	340		30	190		MIN	Note 2
		XM		100	1000		65	500		40	280	Ω	25° C	
				150	1150		110	660		70	370		MAX	
	"Δ" ON Resi										ł		_	
$\Delta R_{ON}$	ance Between Two Channels	•		25	}		10			5		Ω	25°C	Note 2
		s					-							
	OFF State	xc						800						$\overline{EO} = V_{DD}$
	Leakage													$V_{is} = V_{DD}$ or $V_{SS}$
	Current, All	_ xм						80					25°C	$V_{os} = V_{SS}$ or $V_{DD}$
IZ	Channels OF	<u> </u>										nA	25 C	EO = V <sub>SS</sub>
	Any	xc						100						V <sub>is</sub> = V <sub>DD</sub> or V <sub>SS</sub>
	Channel OFF	XM						10						Vos = VSS or VDD
	Quiescent	xc			20			40			80		MIN, 25°C	,
	Power				150			300			600	μΑ	MAX	All Inputs at
IDD	Supply	ΧM			5			10			20	μΑ	MIN, 25°C	0 V or V <sub>DD</sub>
	Dissipation				150			300			600	μΑ	MAX	

Notes on following page.

#### FAIRCHILD CMOS • 4067B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 3)


			,			LIMITS	3					
SYMBOL	PARAMETER	V	'DD = 5	٧	V	DD = 10	) V	VI	OD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		25			10			6	,		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200 kΩ
tPHL .	Input to Output		10			6			4		ns	EO = V <sub>SS</sub>
tPLH	Propagation Delay,		170			95			80		ns	An or Vis = VDD or VSS
tPHL	Address to Output		210			125			95		ns	Note 5
tPZL	Output Enable Time		185			95			75		ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> @ 1 kΩ
tPZH	Output Lilable Tille		205			105			85		115	EO or A <sub>n</sub> = V <sub>SS</sub>
tPLZ	Output Disable Time		1250			1130			1080		ns	Vis = VDD or VSS
<sup>t</sup> PHZ	Output Disable Time		1240			1120			1070		115	Note 5
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10 \text{ k}\Omega$ , $\overline{EO} = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $f_{is} = 1 \text{ kHz}$
	Crosstalk Between Any Two Channels					1					MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{EO}$ = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p at -40 dB 20 Log <sub>10</sub> (V <sub>OS</sub> /V <sub>is</sub> ) = -40 dB
	OFF State Feedthrough					1	-				MHz	$R_L = 1 \text{ k}\Omega, \overline{EO} = V_{DD}$ $V_{is} = V_{DD}/2 \text{ (sine wave) p-p}$ $20 \text{ Log}_{10} \text{ (}V_{OS}/V_{is}\text{)} = -40 \text{ d}$
fMAX	ON State Frequency Response		13			40			70		MHz	R <sub>L</sub> = 1 k $\Omega$ , $\overline{EO}$ = V <sub>SS</sub> V <sub>is</sub> = V <sub>DD</sub> /2 (sine wave) p-p 20 Log <sub>10</sub> (V <sub>os</sub> /V <sub>os</sub> @ 1 kHz = -3 dB

### 8-INPUT NAND GATE

DESCRIPTION — This CMOS logic element provides the positive 8-Input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


#### 4068B LOGIC SYMBOL





# PIN NAMES





NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as the Dual
In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	V	'DD = 5	V	V	DD = 1	0 V	V	<sub>DD</sub> = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
31 MIDOL	I ATTAME		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	CIVITO	1 21011	1 1201 CONDITIONS
	Quiescent	V0			1,			2			4		MIN, 25°C	
1	Power	xc			7.5			15			30	μΑ	MAX	All inputs at 0 V
IDD	Supply	хм			0.25			0.5			1		MIN, 25°C	or V <sub>DD</sub>
	Current	^ivi			7.5			15			30	μΑ	MAX	

AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	s					
SYMBOL	PARAMETER	V	DD = 5	δV	۱۷	OD = 1	0 V	٧	DD = 1	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Baranasian Balan		82	200		40	85		29	68	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay	İ	88	200		40	85		28	68	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		64	135		32	70		24	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		55	135		23	70		16	45	113	Times ≤ 20 ns


#### NOTE


1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS








# 4069UB/74C04/54C04

### **HEX INVERTER**

DESCRIPTION — The 4069UB is a general purpose Hex Inverter which has standard Fairchild input and output characteristics. A single-stage design has been used since the output impedance of a single-input gate is not pattern sensitive. The 4096UB is a Direct Replacement for the 74C04/54C04.

### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	ĺ						LIMIT	S						,
SYMBOL	PARAME"	ΓER	١	/DD = 5	5 V	٧	DD = 1	0 V	٧	DD = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	VC			1			2			4		MIN, 25°C	
1	Power	xc			7.5			15			30	μΑ	MAX	All inputs at
IDD	Supply	хм			0.25			0.5			1		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ IVI			7.5			15			30	μΑ	MAX	


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 2)


		1				LIMIT	3					
SYMBOL	PARAMETER	V	DD = 5	V	١٧	OD = 10	) V	٧٤	D = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay		32	64		16	32		13	26		C <sub>L</sub> = 50 pF,
tPHL	Propagation Delay		32	64		16	32	}	13	26	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		45	135		23	70		18	45		Input Transition
<sup>t</sup> THL	Output Transition Time	1	45	135		23	70		18	45	ns	Times ≤ 20 ns


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### 4


#### TYPICAL ELECTRICAL CHARACTERISTICS












## 4070B/74C86/54C86

### QUAD EXCLUSIVE-OR GATE

DESCRIPTION - The 4070B CMOS logic element provides the Exclusive-OR function. The outputs are fully buffered for best performance. The 4070B is a direct replacement for the 74C86/54C86.



The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

### DIP (TOP VIEW)


DC CHAP	RACTERISTIC	CS: V	D as s	hown,	V <sub>SS</sub> = (	) V (Se	e Note	: 1)						
							LIMITS							
SYMBOL	PARAMET	ER	V	DD = 5	V	٧ <sub>D</sub>	D = 10	) V	٧ <sub>D</sub>	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
	Quiescent		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	T_v_			1			2			4		MIN, 25°C	All :
	Power	хс			7.5			15			30	μΑ	MAX	All inputs at 0 V or VDD
'DD	Supply	XM			0.25			0,5			1		MIN, 25°C	0, 100
	Current	_ ^ivi			7.5			15			30	μA	MAX	


### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	i V	٧t	OD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay,		85	170		45	90		27	72	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	A or B to X	ļ	85	170		45	90		27	72	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition		50	100		23	50		17	35	ns	Input Transition
<sup>t</sup> THL	Time		50	100		23	50		17	35	ns	Times ≤ 20 ns

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# TYPICAL ELECTRICAL CHARACTERISTICS








### QUAD 2-INPUT OR GATE

**DESCRIPTION** — The 4071B is a positive logic Quad 2-Input OR Gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

**DC CHARACTERISTICS**:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$  (See Note 1)

						1	LIMITS							
SYMBOL	PARAMET	ER	٧	D = 5	V	٧ <sub>D</sub>	D = 10	) V	Ϋ́c	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			1			2			4		MIN, 25°C	All inputs at 0 V
1	Power	Λ.			7.5			15			30	μΑ	MAX	or V <sub>DD</sub>
'DD	Supply	XM			0.25			0.5			1		MIN, 25°C	
	Current	Aivi			7.5			15			30	μΑ	MAX	


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (See Note 2)


						LIMIT	s					
SYMBOL	PARAMETER	V	DD = 5	5 V	VI	OD = 1	0 V	V	DD = '	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		43	85		22	40		17	32	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			52	100		23	40		15	32	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		45	135		24	70		18	45	ns	Input Transition
<sup>t</sup> THL			54	135		21	70		15	45	ns	Times ≤ 20 ns

#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### 






### TRIPLE 3-INPUT AND GATE

**DESCRIPTION** — This CMOS logic element provides the positive Triple 3-linput AND function noise immunity and pattern insensitivity of output impedance. outputs are fully buffered for highest

#### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V (See Note 1)

							LIMIT	3						
SYMBOL	PARAME	TER	٧	DD = 5	V	V	DD = 10	) V	V	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
	*		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				1			2			4		MIN, 25°C	
	Power	хс			7.5			15			30	μΑ	MAX	All inputs at
IDD	Supply	V114			0.25			0.5			1	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM			7.5			15			30	μΑ	MAX	

#### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	ίV	٧ر	DD = 10	) V	V	<sub>DD</sub> = 1	5V	UNITS	TEST CONDITIONS
	· ·	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Burney Dalan		40	110		19	55		14	44		C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay		44	110		26	55		21	44	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		70	135		35	75		25	45	ns	Input Transition
tTHL	Output Transition Time		70	135		35	75		25	45	113	Times ≤ 20 ns

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### TRIPLE 3-INPUT OR GATE

DESCRIPTION - This CMOS logic element provides the positive Triple 3-Input OF function, outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance,

#### LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.,

#### **DC CHARACTERISTICS**: $V_{DD}$ as shown, $V_{SS} = 0$ V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME"	TER	V	DD = 5	V	٧	DD = 10	0 V	٧	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	νο.			1			2			4		MIN, 25°C	
	Power	xc			7.5			15			30	μΑ	MAX	All inputs at
IDD	Supply	хм			0.25			0.5			1		MIN, 25°C	0 V or VDD
	Current	\_IVI			7.5			15			30	μΑ	MAX	

#### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

	PARAMETER	LIMITS										
SYMBOL		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		59	130		34	65		28	50	ns	C <sub>L</sub> = 50 pF,
tPHL .			62	130		30	65		24	50		R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		70	135		35	75		25	35	ns	Input Transition
<sup>t</sup> THL			70	135		35	75		25	35		Times ≤ 20 ns

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

### 4076B/74C173/54C173

### OUAD D FLIP-FLOP WITH 3-STATE OUTPUT

DESCRIPTION - The 4076B is a Quad Edge-Triggered D Flip-Flop with four Data Inputs (Dn-Da), two active LOW Data Enable Inputs (ED0-ED1), an edge-triggered Clock Input (CP), four 3-State Outputs  $(Q_0-Q_3)$ , two active LOW Output Enable inputs  $(\overline{EQ_0}, \overline{EQ_1})$ , and an overriding asynchronous Master Reset Input (MR).

Information on the Data Inputs (Dn-Da) is stored in the four flip-flops on the LOW-to-HIGH transition of the Clock Input (CP) if both Data Enable Inputs ( $\overline{ED_0}$ - $\overline{ED_1}$ ) are LOW. A HIGH on either Data Enable Input (EDO-ED1) prevents the flip-flops from changing on the LOW-to-HIGH transition of the Clock Input (CP), independent of the information on the Data Inputs (D<sub>0</sub>-D<sub>3</sub>).

When both Output Enable inputs  $(\overline{EO_0}, \overline{EO_1})$  are LOW, the contents of the four flip-flops are available at the outputs (Q<sub>0</sub>-Q<sub>3</sub>). A HIGH on either Output Enable input (EO<sub>0</sub>, EO<sub>1</sub>) forces the outputs (Q<sub>0</sub>-Q3) into the high impedance OFF state.

A HIGH on the overriding asynchronous Master Reset Input (MR) resets all four rflip-flops, indepedent of all other input conditions.

The 4076B is a direct replacement for the 54C173/74C173.

- FULLY INDEPENDENT CLOCK
- **3-STATE OUTPUTS**
- CLOCK IS L → H EDGE-TRIGGERED
- **ACTIVE LOW DATA ENABLE INPUTS**
- ACTIVE LOW OUTPUT ENABLE INPUTS
- ASYNCHRONOUS MASTER RESET

#### PIN NAMES

n0-n	3
EDO-	ED <sub>1</sub>
FOo	EO.

Data Inputs

Data Enable Inputs (Active LOW) Output Enable Inputs (Active LOW)

СР Clock Input (L → H Edge-Triggered) MR Master Reset Input **Data Outputs** 

 $Q_0-Q_3$ 

#### TRUTH TABLE

	INPUTS	OUTPUTS	
ED <sub>0</sub>	ED <sub>1</sub>	Dn	Ω <sub>n+1</sub>
Н	×	Х	Q <sub>n</sub>
X	Н	х	Q <sub>n</sub>
L	L	L	L
L	L	Н	Н

#### CONDITIONS:


 $MR = \overline{EO_0} = \overline{EO_1} = LOW$ 

L = LOW Level

H = HIGH Level

X = Don't Care


Q<sub>n+1</sub> = State After Positive Clock Transition



NOTE:

Dual In-line Package.

The Flatpak version has the same pinouts (Connection Diagram) as the LOGIC DIAGRAM



#### FAIRCHILD CMOS • 4076B/74C173/54C173

DC CHARACTERISTICS: VDD as shown, Vcc = 0 V (Note 1)


	PARAMETER		LIMITS											
SYMBOL			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I <sub>OZH</sub>	Output OFF Current High	хс									1.6	μΑ	MIN, 25°C	
		^0									12		MAX	V <sub>DD</sub> . EO <sub>1</sub> = EO <sub>0</sub> =
		хм									0.4		MIN, 25°C	V <sub>DD</sub>
		/ NIVI									12		MAX	
	Output OFF	V0									-1.6		MIN, 25°C	
lozL	Current LOW XC									-12	μΑ	MAX	Output returned to	
		XM									-0.4		MIN, 25°C	V <sub>SS</sub> . EO <sub>1</sub> = EO <sub>0</sub> =
		\ \text{\rightarrow}									-12	ļ	MAX	V <sub>DD</sub>
	Quiescent	хс			20			40			80	110	MIN, 25°C	
I <sub>DD</sub>	Power	1			150			300			600	μΑ	MAX	All inputs at 0 V or
	Supply	XM			5			10			10	μΑ	MIN, 25°C	v <sub>DD</sub>
	Current	A IVI			150			300			600		MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


	PARAMETER	1										
SYMBOL		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			٧	OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay,		70	210		35	105		25	75	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	CP to O <sub>n</sub>		70	210		35	105		25	75	ns	$R_L = 200 k\Omega$
	Propagation Delay			240		40						Input Transition
<sup>t</sup> PHL	MR to O <sub>n</sub>		80	240		40	120		25	75	ns	Times ≤20 ns
<sup>t</sup> PZH	Output Enable		95	290		50	150		35	105	ns	$(R_L = 1 k\Omega \text{ to } V_{SS})$
<sup>t</sup> PZL	Time		95	290		50	150		35	105	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
<sup>t</sup> PHZ	Output Disable		95	290		50	150		35	105	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PLZ	Time		95	290		50	150		35	105	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
<sup>t</sup> TLH	Output Transition		65	160		40	90		15	35	ns	
<sup>t</sup> THL	Time-		65	160		40	. 90		15	35	ns	
t <sub>w</sub> CP(L)	Minimum Clock Pulse Width	80	25		45	10		36	8		ns	
t <sub>w</sub> MR(H)	Minimum MR Pulse Width	60	35		30	20		24	15		ns	
t <sub>rec</sub>	MR Recovery Time		6			5			2		ns	
ts	Set-Up Time, D <sub>n</sub> to CP	15	1		5	1		2	0		ns	
t <sub>h</sub>	Hold-Time, D <sub>n</sub> to CP	45	10		20	2		10	2		ns	
t <sub>h</sub>	Set-Up Time, ED <sub>n</sub> to CP	100	50		40	20		30	15		ns	
<sup>t</sup> h	Hold-Time, ED <sub>n</sub> to CP	20	2		12	1		- 8	1		ns	
<sup>f</sup> MAX	Maximum Clock Frequency	4	9		10	16		12	19		MHz	
	(Note 3)			L								

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
 For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
 It is recommended that input rise and fall times to the Clock input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 20 V, and 3 μs at V<sub>DD</sub> = 15 V.


#### SWITCHING WAVEFORMS




OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME  $(t_{PZL})$  AND OUTPUT DISABLE TIME  $(t_{PLZ})$ 



MINIMUM PULSE WIDTHS FOR CP AND MR, MR RECOVERY TIME, AND SET-UP AND HOLD-TIMES,  $\mathbf{D}_{N}$  TO CP




 $\underset{\overline{\text{ED}_{N}}}{\text{SET-UP}}\underset{\text{AND}}{\underline{\text{AND}}}\underset{\text{HOLD-TIMES}}{\text{HOLD-TIMES}}$ 

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

QUAD EXCLUSIVE-NOR GATE

**DESCRIPTION** – The 4077B CMOS logic element provides the Exclusive-NOR function. The outputs are fully buffered for best performance. The 4077B may be used interchangeably for the 4811.

## LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

		L	<i>-</i>		33									
						- 1	IMITS							·
SYMBOL	PARAMET	ER	٧	<sub>DD</sub> = 5	٧	٧D	D = 10	V	٧ <sub>D</sub>	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	\ \			5			2			4		MIN, 25°C	All inputs at 0 V
	Power	xc			7.5			15			30	μA	MAX	or V <sub>DD</sub>
'DD	I <sub>DD</sub> Supply	хм		- 2	0.25			0.5			1.		MIN, 25°C	
	Current	VIVI			7.5			15			30	μA	MAX	


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	δV	V	DD = 1	10V	V <sub>I</sub>	OD = 1	5V	UNITS	TEST CONDITIONS
	•	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		55	110		27	55		17	44	ns	$C_1 = 50  pF$
<sup>t</sup> PHL	A or B to X		65	130		27	55		20	44	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition		53	100		20	50		15	35	ns	Input Transition
<sup>t</sup> THL	Time		53	100		20	50		15	35	ns	Times ≤ 20 ns


#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS








## 8-INPUT NOR GATE

LETE DESCRIPTION - This CMOS logic element provides the positive 8-Input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

#### 4078B LOGIC SYMBOL




**VDD** = Pin 14 V<sub>SS</sub> = Pin 7 NC = Pins 1, 6, 8

#### **PIN NAMES**

NOR Gate Inputs Output (Active LOW)

#### CONNECTION DIAGRAM DIP (TOP VIEW)



#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

		L	JU		33									
							LIMITS							
SYMBOL	PARAMET	ER	ا^ر	DD = 5	٧	٧ <sub>D</sub>	D = 10	) V	٧ <sub>D</sub>	D = 15	V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			1			2			4		MIN, 25°C	All :+ 0 \/
	Power	xc			7.5			15			30	μΑ	MAX	All inputs at 0 V or V <sub>DD</sub>
'סס	DD Supply	хм			0.25			0.5			1		MIN, 25°C	S. 100
	Current	AIVI			7.5			15			30	μA	MAX	


### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	٧	DD = 5	5 V	٧ı	OD = 1	0 V	٧	DD = 1	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Propagation Delay		108	200		46	85		34	68	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			129	200		50	85		35	68	ns	R <sub>L</sub> = 200 kΩ
t <sub>TLH</sub>	Output Transition		76	135		39	70		30	45	ns	Input Transition
tTHL	Time		80	135		32	70		24	45	ns	Times ≤ 20 ns


#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS








## **QUAD 2-INPUT AND GATE**

**DESCRIPTION** — The 4081B is a positive logic Quad 2-Input AND Gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

## LOGIC AND CONNECTION DIAGRAM DIP ( TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

			JU		33									
							LIMITS							
SYMBOL	PARAME1	TER	٧	D = 5	٧	V <sub>D</sub>	D = 10	) V	٧D	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				1			2			4		MIN, 25°C	All inputs at 0V
	Power	XC			7.5			15			30	μA	MAX	or V <sub>DD</sub>
'DD	Supply	XM			0.25			0.5			1		MIN, 25°C	
	Current	\ NVI			7.5			15			30	μΑ	MAX	


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	٧	OD = 1	0 V		DD = 1		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay		55	95		23	50		17	40	ns	$C_{L} = 50  pF$ ,
<sup>t</sup> PHL			60	95		25	50		19	40	ns	R <sub>L</sub> = 200 kΩ
t <sub>TLH</sub>	Output Transition		70	135		30	70		23	45	ns	Input Transiton
<sup>t</sup> THL	Time		57	135		23	70		16	45	ns	Times ≤ 20 ns


#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS







## DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATE

**DESCRIPTION** — The 4085B is a Dual 2-Wide 2-Input AND-OR-Invert (AQI) Gate, each with an additional input ( $I_{4A}$  or  $I_{4B}$ ) which can be used as either an Expander Input or an Inhibit Input by connecting it to any standard CMOS output. A HIGH on this Input ( $I_4$ ) forces the Output ( $\overline{F}$ ) LOW independent of the other four inputs ( $I_0$ – $I_3$ ). The Outputs ( $\overline{F}_A$  and  $\overline{F}_B$ ) are fully buffered for highest noise immunity and pattern insensitivity of output impedance.


#### PIN NAMES

 $\frac{1}{F_{A}}$ ,  $\frac{1}{F_{B}}$ 

Gate Inputs

Outputs (Active LOW)

#### LOGIC DIAGRAM



## CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package

#### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0 \text{ V}$ (See Note 1)

			, <u>,</u>											
							LIMITS							
SYMBOL	PARAMET	ER	٧	DD = 5	o. V	V <sub>D</sub>	D = 10	٧	V <sub>D</sub>	D = 15	٧	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V0			1			2			4		MIN, 25°C	All inputs at 0 V
1	Power	XC			7.5			15			30	μΑ	MAX	or V <sub>DD</sub>
<sup>1</sup> DD	Supply	XM			0.25			0.5			1	μА	MIN, 25°C	
	Current	\ VIVI			7.5			15			30	μ	MAX	, in the second second

#### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	<sub>DD</sub> = 5	V	٧	OD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		56	115		25	55		17	44	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Any I to F		74	135		30	65		20	52	. ns	$R_L = 200 \text{ k}\Omega$
t <sub>TLH</sub>	Output Transition		45	100		22	50		15	35	ns	Input Transition
<sup>t</sup> THL	Time		45	100		22	50		15	35	ns	Times ≤ 20 ns


#### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### Z

#### TYPICAL ELECTRICAL CHARACTERISTICS







## 4-WIDE 2-INPUT AND-OR-INVERT GATE


**DESCRIPTION** — The 4086B is a 4-Wide 2-Input AND-OR-Invert (AOI) Gate with two additional inputs ( $I_8$  and  $\overline{I}_9$ ) which can be used as either expander inputs or inhibit inputs by connecting them to any standard CMOS output. A HIGH on  $I_8$  or a LOW on  $\overline{I}_9$  forces the Output ( $\overline{F}$ ) LOW independent of the other eight inputs ( $I_9-I_7$ ). The Output (F) is fully buffered for highest noise immunity and pattern insensitivity of output immediates.

#### PIN NAMES

lo-l8 lg ₽ Gate Inputs


Gate Input (Active LOW)
Output (Active LOW)

#### LOGIC DIAGRAM



NOTE: A HIGH on Ig or a LOW on  $\overline{Ig}$  forces the output ( $\overline{F}$ ) LOW.

#### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0 \text{ V}$ (See Note 1)

							LIMITS							
SYMBOL	PARAMET	ER	٧	D = 5	V	VD	D = 10	) V .	٧c	D = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	xc			1			2			4		MIN, 25°C	All inputs at 0 V
	Power	XC			7.5			15			30	μΑ	MAX	or V <sub>DD</sub>
'DD	Supply	XM			0.25			0.5			1	иΑ	MIN, 25°C	
	Current	Aivi			7.5			15			30	μΛ	MAX	

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	٧	DD = 5	V	٧	OD = 1	0 V	V	DD = 1	15 V	UNITS	TEST CONDITIONS
STWIDGE	PANAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	CIVITS	TEST CONDITIONS
<sup>t</sup> PLH	Propagation Delay,		100	180		40	80		25	64	ns	
<sup>t</sup> PHL	$I_0$ through $I_8$ to $\overline{F}$		100	180		40	80		25	64	ns	$C_{L} = 50 pF$ ,
<sup>t</sup> PLH	Propagation Delay,		65	100		35	50		20	40	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	lg to F		65	100		35	50		20	40	ns	Input Transition
<sup>t</sup> TLH	Output Transition		55	100		25	50		18	35	ns	Times ≤ 20 ns
<sup>t</sup> THL	Time		55	100		25	50		18	35	ns	


#### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### ď

#### TYPICAL ELECTRICAL CHARACTERISTICS










## QUAD 2-INPUT NAND SCHMITT TRIGGER

**GENERAL DESCRIPTION** — The 4093B is a Quad 2-Input NAND Schmitt Trigger offering positive and negative threshold voltages,  $V_{T^+}$  and  $V_{T^-}$  which show very low variation with temperature (typically 0.0005 V/°C at  $V_{DD} = 10$  V) and typical hysteresis,  $V_{T^+}$  to  $V_{T^-} \ge 0.33$  V<sub>DD</sub>. Outputs are fully buffered for highest noise immunity.

## LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (Note 1)


DC CHAIL		00		. 30	<u>,                                     </u>							r		
				-			LIMITS	3						
SYMBOL	PARAMETER	₹	V <sub>1</sub>	DD = 5	i V	٧٥	D = 10	) V	٧	D = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Positive-Going													
$V_{T+}$	Threshold		2.9	3.6	4.3	6.0	6.8	8.6	9	10	12.9	V	ALL	VIN = VSS to VDD
	Voltage													, 55 22
	Negative-Going													
V <sub>T-</sub>	Threshold		0.7	1.4	1.9	1.4	3.2	4.0	2.1	5	6	V	ALL	V <sub>IN</sub> = V <sub>DD</sub> to V <sub>SS</sub>
	Voltage													
V <sub>T+</sub> to														Guaranteed
	Hysteresis		1.0	2.2	3.6	2.0	3.6	7.2	3	5	8	v	ALL	Hysteresis =
V <sub>T-</sub>													i e	V <sub>T+</sub> Minus V <sub>T-</sub>
	Quiescent	хс			1			2			4	110	MIN, 25°C	
	Power	^`			7.5			15			30	μΑ	MAX	All Inputs
מסי	Supply	хм			0.25			0.5			1		MIN, 25°C	at OV or
	Current	\ \IVI			7.5			15			30	μΑ	MAX	v <sub>DD</sub> .

NOTES:


<sup>1.</sup> Additional dc characteristics are listed in this section under Fairchild 4000B series CMOS family characteristics.

#### Н


#### GUARANTEED TRIGGER THRESHOLD VERSUS VDD




#### GUARANTEED HYSTERESIS VERSUS VDD




#### INPUT AND OUTPUT CHARACTERISTICS






$$\begin{split} &V_{NML} = V_{IH(MIN)} - V_{OL} &\simeq V_{IH(MIN)} = V_{T} + (MIN) \\ &V_{NMH} = V_{OH} - V_{IL(MAX)} &\simeq V_{DD} - V_{IL(MAX)} = V_{DD} - V_{T} - (MAX) \end{split}$$

#### AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS





#### AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C

						LIMIT	S					TEST CONDITIONS
SYMBOL	PARAMETER	V	DD = 5	i V	٧ر	OD = 10	O V	٧ <sub>ا</sub>	OD = 1	5V	UNITS	See Note 2
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		See Note 2
<sup>t</sup> PLH	Propagation Delay		60	110		25	60		20	48	ns	C <sub>L</sub> = 50 pF,
tPHL.			60	110		25	60		20	48	ns	R <sub>L</sub> = 200 kΩ
tTLH	Output Transition Time		60	135		30	70		20	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		60	135		30	70		20	45	ns	Times ≤ 20 ns

NOTE:

Propagation Delays and Output Transitions Times are Grahically Described in Section Under Series CMOS Family Characteristics.

# QUAD LOW VOLTAGE TO HIGH VOLTAGE TRANSLATOR WITH 3-STATE OUTPUTS


**DESCRIPTION** — The 4104B Quad Low Voltage to High Voltage Translator with 3-State Outputs provides the capability of interfacing low voltage circuits to high voltage circuits, such as low voltage CMOS and TTL to high voltage CMOS. It has four Data Inputs ( $1_0$ - $1_3$ ), an active HIGH Output Enable input (EO), four Data Outputs ( $Z_0$ - $Z_3$ ) and their Complements ( $\overline{Z_0}$ - $\overline{Z_3}$ ). With the Output Enable input HIGH, the Outputs ( $Z_0$ - $Z_3$ ,  $\overline{Z_0}$ - $\overline{Z_3}$ ) are in the low impedance "ON" state, either HIGH or LOW as determined by the Data Inputs; with the Output Enable input LOW, the Outputs are in the high impedance "OFF" state. The voltage level on the Output Enable input may swing between  $V_{DDI}$  and  $V_{SS}$ .


The device uses a common negative supply ( $V_{SS}$ ) and separate positive supplies for inputs ( $V_{DDI}$ ) and outputs ( $V_{DDO}$ ).  $V_{DDI}$  must always be less than or equal to  $V_{DDO}$ , even during power turn-on and turn-off. For the allowable operating range of  $V_{DDI}$  and  $V_{DDO}$  see Figure 1. Each input protection circuit is terminated between  $V_{DDO}$  and  $V_{SS}$ . This allows the input signals to be driven from any operating between  $V_{DDO}$  and  $V_{SS}$ , without regard to current limiting. When driving from potentials greater than  $V_{DDO}$  or less than  $V_{SS}$ , the current at each input must be limited to 10 mA.

When used in a bus organized system, all 4104B devices on the same bus line should be connected to the same  $V_{DDO}$  and  $V_{SS}$  supplies. Otherwise, parasitic diodes from the output to  $V_{DDO}$  and  $V_{SS}$  can become forward biased, even while the device is in the OFF state, causing catastrophic failure if the current is not limited to 10 mA.

- 3-STATE FULLY BUFFERED OUTPUTS
- OUTPUT ENABLE INPUT (ACTIVE HIGH)
- DUAL POWER SUPPLY

PIN NAMES	FUNCTION
10-13	Data Inputs
EO	Output Enable Input
Z <sub>0</sub> -Z <sub>3</sub>	Data Outputs
Zn-Z3	Complimentary Data Output





FAIRCHILD CMOS • 4104B

DC CHARACTERISTICS: V<sub>DDO</sub> = V<sub>DDI</sub> as shown, V<sub>SS</sub> = 0 V

	_						LIMIT							
SYMBOL	PARAME	TER		DO/I =			0/1 =			0/1 =		UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
VIH	Input HIGH V	oltage	3.5		Note 1	7		Note 1	11		Note 1	<b>v</b>	All	Guaranteed Input HIGH Voltage
VIL	Input LOW Vo	oltage	Note 2		1.5	Note 2		3	Note 2		4	٧	All	Guaranteed Input LOW Voltage
Voн	Output HIGH Voltage		4.95 4.95			9.95 9.95			14.95 14.95			V	MIN, 25°C MAX	I <sub>OH</sub> <1 μA Note 3
			4.5			9.0			13.5				All	I <sub>OL</sub> <1 μA Note 4
VOL	Output LOW Voltage				0.05 0.05			0.05 0.05			0.05 0.05	v	MIN, 25°C MAX	I <sub>OL</sub> <1 μA Note 3
	Voltage				0.5			1.0			1.5		AII	IOH <1 µA Note 4
		xc									0.3	μΑ	MIN, 25°C	Lead Under Test at 0 V or VDDO, All
IIN	Input Current										1.0		MAX	Other Inputs
***		хм									0.1	4	MIN, 25°C	Simultaneously at
											1.0	μΑ	MAX	0 V or VDDO
			-1.5										MIN, 25°C	V <sub>OUT</sub> = 2.5 V for
1	Output HIGH		-1.0									_	MAX	V <sub>DDO</sub> = 5 V Note 3
Іон	Current		-0.7			-1.4			-2.2			mA	MIN, 25°C	VOUT = VDDO
			-0.4			-0.8			-1.4				MAX	-0.5 V Note 3
loL	Output LOW Current		1.0 0.8 0.4			2.6 2.0 1.2			3.6 3.6 2.0			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 0.4 V for V <sub>DDO</sub> = 5 V V <sub>OUT</sub> = 0.5 V for V <sub>DDO</sub> = 10 V V <sub>OUT</sub> = 0.5 V for V <sub>DDO</sub> = 15 V Note 3
											1.6		MIN, 25°C	VDDO - 15 V Note .
	Output OFF	xc									12	μA	MAX	Output Returned to
lozh	Current HIGH										0.4		MIN, 25°C	V <sub>DDO</sub> , EO = V <sub>SS</sub>
		XM									12	μΑ	MAX	1 1000, 20 133
											-1.6		MIN, 25°C	
	Output OFF	xc									-12	μΑ	MAX	Output Returned to
lozL	Current LOW	хм									-0.4		MIN, 25°C	V <sub>SS</sub> , EO = V <sub>SS</sub>
		\^IVI									-12	μΑ	MAX	1
	Quiescent	хс			20			40			- 80		MIN, 25°C	
	Power	^`			150			300			600	μΑ	MAX	All Inputs at 0 V or
IDD	Supply	хм			5	,		10			20		MIN, 25°C	V <sub>DDI</sub> = V <sub>DDO</sub>
	Current	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			150			300			600	μΑ	MAX	1

#### NOTES:


V<sub>IH</sub> must be less than or equal to V<sub>DDO</sub>. If V<sub>IH</sub> is greater than V<sub>DDO</sub>, current at each input must be limited to 10 mA.
 V<sub>IL</sub> must be greater than or equal to V<sub>SS</sub>, if V<sub>IL</sub> is less than V<sub>SS</sub>, current at each input must be limited to 10 mA.
 Inputs at 0 V or V<sub>DDO</sub> per function.
 Inputs at minimum V<sub>IH</sub> or maximum V<sub>IL</sub> per function.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDDI = 5 V, VDDO as shown, VSS = 0 V, TA = 25°C (See Note 5)


						LIMIT	S					
SYMBOL	PARAMETER	١٧	DD0 =	5 V	٧D	DO = 1	10 V	VD	DO = 1	15 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		160	375		85	180		75	144		C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	In to Zn or Zn		160	375		85	180		75	144	ns	RL = 200 kΩ
tPZH			200	450		80	110		70	88		(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
tPZL_	Output Enable Time		200	450		100	170		80	136	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DDO</sub> )
tPHZ			75	165		90	170		75	136		$(R_L = 1 k\Omega \text{ to VSS})$
tPLZ	Output Disable Time		50	115		80	110		70	88	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DDO</sub> )
tTLH			60	135		30	70		25	45		Input Transition
tTHL	Output Transition Time		60	135		30	70		25	45	ns	Times ≤ 20 ns


Notes on previous page.

Fig. 1 TYPICAL ELECTRICAL CHARACTERISTICS











POWER DISSAPATION

#### **SWITCHING WAVEFORMS**



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME (tPZL) AND OUTPUT DISABLE TIME (tPLZ)

## UP/DOWN DECADE COUNTER

**DESCRIPTION** — The 4510B is an Edge-Triggered Synchronous Up/Down BCD Counter with a Clock Input (CP), an active HIGH Up/Down Count Control Input (Up/ $\overline{Dn}$ ), an active LOW Count Enable Input ( $\overline{CE}$ ), an asynchronous active HIGH Parallel Load Input (PL), four Parallel Inputs ( $P_0$ - $P_3$ ), four Parallel Outputs ( $P_0$ - $P_3$ ), an active LOW Terminal Count Output ( $\overline{TC}$ ) and an overriding asynchronous Master Reset Input (MR).

Information on the Parallel Inputs ( $P_0$ - $P_3$ ) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions except the Master Reset Input (MR) which must be LOW. With the Parallel Load Input (PL) LOW, the counter changes on the LOW-to-HIGH transition of the Clock Input (CP) if the Count Enable Input ( $\overline{CE}$ ) is LOW. The Up/Down Count Control Input (Up/ $\overline{Dn}$ ) determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, the Terminal Count Output ( $\overline{TC}$ ) is LOW when the Parallel Outputs  $Q_0$ - $Q_3$  are HIGH and the Count Enable ( $\overline{CE}$ ) is LOW. When counting down, the Terminal Count Output ( $\overline{TC}$ ) is LOW when all the Parallel Outputs ( $Q_0$ - $Q_3$ ) and the Count Enable Input ( $\overline{CE}$ ) are LOW. A HIGH on the Master Reset Input resets the counter ( $Q_0$ - $Q_3$  = LOW) independent of all other input conditions.


- UP/DOWN COUNT CONTROL
- SINGLE CLOCK INPUT (L→H EDGE-TRIGGERED)
- ASYNCHRONOUS PARALLEL LOAD INPUT
- ASYNCHRONOUS MASTER RESET
- EASILY CASCADABLE

#### MODE SELECTION TABLE

PL	UP/DN	CE	СР	MODE
Н	×	Х	×	Parallel Load ( $P_n \rightarrow Q_n$ )
L	×	н	×	No Change
L	L	L	1	Count Down, Decade
L	н	L		Count Up, Decade

MR = LOW
H = HIGH Level
L = LOW Level


#### 4510B STATE DIAGRAM



LOGIC EQUATION FOR TERMINAL COUNT


 $TC = CE \bullet [(UP \bullet Q_0 \bullet Q_3) + (\overline{UP} \bullet \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3)]$ 

#### LOGIC SYMBOL



 $V_{DD} = Pin 16$  $V_{SS} = Pin 8$ 

#### CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### PIN NAMES

Parallel Load Input (Active PL HIGH) Parallel Inputs Pn-P3 Count Enable Input CE (Active LOW) Clock Pulse Input (L → H Edge-Triggered)  $\mathsf{Up}/\overline{\mathsf{Dn}}$ Up/Down Count Control Master Reset Input Terminal Count Output TC (Active LOW)  $Q_0 - Q_3$ Parallel Outputs

#### LOGIC DIAGRAM



V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 = Pin Number



PL (Parallel Load Input) — Asynchronously Loads P into Q, Overriding all Other Inputs
P (Parallel Input) — Data on this Pin is Asynchronously Loaded into Q, when PL is HIGH Overriding all Other Inputs
CP (Clock Pulse Input)
Q, Q (True and Complimentary Outputs)
T (Toggle Input) — Forces the Q output to synchronously toggle when a HIGH is placed on this input.

#### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V (See Note 1)

							LIMITS	5						
SYMBOL	PARAMET	TER	V	DD = 5	V	١٧	OD = 10	V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	]		
	Quiescent	V0			20			40			80		MIN, 25°C	
	Power	хс			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20	μА	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600	""	MAX	

Notes on following page.

#### FAIRCHILD CMOS • 4510B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	3					
SYMBOL	PARAMETER	V	DD = 5	V	٧	DD = 10	V	۱۷	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH			150	350		62	160		41	128		
<sup>t</sup> PHL	Propagation Delay, CP to Q <sub>n</sub>		150	350		59	160		39	128	ns	
tPLH	Propagation Delay, CP to TC		167	450		71	180		48	144	ns	
<sup>t</sup> PHL	Propagation Delay, CF to 1C		252	650		100	245		66	196		
<sup>t</sup> PLH	Propagation Delay, PL to Q <sub>n</sub>		170	325		70	150		45	120	ns	
<sup>t</sup> PHL	Tropagation Belay, 1 L to Qn		220	425		90	195		62	156	113	
<sup>t</sup> PLH	Propagation Delay, MR to Q <sub>n</sub> , TC		225	500		170	210		105	168	ns	
tPHL	Tropagation Belay, Witte Cn, 10		205	450		120	190		80	152	113	
<sup>t</sup> TLH	Output Transition Time		60	135		31	75		23	45	ns	
<sup>t</sup> THL	Output Transition Time		65	135		25	75		18	45		C <sub>L</sub> = 50 pF,
twCP	CP Minimum Pulse Width	125	,50		60	21		48	14		ns	R <sub>L</sub> = 200 kΩ
$t_W$ PL	PL Minimum Pulse Width	150	60		60	21		48	16		ns	Input Transition
t <sub>w</sub> MR	MR Minimum Pulse Width	150	60		60	30		48	20		ns	Times ≤ 20 ns
t <sub>rec</sub>	MR Recovery Time	175	75		70	30		56	20		ns	
t <sub>rec</sub>	PL Recovery Time	150	62		60	24		48	17		ns	
t <sub>s</sub>	Set-Up Time, UP/DN to CP	325	145		140	55		110	38		ns	
th	Hold Time, UP/DN to CP	0	-90		0	-35		0	-25		115	
t <sub>s</sub>	Set-Up Time, CE to CP	275	118		120	49		96	33			
th	Hold Time, CE to CP	0	-40		0	-15		0	-10		ns	
t <sub>s</sub>	Set-Up Time, Pn to PL	70	29		30	11		24	8		ns	
th	Hold Time, P <sub>n</sub> to PL	0	-40		0	-20		0	-20		115	
fMAX	Input Clock Frequency (Note 3)	2	5		5	12		6	15		MHz	

#### NOTES:

- NOTES:


  1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


  3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \(\mu\)s at V<sub>DD</sub> = 5 V, 4 \(\mu\)s at V<sub>DD</sub> = 10 V, and 3 \(\mu\)s at V<sub>DD</sub> = 15 V.

#### **SWITCHING WAVEFORMS**



## MINIMUM CP WIDTH, SET-UP AND HOLD TIMES, $\overline{\text{CE}}$ TO CP AND UP/ $\overline{\text{DN}}$ TO CP



MINIMUM PL AND MR PULSE WIDTH, RECOVERY TIME FOR PL AND MR, AND SET-UP AND HOLD TIMES,  $P_{\rm n}$  TO PL

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

## BCD TO 7-SEGMENT LATCH/DECODER/DRIVER

**GENERAL DESCRIPTION** — The 4511B is a BCD to 7-Segment Latch/Decoder/Driver with four Address Inputs ( $A_0$ - $A_3$ ), an active LOW Latch Enable Input ( $\overline{\rm EL}$ ), an active Low Blanking Input ( $\overline{\rm IB}$ ), an active LOW Lamp Test Input ( $\overline{\rm IL}$ ) and seven active HIGH npn bipolar segment outputs (a-g).

When the Latch Enable Input  $(\overline{EL})$  is LOW, the state of the Segment Outputs (a-g) is determined by the data on the Address Inputs  $(A_0\cdot A_3)$ . When the Latch Enable Input  $(\overline{EL})$  goes HIGH, the last data present at the Address Inputs  $(A_0\cdot A_3)$  is stored in the latches and the Segment Outputs (a-g) remain stable.

When the Lamp Test Input  $(\overline{I_{LT}})$  is LOW, all the Segment Outputs (a-g) are HIGH independent of all other input conditions. With the Lamp Test Input  $(\overline{I_{LT}})$  HIGH, a LOW on the Blanking Input  $(\overline{I_{B}})$  forces all Outputs (a-g) LOW. The Lamp Test Input  $(\overline{I_{LT}})$  and the Blanking Input  $(\overline{I_{B}})$  do not affect the latch circuit.

- HIGH CURRENT SOURCING OUTPUTS (UP TO 25 mA)
- BLANKING INPUT (ACTIVE LOW)
- LAMP TEST INPUT (ACTIVE LOW)
- LAMP INTENSITY MODULATION CAPABILITY
- MULTIPLEXING CAPABILITY
- LOW POWER DISSIPATION

#### PIN NAMES

A<sub>0</sub>-A<sub>3</sub> Address (Data) Inputs

EL Latch Enable (Active LOW) Input

IB Blanking (Active LOW) Input
Lamp Test (Active LOW) Input

I<sub>LT</sub> Lamp Test (Active LO)
a-g Segment Outputs


#### TRUTH TABLE

			IN	IPUTS							C	UTP	UTS	
EL	ΙB	ILT	Α3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	а	b	С	d	е	f	g	DISPLAY
Х	Х	L	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	8
Х	L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	BLANK
L	н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	н	Н	L	L	L	н	L	Н	Н	L	L	L	L	1
L	н	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	н	Н	L	Н	L	н	Н	L	Н	Н	L	Н	Н	5
L	Н	н	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	6
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	н	н	Н	L	L	н	Н	Н	Н	L	L	Н	н	9
L	Н	н	Н	L	Н	L	L	L	L	L	L	L	L	BLANK
L	н	Н	н	L	Н	н	L	L	L	L	L	L	L	BLANK
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	BLANK
L	н	Н	н	Н	L	Н	L	L	L	L	L	L	L	BLANK
L	н	Н	н	Н	Н	L	L	L	L	L	L	L	L	BLANK
L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	BLANK
Н	Н	Н	Х	Х	Х	Х				•				•


H = HIGH Level

L = LOW Level X = Don't Care

= Depends upon the BCD code applied during the LOW-to-HIGH transition of EL



#### **BLOCK DIAGRAM**



DC CHARACTERISTICS:  $V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V} \text{ (Note 1)}$ 

				LIMITS	3				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	TEST	CONDITIONS
v <sub>IH</sub>	Input HIGH Voltage		3.5			V	All	Guaranteed I	nput HIGH Voltage
V <sub>IL</sub>	Input LOW Voltage				1.5	V	All	Guaranteed I	nput LOW Voltage
V <sub>ОН</sub>	Output HIGH Voltage	XC or XM	4.1	4.57		V	25° C	ι <sub>ΟΗ</sub> <1μΑ	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
			<b></b>	4.24		V		I <sub>OH</sub> =5 mA	
			3.60	4.22				I <sub>OH</sub> =10 mA	
		xc		4.16			25° C	I <sub>OH</sub> =15 mA	
			. 2.80	4.12			Ì	I <sub>OH</sub> =20 mA	
				4.05				I <sub>OH</sub> =25 mA	
				4.24		V		I <sub>OH</sub> =5 mA	
			3.90	4.22				I <sub>OH</sub> =10 mA	
		XM		4.16			25° C	I <sub>OH</sub> =15 mA	
			3.40	4.12			1	I <sub>OH</sub> =20 mA	
-				4.05				I <sub>OH</sub> =25 mA	
			ļ	l	0.05		MIN, 25°C		Inputs at 0 V or V <sub>DD</sub>
$v_{OL}$	Output LOW Voltage				0.05	V	MAX	per the Truth	
					0.5	V	All	$I_{OL}$ < 1 $\mu$ A,	Inputs at 1.5 or 3.5 V
I <sub>OL</sub>	Output LOW Current		0.8			mA	MIN 25° C	V <sub>OUT</sub> =	Inputs at 0 V or V <sub>DD</sub>
			0.4				MAX	0.4 V	per the Truth Table
					20		MIN, 25°C		
I <sub>DD</sub>	Quiescent Power	xc			150	μΑ	MAX	All Inputs at	0 V or V <sub>DD and</sub>
	Supply Current	XM			5		MIN, 25°C	all Outputs O	
		^ivi			150	1	MAX	1	

## FAIRCHILD CMOS • 4511B

				LIMITS	3				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	TEST	CONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		7			٧	All	Guaranteed I	nput HIGH Voltage
VIL	Input LOW Voltage				3	٧	All	Guaranteed I	nput LOW Voltage
V <sub>ОН</sub>	Output HIGH Voltage	XC or XM	9.1	9.58		٧	25° C	I <sub>OH</sub> < 1 μA	Inputs at 0 V or V <sub>DC</sub> per the Truth Table
		xc	8.75 8.10	9.26 9.21 9.17 9.14 9.10		V	25° C	I <sub>OH</sub> =5 mA I <sub>OH</sub> =10 mA I <sub>OH</sub> =15 mA I <sub>OH</sub> =20 mA I <sub>OH</sub> =25 mA	
		×M	9.00 8.60	9.26 9.21 9.17 9.14 9.10		V	25° C	I <sub>OH</sub> =5 mA I <sub>OH</sub> =10 mA I <sub>OH</sub> =15 mA I <sub>OH</sub> =20 mA I <sub>OH</sub> =25 mA	
v <sub>ol</sub>	Output LOW Voltage				0.05 0.05	V	MIN, 25° C MAX	I <sub>OL</sub> <1 μA, per the Truth	
I <sub>OL</sub>	Output LOW Current		2.6 2 1.2		1	MA	MIN 25° C MAX	V <sub>OUT</sub> = 0.5 V	Inputs at 3 or 7 V Inputs at 0 V or V <sub>DE</sub> per the Truth Table
I <sub>DD</sub>	Quiescent Power Supply Current	XC XM			40 300 10 300	μΑ	MIN, 25° C MAX MIN, 25° C MAX	All Inputs at and all Outpu	00

## FAIRCHILD CMOS • 4511B

				LIMITS		•			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEMP	TEST	CONDITIONS
$\vee_{IH}$	Input HIGH Voltage		11	Ì		l v	All	Guaranteed Ir	put HIGH Voltage
V <sub>IH</sub>	Input LOW Voltage				4	V	All	Guaranteed Ir	put LOW Voltage
V <sub>ОН</sub>	Output HIGH Voltage	XC or XM	14.10	14.59			25° C	I <sub>OH</sub> < 1 μA	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
	·	хс	13.75	14.27 14.23 14.20 14.17 14.13			25° C	I <sub>OH</sub> =5 mA I <sub>OH</sub> =10 mA I <sub>OH</sub> =15 mA I <sub>OH</sub> =20 mA I <sub>OH</sub> =25 mA	
		ХМ	14.00	14.27 14.23 14.20 14.17 14.13		V	25° C	I <sub>OH</sub> =5 mA I <sub>OH</sub> =10 mA I <sub>OH</sub> =15 mA I <sub>OH</sub> =20 mA I <sub>OH</sub> =25 mA	
v <sub>ol</sub>	Output LOW Voltage	<del></del>			0.05 0.05	V	MIN, 25° C MAX	I <sub>OL</sub> < 1 μA, I	nputs at 0 V or V <sub>DD</sub> Function or Truth Tabl
	,				2	V	All	I <sub>OL</sub> <1 μΑ, 1	nputs at 4 or 11 V
I <sub>IN</sub>	Input Current	XC			1	μΑ	All		st at 0 V. or V <sub>DD</sub> uts simultaneously at
l <sub>OL</sub>	Output LOW Current		7.5 4.5			mA	MIN, 25°C MAX	V <sub>OUT</sub> = 1.5 V	Inputs at 0 V or V <sub>DD</sub> per the Truth Table
I <sub>DD</sub>	Quiescent Power Supply Current	XC XM			80 600 20	μΑ	MIN, 25° C MAX MIN, 25° C	All Inputs at ( Outputs Oper	O V or V <sub>DD</sub> and all
	Gappi, Garrent	Supply Cullett	600		MAX				

						LIMITS	3					
SYMBOL	PARAMETER	V	<sub>DD</sub> = 5	٧	٧	D = 10	V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, A <sub>N</sub> to a-g		212	480		90	190		68	152	ns	
<sup>t</sup> PHL			238	480		88	190		60	152	ns	
<sup>t</sup> PLH	Propagation Delay, I <sub>LT</sub> to a-g		82	180		38	80		30	64	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			85	180		34	80		24	64	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PLH	Propagation Delay, I <sub>B</sub> to a-g		147	330		60	135		42	108	ns	Input Transition Times
<sup>t</sup> PHL			164	330		65	135		46	108	ns	≤20 ns
<sup>t</sup> PLH	Propagation Delay, E <sub>L</sub> to a-g		230	550		90	210		63	168	ns	
<sup>t</sup> PHL			275	550		98	210		66	168	ns	
tTLH	Output Transition		25	55		18	40		16	40	ns	
<sup>t</sup> THL	Time		75	135		26	75		17	45	ns	
t <sub>w</sub> EL	EL Minimum Pulse Width	85	34		35	14		28	10		ns	
t <sub>s</sub>	Set-Up Time, A <sub>N</sub> to EL	55	20		25	7		20	4		ns	
<sup>t</sup> h	Hold-Time, AN to EL	55	19		25	6		20	4		ns	


NOTES:

1. Additional dc characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### **AC WAVEFORMS**

# SET-UP AND HOLD-TIMES, $\mathbf{A}_N$ to $\overline{\mathsf{EL}}$ and minimum $\overline{\mathsf{EL}}$ pulse width



NOTE: Set-up and hold-times are shown as positive values but may be specified as negative values

#### TYPICAL ELECTRICAL CHARACTERISTICS

PROPAGATION DELAY, AN TO OUTPUT VERSUS LOAD CAPACITANCE

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C

TA = 25°C


TA = 25°C


TA = 25°C


TA = 25°C


TA = 25°C


TA = 25°C
















## **FAIRCHILD CMOS • 4511B**

#### TYPICAL APPLICATIONS

#### LIGHT EMITTING DIODE (LED) READOUT





#### **INCANDESCENT READOUT**




\*A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

#### GAS DISCHARGE READOUT






#### **FLUORESCENT READOUT**



#### LIQUID CRYSTAL (LCD) READOUT\*\*



\*\*Direct dc drive of LCD not recommended for life of LCD readouts.

## 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUT

**DESCRIPTION** — The 4512B is an 8-Input Multiplexer with Active LOW logic and output enables  $(\overline{E}, \overline{EO})$ . One of eight binary inputs is selected by Select Inputs  $S_0$ ,  $S_1$  and  $S_2$  and is routed to the output F. A HIGH on the Output Enable  $(\overline{EO})$  causes the F output to assume a high impedance or "OFF" state, regardless of other input conditions. This allows the output to interface directly with bus oriented systems (3-state). When the active LOW Enable  $(\overline{E})$  is HIGH, it forces the output LOW provided the Output Enable  $(\overline{EO})$  is LOW. By proper manipulation of the inputs, the 4512B can provide any logic functions of four variables. The 4512B cannot be used to multiplex analog signals.

- SELECTS ONE-OF-EIGHT DATA SOURCES
- PERFORMS PARALLEL-TO-SERIAL CONVERSION
- 3-STATE OUTPUTS WITH ACTIVE LOW OUTPUT ENABLE
- ACTIVE LOW LOGIC ENABLE

#### PIN NAMES

 $s_0, s_1, s_2$ 

Select Inputs
Output Enable (Active LOW)

Ē

Enable (Active LOW)

l<sub>0</sub> to l<sub>7</sub>

Multiplexer Inputs

יט נט

Multiplexer Output

#### TRUTH TABLE


					IN	PUT	S						ОUТРUТ
ΕŌ	Ē	$s_2$	s <sub>1</sub>	$s_0$	10	11	12	lз	14	15	16	17	F
L	Н	Х	X	Х	Х	Х	Х	Х	х	Х	Х	Х	L
L	L	L	L	L	L	Х	Х	X	Х	Х	Χ	Х	L
L	L	L	L	L	Н	Х	X	X	X	Х	Х	Х	н
L	. L	L	L	Н	X	L	X.	X	Х	X	Х	Х	L
L	L	L	L	Н	Х	Н	Х	Х	Х	Х	Х	Х	н
L	L	L	Н	L	Х	Х	L	X	X	X	Х	Х	L
L	L	L	Н	L	Х	Х	Н	Х	Х	Х	Х	Х	н
L	L	L	Н	Н	Х	Х	Х	L	Х	Х	Х	Х	L
L	L	L	Н	Н	X	X	Х	н	Х	Х	Х	Х	н
L	L	Н	L	L	Х	Х	X	X	L	Х	Х	Х	L
L	L	Н	L	L	Х	Х	Х	X	Н	X	Х	Х	H ·
L	L	Н	L	Н	Х	Х	Х	Х	Х	L	Х	Х	L
L	L	Н	L	Н	Х	Х	Х	Х	Х	Н	Х	Х	н
L	L	Н	Н	L	Х	Х	Х	Х	Х	Х	L	Х	L
L	L	Н	Н	L	Х	Х	Х	Х	Χ	Х	Н	Х	н
L	L	Н	Н	Н	Х	Х	Х	Χ	Х	Х	Х	L	L
L	L	Н	Н	Н	Х	Х	х	Х	Х	х	Х	Н	н
Н	Х	Х	Х	×	Х	Х	Х	Х	Х	Х	Х	Х	z

L = LOW Level

H = HIGH Level


X = Don't Care

Z = High Impedance State



#### 7

#### LOGIC DIAGRAM



#### **FAIRCHILD CMOS • 4512B**

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

						L	IMITS							
SYMBOL	PARAMETE	R	V	DD = !	5 V	٧D	D = 1	0 V	۷۵	D = 1	5 V	UNITS	TEMP	TEST CONDTIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Output OFF Current HIGH	хс									1.6 12		MIN, 25°C MAX	Output returned to VDD, EO = VDD
		хм									0.4 12	μΑ	MIN, 25°C MAX	
	Output OFF Current LOW	хс									- 1.6 -12		MIN, 25°C MAX	Output returned to
		хм									- 0.4 -12	μΑ	MIN, 25°C MAX	$V_{SS}$ , $\overline{EO} = V_{DD}$
	Quiescent Power	хс			20 150	I		40 300			80 600	μΑ	MIN, 25°C MAX	All inputs at 0 V
IDD	Supply Current	ХМ			5 150			10 300	l .		20 600	μΑ	MIN, 25°C MAX	or V <sub>DD</sub>


AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$  C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 8	V	٧	OD = 1	0 V .	V	DD = 1	5 V	UNITS	TEST CONDITIONS
	1 ATTAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	CIVITS	1 L31 CONDITIONS
tPLH	Propagation Delay,		150	300		75	150		52	120	ns	C <sub>L</sub> = 50 pF,
t <sub>PHL</sub>	Data to Output		150	300		75	150		52	120	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PLH	Propagation Delay,		175	350		85	170		60	136	ns	Input Transition
<sup>t</sup> PHL	Select to Output		175	350		85	170		65	136	ns	Times ≤ 20 ns
<sup>t</sup> PLH	Propagation Delay,		90	175		45	90		30	72	ns	
<sup>t</sup> PHL	E to Output		90	175		45	90		32	72	ns	
<sup>t</sup> PZH	Output Enable		33	85		20	45		18	36	ns	$(R_L = 1 k\Omega \text{ to } V_{SS})$
<sup>t</sup> PZL	Time		30	85		22	45		20	36	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
<sup>t</sup> PHZ	Output Disable		39	100		20	50		15	40	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PLZ	Time		40	100		20	50		15	40	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
t <sub>TLH</sub>	Output Transition		90	200		40	100		33	65	ns	_
<sup>t</sup> THL	Time		100	200		40	100		30	65	ns	


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### Z


#### TYPICAL ELECTRICAL CHARACTERISTICS








#### **SWITCHING WAVEFORMS**



OUTPUT ENABLE TIME (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



OUTPUT ENABLE TIME  $(t_{PZL})$  AND OUTPUT DISABLE TIME  $(t_{PLZ})$ 

#### **APPLICATIONS**

MULTIPLEXER AS A FUNCTION GENERATOR — In most digital systems there are areas, usually in the control section, where a number of inputs generate an output in a highly irregular way. In other words, an unusual function must be generated which is apparently not available as an MSI building block. In such cases, many designers tend to return to classical methods of logic design with NAND and NOR gates using Boolean Algebra, Karnaugh maps and Veitch diagrams for logic minimization. Surprisingly enough, multiplexers can simplify these designs.

The 4512B 8-Input multiplexer can generate any one of the 65,536 different functions of four variables. An example will illustrate the technique. Assume four binary inputs are A, B, C and D and F is the desired function (See Fig. 1). If C is connected to  $S_0$ , B to  $S_1$  and A to  $S_2$ , any combination of A, B and C will select an input (assuming the output is enabled). For each combination of A, B and C, the required output, as a function of the fourth variable D, is either H or L the same as D or the opposite of D. Therefore, the truth table may be examined and each input of the 4512B is connected to  $V_{DD}$   $V_{SS}$ , D or  $\overline{D}$  as required and in such fashion the function is generated.

In the example shown, (Fig. 1) the first two outputs are the opposite of D, so  $I_0$  is connected to D. The second two are HIGH, so  $I_1$  is connected to  $V_{DD}$ , etc.

32-INPUT MULTIPLEXER — The 3-State Output Enable can be used to expand the 4512B. A 32-Input Multiplexer utilizing four 4512B's and a 4011B is shown in Fig. 2.

			_	
	NPUT VA	RIABLE	S	REQUIRED FUNCTION
Α	В	С	D	F
L	L	L	L	н
L	L	L	Н	L
L	L	Н	L	н
L	L	Н	н	н
L	Н	L	L	L
L	Н	L	н	н
L	Н	Н	L	L
L	Н	Н	Н	L '
Н	L	L	L	L
	•	•	•	•
	•	•	•	•
		· ·	•	•
		_		

H = HIGH Level





Fig. 1



# 1-OF-16 DECODER/DEMULTIPLEXER WITH INPUT LATCH

**DESCRIPTION** — The 4514B is a 1-of-16 Decoder/Demultiplexer with four binary weighted Address Inputs (A $_0$ -A $_3$ ), a Latch Enable Input (EL), an active LOW Enable Input ( $\overline{\mathbb{E}}$ ) and sixteen mutually exclusive active HIGH Outputs (O $_0$ -O $_1$ 5).

When the Latch Enable Input (EL) is HIGH, the selected Output  $(O_0-O_{15})$  is determined by the data on the Address Inputs  $(A_0-A_3)$ . When the Latch Enable Input (EL) goes LOW, the last data present at the Address inputs  $(A_0-A_3)$  is stored in the latches and the Outputs  $(O_0-O_{15})$  remain stable. When the Enable Input (E) is LOW, the selected Output  $(O_0-O_{15})$ , determined by the contents of the latch, is HIGH. When the Enable Input (E) is HIGH, all Outputs  $(O_0-O_{15})$  are LOW. The Enable Input (E) does not affect the state of the latch.

With the Latch Enable Input (EL) HIGH, 16-channel demultiplexing results when data is applied to the Enable Input ( $\bar{E}$ ) and the desired output is selected by A<sub>0</sub>-A<sub>3</sub>. The selected output (O<sub>0</sub>-O<sub>15</sub>) will follow as the inverse of the data. All unselected outputs (O<sub>0</sub>-O<sub>15</sub>) are LOW.

- LATCH ENABLE INPUT (ACTIVE HIGH)
- ENABLE INPUT (ACTIVE LOW)
- SELECTED BUFFERED OUTPUTS

#### (ACTIVE HIGH) COMPLEMENT OF THE INPUT

#### PIN NAMES


A<sub>0</sub>-A<sub>3</sub>

Address Inputs


EL

Enable Input (Active LOW)
Latch Enable Input

O<sub>0</sub>-O<sub>15</sub> Outputs



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

#### RUTH TABLE

V<sub>DD</sub> = Pin 24

V<sub>SS</sub> = Pin 12


										IKUI		1022								
		INPU	TS									C	UTP	UTS						
Ē	A <sub>0</sub>	Α1	A <sub>2</sub>	Аз	00	01	02	03	04	05	06	107	08	09	010	011	012	013	014	015
Н	Х	X	X	Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Ŀ
L	L	L	L	L	н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	Н	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
L	Н	Н	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	Н	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L
L	Н	L	Н	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L
L	Н	Н	Н	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L
L	L	L	L	Н	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	Ļ	L
L	Н	L	L	Н	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L
L	L	Н	L	Н	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L
L	Н	Н	L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L
L	L	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L
L	Н	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L
L	L	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н

H = HIGH Level

L = LOW Level

EL = HIGH

#### LOGIC DIAGRAM



V<sub>DD</sub> = Pin 24 V<sub>SS</sub> = Pin 12 O = Pin Number

#### **FAIRCHILD CMOS • 4514B**

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)


							LIMIT	S						
SYMBOL	PARAME	TER	V	'DD = 5	٧	V	DD = 10	0 V	٧	<sub>DD</sub> = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	νο.			20			40			80		MIN, 25°C	
1	Power	хс			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI	İ		150			300		İ	600	μΑ	MAX	

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	i V	ν <sub>ι</sub>	DD = 1	0 V	VI	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Barrandian Balan A 4- O		260			95			65			
<sup>t</sup> PHL	Propagation Delay, A <sub>n</sub> to O <sub>n</sub>		260			95			65		ns	
<sup>t</sup> PLH	Propagation Dolov, El to O		260			95			65		ns	
<sup>t</sup> PHL	Propagation Delay, EL to On		260			95			65		115	C 50 of
tPLH	Propagation Delay, E to On		200			70			50		ns	CL = 50 pF, R <sub>I</sub> = 200 kΩ
<sup>t</sup> PHL	Propagation Delay, E to On		200			70			50		113	Input Transition
<sup>t</sup> TLH	Output Transition Time		135			75	1		45		ns	Times ≤ 20 ns
<sup>t</sup> THL	Output Transition Time		135			75			45		115	1111165 4 20 115
t <sub>s</sub>	Set-Up Time, An to EL		60			20			15		ns	
th	Hold Time, An to EL		60			20			15		115	
t <sub>w</sub> EL	Minimum EL Pulse Width		60			20			15		ns	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### **SWITCHING WAVEFORMS**



MINIMUM EL PULSE WIDTH AND SET-UP AND HOLD TIMES, An TO EL

Set-up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.

# 1-OF-16 DECODER/DEMULTIPLEXER WITH INPUT LATCH

DESCRIPTION - The 4515B is a 1-of-16 Decoder/Demultiplexer with four binary weighted Address Inputs (An-An), a Latch Enable Input (EL), an active LOW Enable Input (E) and sixteen mutually exclusive active LOW Outputs  $(\overline{O_0}-\overline{O_{15}})$ .

When the Latch Enable Input (EL) is HIGH, the selected Output  $(\overline{0_0} - \overline{0_{15}})$  is determined by the data on the Address Inputs (An-A3). When the Latch Enable Input (EL) goes LOW, the last data present the Address Inputs (A<sub>0</sub>-A<sub>3</sub>), when the Letches and the Outputs  $(\overline{O_0}-\overline{O_{15}})$  remain stable. When the Enable Input  $(\overline{E})$  is LOW, the selected Output  $(\overline{O_0}-\overline{O_{15}})$ , determined by the contents of the latch, is LOW. When the Enable Input  $(\overline{E})$  is HIGH, all Outputs  $(\overline{O_0}-\overline{O_{15}})$  are HIGH. The Enable Input  $(\overline{E})$ does not affect the state of the latch.

With the Latch Enable Input (EL) HIGH, 16-channel demultiplexing results when data is applied to the Enable Input ( $\overline{E}$ ) and the desired output is selected by A<sub>0</sub>-A<sub>3</sub>. The selected Output ( $\overline{O_0}$ - $\overline{O_1}$ 5) will follow the data at the Enable Input ( $\overline{E}$ ). All unselected outputs ( $\overline{O_0}$ - $\overline{O_1}$ 5) are HIGH.


- LATCH ENABLE INPUT (ACTIVE HIGH)
- **ENABLE INPUT (ACTIVE LOW)**
- **BUFFERED OUTPUTS (ACTIVE LOW)**


#### PIN NAMES

A<sub>0</sub>-A<sub>3</sub> EL 00-015 Address Inputs Enable Input (Active LOW)

Latch Enable Input

Outputs (Active LOW)





#### TRUTH TABLE


V<sub>DD</sub> = Pin 24 V<sub>SS</sub> = Pin 12

	ı	NPU <sup>-</sup>	ΓS									(	OUTP	UTS						
Ē	A <sub>0</sub>	Α1	A <sub>2</sub>	Α3	$\overline{O_0}$	01	$\overline{o_2}$	03	04	$\overline{o_5}$	$\overline{o_6}$	07	08	09	010	011	012	013	014	015
Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	н
L	Н	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	н
L	L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	Н	Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	Н	Н	Н	Н	L	Н	Н	Н	Η.	Н	Н	Н	Н	Н	Н	н
L	Н	L	Н	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	H.	н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	н
L	Ή	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Ή.
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	L	Н	Н	Н
L	Н	L	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

= HIGH Level = LOW Level

EL = HIGH

#### LOGIC DIAGRAM



V<sub>DD</sub> = Pin 24 V<sub>SS</sub> = Pin 12 O = Pin Number

#### FAIRCHILD CMOS • 4515B

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMITS	3	···					
SYMBOL	PARAME"	TER	V	'DD = 5	٧	V	OD = 10	) V	V	<sub>DD</sub> = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	XC			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600	μΑ	MAX	


### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	٧ <sub>[</sub>	OD = 10	O V	ا۷	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Barrier Balance A and B		260			95			65			
<sup>t</sup> PHL	Propagation Delay, $A_n$ to $\overline{O}_n$		260			95			65		ns	
tPLH	Propagation Delay, EL to On		260			95			65		ns	
<sup>t</sup> PHL	Fropagation Delay, EE to On		260			95			65		113	C <sub>L</sub> = 50 pF,
tPLH	Propagation Delay, E to On		200			70			50		ns	R <sub>I</sub> = 200 kΩ
<sup>t</sup> PHL	Tropagation Belay, E to On		200			70			50		113	Input Transition
<sup>t</sup> TLH	Output Transition Time		135			75			45		ns	Times ≤ 20 ns
<sup>t</sup> THL	Output Transition Time		135			75			45		115	1 1111es < 20 11s
t <sub>s</sub>	Set-Up Time, An to EL		60			20			15		ns	
th	Hold Time, An to EL		60			20		ų	15		113	
twEL	Minimum EL Pulse Width		60			20			15		ns	

#### NOTES:

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### **SWITCHING WAVEFORMS**



MINIMUM EL PULSE WIDTH AND SET-UP AND HOLD TIMES,  $\mathbf{A_n}$  TO EL

#### NOTE:

Set-up  $(t_s)$  and Hold  $(t_h)$  Times are shown as positive values but may be specified as negative values.

## UP/DOWN COUNTER


**DESCRIPTION** — The 4516B is an edge-triggered synchronous Up/Down 4-Bit Binary Counter with a Clock Input (CP), an active HIGH Count Up/Down Control Input (Up/ $\overline{Dn}$ ), an active LOW count Enable Input ( $\overline{CE}$ ), an asynchronous active HIGH Parallel Load Input (PL), four Parallel Inputs (P0-P3), four parallel Outputs (Q0-Q3), an active LOW Terminal Count Output ( $\overline{TC}$ ) and an overriding asynchronous Master Reset Input (MR).


Information on the Parallel Inputs ( $P_0$ - $P_3$ ) is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions except the Master Reset Input (MR) which must be LOW. When the Parallel Load Input (PL) and the Count Enable Input ( $\overline{CE}$ ) are LOW, the counter changes on the LOW-to-HIGH transition of the Clock Input (CP). The Count Up/Down Control Input (Up/ $\overline{Dn}$ ) determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, the Terminal Count Output ( $\overline{TC}$ ) is LOW when  $Q_0 = Q_1 = Q_2 = Q_3 = Q_$ 


- UP/DOWN COUNT CONTROL
- SINGLE CLOCK INPUT (L→H EDGE-TRIGGERED)
- ASYNCHRONOUS PARALLEL LOAD INPUT
- ASYNCHRONOUS MASTER RESET

#### MODE SELECTION TABLE

PL	UP/DN	CE	СР	MODE
Н	×	Х	Х	Parallel Load ( $P_n \rightarrow Q_n$ )
L	×	н	Х	No Change
L	L	L		Count Down, Binary
L	Н	L	7	Count Up, Binary








NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,

PIN NAMES PL Parallel Load Input (Active HIGH) Po-P3 Parallel Inputs Count Enable Input (Active LOW) Clock Pulse Input (L→H CP Edge-Triggered) Up/Dn Up/Down Count Control Input MR Master Reset Input TC Terminal Count Output (Active LOW)  $Q_0 - Q_3$ **Parallel Outputs** 

# LOGIC DIAGRAM



 $V_{DD}$  = Pin 16  $V_{SS}$  = Pin 8  $\bigcirc$  = Pin Number



 $\frac{\mathsf{PL}}{\overline{\mathsf{P}}} \ (\mathsf{Parallel} \ \mathsf{Load} \ \mathsf{Input}) - \mathsf{Asynchronously} \ \mathsf{Loads} \ \mathsf{P} \ \mathsf{into} \ \mathsf{Q}, \ \mathsf{Overriding} \ \mathsf{all} \ \mathsf{Other} \ \mathsf{Inputs} \\ \frac{\overline{\mathsf{P}}}{\overline{\mathsf{T}}} \ (\mathsf{Parallel} \ \mathsf{Input}) - \mathsf{Data} \ \mathsf{on} \ \mathsf{this} \ \mathsf{Pin} \ \mathsf{is} \ \mathsf{Asynchronously} \ \mathsf{Loaded} \ \mathsf{into} \ \mathsf{Q}, \ \mathsf{when} \ \mathsf{PL} \ \mathsf{is} \ \mathsf{HIGH} \ \mathsf{Overriding} \ \mathsf{all} \ \mathsf{Other} \ \mathsf{Inputs} \\ \overline{\mathsf{T}} \ (\mathsf{Toggle} \ \mathsf{Input}) - \mathsf{Forces} \ \mathsf{the} \ \mathsf{Q} \ \mathsf{Output} \ \mathsf{to} \ \mathsf{Synchronously} \ \mathsf{Toggle} \ \mathsf{when} \ \mathsf{a} \ \mathsf{HIGH} \ \mathsf{is} \ \mathsf{placed} \ \mathsf{on} \ \mathsf{this} \ \mathsf{Input}$ CP (Clock Pulse Input)
Q, Q (True and Complementary Outputs)

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMITS	S						
SYMBOL	PARAME	TER	V	'DD = 5	V	V	DD = 10	) V	V	DD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80	4	MIN, 25°C	
laa	Power	, AC			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20	^	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ NVI			150			300			600	μΑ	MAX	

Notes on following page

# FAIRCHILD CMOS • 4516B

AC CHARACTERISTICS AND SET-UP	REQUIREMENTS: Vnn as show	n. $V_{SS} = 0 \text{ V. } T_{\Lambda} = 25^{\circ} \text{C} \text{ (See Note 2)}$
-------------------------------	---------------------------	--


						LIMIT	3					
SYMBOL	PARAMETER	V	DD = 5	5 V	٧	OD = 10	) V	٧١	<sub>DD</sub> = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	ЙАХ	MIN	TYP	MAX		
<sup>t</sup> PLH			150	350		62	160		41	128		
tPHL	Propagation Delay, CP to Q <sub>n</sub>		150	350	1	59	160	1	39	128	ns	
t <sub>PLH</sub>	Propagation Delay, CP to TC		167	450		71	180		48	144	ns	
<sup>t</sup> PHL	Propagation Delay, CF to 1C		252	650		100	245		66	196	115	
<sup>t</sup> PLH	Propagation Delay, PL to Qn		170	325		70	150		45	120	ns	
<sup>t</sup> PHL	Tropagation Delay, 1 E to Qn		220	425		90	195		62	156	113	
<sup>t</sup> PLH	Propagation Delay, MR to Q <sub>n</sub> , TC		225	500		170	210		105	168	ns	
<sup>t</sup> PHL	Tropagation Belay, Witte Q <sub>h</sub> , Te		205	450		120	190		80	152	113	
<sup>t</sup> TLH	Output Transition Time		60	135	ĺ	31	75		23	45	ns	
<sup>t</sup> THL	Output Transition Time		65	135		25	75		18	45	113	C <sub>L</sub> = 50 pF,
twCP	CP Minimum Pulse Width	125	50		60	21		48	14		ns	R <sub>L</sub> = 200 kΩ
twPL	PL Minimum Pulse Width	150	60		60	21		48	16		ns	Input Transition
twMR	MR Minimum Pulse Width	150	60		60	30		48	20		ns	Times ≤ 20 ns
trec	MR Recovery Time	175	75		70	30		56	20		ns	
t <sub>rec</sub>	PL Recovery Time	150	62		60	24		48	17		ns	
t <sub>s</sub>	Set-Up Time, UP/DN to CP	325	145		140	55		110	38		ns	
<sup>t</sup> h	Hold Time, UP/DN to CP	. 0	-90		0	-35		0	-25		115	
t <sub>s</sub>	Set-Up Time, CE to CP	275	118		120	49		96	33		ns	
<sup>t</sup> h	Hold Time, CE to CP	0	-40		0	-15		0	-10		113	
t <sub>s</sub>	Set-Up Time, P <sub>n</sub> to PL	70	29		30	11		24	8.		ns	
<sup>t</sup> h	Hold Time, P <sub>n</sub> to PL	0	-40		0	-20		0	-20		113	
fMAX	Input Clock Frequency (Note 3)	2	5		5	12		6	15		MHz	

NOTES:


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

<sup>3.</sup> For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at  $V_{DD}$  = 15 V.

# **SWITCHING WAVEFORMS**



# MINIMUM CP WIDTH, SET-UP AND HOLD TIMES, CE TO CP AND UP/DN TO CP



MINIMUM PL AND MR PULSE WIDTH, RECOVERY TIME FOR PL AND MR, AND SET-UP AND HOLD TIMES,  ${\bf P}_{\bf n}$  TO PL

NOTE:

Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4518B

# **DUAL 4-BIT DECADE COUNTER**

**DESCRIPTION** - The 4518B is a Dual 4-Bit Internally Synchronous BCD Counter. Each counter has both an active HIGH Clock Input (CP0) and an active LOW Clock Input (CP1), buffered Outputs from all four bit positions (Q<sub>0</sub>-Q<sub>3</sub>) and an active HIGH overriding asynchronous Master Reset Input (MR).

The counter advances on either the LOW-to-HIGH transition of the  $CP_0$  Input if  $\overline{CP}_1$  is HIGH or the HIGH-to-LOW transition of the CP<sub>1</sub> Input if CP<sub>0</sub> is LOW (see the Truth Table). Either Clock Input (CP0, CP1) may be used as the Clock Input to the counter and the other Clock Input may be used as a Clock Inhibit Input.

A HIGH on the Master Reset Input (MR) resets the counter (Q<sub>0</sub>-Q<sub>3</sub> = LOW) independent of the Clock Inputs (CP<sub>0</sub>, CP<sub>1</sub>).

- TYPICAL COUNT FREQUENCY OF 10 MHz AT VDD = 10 V
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION
- ASYNCHRONOUS ACTIVE HIGH MASTER RESET
- BUFFERED OUTPUTS FROM ALL FOUR BIT POSITIONS
- **FULLY SYNCHRONOUS COUNTING**

# **TRUTH TABLE**


CP <sub>0</sub>	CP <sub>1</sub>	MR	MODE
	Н	L	Counter Advances
L		L	Counter Advances
1	Х	L	No Change
X		L	No Change
	L	L	No Change
Н	1	L	No Change
Х	Х	H	Reset (Asynchronous)


= Don't Care = LOW Level


= HIGH Level


Positive-Going Transition

Negative-Going Transition









The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package,

# **PIN NAMES**

CPOa, CPOb

Clock Input (L → H (Triggered)

CP<sub>1a</sub>, CP<sub>1b</sub> Clock Input (H → L Triggered)

MRa, MRh  $Q_{0a}-Q_{3a}$  $Q_{0b} - Q_{3b}$ 

Master Reset Inputs Outputs Outputs

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


				LIMITS										
SYMBOL	PARAME	TER	V	'DD = 5	5 V	>	DD = 1	0 V	٧	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
OTWIDOL	TANAME	,	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONTIS	I LIVIT	TEST CONDITIONS
	Quiescent	×0			20			40			80		MIN, 25°C	
1	Power	xc			150			300			600	μΑ	MAX	All inputs at 0 V
IDD	Supply	хм			5			10			20		MIN, 25°C	or V <sub>DD</sub>
	Current	NIVI			150			300			600	μΑ	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $F_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	٧	DD = 5	٥V	٧	OD = 1	0 V	V	DD = '	15 V	UNITS	TEST CONDITIONS
3 TWBOL	FANAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONTIS	1E31 CONDITIONS
<sup>t</sup> PLH	Propagation Delay, CP <sub>0</sub> or CP <sub>1</sub>		220	480		95	210		60	168		
<sup>t</sup> PLH	to Q <sub>n</sub>		220	480		95	210		60	168	ns	CL = 50 pF,
<sup>t</sup> PHL	Propagation Delay, MR to Q <sub>n</sub>		220	480		90	210		60	168	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> TLH	Output Transition Time		65	135		35	70		25	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		65	135		35	70		25	45	115	Times ≤ 20 ns
t <sub>w</sub> MR	MR Minimum Pulse Width	180	70		70	30		56	20		ns	
t <sub>w</sub> CP	CP <sub>0</sub> or CP <sub>1</sub> Minimum Pulse Width	275	120		120	50		96	35		ns	
<sup>t</sup> rec	MR Recovery Time	40	15		25	5		20	0		ns	
t <sub>s</sub>	Set-Up Time, CP <sub>0</sub> to CP <sub>1</sub>	275	130		125	57		100	40		ns	
t <sub>s</sub>	Set-Up Time, CP <sub>1</sub> to CP <sub>0</sub>	275	130		125	57		100	40		ns	
f <sub>MAX</sub>	Input Count Frequency (Note 3)	2	4		4	10		5	12		MHz	

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \(\mu\)s at V<sub>DD</sub> = 5 V, 4 \(\mu\)s at V<sub>DD</sub> = 10 V, and 3 \(\mu\)s at V<sub>DD</sub> = 15 V.

# **SWITCHING WAVEFORMS**



 $\underline{\hspace{1cm}} \underline{\hspace{1cm}} \text{MINIMUM PULSE WIDTHS FOR} \\ \text{CP}_0, \underline{\hspace{1cm}} \text{CP}_1 \text{ AND MR AND MR RECOVERY TIME}$ 

SET-UP TIMES, CPO TO CP1 AND CP1 TO CPO


**CONDITIONS:**  $\overline{CP_1}$  = HIGH and the device triggers on a LOW-to-HIGH transition at CP<sub>0</sub>. The timing also applies when CP<sub>0</sub> = LOW and the device triggers on a HIGH-to-LOW transition at  $\overline{CP_1}$ .


NOTE:


Set-up and Hold Times are shown as positive values but may be specified as negative values.


# 7

# TYPICAL ELECTRICAL CHARACTERISTICS









# 4520B

# **DUAL 4-BIT BINARY COUNTER**

**DESCRIPTION** — The 4520B is a Dual 4-Bit Internally Synchronous Binary Counter. Each counter has both an active HIGH Clock Input ( $CP_0$ ) and an active LOW Clock Input ( $CP_1$ ), buffered Outputs from all four bit positions ( $Q_0$ - $Q_3$ ) and an active HIGH overriding asynchronous Master Reset Input (MR).

The counter advances on either the LOW-to-HIGH transition of the  $CP_0$  Input if  $\overline{CP}_1$  is HIGH or the HIGH-to-LOW transition of the  $\overline{CP}_1$  Input if  $CP_0$  is LOW (see the Truth Table). Either Clock Input ( $CP_0$ ,  $\overline{CP}_1$ ) may be used as the Clock Input to the counter and the other Clock Input may be used as a Clock Inhibit Input.


A HIGH on the Master Reset Input (MR) resets the counter (Q<sub>0</sub>-Q<sub>3</sub> = LOW) independent of the Clock Inputs (CP<sub>0</sub>,  $\overline{CP}_1$ ).


- TYPICAL COUNT FREQUENCY OF 10 MHz AT VDD = 10 V
- TRIGGERED ON EITHER A LOW-TO-HIGH OR A HIGH-TO-LOW TRANSITION
- ASYNCHRONOUS ACTIVE HIGH MASTER RESET
- BUFFERED OUTPUTS FROM ALL FOUR BIT POSITIONS
- FULLY SYNCHRONOUS COUNTING

#### TRUTH TABLE

CP <sub>0</sub>	CP <sub>1</sub>	MR	MODE
	Н	L	Counter Advances
L		L	Counter Advances
1	Х	L	No Change
Х		L	No Change
	L	L	No Change
Н	1	L	No Change
Х	Х	Н	Reset (Asynchronous)

X = Don't Care
L = LOW Level
H = HIGH Level
—= Positive-Going Transition
== Negative-Going Transition





# FAIRCHILD CMOS • 4520B

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMITS	S						
SYMBOL	PARAME	TER	ν	'DD = 5	iν	V	DD = 1	0 V	٧	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
OTMBOL	TATIANLE		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	ICIVIF	1EST CONDITIONS
	Quiescent	хс			20			40			80		MIN, 25°C	
la a	Power	_^_			150			300			600	μΑ	MAX	All inputs at 0 V
IDD	Supply	хм			5			10			20		MIN, 25°C	or V <sub>DD</sub>
	Current	Aivi			150			300			600	μΑ	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$  (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	VI	DD = 1	0 V	٧ı	OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, CP <sub>0</sub> or $\overline{\text{CP}}_1$		220	480		95	210		60	168		
<sup>t</sup> PHL	to Q <sub>n</sub>		220	480		95	210		60	168	ns	
<sup>t</sup> PHL	Propagation Delay, MR to Qn		220	480		90	210		60	168	ns	
t <sub>RLH</sub>	Output Transition Time		65	135		35	70		25	45		
<sup>t</sup> THL	Output Transition Time		65	135		35	70		25	45	ns	$C_L = 50  pF$ ,
t <sub>w</sub> MR	MR Minimum Pulse Width	180	70		70	30		56	20		ns	R <sub>L</sub> = 200 kΩ
t <sub>w</sub> CP	CP <sub>0</sub> or CP <sub>1</sub> Minimum Pulse Width	275	120		120	50		96	35		ns	Input Transition
<sup>t</sup> rec	MR Recovery Time	40	15		25	5		20	0		ns	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, CP <sub>0</sub> to CP <sub>1</sub>	275	130		125	57		100	40		ns	
t <sub>s</sub>	Set-Up Time, CP <sub>1</sub> to CP <sub>0</sub>	275	130		125	57		100	40		ns	
fMAX	Input Count Frequency (Note 3)	2	4		4	10		5	12		MHz	

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.

# SWITCHING WAVEFORMS



 $\underline{\phantom{M}}$  MINIMUM PULSE WIDTHS FOR CP0, CP1 AND MR AND MR RECOVERY TIME




SET-UP AND HOLD TIMES, CP0 TO CP1 AND CP1 TO CP0


when CP0 = LOW and the device triggers on a HIGH-to-LOW transition at  $\overline{\text{CP}}_1$ .


NOTE:


Set-up and Hold Times are shown as positive values but may be specified as negative values.

# TYPICAL ELECTRICAL CHARACTERISTICS









# 4521B

# .. cK 24-STAGE BINARY COUNTER

GENERAL DESCRIPTION - The 4521B is a timing circuit consisting of an on-chip oscillator circuit and a 24-stage binary ripple counter. The device has two Oscillator Inputs (I<sub>1</sub> and I<sub>2</sub>) and two Oscillator Outputs (O<sub>1</sub> and O<sub>2</sub>), Source Connections to the n-channel and p-channel transistors of the oscillator circuit (S<sub>N</sub> and S<sub>P</sub>), a Master Reset Input (MR) and Data Outputs from the last seven stages of the 24-stage Ripple Counter (Q<sub>17</sub>-Q<sub>23</sub>).

The 4521B, as shown in the Block Diagram, may be used with either an external crystal oscillator circuit, an external RC oscillator circuit, or external clock input. Oscillator Output, O2, is available for driving additional external loads. The oscillator circuit may be made less sensitive to variations in the power supply voltage by adding external resistors R<sub>1</sub> and R<sub>2</sub> (See Block Diagram). If these external resistors are not required, Source Connection Sp must be tied to VDD and Source Connection SN must be tied to V<sub>SS</sub>.

The 24-Stage Ripple Counter advances on the HIGH-to-LOW transition of the clock input with parallel Data Outputs (Q<sub>17</sub>-Q<sub>23</sub>) from the last seven stages available.

A HIGH on the Master Reset Input (MR) clears all counter stages, forcing all Parallel Data Outputs (Q<sub>17</sub>-Q<sub>23</sub>) LOW and disables the oscillator circuit, independent of all other inputs. This allows for very low standby power dissipation.

- ON-CHIP CRYSTAL OSCILLATOR CIRCUIT OR ON-CHIP RC OSCILLATOR CIRCUIT OR **EXTERNAL CLOCK INPUT**
- MASTER RESET INPUT CLEARS ALL COUNTER STAGES AND DISABLES OSCILLATOR CIRCUIT FOR LOW STANDBY POWER
- **EXTERNAL SOURCE CONNECTIONS FOR IMPROVED TIMING STABILITY**
- OSCILLATOR OUTPUT AVAILABLE FOR DRIVING EXTERNAL LOADS
- MASTER RESET INPUT FACILITATES DIAGNOSTICS

## **PIN NAMES**

 $I_1, I_2$ Oscillator Inputs


 $s_{P}$ Source Connection-to-p-channel transistor


Source Connection-to-n-channel transistor

s'<sub>N</sub> MR Master Reset Input

Oscillator Outputs

O<sub>1</sub>, O<sub>2</sub> O<sub>17</sub>-O<sub>23</sub> **Data Outputs** 





# 4522B • 4526B

# PROGRAMMABLE 4-BIT BCD/BINARY DOWN COUNTER

**GENERAL DESCRIPTION** — The 4522B/4526B is a synchronous Programmable 4-Bit-BCD/Binary Down Counter with an active HIGH and an active LOW Clock Input ( ${\rm CP_0}$ ,  $\overline{{\rm CP_1}}$ ), an asynchronous Parallel Load Input (PL), four Parallel Inputs ( ${\rm P_0\text{-}P_3}$ ), a Carry Forward Input (CF), four buffered Parallel Outputs ( ${\rm Q_0\text{-}Q_3}$ ), a Terminal Count Output (TC) and an overriding asynchronous Master Reset Input (MR).

Information on the Parallel Inputs  $(P_0\cdot P_3)$  is loaded into the counter while the Parallel Load Input (PL) is HIGH, independent of all other input conditions except Master Reset Input (MR) which must be LOW. When the Parallel Load Input (PL) and the active LOW Clock Input  $(\overline{CP}_1)$  are LOW, the counter advances on a LOW-to-HIGH transition of the active HIGH Clock Input (CP $_0$ ). When the Parallel Load Input (PL) is LOW and the active HIGH Clock Input (CP $_0$ ) is HIGH, the counter advances on a HIGH-to-LOW transition of the  $\overline{CP}_1$  Input. The Terminal Count Output (TC) is HIGH when the counter is in the zero state (Q $_0$  = Q $_1$  = Q $_2$  = Q $_3$  = LOW) and the Carry Forward Input (CF) is HIGH. A HIGH on the Master Reset Input (MR) resets the counter (Q $_0$ -Q $_3$  = LOW) independent of other input conditions.

- FULLY SYNCHRONOUS PROGRAMMABLE BCD/BINARY DOWN COUNTER
- CLOCK INPUT EITHER HIGH-TO-LOW OR LOW-TO-HIGH EDGE-TRIGGERED
- ASYNCHRONOUS MASTER RESET
- CASCADABLE
- ASYNCHRONOUS PARALLEL LOAD

# **PIN NAMES**

PL Parallel Load Input

P<sub>0</sub>-P<sub>3</sub>

Parallel Inputs

CF

Carry Forward Input

CP<sub>0</sub>

Clock Input (L→H Edge-Triggered) Clock Input (H→L Edge-Triggered)

CP<sub>1</sub>

Asynchronous Master Reset Input

TC

Terminal Count Output


 $Q_0 - Q_3$ 

**Buffered Outputs** 

# MODE SELECTION TABLE

MR	PL	CP <sub>0</sub>	CP <sub>1</sub>	MODE
Н	×	X	X	RESET (ASYNCHRONOUS)
L	Н	X	X	PRESET (ASYNCHRONOUS
L	L		Н	NO CHANGE
L	L	L	~	NO CHANGE
L	L	~	X	NO CHANGE
L	L	X		NO CHANGE
L	L		L	COUNTER ADVANCES
L	L	Н	7	COUNTER ADVANCES


- X = DON'T CARE
- L = LOW LEVEL
- ✓= POSITIVE · GOING TRANSITION
- \= NEGATIVE · GOING TRANSITION




The Flatpak version has the same pinouts (Connection Diagram) as the


Dual In-line Package.








LOGIC EQUATION FOR TERMINAL COUNT  $TC = CF \bullet \overline{Q}_0 \bullet (\overline{Q_1 + Q_2 + Q_3})$ 



# 4526 LOGIC DIAGRAM



# FAIRCHILD CMOS • 4522B/4526B

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V (Note 1)}$ 

							LIMIT	S						
SYMBOL	PARAMETE	R		OD = 5	٧	٧	D = 1	0 V	٧	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	All inputs
1	Power	_ ^C			150			300			600	μΑ		at 0 V or V <sub>DD</sub>
'DD	Supply	XM			5			10			20		MIN, 25°C	
	Current	AIVI			150			300			600	$\mu$ A	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = $25^{\circ}$ C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V .	٧ <sub>t</sub>	DD = 1	0 V	. V <sub>E</sub>	D = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, CP <sub>0</sub> or		220			95			60		ns.	
<sup>t</sup> PHL	CP₁ to Qn		220			95			60		ns	
tPLH	Propagation Delay, CP <sub>0</sub> or		240			105			66		ns	
t <sub>PHL</sub>	CP₁ to TC		240			105			66		ns	
<sup>t</sup> PLH	Propagation Delay, CF		200			85			53	-	ns	
<sup>t</sup> PHL	to TC		200			85			53		ns	
t <sub>PLH</sub>	Propagation Delay, PL		220			90			65		ns	
<sup>t</sup> PHL	to Q <sub>n</sub>		220			90			65		ns	
t <sub>PHL</sub>	Propagation Delay, MR to Qn		220			95			60		ns	
<sup>t</sup> TLH	Output Transition		65			25			18		ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> THL	Time		65			25			18		ns	R <sub>1</sub> = 200 kΩ
t <sub>rec</sub>	MR Recovery Time		15			5			0		ns	Input Transition
t <sub>w</sub> MR	MR Minimum Pulse Width		70			30			20		ns	Times ≤ 20 ns
	PL Recovery Time		15			5			0		ns	
t <sub>rec</sub> t <sub>w</sub> PL t <sub>w</sub> CP	PL Minimum Pulse Width		70			30			20		ns	
t <sub>w</sub> CP	CP Minimum Pulse Width		120			50			35		ns	
t <sub>s</sub>	Set-Up Time, CF to CLOCK		150			50			35		ns	
th	Hold Time, CF to CLOCK		100			40			25		ns	
$\frac{t_h}{t_s}$	Set-Up Time, P <sub>n</sub> to PL		30			15			10		ns	
th	Hold Time, P <sub>n</sub> to PL		25			10			5		ns	
th	Hold Time, CP <sub>0</sub> to CP <sub>1</sub>		130			57			40		ns	
th	Hold Time, CP <sub>1</sub> to CP <sub>0</sub>		130			57			40		ns	
f <sub>MAX</sub>	Input Count Frequency (Note 3)		4			10			12		MHz	


<sup>1.</sup> Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


4. It is recommended that input rise and fall times to the Clock input be less than 15 \(\mu\)s at V<sub>DD</sub> = 5 V, 4 \(\mu\)s at V<sub>DD</sub> = 10 V, and 3 \(\mu\)s at V<sub>DD</sub> = 15 V.  $V_{DD} = 15 V.$ 

# **SWITCHING WAVEFORMS**




MIMIMUM  $\mathrm{CP}_0$ , PL AND MR PULSE WIDTH, RECOVERY TIME FOR PL AND MR, AND SET-UP AND HOLD TIMES,  $\mathrm{P}_n$  TO PL

 $\begin{array}{ll} \hline \textbf{CONDITIONS.CP}_1 = \texttt{LOW} \text{ and the device triggers on a} \\ \texttt{LOW-to-HIGH transition at CP}_0. \text{ The timing also applies} \\ \text{when CP}_0 = \texttt{HIGH} \text{ and the device triggers on a HIGH-to-LOW transition at CP}_1. \text{ MR} = \texttt{PL} = \texttt{LOW}. \\ \end{array}$ 




HOLD TIMES,  $CP_0$  TO  $\overline{CP_1}$  AND  $\overline{CP_1}$  TO  $CP_0$ 



SET UP AND HOLD TIMES, CF TO CPO

 $\begin{array}{ll} \textbf{CONDITIONS}.\overline{CP}_1 = LOW \text{ and the device triggers on a} \\ LOW-to-HIGH \text{ transition at } CP_0. \text{ The timing also applies} \\ \text{when } CP_0 = \text{HIGH} \text{ and the device triggers on a HIGH-to-LOW transition at } \overline{CP}_1. \\ \end{array}$ 

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.



# 4527B

# ELIMINARY **BCD RATE MULTIPLIER**

DESCRIPTION - The 4527B is a BCD Rate Multiplier with an active LOW Count Enable Input (CE), and active LOW Q Output Enable Input  $(\overline{E_Q})$ , and active LOW Output Enable Input  $(\overline{E})$ , a Clock Input (CP), four Mode Select Inputs  $(S_Q-S_3)$ , a Preset to Nine Input  $(P_Q)$ , an asynchronous Master Reset Input (MR), an active LOW Count Enable Output  $(\overline{O_{CE}})$ , a Carry Output  $(Q_Q)$  and True and Complementary Data Outputs (Q, Q).

When the Master Reset (MR), the Preset to Nine (Pg) and the Count Enable (CE) Inputs are LOW, the internal Synchronous 4-Bit Decade Counter triggers on a LOW-to-HIGH transition at the Clock Input (CP). As shown in the Truth Table, information present on the Mode Select Inputs ( $S_0$ - $S_3$ ) determines the output pulse rate at the Data Outputs (Q and  $\overline{Q}$ ). For example, if  $S_3$ = $S_0$ =LOW and  $S_1$ = $S_2$ =HIGH, there will be output pulses at the Data Outputs (Q and Q) for every ten input pulses at the Clock Input (CP). Data outputs (Q and  $\overline{Q}$ ) are synchronized with the HIGH-to-LOW transition at the Clock Input (CP). When the Count Enable Input (CE) is HIGH the internal BCD Decade Counter is disabled and no change occurs in the state of the counter.

With the Q Output Enable Input  $(\overline{E_Q})$  LOW, a HIGH on the Output Enable Input  $(\overline{E})$  forces Data Output Q LOW and Complementary Data Output  $\overline{Q}$  HIGH, independent of all other input conditions. A HIGH on the Q Output Enable Input  $\overline{E_Q}$  forces the Data Output Q HIGH, independent of all other

The Carry Output (Qg) goes HIGH when the two most significant bits of the internal BCD Counter are HIGH and provides one output pulse for every ten input pulses at the Clock Input (CP). The Count Enable Output  $(\overline{O_{CE}})$  goes LOW when either the Count Enable Input  $(\overline{CE})$  is HIGH or the Carry Output  $(Q_0)$  is LOW and provides one output pulse for every ten input pulses at the Clock Input (CP).

With Mode Select Input S $_3$  LOW, a HIGH on the Master Reset Input (MR) resets the two least significant bits of the internal BCD Counter and forces Data Output  $\underline{0}$  LOW, Complementary Data Output  $\overline{O}$  HIGH, Carry Output  $Q_0$  HIGH and Count Enable Output  $\overline{O}_{CE}$  LOW, independent of Clock Input, CP, Count Enable Input  $\overline{CE}$  and Mode Select Inputs  $S_0$ - $S_2$ . With Mode Select Input  $S_3$  HIGH, a HIGH on the Master Reset Input (MR) resets the two least significant bits of the internal BCD Counter and forces Carry Output  $Q_0$  HIGH and Count Enable Output  $\overline{O}_{CE}$  LOW and provides 10 output pulses at the Data Outputs (Q and  $\overline{Q}$ ) for every 10 input pulses at the Clock Input (CP) independent of Mode Select Inputs S<sub>0</sub>-S<sub>2</sub>.

A HIGH on the Preset to Nine Input (PQ) resets the two least significant bits and sets the two most Significant bits of the internal BCD Counter and forces Data Output <u>O</u>LOW, Complementary Data Output <u>O</u> HIGH, Carry Output O<sub>S</sub> LOW and Count Enable Output <del>O</del>CE HIGH independent of the Clock (CP), Count Enable (CE) and Master Reset (MR) inputs.

4527B applications include performance of arithmetic operations, solution of algebraic and differential equations, generation of logrithms and trigonometric functions A/D and D/A conversion, and frequency synthesis.

- INTERNAL SYNCHRONOUS COUNTERS
- COUNT ENABLE AND OUTPUT ENABLE INPUTS
- TRUE AND COMPLEMENTARY OUTPUTS SYNCHRONIZED WITH THE HIGH-TO-LOW TRANSITION AT THE CLOCK INPUT
- **EASY CASCADING**
- MASTER RESET AND PRESET TO NINE INPUTS


₫

PIN NAMES	
CE	Count Enable Input (Active LOW)
ĒQ Ē	Q Output Enable Input (Active LOW)
Ē	Output Enable Input (Active LOW)
CP	Clock Input (L→H Triggered)
s <sub>0</sub> -s <sub>3</sub>	Mode Select Inputs
P <sub>9</sub>	Preset to Nine Input
MR	Master Reset Input
OCE	Count Enable Output (Active LOW)
$\alpha_9$	Carry Output

Complementary Data Output (Active LOW)

Data Output

## LOGIC SYMBOL



V<sub>DD</sub> = PIN 16 VSS = PIN 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# **FAIRCHILD CMOS • 4527B**

# TRUTH TABLE

				INPUTS		OUTPUTS										
										OUTPUT LOGIC LEVEL OR NUMBER OF OUTPUT PULSES						
s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	NUMBER OF CLOCK PULSES ON INPUT CP	CE	Ē	EΩ	MR	P <sub>9</sub>	Q	ā	Ω9	OCE			
L	L	L	L	10	L	L	L	L	L	L	Н	1	1			
L	L	L	Н	10	L	L	L	L	L	1	1	1	1			
L	L	Н	L	10	L	L	L	L	L	2	2	1	1			
L	L	Н	Н	10	L	L	L	L	L	3	3	1	1			
L	Н	L	L	10	L	L	L	L	L	4	4	1	1			
L	Н	L	Н	10	L	L	L	L	L	5	5	1	1			
L	Н	Н	L	10	L	L	L	L	L	6	6	1	1			
L	Н	Н	Н	10	L	L.	L	L	L	7	7	1	1			
Н	L	L	L	10	L	L	L	L	L	8	8	1	1			
Н	L	L	Н	10	L	L	L	L	L	9	9	1	1			
Н	L	Н	L	10	L	L	L	L	L	8	8	1	1			
Н	L	Н	Н	10	L	L	L	L	L	9	9	1	1			
Н	Н	L	L	10	L	L	L	L	L	8	8	1	1			
Н	Н	L	Н	10	L	L	L	L	L	9	9	1	1 .			
Н	Н	Н	L	10	L	L	L	L	L	8	8	1	1			
Н	Н	Н	Н	10	L	L	L	L	L	9	9	1	1			
Х	Х	Х	Х	10	Н	L	L	L	L	*	*	*	*			
X	Х	Х	Х	10	L	Н	L	L	L	L	Н	1	1			
Х	Χ	Χ	Χ	10	L	L	Н	L	L	н	**	1	1			
Н	Х	Х	Х	10	L	L	L	Н	L	10	10	Н	L			
L	Χ	X	Х	10	L	L	L	Н	L	L	Н	Н	L			
×	Χ	Χ	Χ	10	L	L	L	L	Н	L	Н	L	Н			

L = LOW level

H = HIGH level

X = Don't Care

<sup>\*</sup> Output Logic Level Depends upon the Internal State of the Counter

<sup>\*\*</sup> Output is the same as the first 16 lines of the Truth Table with the number of Output pulses depending upon the logic levels at inputs  $S_0$ - $S_3$ 

# 4528B DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR

DESCRIPTION - The 4528B is a Dual Retriggerable Resettable Monostable Multivibrator. Each Multivibrator has an active LOW Input (10), an active HIGH Input (11), an active LOW Clear Direct Input  $(\overline{C_D})$ , an Output (Q), its Complement  $(\overline{Q})$  and two pins for connecting the external timing components  $(C_{ext}, C_{ext}/R_{ext})$ . An external timing capacitor must be connected between  $C_{ext}$  and  $C_{ext}/R_{ext}$  and an external resistor must be connected between  $C_{ext}/R_{ext}$  and  $V_{DD}$ .

A HIGH-to-LOW transition on the  $\overline{l_0}$  Input when the  $l_1$  Input is LOW or a LOW-to-HIGH transition on the  $l_1$  Input when the  $\overline{l_0}$  Input is HIGH produces a positive pulse (L $\rightarrow$ H $\rightarrow$ L) on the Q Output and a negative pulse  $(H \to L \to H)$  on the  $\overline{Q}$  Output if the Clear Direct Input  $(\overline{C_D})$  is HIGH. A LOW on the Clear Direct Input  $(\overline{C_D})$  forces the Q Output LOW, the  $\overline{Q}$  Output HIGH and inhibits any further pulses until the Clear Direct Input  $(\overline{C_D})$  is HIGH.

- RECOMMENDED OPERATING VOLTAGE, V $_{DD}$  = 4.5 TO 15 V TYPICAL OUTPUT PULSE WIDTH VARIATION  $\pm$  3% AT V $_{DD}$  = 15 V FROM DEVICE TO
- TYPICAL OUTPUT PULSE WIDTH STABILITY ± 1% OVER -40°C TO +85°C TEMPERATURE
- TANGE AT  $V_{DD}$  = 10 V TYPICAL OUTPUT PULSE WIDTH STABILITY ± 1% AT  $V_{DD}$  = 10 V ±0.25 V RESETTABLE TRIGGER ON EITHER A HIGH-TO-LOW TRANSITION ON  $\tilde{I}_0$  OR A LOW-TO-HIGH TRANSITION ON  $\tilde{I}_0$  OR  $\tilde{I}_0$  O SITION ON I1
- COMPLEMENTARY OUTPUTS AVAILABLE
- BROAD TIMING RESISTOR RANGE, 5 k $\Omega$  TO 2 M $\Omega$
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE WITH A WIDE 26 ns TO ∞ RANGE

# PIN NAMES

 $\overline{I_{0a}}$ ,  $\overline{I_{0b}}$ l<sub>1a</sub>, l<sub>1b</sub> CDa, CDb Input (H→L Triggered) Input (L→H Triggered)

 $Q_a, Q_b$ 

Clear Direct (Active LOW) Input

 $\overline{Q_a}$ ,  $\overline{Q_b}$ C<sub>exta</sub>, C<sub>extb</sub> Cext/Rexta, Cext/Rextb Complimentary (Active LOW) Output **External Capacitor Connections** External Capacitor/Resistor Connections

## TRUTH TABLE

Ī <sub>0</sub>	11	C <sub>D</sub>	OPERATION
H→L	L	Н	Trigger
н	L→H	Н	Trigger
×	×	L	Reset


= HIGH Level


= LOW Level

L = HIGH-to-LOW Transition

L→H = LOW-to-HIGH Transition

= Don't Care





The Flatpak version has the same

pinouts (Connection Diagram) as the

Dual In-line Package.

### OPERATING RULES

# Timina


- 1. An external resistor ( $R_t$ ) and external capacitor ( $C_t$ ) are required as shown in the Logic Diagram. The value of  $R_t$  may vary from 5 k $\Omega$  to 2 M $\Omega$ .
- 2. The value of C<sub>t</sub> may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V<sub>DD</sub>/R<sub>t</sub> the timing diagrams may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 2 (14) and the (-) terminal to pin 1 (15), Pin 2 (14) will remain positive with respect to pin 1 (15).
- 4. The output pulse width can be determined from the pulse width versus C+ or R+ graphs (Figures 1 and 2).
- 5. To obtain variable pulse width by remote trimming, the following circuit is recommended:



- 6. Under any operating condition, C<sub>t</sub> and R<sub>t</sub> (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- V<sub>DD</sub> and ground wiring should conform to good high frequency standards so that switching transients on V<sub>DD</sub> and ground pins do not cause
  interaction between one shots. Use of a 0.01 to 0.1 μF bypass capacitor between V<sub>DD</sub> and ground located near the 4528B is recommended.
- 8. To minimize noise problems, it is recommended that pin 1 and pin 15 be tied externally to V<sub>SS</sub>.

# Triggering

- 1. The minimum negative pulse width into  $\overline{l_0}$  is 32 ns at  $V_{DD}$  = 10 V and the minimum positive pulse width into  $l_1$  is 32 ns at  $V_{DD}$  = 10 V.
- 2. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during a quasi-stable state, input latching is used to inhibit retriggering. The device does not retrigger if an additional trigger input occurs while the capacitor is discharging in response to the initial trigger input.



3. An overriding active LOW level Clear Direct (CD) is provided on each multivibrator. By applying a LOW to the CD, any timing cycle can be terminated or any new cycle inhibited until the LOW Clear Input is removed. Trigger inputs will not produce spikes in the output when the Clear Direct Input is held LOW. A new cycle initiated less than 200 ns after removal of a Clear Direct Input (CD) will not have a standard output pulse width.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (see Note 4)

							LIMIT	-S							
SYMBOL	SYMBOL PARAMET		,	√ <sub>DD</sub> = !	5 V	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		•		
	Quiescent	· · ·			20			40			80		MIN. 25° C	Cext/Rext = V <sub>DD</sub>	
	Power	xc			150			300			600	μΑ	MAX	All other inputs	
IDD	Supply	\/N4			5			10			20		MIN. 25° C	at 0 V or V <sub>DD</sub>	
	Current	XM			150			300			600	μΑ	MAX		

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 3)

						LIMIT	S		,			
SYMBOL	PARAMETER	\	/ <sub>DD</sub> = 5	5 V	,	V <sub>DD</sub> =	10 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN		MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>PLH</sub>	Data To to Q		205	335		90	130		60	104		
<sup>t</sup> PHL	Propagation Delay, $\frac{10}{10}$ to $\overline{0}$		205	335		90	130		60	104	ns	
<sup>t</sup> PLH	Propagation Delay,		205	335		90	130		60	104	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> =
<sup>t</sup> PHL	I <sub>1</sub> to Q		205	335		90	130		60	104	115	200 kΩ, Input Tran- sition Times ≤ 20 ns
t PLH	Propagation Delay, $\overline{C_D}$ to $\overline{Q}$		145	230		60	85		40	68	ns	$R_t = 5 k\Omega \text{ to } 2 M\Omega$
<sup>t</sup> PHL	CD to Q		145	230		60	85		40	68	113	Any C <sub>t</sub>
tTLH	Output Transition Time		70	135		32	70		22	45	ns	
<sup>t</sup> THL	Output Transition Time		70	135		32	70		22	45	113	
t <sub>rec</sub>	CD Recovery Time (Note 1)	-50	-90		-20	-37		0	-25		ns	
twO	TO Minimum Pulse Width (LOW)	70	45		32	24		26	20		ns	
t <sub>w</sub> l <sub>1</sub> t <sub>w</sub> C <sub>D</sub>	I <sub>1</sub> Minimum Pulse Width (HIGH)	70	45		32	24		26	20		ns	
$t_WC_D$	CD Minimum Pulse Width	65	45		32	26		26	21		ns	
t <sub>w</sub> Q	Q Minimum Output Pulse Width		300	500	L	200	400	<u></u>	150	300	ns	
·W	·		T				= 15 p					
$t_{W}^{Q}$	Q Output Pulse Width	4.35	6.25	8 F	4 R <sub>t</sub> = 10	5.3 kΩ, C <sub>t</sub>	6.6 = 1000	pF	5	6	μs	
	Change in Q Output Pulse Width		±2	±10	<u> </u>	±1	±7		±1	±5	%	
Δι	over Temperature				TA=	– <b>40</b> ° C	to +85	°C				
Δt	Change in Q Output Pulse Width		±2	±4		±1	±2		± 1	±2	%	
Δι	over V <sub>DD</sub>	VD	D = 5 V	±.25 V	$V_{DD}$	= 10 V	±.25 V	V <sub>DD</sub> =	15 V :	± 25 V		
t <sub>s</sub>	Set-Up Time, $\overline{C_D}$ to $\overline{I_0}$ or $I_1$ (To prevent change in output)	20	5		-25	- 45		-25	-35		ns	
R <sub>t</sub>	External Timing Resistor Any VDD				5		2000				kΩ	
Ct	External Timing Capacitor		L		l'	No Lim	its			1	μF	1

# Notes:

- 1. The 4528B device does not retrigger if an additional trigger input occurs while the capacitor is discharging in response to the initial trigger input.


- A new cycle initiated less than 200 ns after removal of a Clear Direct Input ( $\overline{\mathbb{C}_D}$ ) will not have a standard output pulse width.

  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  Additional D. C. Characteristics are listed in this section under Fairchild 4000B Series CMOS Family Characteristics.

  To minimize power dissipation unused multivibrators should have the Cextl Rext Connection tied to VDD, the Cext Connection tied to  $\rm V_{SS}$  and all other inputs tied to either  $\rm V_{DD}$  or  $\rm V_{SS}.$
- 6. It is recommended that Input Rise and Fall Times to inputs To and In be less than 15  $\mu$ s at  $V_{DD} = 5V$ ,  $4 \mu$ s at  $V_{DD} = 10V$  and  $3 \mu$ s at  $V_{DD} = 15V$ .

# TYPICAL ELECTRICAL CHARACTERISTICS








FIGURE 1.

FIGURE 2.





Set-up Time,  $\overline{C_D}$  to  $\overline{I_0}$  or  $I_1$ , Recovery Time for  $\overline{C_D}$  and Minimum  $\overline{C_D}$  Pulse Width.



Minimum  $\overline{l}_0$  or  $l_1$  Pulse Width and Minimum Output Pulse Width.

NOTE: Set-up Time and Recovery Time are shown as Positive values, but may specified as Negative values.

# •

# **APPLICATIONS**

The 4528B Monostable Multivibrator has its pulse width determined by an externally supplied Resistor-Capacitor network. A two step procedure is suggested for determing the proper R<sub>1</sub>C<sub>1</sub> combination (Equation 1) for a specific pulse width.

The first step is to choose a capacitor. Figure 1 shows pulse width versus resistor value with the capacitor value as the running parameter. A capacitor value is chosen so that the approximate resistor value is between 20 k $\Omega$  and 2 M $\Omega$ . Once the capacitor is determined, the timing constant (K) is found from Figure 3 for a specific V<sub>DD</sub>. The resistor value is then determined from Equation 2. If the resistor value is less than 20 k $\Omega$  the timing constant should be increased by 20% and the resistor value re-calculated. The resistor must be larger than 5 k $\Omega$ .

No upper limit on the capacitor is required. If a large value of  $R_t$  and  $C_t$  are to be used the timing between pulses or duty cycle, must be sufficiently low that the capacitor fully charges to  $V_{DD}$ . Large capacitor values must be sufficiently low in leakage that the resistor value can supply the leakage of the capacitor and still charge the capacitor close to  $V_{DD}$ .

#### **EXAMPLE:**

Three pulse widths of 0.1, 1, and 10 ms are to be generated with the 4528B using a single capacitor.

From Figure 1 a capacitor value between 0.01 and .1 uF would be reasonable. A 0.022 µF capacitor is the only capacitor that is available.

The timing constant for a 0.022  $\mu$ F at 10 V V<sub>DD</sub> is found from Figure 3 to be approximately 0.3.

The r	esistor	values are then calculated:		
		Pulse Width	$\frac{R_t}{L}$	
		0.1 ms	<b>15.1</b> kΩ	
		1 ms	151.1 kΩ	
		10 ms	1.51 MΩ	
The 1	5.1 kΩ	is less than 20 $k\Omega$ so add 2	0% to the K value and recalculate	e
		Pulse Width	$\frac{R_t}{}$	
		0.1 ms	12.5 k $\Omega$ K = .36	
Equat	tion 1:	$P.W. = KR_tC_t$		
Equat	ion 2:	P.W. = R <sub>t</sub>		
		KCt		
P.W.	=	Pulse Width (seconds)		
κ	=	Timing Constant		
Ct	==	Capacitance (Farads)		
Rt	=	Resistance (ohms)		




Fig. 3.

# 4531B 13-INPUT PARITY CHECKER GENERATOR BSOLE

DESCRIPTION - The 4531B is a 13-Input Parity Checker/Generator with 13 Parity Inputs (I<sub>0</sub>-I<sub>12</sub>) and a Parity Output (Z). When the number of Parity Inputs that are HIGH is even, the Output (Z) is LOW. When the number of Parity Inputs that are HIGH is odd, the Output (Z) is HIGH. For words of 12 bits or less, the Output (Z) can be used to generate either odd or even parity by appropriate termination of the unused Parity Input (s). For words of 14 or more bits, the devices can be cascaded by connecting the output (Z) of one device to any Parity Input (I<sub>0</sub>-I<sub>12</sub>) of another device. When cascading devices, it is recommended that the Output (Z) of one device be connected to the I<sub>12</sub> input of the other device since there is less delay to the Output (Z) from the I<sub>12</sub> input than from any other Input (In-I11).

- VARIABLE WORD LENGTH
- FULLY BUFFERED OUTPUT (ACTIVE HIGH)
- PARITY INPUTS (ACTIVE HIGH)

PIN NAMES

**FUNCTION** 

10-112


**Parity Inputs Buffered Output** 

# TRUTH TABLE


INP	JTS	OUTPUT
10 11 12 13 14 15 16	17 18 19 110 111 112	Z
All Thirteen	Inputs LOW	L
Any One	Input HIGH	н
Any Two	Inputs HIGH	L
Any Three	Inputs HIGH	н
Any Four	Inputs HIGH	L
Any Five	Inputs HIGH	н
Any Six	Inputs HIGH	L
Any Seven	Inputs HIGH	Н
Any Eight	Inputs HIGH	L
Any Nine	Inputs HIGH	н
Any Ten	Inputs HIGH	L'
Any Eleven	Inputs HIGH	Н
Any Twelve	Inputs HIGH	L
All Thirteen	Inputs HIGH	Н

= LOW Level

H = HIGH Level



# LOGIC DIAGRAM



# DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0 \text{ V}$ (See Note 1)

	SYMBOL PARAMETER						LIMITS	3						
SYMBOL	PARAMETE	R	٧	DD = 5	5 V	٧ <sub>D</sub>	D = 1	0 V	٧D	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	X			150			300			600	μΑ	MAX	All inputs at 0 V
'DD	Supply	хм			5			10			20	^	MIN, 25°C	or V <sub>DD</sub>
	Current	AIVI			150			300			600	μΑ	MAX	

# AC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S						
SYMBOL	PARAMETER	V	DD = 8	ίV	V <sub>DD</sub> = 10 V			٧	DD = 1	15 V	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1		
<sup>t</sup> PLH	Propagation Delay, I <sub>0</sub> -I <sub>11</sub> to Z		195	500		80	225		55	180	ns		
<sup>t</sup> PHL			195	500		80	225		55	180	ns	$C_{L} = 50  pF$ ,	
<sup>t</sup> PLH	Propagation Delay, I <sub>12</sub> to Z		115	300		50	135		35	109	ns	R <sub>L</sub> = 200 kΩ	
<sup>t</sup> PHL			115	300		50	135		35	109	ns	Input Transition	
<sup>t</sup> TLH	Output Transition Time		65	135		35	75		15	45	ns	Times ≤ 20 ns	
<sup>t</sup> THL		- }	65	135		35	75		15	45	ns		

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4532B 8-INPUT PRIORITY ENCODER

DESCRIPTION - The 4532B is an 8-Input Priority Encoder with eight active HIGH Priority Inputs (I<sub>0</sub>-I<sub>7</sub>), three active HIGH Address Outputs (A<sub>0</sub>-A<sub>2</sub>), an active HIGH Enable Input (E<sub>In</sub>), an active HIGH Enable Output (EQut) and an active HIGH Group Select Output (GS).

Data is accepted on the eight Priority Inputs (10-17). The binary code corresponding to the highest Priority Input (In-I7) which is HIGH is generated on the Address Outputs (An-A2) if the Enable Input (E<sub>In</sub>) is HIGH. Priority Input I<sub>7</sub> is assigned the highest priority. The Group Select output (GS) is HIGH when one or more Priority Inputs (I<sub>0</sub>-I<sub>7</sub>) and the Enable Input (E<sub>In</sub>) are HIGH. The Enable Output (EOut) is HIGH when all the Priority Inputs (IO-I7) are LOW and the Enable Input (Ein) is HIGH. The Enable Input (E<sub>In</sub>) when LOW, forces all Outputs (A<sub>0</sub>-A<sub>2</sub>, GS, E<sub>Out</sub>) LOW.

- ACTIVE HIGH PRIORITY INPUTS
- CASCADABLE

# PIN NAMES

10-17 Eln

**Priority Inputs** 

Enable Input

**E**Out

**Enable Output Group Select Output** 

GS A<sub>0</sub>-A<sub>2</sub>

Address Outputs

# **TRUTH TABLE**


			11	NPUTS	;				OUTPUTS						
EIn	17	16	l <sub>5</sub>	14	lз	12	11	I <sub>0</sub>	GS	A <sub>2</sub>	Α1	A <sub>0</sub>	EOut		
L	Х	Х	Х	Х	Х	х	Х	Х	L	L	L	L	L		
н	L	L	L	L	L	L	L	L	L	L	L	L	н		
н	Н	х	Х	х	X	×	Х	×	н	Н	Н	н	L		
н	L	н	, X	X	x	×	X	х	н	н	н	L	. L		
н	L	L	Н	×	х	×	х	×	Н	н	L	н	L		
н	L	L	L	н	×	×	х	×	н	Н	L	L	L		
н	L	L	L	L	н	×	х	×	н	L	Н	н	L		
Н	L	L	L	L	L	н	х	X	Н	L	н	L	L		
Н	L	L	L	L	L	L	н	×	н	L	L	н	L		
Н	L	L	L	L	L	L	L	Н	Н	L	L	L	L		

X = Don't Care (Either HIGH or LOW)

L = LOW Level


H = HIGH Level

# LOGIC SYMBOL




V<sub>DD</sub> = Pin 16 VSS = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# LOGIC DIAGRAM



# FAIRCHILD CMOS • 4532B

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0 \text{ V}$  (See Note 1)

							LIMITS	3						
SYMBOL	PARAME	TED	V	/ <sub>DD</sub> = 5	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
STWIDGE	1 ATTAME	LII	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	I CIVIF	1 EST CONDITIONS
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	Λ.			150			300			600	μΑ	MAX	All inputs at 0V
IDD	Supply	хм			5			10			20		MIN, 25°C	or V <sub>DD</sub>
	Current	Aivi			150			300			600	μΑ	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (See Note 2)

						LIMIT						
SYMBOL	PARAMETER	V	DD = !	5 V	٧	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH			85	200		45	90		35	70		
t <sub>PHL</sub>	Propagation Delay, E <sub>In</sub> to E <sub>Out</sub>		85	200		45	90		35	70	ns	
<sup>t</sup> PLH	Propagation Delay, Ein to GS		65	150		35	70		25	56	ns	
<sup>t</sup> PHL	Tropagation Belay, Lin to do		65	150		35	70		25	56	,,,,	C <sub>L</sub> = 50 pF,
<sup>t</sup> PLH	Propagation Delay, Ein to An		70	200		35	90		30	70	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	,, = in		70	200		35	90		30	70		Input Transition
<sup>t</sup> PLH	Propagation Delay, In to An		70	200		35	90		30	70	ns	Times ≤ 20 ns
<sup>t</sup> PHL	, ., ., ., ., .,		70	200		35	90		30	70		
<sup>t</sup> PLH	Propagation Delay, In to GS		75	200		40	90		31	70	ns	
<sup>t</sup> PHL	Tropagation Bolay, in to do		70	200		35	90		28	70	113	
<sup>t</sup> TLH	Output Transition Time		65	135		35	75		15	45	ns	
<sup>t</sup> THL			65	135		35	75		15	45		

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4539B **DUAL 4-INPUT MULTIPLEXER**

DESCRIPTION - The 4539B is a Dual 4-Input Digital Multiplexer with common select logic. Each multiplexer has four Multiplexer Inputs (I<sub>0</sub>-I<sub>3</sub>), an active LOW Enable Input  $(\overline{E})$  and a Multiplexer Output (Z). When HIGH, the Enable Input  $(\overline{E})$  forces the Multiplexer Output (Z) of the respective multiplexer LOW, independent of the Select (S<sub>0</sub>, S<sub>1</sub>) and Multiplexer (I<sub>0</sub>-I<sub>3</sub>) Inputs. With the Enable Input (E) LOW, the common Select Inputs (S<sub>0</sub>, S<sub>1</sub>) determine which Multiplexer Input (I<sub>0</sub>-I<sub>3</sub>) on each of the multiplexers is routed to the respective Multiplexer Output (Z).

# COMMON SELECT LOGIC

# ACTIVE LOW ENABLES

# PIN NAMES

 $1_{0a}, 1_{1a}, 1_{2a}, 1_{3a}$ 

Multiplexer Inputs

1<sub>0b</sub>, 1<sub>1b</sub>, 1<sub>2b</sub>, 1<sub>3b</sub>

Select Inputs

 $\underline{\underline{S}}_{0}, \underline{\underline{S}}_{1}$  $\underline{\overline{E}}_{a}, \underline{\overline{E}}_{b}$  $Z_a, Z_b$ 


Enable Inputs (Active LOW)


Multiplexer Outputs

# TRUTH TABLE

I	11	IPUT	OUTPUT	
	$s_0$	$s_1$	Ē	z
	Х	Х	Н	L
	L	L	L	10
	Н	L	L	11
	L	Н	L	12
	Н	Н	L	13

H = HIGH Level L = LOW Level X = Don't Care





# CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# FAIRCHILD CMOS • 4539B

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

***************************************							LIMITS	S						
SYMBOL PARAMETER		ΓER	V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			20			40			80		MIN, 25°C	
	Power	хс			150			300			600	μΑ	MAX	All inputs at
IDD	Supply				5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	XM			150			300			600	μΑ	MAX	

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	V <sub>DD</sub> = 5 V			OD = 1	0 V	V	<sub>DD</sub> = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	December 2		166	375		71	160		51	125		
<sup>t</sup> PHL	Propagation Delay, IX to Z		140	350		58	140		40	110	ns	
<sup>t</sup> PLH	Propagation Delay, Select to Z		210	470		88	190		62	150	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL	Propagation Delay, Select to 2		210	470		88	190		62	150	IIS	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PLH	Propagation Delay, E to Z		120	275		53	110		37	85		Input Transition
<sup>t</sup> PHL	Fropagation Delay, E to 2		118	275	}	51	110		38	85	ns	Times ≤ 20 ns
tTLH	Output Transition Time		76	135		39	75		29	45	ns	
<sup>t</sup> THL	Output Transition Time		66	135		30	75		22	45	115	

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4543B

# BCD TO 7-SEGMENT LATCH/DECODER/DRIVER FOR LIQUID CRYSTALS

**DESCRIPTION** — The 4543B is a BCD to 7-Segment Latch/Decoder/Driver for Liquid Crystal Displays with four Address Inputs ( $A_0$ - $A_3$ ), a Latch Enable Input (EL), a Blanking Input ( $I_B$ ), a Clock Control Input (CP), and seven Segment Outputs ( $a_{-g}$ ).

When the Latch Enable Input (EL) is HIGH, the state of the Segment Outputs (a-g) is determined by the data on the four Address Inputs ( $A_0$ - $A_3$ ) and the Clock Control Input (CP). For driving Liquid Crystal Displays, a square wave must be applied to the CP input and to the electrically common backplane of the display. For common Cathode LED displays a LOW logic level must be applied to the CP input. For common anode LED displays a HIGH logic level must be applied to the CP input. When the Latch Enable Input (EL) goes LOW, the last data present at the address Inputs ( $A_0$ - $A_3$ ) is stored in the latches and the Segment Outputs (a-g) remain stable.

A HIGH on the Blanking Input ( $I_B$ ) forces all Segment Outputs (a-g) LOW. The Blanking Input ( $I_B$ ) does not affect the latch circuit.

- BLANKING INPUT
- MULTIPLEXING CAPABILITY
- LCD DISPLAY OR COMMON ANODE OR COMMON CATHODE LED DISPLAY CAPABILITY
- BLANKING ON ALL ILLEGAL INPUT COMBINATIONS

#### PIN NAMES

a-a

A <sub>0</sub> -A <sub>3</sub>	Address (Data) Input
EL	Latch Enable Input
I <sub>B</sub>	Blanking Input
CP	Clock Control Input


Segment Outputs


# **TRUTH TABLE**


			INPUT	-s							OUT	PUTS		
CP*	EL	l <sub>B</sub>	A <sub>3</sub>	A <sub>2</sub>	Α1	A <sub>0</sub>	а	b	С	d	е	f	g	DISPLAY
L	Х	Н	х	Х	Х	Х	L	L	L	L	L	L	L	BLANK
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Ξ	٦	L	L	L	Н	L	Η	Н	L	L	L	L	1
L	H	Г	L	L	Н	L	Η	Н	L	Н	Н	L	Η	2
L	Ι	L	L	L	Н	Н	Н	Η	Н	Н	L	L	Н	3
L	Н	L	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	I	5
L	Н	L	L	Н	Н	L	Н	L	Н	Н	Н	Н	H	6
L	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Η	L	Ι	L	L	L	Н	Н	Н	Н	Н	Н	. Н	8
L	Н	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	9
L	Н	L	Η	L	Н	L	L	L	L	L	L	L	L	BLANK
L	I	٦	Н	L	Н	Н	L	L	L	L	L	L	L	BLANK
L	Η	L	Н	Н	L	L	L	L	L	L	L	L	L	BLANK
L	Н	L	Н	Н	L	Н	L	L	L	L	L	L	L	BLANK
L	Ι	L	Ι	Н	Ι	L	L L L L L L BLANK				BLANK			
L	Ι	L	I	Н	Ι	Ι	L	L	L	L	L	L	L	BLANK
L	٦	L	Х	Х	Х	Х			**					**
Н	***	***	***			Inve	erse of	the a	oove	Outp	ut Co	mbin	ations	Display as Above

H = HIGH Level

- L = LOW Level
- X = Don't Care
- = For Liquid Crystal displays a square wave is applied to CP. For common cathod Light Emitting Diode displays a LOW logic level is applied to CP. For common anode Light Emitting Diode displays a HIGH logic level is applied to CP.
- \*\* = Depends upon the BCD Code applied during the HIGH-to-LOW transition of EL.
- \*\* = The above combinations of logic levels.








Note: The flatpack version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

# NUMERICAL DESIGNATIONS





# 4555B • 4556B

# DUAL 1-OF-4 DECODERS/DEMULTIPLEXERS

DESCRIPTION - The 4555B and 4556B are Dual 1-of-4 Decoders/Demultiplexers. Each decoder/ demultiplexer has two Address Inputs (A $_0$ , A $_1$ ), an active LOW Enable Input ( $\overline{E}$ ) and four mutually exclusive Outputs which are active HIGH for the 4555B (O $_0$ -O $_3$ ) and active LOW for the 4556B  $(\overline{O}_0 \overline{O}_3).$ 

When the 4555B is used as a decoder, the Enable Input (E) when HIGH, forces all Outputs (O<sub>0</sub>-O<sub>3</sub>) LOW. When used as a demultiplexer, the appropriate Output is selected by the Data on the Address Inputs  $(A_0, A_1)$  and follows as the inverse of the Enable Input  $(\overline{E})$ . All unselected Outputs are LOW.

When the 4556B is used as a decoder, the Enable Input  $(\overline{E})$  when HIGH forces all Outputs  $(\overline{O_0} - \overline{O_3})$ HIGH. When used as a demultiplexer, the appropriate Output is selected by the data on the Address Inputs (A<sub>0</sub>, A<sub>1</sub>) and follows the state of the Enable Input (E). All unselected Outputs are HIGH.

- **ACTIVE HIGH OUTPUTS FOR THE 4555B AND ACTIVE LOW OUTPUTS FOR THE 4556B**
- OVERRIDING ACTIVE LOW ENABLE

#### PIN NAMES

Ē A<sub>0</sub>, A<sub>1</sub>

Enable Input (Active LOW)


Address Inputs


00-03

Outputs (Active HIGH - 4555B Only)

 $\bar{O}_0 - \bar{O}_3$ 

Outputs (Active LOW - 4556B Only)





# 4555B TRUTH TABLE

Ē	A <sub>0</sub>	Α1	00	01	02	03
L	L	L	н	L	L	L
L	Н	L	L	Н	L	L
L	L	Н	L	L	Н	L
L	Н	Н	L	L	L	Н
н	Х	X	L	L	L	L

HIGH Level LOW Level Don't Care

# 4556B TRUTH TABLE

Ē	A <sub>0</sub>	Α1	ō <sub>0</sub>	ō <sub>1</sub>	ō <sub>2</sub>	ō <sub>3</sub>
L	L	L	L	Н	Н	Н
L	Н	L	н	L	Н	н
L	L	Н	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L
н	Х	Х	н	Н	Н	Н

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

				LIMITS										
SYMBOL	SYMBOL PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS
				TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80	0	MIN, 25°C	
1	Power	Λ.			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	×м			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			150			300			600	ο μΑ	MAX	1

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C, 4555B only (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	١٧	OD = 1	0 V	٧	OD = 19	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		,
<sup>t</sup> PLH	Propagation Delay,		148	285		60	145		40	116		
<sup>t</sup> PHL	Address to Output		127	265		54	120		45	96	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PLH	Propagation Delay, E to Output		148	315		60	150		40	120		R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	Propagation Delay, E to Output		127	295		53	140		40	112	ns	Input Transition
<sup>t</sup> TLH	Outroit Transition Time		65	135		20	70		25	45		Times ≤ 20 ns
<sup>t</sup> THL	Output Transition Time		66	135		25	70		20	45	ns	


AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C, 4556B only (See Note 2)


						LIMITS	3					
SYMBOL	PARAMETER	٧	DD = 5	V	٧٢	OD = 10	) V	٧	OD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		140	225		57	100		40	80		
tPHL .	Address to Output		185	260		68	120		45	96	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PLH	Propagation Delay, E to Output		134	225		55	110		40	88	ns	RL = 200 kΩ
<sup>t</sup> PHL	Propagation Delay, E to Output		145	245		58	110		40	88	115	Input Transition
<sup>t</sup> TLH	Output Transition Time		75	135		37	70		25	45	ns	Times ≤ 20 ns
<sup>t</sup> THL	Output Transition Time		77	135		29	70		20	45	115	


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


# TYPICAL ELECTRICAL CHARACTERISTICS

















4556B







# 4557B

# 1-TO-64 BIT VARIABLE LENGTH SHIFT REGISTER

DESCRIPTION - The 4557B is a 1-to-64 Bit Variable Length Shift Register with two Serial Data Inputs  $(D_A, D_B)$ , a Data Select Input  $(S_D)$ , six Register Length Select Inputs  $(S_1, S_2, S_4, S_8, S_{16})$  and S<sub>32</sub>), active LOW and active HIGH Clock Inputs (CP<sub>0</sub> and CP<sub>1</sub>), True and Complementary Data Outputs (Q and  $\overline{Q}$ ) and an overriding asynchronous Master Reset Input (MR).

The 4557B register length is programmable. As shown in the Register Selection Table, any shift register length of between 1 and 64 bits can be selected by applying appropriate logic levels to the Register Length Select Inputs  $(S_1, S_2, S_4, S_8, S_{16} \text{ and } S_{32})$ . Shift register length equals the sum of the 6-bit data word formed by the Register Length Select Inputs  $(S_{32} S_{16} S_8 S_4 S_2 S_1)$  plus one.

With Data Select Input  $(S_D)$  LOW, information at the Serial Data Input,  $D_B$ , is shifted into the Variable Length Shift Register on either a HIGH-to-LOW transition at  $\overline{CP_0}$  while  $CP_1$  is HIGH or a LOW-to-HIGH transition at  $CP_1$  while  $\overline{CP_0}$  is LOW. With the Data Select Input  $(S_D)$  HIGH, information at Serial Data Input  $D_A$ , is shifted into the register on appropriate logic level transitions and logic levels at the Clock Inputs  $(\overline{CP_0})$  and  $CP_1$ ) as described above.

True and Complementary Data Outputs (Q and  $\overline{Q}$ ) from the last stage of the variable length shift register are made available.

A HIGH on the Master Reset Input (MR) clears all registers to zero (Q=LOW, Q=HIGH) independent of all other inputs.

- 1-TO-64 BIT PROGRAMMABLE SHIFT REGISTER
- TRUE AND COMPLEMENTARY DATA OUTPUTS AVAILABLE
- ASYNCHRONOUS MASTER RESET
- TRIGGERS ON EITHER A HIGH-TO-LOW OR LOW-TO-HIGH TRANSITION
- SERIAL DATA INPUT FROM EITHER OF TWO SOURCES

# **PIN NAMES**

 $D_A,D_B$ 

Serial Data Inputs

 $s_D$ Data Select Input

S<sub>1</sub>,S<sub>2</sub>,S<sub>4</sub>,S<sub>8</sub>,S<sub>16</sub>,S<sub>32</sub>

Register Length Select Inputs

ĊP<sub>O</sub>

Clock Input (H→L Triggered)

CP<sub>1</sub>


Clock Input (L→H Triggered)

MR.


Master Reset Input Data Output

O ā

Complementary Data (Active LOW) Output



# CONNECTION DIAGRAM DIP (TOP VIEW)



## NOTE:

The flatpak version has the same (Connection Diagram) as the Dual In-Line Package.

# REGISTER SELECTION TABLE

	SE	LECT	INPU	TS		REGISTER LENGTH
s <sub>32</sub>	S <sub>16</sub>	s <sub>8</sub>	s <sub>4</sub>	s <sub>2</sub>	s <sub>1</sub>	
L	L	L	L	L	L	1-BITS
L	L	L	L	L	Н	2-BITS
L	L	L	L	Η	L	3-BITS
L	L	L	L	Н	Н	4-BITS
L	L	L	Н	L	L	5-BITS
L	L	L	Н	L	Н	6-BITS
			•	•		
:	:		:			·
н .	L	L	L	· L	L	33-BITS
Н	L	L	L	L	Н	34-BITS
Н	L	L	L	Н	L	35-BITS
			•			•
:	:		i .	i i		: 1
н	н	н	н	L	L	61-BITS
Н	Н	Н	Н	L	Н	62-BITS
Н	Н	Н	Н	Н	L	63 BITS
Н	Н	Н	Н	Н	Н	64-BITS

L = LOW Level H = HIGH Level

Note: Shift Register Length equals the sum of the Register Length Select Input "Word" (S $_1,\!S_2,\!S_4,\!S_8,\!S_{16}$  and S $_{32}$ ) plus one.

# DATA INPUT SELECTION TABLE

	INPUT		DATA INTO THE FIRST STAGE OF THE SELECTED SHIFT REGISTER
s <sub>D</sub>	DA	DB	
L	×	L	L
L	Х	Н	Н
Н	L	Х	L
Н	Н	Х	H

L = LOW Level H = HIGH Level

X = Don't Care

# TRUTH TABLE

INPUTS			
MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
L	L	_	NO CHANGE
L	_	Н	NO CHANGE
L	Н	X	NO CHANGE
L	X	L	NO CHANGE
L	~	Н	SELECTED REGISTER SHIFTS
L	L		SELECTED REGISTER SHIFTS
Н	×	X	MASTER RESET

# 7

# 4582B

# CARRY LOOKAHEAD GENERATOR

**DESCRIPTION** — The 4582B is a Carry Lookahead Generator which provides high speed lookahead over word lengths of more than four bits. The device has a Carry Input  $(C_{\Omega})$ , four active LOW Carry Generate Inputs  $(\overline{G_0} \cdot \overline{G_3})$ , four active LOW Carry Propagate Inputs  $(\overline{P_0} \cdot \overline{P_3})$ , three Carry Outputs  $(C_{\Omega+X}, C_{\Omega+Y}, C_{\Omega+Z})$ , an active LOW Carry Propagate Output  $(\overline{P})$  and an active LOW Carry Generate Output  $(\overline{G})$ . The logic equations for all outputs are shown below.

- EXPANDABLE TO ANY NUMBER OF BITS
- HIGH SPEED LOOKAHEAD OVER WORD LENGTHS OF MORE THAN FOUR BITS

#### PIN NAMES

C<sub>n</sub> G<sub>0</sub>-G<sub>3</sub> Carry Input

 $\overline{G}_0$ - $\overline{G}_3$  Carry Ge  $\overline{P}_0$ - $\overline{P}_3$  Carry Pro

Carry Generate Inputs (Active LOW)
Carry Propagate Inputs (Active LOW)

 $C_{n+x}, C_{n+y}, C_{n+z}$ 


**Carry Outputs** 


G

Carry Generate Output (Active LOW)
Carry Propagate Output (Active LOW)


# LOGIC EQUATIONS

$$\begin{split} & C_{n+x} = G_0 + P_0 \cdot C_n \\ & C_{n+y} = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_n \\ & C_{n+z} = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_n \\ & \overline{G} = \overline{G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0} \\ & \overline{P} = \overline{P_3 \cdot P_2 \cdot P_1 \cdot P_0} \end{split}$$





# CONNECTION DIAGRAM DIP (TOP VIEW)



## NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

# FAIRCHILD CMOS • 4582B

						TRU	TH TA	BLE					
				INPUTS						OUT	PUTS		
Cn	G <sub>0</sub>	Po	G <sub>1</sub>	P <sub>1</sub>	G <sub>2</sub>	P <sub>2</sub>	G <sub>3</sub>	P <sub>3</sub>	C <sub>n+x</sub>	Ç <sub>n+y</sub>	C <sub>n+z</sub>	Ğ	P
X	Н	Н		:					L				
L	Н	X							L				
X	L	X							Н				
Н	×	L							Н				
X	x	x	н	н						L			_
X	Н	н	Н	X						L			
L	н	X	Н	Х						L			
X	Х	х	L	Х						. Н			
X	L	X	×	L						н			
Н	X	L	X	L						Н			
x	х	х	×	×	Н	Н					L		
Х	X	X	Н	Н	н	X					L		
Х	Н	Н	Н	X	н	X					· L		
L	Н	X	Н	X	н	X					L		
Х	X	X	×	X	L	×					н		
Х	X	X	L	X	X	L					Н		
Х	L	X	X	L	×	L					Н		
н	×	L	×	L	×	L					Н		
	×		X	×	×	×	Н	Н				н	
	Х		X	Х	н	Н	н	X				Н	
	X		Н	Н	н	X	н	Х				н	
	Н		Н	Х	н	X	н	X				Н	
	X		X	Х	×	X	L	Х				L	
	X		X	X	L	Х	X	L				L	
	х		L	Х	X	L	×	L				L	
	L		×	L	×	L	×	L				L·	
		н		X		×		X				·	Н
		X		Н		×		X					Н
		X		X		н		х					Н
		х		X		X		н					н
		L		L		L		L					L

H = HIGH Voltage Level
L = LOW Voltage Level

X = Don't Care

# FAIRCHILD CMOS • 4582B

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

							LIMITS	3							
SYMBOL	PARAMETER		V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V			UNITS	ТЕМР			
STINIBUL			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	I EIVIF	TEST CONDITIONS	
	Quiescent	VC			20			40			80		MIN, 25°C		
1	Power	xc			150			300			600	μΑ	MAX	All inputs at 0 V or	
¹DD	Supply	IXM			5			10			20	A	MIN, 25°C	V <sub>DD</sub>	
	Current				150			300			600	μA	MAX		

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	s						
SYMBOL	PARAMETER	٧	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> PLH	Propagation Delay, C <sub>n</sub> to C <sub>n+x</sub> ,		160			75			55		ns		
<sup>t</sup> PHL	C <sub>n+y</sub> or C <sub>n+z</sub>		160		}	75			55		""		
<sup>t</sup> PLH	Propagation Delay, Pn to Cn+x		160			75			55		ns		
<sup>t</sup> PHL	C <sub>n+y</sub> or C <sub>n+z</sub>		160			75			55		""		
tPLH	Propagation Delay, Gn to Cn+x,		160			75			55		ns	CL = 50 pF,	
<sup>t</sup> PHL	C <sub>n+y</sub> or C <sub>n+z</sub>		160			75			55			R <sub>L</sub> = 200 kΩ	
<sup>t</sup> PLH	Propagation Delay, Pn to G	1	160			75			55		ns	Input Transition	
<sup>t</sup> PHL	to $\overline{G}$		160			75			55		""	Times ≤ 20 ns	
t <sub>PLH</sub>	Propagation Delay, Gn to G		160			75			55		ns	1111103 4 20 113	
<sup>t</sup> PHL	, repagation Bolay, an to a		160		l	75			55	ł	""		
t <sub>PLH</sub>	Propagation Delay, Pn to P		160			75			55		ns		
<sup>t</sup> PHL	Tropagation Bolay, In to I		160			75			55		113		
t <sub>TLH</sub>	Output Transition Time		60			30			20		ns		
<sup>t</sup> THL	Carpat Fransition Time		60			30			20		113		

NOTES:
1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

# 4702B/4702BX

# PROGRAMMABLE BIT-RATE GENERATOR

FAIRCHILD CMOS MACROLOGIC™

**DESCRIPTION** — The 4702B/4702BX Bit-Rate Generator provides the necessary clock signals for digital data transmission systems, such as Universal Asynchronous Receiver and Transmitter circuits (UARTs). It generates any of the 14 commonly used bit rates using an on-chip crystal oscillator, but its design also provides for easy and economical multi-channel operation, where any of the possible frequencies must be made available on any output channel.

One 4702B/4702BX can control up to eight output channels. When more than one bit-rate generator is required, they can still be operated from one crystal. The 4702B is specified to operate over a power supply voltage range of 5 V  $\pm$  10%. The 4702BX is a specially selected device specified to operate over a power supply voltage range of 4.5 V to 12.5 V.

- PROVIDES 14 COMMONLY USED BIT-RATES
- ONE 4702B/4702BX CONTROLS UP TO EIGHT TRANSMISSION CHANNELS
- USES 2.4576 MHz INPUT FOR STANDARD FREQUENCY OUTPUTS (16 TIMES RIT RATE)
- CONFORMS TO EIA RS-404
- ON-CHIP INPUT PULL UP CIRCUITS
- TTL COMPATIBLE-OUTPUTS WILL SINK 1.6 mA
- INITIALIZATION CIRCUIT FACILITIES DIAGNOSTIC FAULT ISOLATION
- LOW POWER DISSIPATION 1.35 mA POWER DISSIPATION AT 5 V AND 2.4576 MHz
- 16-PIN DUAL IN-LINE PACKAGE

TABLE 1
CLOCK MODES AND INITIALIZATION

١x	Ē <sub>CP</sub>	СР	OPERATION
ww	Н	L	Clocked from IX
×	L	w	Clocked from CP
×	н	н	Continuous Reset
×	L		Reset During First CP = HIGH Time



Note 1: Actual output frequency is 16 times the indicated output rate, assuming a clock frequency of 2.4576 MHz.

TABLE 2
TRUTH TABLE FOR RATE SELECT INPUTS


s <sub>3</sub>	S <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	Output Rate (Z) Note 1
Ľ	L	L	L	Multiplexed Input (I <sub>M</sub> )
Ĺ	L	L	Н	Multiplexed Input (I <sub>M</sub> )
L	L	н	L	50 Baud
L	L	Н	Н	75 Baud
L	н	L	L	134.5 Baud
L	н	L	н	200 Baud
L.	н	Н	L	600 Baud
L	н	н	н	2400 Baud
Н	L	L	L	9600 Baud
н	L	L	н	4800 Baud
н	L	н	L	1800 Baud
Н	L	н	н	1200 Baud
н	н	L	L	2400 Baud
н	н	L	н	300 Baud
н	н	н	L	150 Baud
<sup>1</sup> H	н	н	н	110 Baud

L = LOW Level H = HIGH Level

15 14 13 12 11 IM S0 S1 S2 S3 , 4702B/4702BX <sup>X</sup>coq<sub>0</sub>α<sub>1</sub>α<sub>2</sub> z V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 CONNECTION DIAGRAM DIP (TOP VIEW) V<sub>DD</sub> 🗖 16 S<sub>0</sub> 14 S<sub>1</sub> 13 S<sub>2</sub> | 12 S<sub>3</sub> 11 z 10 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package. PIN NAMES CP External Clock Input External Clock Enable **ECP** Input (Active LOW) lχ Crystal Input Multiplexed Input IM  $S_0-S_3$ Rate Select Inputs CO Clock Output 0<sub>X</sub> Crystal Drive Output Q0-Q2 Scan Counter Outputs Z Bit Rate Output

LOGIC SYMBOL

# **BLOCK DIAGRAM**



 $V_{DD}$  = Pin 16  $V_{SS}$  = Pin 8  $\bigcirc$  = Pin Number FUNCTIONAL DESCRIPTION — Digital data transmission systems employ a wide range of standardized bit rates, ranging from 50 baud interfacing with electromechanical devices, to 9600 baud for high speed modems. Modern electronic systems commonly use Universal Asynchronous Receiver and Transmitter circuits (UARTs) to convert parallel data inputs into a serial bit stream (transmitter) and to reconvert the serial bit stream into parallel outputs (receiver). In order to resynchronize the incoming serial data, the receiver requires a clock rate that is a multiple of the incoming bit rate. Popular MOS-LSI UART circuits use a clock that is 16 times the transmitted bit rate. The 4702B/4702BX can generate 14 standardized clock rates from one commonly high frequency input.

The 4702B/4702BX contains the following five functional subsystems which are discussed in detail below:

- 1. An Oscillator Circuit with associated gating.
- 2. A prescaler used as Scan Counter for multichannel operation (described in the applications section).
- 3. A Counter Network to generate the required standardized frequencies.
- 4. An output Multiplexer (frequency selector) with resynchronizing output flip-flop.
- 5. An Initialization (reset) Circuit.

Oscillator — For conventional operation generating 16 output clock pulses per bit period, the input clock frequency must be 2.4576 MHz (i.e. 9600 baud x 16 x 16, since the scan counter and the first flip-flop of the counter chain act as an internal ÷ 16 prescaler). A lower input frequency will obviously result in a proportionally lower output frequency.

The 4702B/4702BX can be driven from two alternate clock sources: (1) When the E<sub>CP</sub> (active LOW External Clock Enable) input is LOW, the CP input is the clock source. (2) When the E<sub>CP</sub> input is HIGH, a crystal connected between I<sub>X</sub> and O<sub>X</sub>, or a signal applied to the I<sub>X</sub> input, is the clock source.

Prescaler (Scan Counter) – The clock frequency is made available on the CO (Clock Output) pin and is applied to the  $\div$  8 prescaler with buffered outputs  $Q_0$ ,  $Q_1$ , and  $Q_2$ . This prescaler is of no particular advantage in single frequency applications, but it is essential for the simple economical multichannel scheme described in the Applications section of this data book.

Counter Network — The prescaler output  $Q_2$  is a square wave of 1/8 the input frequency and is used to drive the frequency counter network generating 13 standardized frequencies. Note that the frequencies are labeled in the block diagram and described in terms of the transmission bit rate. In a conventional system using a 2.4576 MHz clock input, the actual output frequencies are 16 times higher.

The output from the first frequency divider flip-flop is thus labeled 9600, since it is used to transmit or receive 9600 baud (bits per second). The actual frequency at this node is 16 x 9.6 kHz = 153.6 kHz. Seven more cascaded binaries generate the appropriate frequencies for bit rates 4800, 2400, 1200, 600, 300, 150, and 75.

The other five bit rates are generated by individual counters:

bit rate 1200 is divided by 6 to generate bit rate 200,

bit rate 200 is divided by 4 to generate bit rate 50,

bit rate 2400 is divided by 18 to generate bit rate 134.5 with a frequency error of -0.87%,

bit rate 2400 is also divided by 22 to generate bit rate 110 with a frequency error of -0.83%, and

bit rate 9600 is divided by 16/3 to generate bit rate 1800.

The 16/3 division is accomplished by alternating the divide ratio between 5 (twice) and 6 (once). The result is an exact average output frequency with some frequency modulation. Taking advantage of the ÷ 16 feature of the UART, the resulting distortion is less than 0.78%, irrespective of the number of elements in a character, and therefore well within the timing accuracy specified for high speed communications equipment. All signals except 1800, have a 50% duty cycle.

Output Multiplexer — The outputs of the counter network are fed to a 16-input multiplexer, which is controlled by the Rate Select inputs ( $S_0$ - $S_3$ ). The multiplexer output is then resynchronized with the incoming clock in order to cancel all cumulative delays and to present an output signal at the buffered output (Z) that is synchronous with the prescaler outputs ( $Q_0$ - $Q_2$ ). Table 2 lists the correspondence between select code and output bit rate. Two of the 16 codes do not select an internally generated frequency, but select an input into which the user can feed either a different, nonstandardized frequency, or a static level (HIGH or LOW) to generate "zero baud".

The bit rates most commonly used in modern data terminals (110, 150, 300, 1200, 2400 baud) require that no more than one input be grounded, easily achieved with a single pole, 5-position switch. 2400 baud is selected by two different codes, so that the whole spectrum of modern digital communication rates has a common HIGH on the S<sub>3</sub> input.

Initialization (Reset) — The initialization circuit generates a common master reset signal for all flip-flops in the 4702B/4702BX. This signal is derived from a digital differentiator that senses the first HIGH level on the CP input after the  $\overline{E}_{CP}$  input goes LOW. When  $\overline{E}_{CP}$  is HIGH, selecting the Crystal input, CP must be LOW. A HIGH level on CP would apply a continuous reset.

All inputs to the 4702B/4702BX, except IX have on-chip pull-up circuits which improve TTL compatibility and eliminate the need to tie a permanently HIGH input to  $V_{DD}$ .

DC CHARACTERISTICS:	$V_{DD} = 5 V$ ,	$V_{SS} = 0 V (Note 1)$
---------------------	------------------	-------------------------

SYMBOL	PARAMETER			LIMITS		UNITS	TEMP	TEST COND	ITIONS			
			MIN	TYP	MAX		l					
VIH	Input HIGH Voltage		3.5			V	All	Guaranteed Inpu	ıt High Voltage			
VIL	Input LOW Voltage				1.5	V	All	Guaranteed Inpu	ıt LOW Voltage			
			4.95			V	MIN, 25°C	IOH<1 μA, In	outs at 0 or 5 V per			
Voн	Output HIGH Voltage		4.95			V	MAX		ion or Truth Table			
			4.5			V	All	$I_{OH} < 1 \mu A$ , In	puts at 1.5 or 3.5 V			
					0.05	v	MIN, 25°C	$I_{OL} < 1 \mu A$ , In	puts at 0 or 5 V per			
VOL	Output LOW Voltage				0.05		MAX	the Logic Function or Truth Table				
			1		0.5	V	All	$I_{OL} < 1 \mu A$ , In	puts at 1.5 or 3.5 V			
	Input LOW Current	xc			0.3	μΑ	MIN, 25°C					
լլ	for Input IX				1	μΛ	MAX	Pin under Test at 0 V All other Inputs Simultaneously				
(See		XM			0.1	μΑ	MIN, 25°C					
Note 1)					1	·	MAX	at 5 V				
	Input LOW Current	XC	-15	-30	-100	μA	25°C					
	for all Other Inputs	XM	-15	-30	-100							
		xc			0.3	μΑ	MIN, 25°C	Die Heilen Teet	-+ F 1/			
	Input HIGH Current for all Inputs				1		MAX	Pin Under Test at 5 V All other Inputs Simultaneously				
IН		XM			0.1	μA	MIN, 25°C MAX	at 0 V	Simultaneously			
	Output HIGH Current			-	11			at 0 v				
	for Output Ox		-0.3	<u> </u>		mA	MIN, 25°C	V <sub>OUT</sub> = 4.5 V				
			-0.1					001				
ЮН	Output HIGH Current		-1.5			mA	MIN, 25°C	V <sub>OUT</sub> = 2.5 V				
	for all other Outputs		-1 -0.5				MAX MIN, 25°C	1001 2.0 1	Inputs at 0 or 5 V			
			-0.3			mA	MAX	VOUT = 4.5 V	per Logic			
	1		-0.5	-			IVIAA		Function or			
	Output LOW Current		0.2			mA	MIN, 25°C	]	Truth Table			
loL	for Output OX		0.1				MAX	ł				
-	Output LOW Current		3.2				MIN, 25°C	V <sub>OUT</sub> = 0.4 V				
	for all Other Outputs		1.6			mA	MAX					
		хс			100	μΑ	MIN, 25°C					
	Quiescent Power				1000	μ	MAX	$E_{CP} = V_{DD}$ , $CP = 0 V$ ,				
IDD	Supply Current	XM			10		MIN, 25°C	All other inputs at 0 V				
				150	μΑ	MAX	or V <sub>DD</sub> (Note 6)					


See Notes on following page.

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	,	
<sup>t</sup> PLH	Propagation Delay		175	350			
<sup>t</sup> PHL	I <sub>X</sub> to CO		135	275	ns		
t <sub>PLH</sub>	Propagation Delay		130	260			
<sup>t</sup> PHĻ	CP to CO		110	220	ns		
tPLH	Propagation Delay		53	Note			
<sup>t</sup> PHL	CO to Qn		45	5	ns		
t <sub>PLH</sub>	Propagation Delay		37	85		$C_1 = 50  pF$	
<sup>t</sup> PHL	CO to Z		32	75	ns	$R_1 = 200 \text{ k}\Omega$	
tTLH	Output Transition		80	160		Input Transition	
t <sub>THL</sub>	Time (Except O <sub>X</sub> )		35	75	ns	Times ≤ 20 ns	
t <sub>s</sub>	Set-Up Time, Select to CO	350	185			C <sub>L</sub> ≤ 7 pF on O <sub>X</sub>	
th	Hold Time, Select to CO		-182		ns		
t <sub>s</sub>	Set-Up Time, I <sub>M</sub> to CO	350	190				
th	Hold Time, I <sub>M</sub> to CO	0	-182		ns		
t <sub>W</sub> CP(L)	Minimum Clock Pulse Width	120	60				
t <sub>w</sub> CP(H)	LOW and HIGH	120	60		ns		
t <sub>W</sub> I <sub>X</sub> (L)	Minimum IX Pulse Width	160	75				
twlX(H)	LOW and HIGH	160	75		ns		

#### NOTES:

- 1. Propagation Delays and Output Transition Times are graphically described under 4000B Series CMOS Family Characteristics.
- 2. The first HIGH level Clock Pulse after Ecp goes LOW must be at least 350 ns long to guarantee reset of all Counters.
- It is recommended that input rise and fall times to the Clock Inputs (CP, I<sub>X</sub>) be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V, and the V<sub>DD</sub> pin should be decoupled.
   Input current and quiescent power supply current are relatively higher for this device because of active pull-up circuits on all inputs
- 4. Input current and quiescent power supply current are relatively higher for this device because of active pull-up circuits on all input except I<sub>X</sub>. This is done for TTL compatibility.
- For multichannel operation, propagation delay, CO to Qn, plus set-up time, select to CO, is guaranteed to ≤ 367 ns.
- 6. IDD is measured on Pin 8 and does not include Input Leakage Currents.

# **SWITCHING WAVEFORMS**



MINIMUM CP AND  $\rm I_X$  PULSE WIDTHS AND SET-UP AND HOLD TIMES, SELECT INPUT (S<sub>D</sub>) TO CLOCK OUTPUT (CO) AND  $\rm I_M$  INPUT TO CLOCK OUTPUT (CO)

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

### APPLICATIONS

**Single Channel Bit Rate Generator** — Figure 1 shows the simplest application of the 4702B/4702BX. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The bit rate output (Z) drives one standard TTL load or four low power Schottky loads over the full temperature range. The possible output frequencies correspond to 110, 150, 300, 1200, and 2400 Baud. For many low cost terminals these five bit rates are adequate.

### Simultaneous Generation of Several Bit Rates:

Fixed Programmed Multichannel Operation — Figure 2 shows a simple scheme that generates eight bit rates on eight output lines, using one 4702B/4702BX and one 93L34 8-Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs (Q<sub>0</sub> to Q<sub>2</sub>) go through a complete sequence of eight states for every half-period of the highest output frequency (9600 Baud). Feeding these Scan Counter outputs back to the Select inputs of the multiplexer causes the 4702B/4702BX to interrogate sequentially the state of eight different frequency signals. The 93L34 8-Bit Addressable Latch, addressed by the same Scan Counter outputs, reconverts the multiplexed single output (Z) of the 4702B/4702BX into eight parallel output frequency signals. In the simple scheme of Figure 2, input S<sub>3</sub> is left open (HIGH) and the following bit rates are generated:

 $Q_0$ : 110 Baud,  $Q_1$ : 9600 Baud,  $Q_2$ : 4800 Baud,  $Q_3$ : 1800 Baud,  $Q_4$ : 1200 Baud,  $Q_5$ : 2400 Baud,  $Q_6$ : 300 Baud,  $Q_7$ : 150 Baud.

Other bit rate combinations can be generated by changing the Scan Counter to selector interconnection or by inserting logic gates into this path.

Fully Programmable Multichannel Operation — Figure 3 shows a fully programmable 8-channel bit rate generator system that, under computer control, generates arbitrarily assigned bit rates on all eight outputs simultaneously. The basic operation is similar to the previously described fixed programmed system, but two 9LS170  $4 \times 4$  Register File MSI packages are connected as programmable look-up tables between the Scan Counter outputs ( $O_0$  to  $O_2$ ) and the multiplexer Select inputs ( $O_0$  to  $O_2$ ). The content of this 8-word by 4-bit memory determines which frequency appears at what output.

19200 Baud Operation — Though a 19200 Baud signal is not internally routed to the multiplexer, the 4702B/4702BX can be used to generate this bit rate by connecting the  $Q_2$  output to the  $I_M$  input and applying select code 0 or 1. An additional 2-input NAND gate can be used to retain the "Zero Baud" feature on select code 0. Any multichannel operation that involves 19200 Baud must be limited to four outputs as shown in *Figure 4*. Only the two least significant Scan Counter outputs are used, so that the scan is completed within one half period of the 19200 output frequency.

Clock Expansion — One 4702B/4702BX can control up to eight output channels. For more than eight channels, additional bit rate generators are required. These bit rate generators can all be run from the same crystal or clock input. Figure 5 shows one possible expansion scheme. One 4702B/4702BX is provided with a crystal. All other devices derive their clock from this master. Figure 6 shows a different scheme where the master clock output feeds into the I<sub>X</sub> input of all slaves and all E<sub>CP</sub> inputs are normally held HIGH. This scheme retains the reset feature and the selection between two different clock sources of the basic 4702B/4702BX circuit.

During normal operation, the common E<sub>CP</sub> line is HIGH and the common clock line (CP) is LOW. For diagnostic purposes the common E<sub>CP</sub> is forced LOW. This deselects the crystal frequency and initiates the diagnostic mode. When CP goes HIGH for the first time, all 4702B/4702BXs are reset through their individual on-chip initialization circuitry. Subsequent LOW-to-HIGH clock transitions on the common CP line advance the scan counter, causing all 4702B/4702BXs to operate synchronously.

### TYPICAL APPLICATIONS




Fig. 1
SWITCH SELECTABLE BIT RATE GENERATOR
CONFIGURATION PROVIDING FIVE BIT RATES




Fig. 2

BIT RATE GENERATOR CONFIGURATION
WITH EIGHT SIMULTANEOUS FREQUENCIES





Fig. 3
FULLY PROGRAMMABLE 8-CHANNEL BIT RATE GENERATOR SYSTEM



# TYPICAL APPLICATIONS (Cont<sup>'</sup>d)




Fig. 5
CASCADE CLOCK EXPANSION SCHEME




Fig. 6
TANDEM CLOCK EXPANSION SCHEME

CRYSTAL SPECIFICATION RECOMMENDATIONS — Table 3 is a convenient listing of recommended crystal specifications.

Crystal manufacturers are also listed below.

# TABLE 3 CRYSTAL SPECIFICATIONS

PARAMETERS	TYPICAL CRYSTAL SPEC
Frequency	2.4576 MHz "AT" Cut
Series Resistance (Max)	250 Ω
Unwanted Modes	-6 dB (Min)
Type of Operation	Parallel
Load Capacitance	32 pF ±0.5

# **CRYSTAL MANUFACTURERS**

CTS Knights, Inc. Sandwich, III. 60548 (815) 786-8411 Crystal #F1004

X - Tron Electronics 1869 National Ave. Hayward, Calif. (415) 783-2145

Erie Frequency Control 499 Lincoln St. Carlisle, Pa. 17013 (717) 249-2232 International Crystal Mfg. Company 10 No. Lee Oklahoma City, Okla. 73102 (405) 236-3741

Sentry Manufacturing Co. Crystal Park Chickasha, Oklahoma 73018 (405) 224-6780 Crystal # SGP 6-2.4576 or Crystal # SGP-7-2.4576

# 4703B/4703BX

# FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY

FAIRCHILD CMOS MACROLOGIC™

**DESCRIPTION** — The 4703B/4703BX is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 4703B/4703BX has 3-state outputs which provide added versatility and is fully compatible with all CMOS families.

The 4703B is specified to operate over a power supply voltage range of 4.5~V to 12.5~V and the 4703BX is specified to operate over a power supply voltage range of 3~V to 15~V.

- 5.3 MHz SERIAL OR PARALLEL DATA RATE, TYPICALLY AT VDD = 10 V
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC

Parallel Data Inputs


Carial Data Innut

- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL CMOS FAMILIES
- SLIM 24-PIN PACKAGE


# PIN NAMES

 $D_0-D_3$ 

υS	Seriai Data Input
PL	Parallel Load Input
CPSI	Serial Input Clock Input (HIGH-to-LOW Triggered)
CPSO	Serial Output Clock Input (HIGH-to-LOW Triggered)
IES	Serial Input Enable (Active LOW)
TTS	Transfer to Stack Input (Active LOW)
TOS	Transfer Out Serial Input (Active LOW)
TOP	Transfer Out Parallel Input
OES	Serial Output Enable Input (Active LOW)
ĒŌ	Output Enable Input (Active LOW)
MR	Master Reset Input (Active LOW)
IRF	Input Register Full Output (Active LOW)
ORE	Output Register Empty Output (Active LOW)
$o^{0}-o^{3}$	Parallel Data Outputs
Qc	Serial Data Output



### **BLOCK DIAGRAM**



FUNCTIONAL DESCRIPTION - As shown in the block diagram the 4703B/4703BX consists of three sections:

- 1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
- 3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below:

# Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section, as described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

Parallel Entry — A HIGH on the PL input loads the  $D_0$ — $D_3$  inputs into the  $F_0$ — $F_3$  flip-flops and sets the FC flip-flop. This forces the IRFoutput LOW indicating that the input register is full. During parallel entry, the  $\overline{CPSI}$  input must be LOW. If parallel expansion is not being implemented,  $\overline{IES}$  must be LOW to establish row mastership (see Expansion section). The  $D_0$ — $D_3$  inputs are "ones catching" and must remain stable while PL is HIGH.




Fig. 1
CONCEPTUAL INPUT SECTION

Serial Entry — Data on the D<sub>S</sub> input is serially entered into the F<sub>3</sub>, F<sub>2</sub>, F<sub>1</sub>, F<sub>0</sub>, FC shift register on each HIGH-to-LOW transition of the  $\overline{\text{CPSI}}$  clock input, provided  $\overline{\text{IES}}$  and PL are LOW.

After the fourth clock transition, the four data bits located in the four flip-flops  $F_0-F_3$ . The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting  $\overline{\text{CPSI}}$  clock pulses from effecting the register. Figure 2 illustrates the final positions in a 4703B/4703BX resulting from a 64-bit serial bit train.  $B_0$  is the first bit,  $B_{63}$  the last bit.

Transfer to the Stack – The outputs of Flip-Flops  $F_0$ – $F_3$  feed the stack. A LOW level on the  $\overline{TTS}$  input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the  $\overline{ITS}$  input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in *Figure 10*) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 4703B/4703BX, as in most modern FIFO designs, the MR input only initializes the stack control section and does not clear the data.




Fig. 2
FINAL POSITIONS IN A 4703B/4703BX RESULTING
FROM A 64-BIT SERIAL TRAIN

Output Register (Data Extraction) – The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status and control signals. *Figure 3* is a conceptual logic diagram of the output section.




Fig. 3
CONCEPTUAL OUTPUT SECTION

Parallel Data Extraction – When the FIFO is empty after a LOW pulse is applied to  $\overline{MR}$ , the Output Register Empty ( $\overline{ORE}$ ) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer  $\overline{ORE}$  goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next Word. When TOP goes LOW,  $\overline{ORE}$  will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction  $\overline{CPSO}$  should be LOW.  $\overline{TOS}$  should be grounded for single slice operation or connected to the appropriate  $\overline{ORE}$  for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack,  $\overline{ORE}$  remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction – When the FIFO is empty after a LOW pulse is applied to  $\overline{MR}$ , the Output Register Empty ( $\overline{ORE}$ ) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided  $\overline{TOS}$  is LOW and TOP is HIGH. As a result of the data transfer  $\overline{ORE}$  goes HIGH indicating valid data in the register. The 3-state Serial Data Output,  $Q_S$ , is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of  $\overline{CPSO}$ . To prevent false shifting,  $\overline{CPSO}$  should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces  $\overline{ORE}$  output LOW and disables the serial output,  $Q_S$  (refer to Figure 3). For serial operation the  $\overline{ORE}$  output may be tied to the  $\overline{TOS}$  input, requesting a new word from the stack as soon as the previous one has been shifted out.

# **EXPANSION**

Vertical Expansion — The 4703B/4703BX may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of (15n + 1) words by four bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 4703B/4703BX's flexibility for serial/parallel input and output. For other expansion schemes, refer to the Applications section of this book.




Fig. 4
A VERTICAL EXPANSION SCHEME

Horizontal Expansion — The 4703B/4703BX can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The IRF output of the right most device (most significant device) is connected to the TTS inputs of all devices. Similarly, the ORE output of the most significant device is connected to the TOS inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 4703B/4703BX's flexibility for serial/parallel input and output.

It should be noted that this form of horizontal expansion extracts a penalty in speed. A single FIFO is guaranteed to operate at 3.4 MHz; an array of four FIFOs connected in the above manner is guaranteed at 1.5 MHz. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of this book.

Horizontal and Vertical Expansion – The 4703B/4703BX can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (15m + 1) words by (4n) bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.





Fig. 5
A HORIZONTAL EXPANSION SCHEME






Fig. 8
SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6




Fig. 9
FINAL POSITION OF A 496-BIT SERIAL INPUT

Interlocking Circuitry — Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 4703B/4703BX incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 4703B/4703BX array of Figure 6 devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row, master or a slave of higher priority.

In a similar fashion, the  $\overline{ORE}$  outputs of slaves will not go HIGH until their  $\overline{OES}$  inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the  $\overline{IRF}$  output of the final slave in that row goes LOW and that output data for the array may be extracted when the  $\overline{ORE}$  of the final slave in the output row goes HIGH.

The row master is established by connecting its  $\overline{\text{IES}}$  input to ground while a slave receives its  $\overline{\text{IES}}$  input from the  $\overline{\text{IRF}}$  output of the next higher priority device. When an array of 4703B/4703BX FIFOs is initialized with a LOW on the  $\overline{\text{MR}}$  inputs of all devices, the  $\overline{\text{IRF}}$  outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the  $\overline{\text{IES}}$  input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever  $\overline{\text{MR}}$  and  $\overline{\text{IES}}$  are LOW, the Master Latch is set. Whenever  $\overline{\text{TTS}}$  goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop will be set. If the Master Latch is reset, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until  $\overline{\text{IES}}$  goes LOW. In array operation, activating the  $\overline{\text{TTS}}$  initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a TOS or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and ORE goes HIGH. If the Master Latch is reset, the ORE output will be LOW until an OES input is received.




Fig. 10
CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMITS	;							
SYMBOL	PARAMETE	R	\	/ <sub>DD</sub> = 5	٧	V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
											1.6		MIN, 25°C		
1	Output OFF	xc					l	1			12	•	MAX	Output Returned	
lozh	HIGH Current	хм									0.4	μΑ	MIN, 25°C	to V <sub>DD</sub> , EO = V <sub>DD</sub>	
		\ \iv			Ì						12		MAX		
		хс									-1.6		MIN, 25°C		
1	Output OFF	1			1		[			1	-12		MAX	Output Returned	
lozL	LOW Current	хм									-0.4	μΑ	MIN, 25°C	to V <sub>SS</sub> , EO = V <sub>DD</sub>	
	}	\ \mathred{\text{w}}	1		}			}			-12		MAX		
	Quiescent	V0			32.5			65			130		MIN, 25°C		
	Power	хс			250			500			1000	μΑ	MAX	All Inputs at	
IDD	Supply	VM			8.75			17.5			35		MIN, 25°C	0 V or V <sub>DD</sub>	
	Current	XM			250			500	l		1000	μΑ	MAX		

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 3)

	PARAMETER					LIMIT	S					
SYMBOL			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15V			TEST CONDITIONS
			TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PHL	Propagation Delay, CPSI to IRF		215	430		81	162		57	114	ns	
<sup>t</sup> PLH	Propagation Delay, TTS to IRF		439	878		131	262		92	184	ns	CL = 50 pF,
<sup>t</sup> PLH	Propagation Delay, CPSO to Qs		306	612		68	136		48	96		R <sub>L</sub> = 200 kΩ
<u>₩HL</u>	Propagation Delay, CPSO to US		299	598		79	158		56	112	ns	Input Transition
<sup>t</sup> PLH	Propagation Delay, TOP to Q <sub>n</sub>		325	650		128	256		90	180	ns	Times ≤ 20 ns
<sup>t</sup> PHL			293	586		114	228		80	160	115	

Notes on following page.

AC CHARACTERISTICS AND SET	LIP RECHIREMENTS (Cont.)	$^{1}$ d): Vnn as shown, Vss = 0 V, T $\Delta$ = 25 $^{0}$ C	

SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			,	DD =		1	DD = 1		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PHL	Propagation Delay, CPSO to ORE		159	318		74	148		52	104	ns	
<sup>t</sup> PLH	Propagation Delay, TOS to ORE		320	640		114	228		80	160	ns	
tPLH tPHL	Propagation Delay, TOP to ORE		401 256	802 512		134 109	268 218		94 77	188 154	ns	$C_L = 50 \text{ pF},$ $R_1 = 200 \text{ k}\Omega$
tPHL	Propagation Delay, PL to IRF		119	238		44	88	<del></del>	31	62	ns	Input Transition
tFT	Fall Through Time		2020		<del> </del>	820	1640	<del> </del>		1148	ns	Times ≤ 20 ns
tPZH tPZL	Output Enable Time		51 85	102 170		24 33	48 66		17 24	34 48	ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		64 80	128 160		34 39	68 78		24 28	48 56	ns	$(R_L = 1 k\Omega \text{ to VSS})$ $(R_L = 1 k\Omega \text{ to VDD})$
<sup>t</sup> TLH <sup>t</sup> THL	Output Transition Time		46 34	92 68		25 18	50 36		18 13	36 26	ns	
twCP(H)	Min CPSI Pulse Width (HIGH)	118	59		44	22		31	16		ns	
twCP(L)	Min CPSI Pulse Width (LOW)	220	110		108	54		76	38		ns	
twCP(L)	Min CPSO Pulse Width (LOW)	120	60		60	30		42	21		ns	
twCP(H)	Min CPSO Pulse Width (HIGH)	110	55		72	36		51	26		ns	-
t <sub>W</sub> PL(H)	Min PL Pulse Width (HIGH)	122	61		44	22		31	16		ns	
twTTS(L)	Min TTS Pulse Width (LOW)	160	80		124	62		87	44		ns	
twTOS(L)	Min TOS Pulse Width (LOW)	182	91		60	30		42	21		ns	
t <sub>w</sub> TOP(L)	Min TOP Pulse Width (LOW)	142	71	<b></b>	52	26	<u> </u>	37	19		ns	
t <sub>w</sub> MR(L)	Min MR Pulse Width (LOW)	192	96		108	54		76	38		ns	
t <sub>rec</sub>	MR Recovery Time	44	22		36	18		26	13		ns	
t <sub>s</sub>	Set-Up and Hold Times, D <sub>S</sub> to CPSI	104 8	52 —15		40 24	20 12		28 18	14 9		ns	
t <sub>s</sub>	Set-Up and Hold Times, TTS to IRF, Serial or Parallel Mode	186 76	93 38		98 52	49 26		70 38	35 19		ns	
t <sub>S</sub>	Set-Up Time, ORE to TOS	-151	-302		-21	-42		-15	-30		ns	
<sup>f</sup> MAX	Input CLOCK Frequency (Note 2)	1.1	2.3		2.6	5.3		3.4	6.9		ns	

# NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

- For  $f_{MAX}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.

  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

  It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD} = 5 V$ , 4  $\mu$ s at  $V_{DD} = 10 V$ , and 3  $\mu$ s at  $V_{DD} = 15 V.$

# **SWITCHING WAVEFORMS**




50% t<sub>PLZ</sub> <sup>t</sup>PZL HIGH Z "OFF" STATE OUTPUT

**OUTPUT ENABLE TIME** (tpZH) AND OUTPUT DISABLE TIME (tpHZ)

**OUTPUT ENABLE TIME** (tPZL) AND OUTPUT DISABLE TIME (tPLZ)


### SERIAL INPUT UNEXPANDED OR MASTER OPERATION



MINIMUM  $\overline{\text{CPSI}}$  PULSE WIDTH, PROPAGATION DELAY,  $\overline{\text{CPSI}}$  TO  $\overline{\text{IRF}}$  AND  $\overline{\text{TTS}}$  TO  $\overline{\text{IRF}}$ , RECOVERY TIME,  $\overline{\text{IRF}}$  TO  $\overline{\text{CPSI}}$ , AND SET-UP AND HOLD TIMES, D<sub>S</sub> TO  $\overline{\text{CPSI}}$ , AND  $\overline{\text{TTS}}$  TO  $\overline{\text{IRF}}$ .

CONDITIONS: STACK NOT FULL, IES, = PL = LOW

### SERIAL INPUT EXPANDED SLAVE OPERATION




PROPAGATION DELAY, CPSI TO IRF AND TTS TO IRF, RECOVERY TIME, IRF TO CPSI AND SET-UP AND HOLD TIMES, IES TO CPSI, DS TO CPSI AND TTS TO IRF.

CONDITIONS: STACK NOT FULL IES = HIGH WHEN INITIALIZED, PL = LOW

NOTE:

Set-up and hold times are shown as positive values but may be specified as negative values.


### SERIAL OUTPUT, UNEXPANDED OR MASTER OPERATION



ORE RECOVERY TIME, PROPAGATION DELAY CPSO TO QS, CPSO TO ORE, TOS TO ORE, MINIMUM CPSO PULSE WIDTH, MINIMUM TOS PULSE WIDTH AND SET-UP TIME ORE TO TOS.

> CONDITIONS: DATA IN STACK, TOP = HIGH, IES = LOW WHEN INITIALIZED, OES = LOW

# SERIAL OUTPUT, SLAVE OPERATION




ORE RECOVERY TIME, PROPAGATION DELAY CPSO TO QS, CPSO TO ORE, TOS TO ORE, AND SET-UP AND HOLD TIMES, OES TO CPSO, ORE TO TOS, TOS TO OES

CONDITIONS: DATA IN STACK, TOP = HIGH, IES = HIGH WHEN INITIALIZED

NOTE:

Set-up  $(t_s)$  and hold times  $(t_h)$  are shown as positive values but may be specified as negative values.


# **FALL THROUGH TIME**



# MINIMUM $\overline{\text{MR}}$ AND PL PULSE WIDTHS, RECOVERY TIME FOR $\overline{\text{MR}}$ AND FALL THROUGH TIME

 $\begin{array}{c} \textbf{CONDITIONS: } \overline{\texttt{TTS}} \ \texttt{CONNECTED} \ \texttt{TO} \ \overline{\texttt{RF}}, \ \overline{\texttt{TOS}} \ \texttt{CONNECTED} \\ \text{TO} \ \overline{\texttt{ORE}}, \ \overline{\texttt{IES}}, \ \overline{\texttt{OES}}, \ \overline{\texttt{EO}}, \ \overline{\texttt{CPSO}} = \texttt{LOW. TOP} = \texttt{HIGH} \\ \end{array}$ 


# PARALLEL OUTPUT, FOUR BIT WORD OR MASTER IN PARALLEL EXPANSION



# PROPAGATION DELAY, TOP TO $\overline{\text{ORE}},$ TOP TO $\Omega_n,$ AND MINIMUM TOP PULSE WIDTH

CONDITIONS:  $\overline{\text{IES}}$  = LOW WHEN INITIALIZED,  $\overline{\text{EO}}$  =  $\overline{\text{CPSO}}$  = LOW. DATA AVAILABLE IN STACK

# PARALLEL LOAD MODE, FOUR BIT WORD (UNEXPANDED) OR MASTER IN PARALLEL EXPANSION



PROPAGATION DELAY PL TO IRF, TTS TO IRF,
MINIMUM PL AND TTS PULSE WIDTHS, AND SET-UP AND
HOLD TIMES Dn TO PL, IRF TO PL, TTS TO IRF.

CONDITIONS: STACK NOT FULL, IES = LOW WHEN INITIALIZED

#### NOTES:

- 1. Initialization requires a master reset to occur after power has been applied.
- 2. TTS normally connected to IRF.
- 3. If stack is full, IRF will stay LOW.

# 

PROPAGATION DELAY,  $\overline{\text{TTS}}$  TO  $\overline{\text{IES}}$ ,  $\overline{\text{IES}}$  TO  $\overline{\text{IRF}}$ , PL TO  $\overline{\text{IRF}}$ , MINIMUM PL AND  $\overline{\text{TTS}}$  PULSE WIDTHS, AND SET-UP AND HOLD TIMES, D<sub>n</sub> TO PL,  $\overline{\text{IRF}}$  TO  $\overline{\text{TTS}}$ ,  $\overline{\text{IRF}}$  TO PL

CONDITIONS: STACK NOT FULL, DEVICE INITIALIZED WITH IES HIGH

NOTE:

Set-up  $(t_s)$  and hold times  $(t_h)$  are shown as positive values but may be specified as negative values.

# 4710B/4710BX

# REGISTER STACK • 16×4 RAM WITH 3-STATE OUTPUT REGISTER

FAIRCHILD CMOS MACROLOGIC™

**DESCRIPTION** — The 4710B/4710BX is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 4710B/4710BX is fully compatible with all CMOS families. The 4710B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V. The 4710BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- EDGE-TRIGGERED OUTPUT REGISTER
- 3-STATE OUTPUTS
- OPTIMIZED FOR REGISTER STACK OPERATION
- 18-PIN PACKAGE

### **PIN NAMES**

A0-A3

Address Inputs

 $D_0 - D_3$ 

Data Inputs

CŠ EO

Chip Select Input (Active LOW)
Output Enable Input (Active LOW)

WE

Write Enable Input (Active LOW)


CP


Clock Input (Outputs Change on LOW

to HIGH Transition)

 $Q_0 - Q_3$ 

Outputs







# The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

**FUNCTIONAL DESCRIPTION** – The 4710B/4710BX consists of a 16 X 4-bit RAM selected by four address inputs (A<sub>0</sub> – A<sub>3</sub>) and an edge-triggered 4-bit Output Register with 3-state Output Buffers.

Write Operation - When the three control inputs: Write Enable ( $\overline{WE}$ ), Chip Select ( $\overline{CS}$ ), and Clock (CP), are LOW the information on the data inputs ( $\underline{D_0} - \underline{D_3}$ ) is written into the memory location selected by the address inputs ( $\underline{A_0} - \underline{A_3}$ ). If the input data changes while  $\overline{WE}$ ,  $\overline{CS}$ , and CP are LOW, the contents of the selected memory location follows these changes provided set-up time criteria are met.

**Read Operation –** Whenever  $\overline{CS}$  is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs  $(A_0 - A_3)$  is edge triggered into the Output Register.

A 3-State Output Enable  $(\overline{EO})$  controls the output buffers. When  $\overline{EO}$  is HIGH the four outputs  $(Q_0 - Q_3)$  are in a high impedance or OFF state; when  $\overline{EO}$  is LOW, the outputs are determined by the state of the Output Register.

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

	PARAMETER						LIMIT								
SYMBOL			V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
		· · ·									1.6		MIN, 25°C		
I	Current HIGH	хс									12		MAX	Output Returned	
Iozh		Current HIGH	XM									0.4	μΑ	MIN, 25°C	to $V_{DD}$ , $\overline{EO} = V_{DD}$
			XIVI									12		MAX	
	Output OFF XC	VC.									-1.6		MIN, 25°C		
IozL		Λ.									- 12		MAX	Output Returned to V <sub>SS</sub> EO = V <sub>DD</sub>	
'UZL	Current LOW	хм									-0.4	μΑ	MIN, 25°C		
		XIVI									- 12		MAX		
	Quiescent	хс			20			40			80		MIN, 25°C	All inputs at	
lDD	Power	ΛC			150			300			600		MAX		
	Supply	VM			5			10			20	μΑ	MIN, 25°C		
	Current	XIVI	XM			150			300			600		MAX	

Notes on following page.

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: Voi	n as shown. Ve	cc = 0 V TA =	25°C (See Note 2)
---	----------------	---------------	-------------------

SYMBOL	PARAMETER	٧	DD = 5	5 V	٧١	1 = סכ	0 V	V	DD = 1	5V	UNITS	TEST CONDITIONS
			TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
	READ MODE										***************************************	
<sup>t</sup> PLH	Propagation Delay, CP to Output		146	292		56	112		40	80	ns	
<sup>t</sup> PHL	11 Opagation Belay, Cir to Output		125	250		49	98		34	68	,,,,	
<sup>t</sup> PZH	Enable Time, EO to Output		57	114		20	40		16	32	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PZL	Lindble Time, 20 to Gutput		81	162		31	62		23	46		(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
<sup>t</sup> PHZ	Disable Time, EO to Output		57	114		29	58		23	46	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PLZ	Bladde Time, 20 to output		72	144		31	62		25	50		(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
<sup>t</sup> TLH	Output Transition Time		75	150		45	90		35	70	ns	
<sup>t</sup> THL			80	160		45	90		35	70		
	WRITE MODE						т	,			,	
t <sub>W</sub> WE	Minimum WE Pulse Width (Note 3)	218	109	<u> </u>	104	52	1	62	31		ns	C <sub>L</sub> = 50 pF,
twCS	Minimum CS Pulse Width (Note 3)	226	113		124	62		74	37		ns	$R_L = 200 \text{ k}\Omega$
t <sub>W</sub> CP	Minimum CP Pulse Width (Note 3)	240	120		124	62		74	37		ns	Input Transition
$t_{\mathbf{S}}$	Set-Up Time CS to WE (Note 4)	326	163		198	99		134	67	İ	ns	Times ≤ 20 ns
th	Hold Time, CS to WE (Note 4)	0	-15		0	-10		0	-5		ns	
t <sub>S</sub>	Set-Up Time, CS to CP	186	93		104	52		68	34		ns	
th	Hold Time, CS to CP	0	-15		0	-10		0	-5		ns	
t <sub>S</sub>	Set-Up Time, $\overline{D}_n$ to $\overline{WE}$ (Note 4)	176	<b>6</b> 8		70	35		48	24		ns	
th	Hold Time, $\overline{D}_n$ to $\overline{WE}$ (Note 4)	0	-15		0	-10		0	-5		ns	
t <sub>s</sub>	Set-Up Time, Address to WE (Note 4)	206	103		100	50		58	29		ns	
th	Hold Time, Address to WE (Note 4)	0	-15		0	-10		0	-5		ns	
	READ MODE							•		*	-	
t <sub>S</sub>	Set-Up Time Address to CP	706	353		372	186		208	104		ns	
th	Hold Time Address to CP	0	-15	1	0	-10		0	-5		ns	


# NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   Writing occurs when WE; CE, and CP are LOW.
   Assuming WE is utilized as a Writing STROBE.


- 5. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V and 3  $\mu$ s at  $V_{DD}$  = 15 V.

# SWITCHING WAVEFORMS

# READ MODE




**EO** TO OUTPUT ENABLE AND DISABLE TIMES



MINIMUM CP PULSE WIDTH, PROPAGATION DELAY CLOCK TO OUTPUT,
AND SET-UP AND HOLD TIMES ADDRESS TO CLOCK

**CONDITIONS**:  $\overline{CS} = \overline{EO} = LOW, \overline{WE} = HIGH$ 

# WRITE MODE




MINIMUM  $\overline{\text{CS}}$  PULSE WIDTH, MINIMUM WRITE ENABLE PULSE WIDTH, SET-UP AND HOLD TIMES ADDRESS TO  $\overline{\text{WE}}$ , DATA TO  $\overline{\text{WE}}$ , AND  $\overline{\text{CS}}$  to  $\overline{\text{WE}}$  CONDITIONS: CP = LOW

NOTE: Set-Up (t<sub>s</sub>) and Hold Times (t<sub>h</sub>) are shown as positive values but may be specified as negative values.

# Z

# SWITCHING WAVEFORMS (CONT'D)

# WRITE MODE



SET-UP AND HOLD TIMES, CS TO CP

NOTE: Set-up Times  $(t_s)$  and Hold Times  $(t_h)$  are shown as positive values, but may be specified as negative values.

# 4720B/4720BX

# 256-BIT RANDOM ACCESS MEMORY WITH 3-STATE OUTPUT


**DESCRIPTION** — The 4720B/4720BX is a 256-Bit Random Access Memory with 3-State Outputs. It has a Data Input (D), eight Address inputs (A<sub>0</sub>-A<sub>7</sub>), an active HIGH Write Enable Input (WE), an active LOW Chip Select Input ( $\overline{CS}$ ), an active HIGH 3-State Output (Q) and an active LOW 3-State Output ( $\overline{Q}$ ). Information on the Data Input (D) is written into the memory location selected by the Address Inputs (A<sub>0</sub>-A<sub>7</sub>) when the Chip Select Input ( $\overline{CS}$ ) is LOW and the Write Enable Input (WE) is HIGH. Under these conditions, the device is transparent, i.e., the data input is reflected at the True and Complementary Outputs (Q,  $\overline{Q}$ ). Information is read from the memory location selected by the Address Inputs (A<sub>0</sub>-A<sub>7</sub>) while the Chip Select ( $\overline{CS}$ ) and the Write Enable (WE) Inputs are LOW. The Q Output is the information written into the memory,  $\overline{Q}$  is its complement. When the Chip Select Input ( $\overline{CS}$ ) is HIGH, both outputs (Q,  $\overline{Q}$ ) are held in the high impedance OFF state. This allows other 3-State outputs to be wired together in a bus arrangement. The 4720B/4720BX offers fully static operation.


The 4720B is specified to operate over a power supply voltage range of 4.5 to 12.5 V. The 4720BX is specified to operate over a power supply voltage range of 3 to 15 V.

- 3-STATE OUTPUTS
- ORGANIZATION 256 WORDS X 1-BIT
- ON-CHIP DECODING
- TRUE AND COMPLEMENT OUTPUTS AVAILABLE
- FULLY STATIC
- LOW POWER DISSIPATION
- HIGH SPEED
- TYPICAL HOLDING VOLTAGE OF 1.5 V

#### MODE SELECTION

cs	WE	Q	ā	MODE
L	Н	Data Written Into Memory	Write	
L	L	Data Written Into Memory	Complement of Data Written Into Memory	Read
Н	х	High Impedance	High Impedance	Inhibit





DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

	i		ļ				IMITS								
SYMBOL	PARAMETE	R	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
											1.6		MIN, 25°C		
.	Output OFF Current, HIGH	xc									12		MAX	Output Returned	
lozh		V1/4									0.4	μΑ	MIN, 25°C	to $V_{DD}$ , $\overline{CS} = V_{DD}$	
		XIVI									12		MAX		
	Output OFF Current, LOW	×	хс									-1.6		MIN, 25°C	
lozL		1			<u></u>						-12	μΑ	MAX	Output Returned	
'OZL		ХM									-0.4	μΑ	MIN, 25°C	to V <sub>SS</sub> , $\overline{\text{CS}}$ = V <sub>DD</sub>	
		XIV			İ						-12		MAX		
	Quiescent	хс			20			40			80		MIN, 25°C		
I <sub>DD</sub>	Power	1	İ		150			300			600	μΑ	MAX	All inputs at	
	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>	
	Current				150			300			600	μA	MAX		

# AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)


	PARAMETER											
SYMBOL		V	V <sub>DD</sub> = 5 V			OD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
	READ MODE											
<sup>t</sup> PLH	Propagation Delay,		250	500		95	190		68	136		
<sup>t</sup> PHL	Address to Output		250	500		95	190		68	136	ns	
<sup>t</sup> PZH	Enable Time, CS to Output		30	60		15	30		11	22		(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PZL	Enable Time, CS to Output		35	70		17	34		12	24	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
<sup>t</sup> PHZ	Disable Time, CS to Output		25	50		15	30		11	22	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PLZ	Disable Time, CS to Gutput		27	54		16	32		12	24	115	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
tTLH	Output Transition Time		75	150		35	70		25	50	ns	
<sup>t</sup> THL	Output Transition Time		75   150   35   70   25   50	113								
	WRITE MODE											
<sup>t</sup> PLH	Propagation Delay,	1	250	500		100	200		65	130	ns	
<sup>t</sup> PHL	WE to Output		250	500		100	200		65	130	115	C <sub>L</sub> = 50 pF,
	WRITE MODE											R <sub>L</sub> = 200 kΩ
t <sub>W</sub> W∙E	Minimum WE Pulse Width	240	120		110	55		80	40		ns	Input Transition
t <sub>S</sub>	Set-Up Time, D to WE	80	40		38	19		28	14			Times ≤ 20 ns
th	Hold Time, D to WE	40	20		22	11		18	9		ns	
t <sub>S</sub>	Set-Up Time, Address to WE	260	130		130	65		90	45			
<sup>t</sup> h	Hold Time, Address to WE	160	80		80	40		40	20		ns	
t <sub>s</sub>	Set-Up Time, CS to WE		ne									
th	Hold Time, CS to WE	60	30		30	15		20	10		ns	

# NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. All set-up  $(t_s)$  and hold  $(t_h)$  times are measured with minimum write enable pulse width  $(t_WWE)$ .


# SWITCHING WAVEFORMS

# **READ MODE**



# **CS** TO OUTPUT ENABLE AND DISABLE TIMES

# WRITE MODE



MINIMUM PULSE WIDTH FOR WE AND SET-UP AND HOLD TIMES, D TO WE,  $\mathbf{A_n}$  TO WE, AND  $\overline{\mathbf{CS}}$  TO WE

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4722B

# PROGRAMMABLE TIMER/COUNTER

GENERAL DESCRIPTION -The 4722B Programmable Timer/Counter is a monolithic controller capable of producing accurate microsecond to five day time delays. Long delays, up to three years, can easily be generated by cascading two timers. The timer consists of a time base oscillator programmable 8-bit counter and control flip-flop. An external resistor capacitor (R<sub>v</sub>C<sub>v</sub>) network sets the oscillator frequency and allows delay times from 1  $R_xC_x$  to 255  $R_xC_x$  to  $\hat{b}e$  selected. In the astable mode of operation, 255 frequencies or pulse patterns can be generated from a single  $R_xC_x$  network. These frequencies or pulse patterns can also easily be synchronized to an external signal. The Trigger Input (T), Master Reset Input (MR) and Data Outputs ( $\overline{0}_0$ ,  $\overline{0}_2$ ,  $\overline{0}_4$ ,  $\overline{0}_8$ ,  $\overline{0}_{16}$ ,  $\overline{0}_{32}$ ,  $\overline{0}_{64}$ ,  $\overline{0}_{128}$ ) are all TTL and DTL compatible for easy interface with digital system. The timer's high accuracy and versatility in producing a wide range of time delays makes it ideal as a direct replacement for mechanical or electromechanical devices.

- ACCURATE TIMING FROM MICROSECONDS TO DAYS
- PROGRAMMABLE DELAYS FROM 1 R.C. TO 255 R.C. TTL, DTL AND CMOS COMPATIBLE OUTPUTS
- TIMING DIRECTLY PROPORTIONAL TO RxCx TIME CONSTANT
- **HIGH ACCURACY**
- **EXTERNAL SYNC AND MODULATION CAPABILITY**
- WIDE SUPPLY VOLTAGE RANGE
- **EXCELLENT SUPPLY VOLTAGE REJECTION**
- LOW POWER DISSIPATION

# **PIN NAMES**

 $R_x/C_x$ 

External Resistor/Capacitor Connection

Trigger Input

MOD

Modulation Input Master Reset Input

MR


Regulator Output

VREG TBO


Time Base Output (Open Drain)

Data Outputs (Active Low-Open Drain)

 $\begin{matrix} \overline{o}_{1}, \overline{o}_{2}, \overline{o}_{4}, \overline{o}_{8}, \\ \overline{o}_{16}, \overline{o}_{32}, \overline{o}_{64}, \overline{o}_{128} \end{matrix}$ 



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



# FAIRCHILD CMOS • 4722B

#### **FUNCTIONAL DESCRIPTION**

When power is applied to the 4722B with no Trigger (T) or Master Reset (MR) Inputs, the circuit starts with all outputs in a high impedance OFF state. Application of a positive-going trigger pulse to T initiates the timing cycle. The Trigger Input (T) activates the Time-Base Generator, enables the counter and sets the counter outputs LOW. The time-base generator generates timing pulses with a period  $T = 1 R_{\chi} C_{\chi}$ . These clock pulses are counted by the 8-stage Binary Counter. The timing sequence is completed when a positive-going pulse is applied to MR.

Once triggered, the circuit is immune from additional trigger inputs until the timing cycle is completed or a Master Reset is applied. If both the Master Reset and Trigger Inputs are activated simultaneously, the Trigger Input takes precedence.

Figure 1 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a Trigger Input. When the circuit is in a Master Reset state, both the time-base and the counter sections are disabled and all the counter outputs are in a high impedance OFF state.

In most timing applications, one or more of the counter outputs are connected to the Master Reset terminal with S1 closed (Figure 2). The circuit starts timing when a Trigger Input is applied and automatically resets itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the Master Reset terminal (switch S1 open), the circuit operates in an astable or free-running mode, following a Trigger Input.

### Important Operating Information


- Ground connection is pin 9.
- Master Reset sets all outputs to a high impedance OFF state.
- · Trigger sets all outputs LOW.
- Time-base TBO can be disabled by bringing the R<sub>x</sub>/C<sub>x</sub> Input LOW via a pull-down resistor.
- Normal Time-base Output (TBO) is a negative-going pulse greater than 500 ns.
- Master Reset stops the time-base generator.
- Data outputs O

  1 . . . . O

  128 sink 1.6 mA current with V

  OL

  ≤ 0.4 V;
- For use with external clock, minimum clock pulse amplitude should be 0.7 V<sub>DD</sub>, with greater than 1 μs pulse duration.



### **CIRCUIT CONTROLS**

Data Outputs (01...0128)

The Data Outputs are buffered open-drain type stages, as shown in the block diagram. Each output is capable of sinking 1.6 mA at 0.4 V V<sub>OL</sub>. In the Master Reset condition, all the Data Outputs are in a high impedance OFF state. Following a Trigger Input, the Outputs change state in accordance with the timing diagram of Figure 1. The Data Outputs can be used individually, or can be connected together in a wired-OR configuration, as described in the Programming section.

### Master Reset and Trigger Inputs (MR and T)

The circuit is reset or triggered with positive-going control pulses applied to MR and T, respectively. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

#### Modulation Input (MOD)

The oscillator time-base period T can be modulated by applying a dc voltage to MOD. The time-base generator can be synchronized to an external clock by applying a sync pulse to MOD, as shown in Figure 3.

The time base can be synchronized by setting the time-base period T to be an integer multiple of the sync pulse period,  $T_{\rm e}$ . This can be done by choosing the timing components Ry and Cy such that:

$$T = R_x C_x = (T_s/m)$$

where

m is an integer, 
$$1 \le m \le 10$$


Figure 4 gives the typical pull-in range for harmonic synchronization for various values of harmonic modulus, m. For m < 10, typical pull-in range is greater than ±4% of time-base frequency.

# R<sub>x</sub>/C<sub>x</sub> Connection

The time-base period T is determined by the external  $R_xC_x$  network connected to  $R_x/C_x$ . When the time base is triggered, the waveform at  $R_x/C_x$  is an exponential ramp with a period T = 1.0  $R_xC_x$ .

#### Time-Base Output (TBO)

The Time-Base Output is an open-drain type stage as shown in the block diagram and requires a pull-up resistor to V<sub>REG</sub> for proper circuit operation. In the Master Reset state, the time-base output is in a high impedance OFF state. After triggering, it produces a negative-going pulse train with a period T = R<sub>x</sub>C<sub>x</sub> as shown in the diagram of Figure 1. The Time-Base Output is internally connected to the binary-counter section and can also serve as the input for the external clock signal when the circuit is operated with an external time base. The counter section triggers on the negative-going edge of the timing or clock pulses generated at TBO. The counter section can be disabled by clamping the voltage level at TBO to ground.







Fig. 3 Operation with External Sync. Signal

Fig. 4 Typical Pull-in Range for Harmonic Synchronization



Regulator Output ( $V_{REG}$ )
The Regulator Output ( $V_{REG}$  is used internally to drive the counter and the control logic. This terminal can also be used as a supply to additional 4722B circuits when several timer circuits are cascaded (see *Figure 6*) to minimize power dissipation. For circuit operation with an external clock,  $V_{REG}$  can be used as the  $V_{DD}$  input terminal to power down the internal time base and reduce power dissipation. When supply voltages less than 4.5 V are used with the internal time-base,  $V_{REG}$  should be shorted to  $V_{DD}$ .

#### MONOSTABLE OPERATION

#### Precision Timing

In precision timing applications, the 4722B is used in its monostable or self-resetting mode. The generalized circuit connection for this application is shown in *Figure 2*. The output is normally OFF and goes LOW following a Trigger Input. It remains LOW for the time duration,  $T_{O}$ , and then returns to the OFF state. The duration of the timing cycle  $T_{O}$  is given as:

$$T_O = NT = NR_xC_x$$

where T =  $R_x C_x$  is the time-base period as set by the choice of timing components at  $R_x/C_x$  and N is an integer in the range of  $1 \le N \le 255$  as determined by the combination of counter outputs  $\overline{O}_1 \dots \overline{O}_{128}$ , connected to the output bus.

#### FAIRCHILD CMOS • 4722B

#### Counter-Output Programming

The Data Outputs,  $\tilde{O}_1 \dots \tilde{O}_{128}$ , are open-drain type stages and can be shorted together to a common pull-up resistor to form a wired-OR connection; the combined output will be LOW as long as any one of the outputs is LOW. The time delays associated with each Data Output can be added together. This is done by simply shorting the outputs together to form a common output bus as shown in *Figure 2*. For example, if only pin 6 is connected to the output and the rest left open, the total duration of the timing cycle,  $T_O$ , is 32 T. Similarly, if pins 1, 5, and 6 are shorted to the output bus, the total time delay is  $T_O = (1+16+32)$  T = 49 T. In this manner, by proper choice of counter terminals connected to the output bus, the timing cycle can be programmed to be 1 T  $\leq T_O \leq$  255 T.

#### Ultra-Long Time-Delay Application

Two 4722Bs can be cascaded as shown in Figure 5 to generate extremely long time delays. Total timing cycle of two cascaded units can be programmed from  $T_0 = 256 R_x C_x$  to  $T_0 = 65.536 R_x C_x$  in 256 discrete steps by selectively shorting one or more of the Data Outputs from Unit 2 to the output bus. In this application, the Master Reset and the Trigger Inputs of both units are tied together and the Unit 2 time base generator is disabled. Normally, the output is OFF when the system is reset. On triggering, the output goes LOW where it remains for a total of  $(256)^2$  or 65.536 cycles of the time-base oscillator.

In cascaded operation, the time-base generator of Unit 2 can be powered down to reduce power consumption by using the circuit connection of *Figure 6*. In this case, the  $V_{DD}$  terminal of Unit 2 is left open, and the second unit is powered from the  $V_{REG}$  Output of Unit 1 by connecting the  $V_{REG}$  (pins 15) of both units together.


#### **ASTABLE OPERATION**


The 4722B can be operated in its astable or free-running mode by disonnecting the Master Reset Input from the Data Outputs. Two typical circuits are shown in Figure 7 and 8. The circuit in Figure 7 operates in its free-running mode with external trigger and reset signals. It starts counting and timing following a Trigger Input until an external Master Reset pulse is applied. Upon application of a positive-going reset signal to MR, the circuit reverts back to its Master Reset state. This circuit is essentially the same as that of Figure 2 with the feedback switch S1 open.

The circuit of *Figure 8* is designed for continuous operation. It self-triggers automatically when the power supply is turned on, and continues to operate in its free-running mode indefinitely, in astable or free-running operation; each of the counter outputs can be used individually as synchronized oscillators, or they can be interconnected to generate complex pulse patterns.

#### **Binary Pattern Generation**

In astable operation, as shown in Figure 7, the output of the 4722B appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 1, which shows the phase relations between the counter outputs. Figures 9 and 10 show some of the complex pulse patterns that can be generated. The pulse pattern repeats itself at a rate equal to the period of the highest counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the lowest counter bit connected to the output.





#### **OPERATION WITH EXTERNAL CLOCK**

The 4722B can be operated with an external clock or time base by disabling the internal time-base generator and applying the external clock input to  $\overline{\text{TBO}}$ . The recommended circuit connection for this application is shown in *Figure 11*. The internal time base is de-activated by connecting a resistor from  $R_XC_X$  to ground. The counters are triggered on the negative-going edges of the external clock pulse.

#### FREQUENCY SYNTHESIZER

The programmable counter section of the 4722B can be used to generate 255 discrete frequencies from a given Time-Base Output setting using the circuit connection of Figure 12. The circuit output is a positive pulse train with a pulse width equal to T, and a period equal to (N + 1) T where N is the programmed count in the counter. The modulus N is the total count corresponding to the Data Outputs connected to the output bus. For example, if pins 1, 3, and 4 are connected together to the output bus, the total count is N = 1 + 4 + 8 = 13, and the period of the output waveform is equal to (N + 1) T or 14 T. In this manner, 255 different frequencies can be synthesized from a given time-base setting.




Fig. 11 Operation with External Clock

Fig. 12 Frequency Synthesis from Internal Time-Base




Fig. 13 Frequency Synthesis by Harmonic Locking to an External Reference

#### SYNTHESIS WITH HARMONIC LOCKING

The harmonic synchronizing feature of the time base can be used to generate a wide number of discrete frequencies from a given input reference frequency. The circuit connection for this application is shown in *Figure 13* (see *Figures 3* and *4* for external sync waveform and harmonic capture range). If the time base is synchronized to (m)th harmonic of input frequency where  $1 \le m \le 10$ , the frequency  $f_0$  of the output waveform in *Figure 13* is related to the input reference frequency  $f_0$  as


$$f_0 = f_R \frac{m}{(N+1)}$$

where m is the harmonic number, and N is the programmed counter modulus. For a range of  $1 \le N \le 255$ , the circuit of *Figure 13* can produce 2550 different frequencies from a single fixed reference.

The circuit of Figure 13 can be used to generate frequencies which are not harmonically related to a reference input. For example, by selecting the external  $R_XC_X$  to set m=10 and setting N=5, a 100 Hz output frequency synchronized to 60 Hz power line frequency can be obtained.

#### STAIRCASE GENERATOR

The 4722B Programmable Timer/Counter can be interconnected with an external operational amplifier and a precision resistor ladder to form a staircase generator as shown in *Figure 14*. Under Master Reset condition, the output is LOW. When a Trigger is applied, the op amp output goes HIGH and generates a negative-going staircase of 256 equal steps. The time duration of each step is equal to the time-base period T. The staircase can be stopped at any level by applying a disable signal to TBO, through a steering diode, as shown in *Figure 14*. The count is stopped when TBO is clamped.



STROBE NPUT

NOD

OR ANALOG INPUT

NOD

OR ANALOG INPUT

NOD

OR ANALOG INPUT

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

OP AMP

Fig. 15 Digital Sample and Hold Circuit

#### FAIRCHILD CMOS • 4722B

#### DIGITAL SAMPLE AND HOLD

Figure 15 shows a digital sample and hold circuit using the 4722B. Circuit operation is similar to the staircase generator described in the previous section. When a strobe input is applied, the R<sub>x</sub>C<sub>x</sub> low-pass network between the Master Reset and the Trigger Inputs resets the timer, then triggers it. This strobe input also sets the output of the bistable latch to a HIGH stage and activates the counter.


The circuit generates a staircase voltage at the op amp output. When the level of the staircase reaches that of the analog input to be sampled, the comparator changes state, activates the bistable latch and stops the count. At this point, the voltage level at the op amp output corresponds to the sampled analog input. Once the input is sampled, it is held until the next strobe signal.

#### ANALOG-TO-DIGITAL CONVERTER

Figure 16 shows a simple 8-bit A/D converter system using the 4722B. Circuit operation is very similar to that of the digital sample and hold system of Figure 15. In the case of A/D conversion, the digital output is obtained in parallel format from the binary-counter outputs with the output at pin 8 corresponding to the most significant bit (MSB).

#### **DIGITAL TACHOMETER TIME BASE**

A digital tachometer requires a time-base generator to supply two pulse outputs at specific intervals, e.g., every second. The first pulse is a command (load) to transfer the accumulated counts in the counter section into latches (memory); the second resets the counter to zero. A simple adjustable time base, accurate to approximately ±0.5%, can be implemented using the circuit in Figure 17.



# **4723B**DUAL 4-BIT ADDRESSABLE LATCH

**DESCRIPTION** – The 4723B is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address Inputs  $(A_0, A_1)$ , an active LOW Enable Input  $(\overline{E})$  and an active HIGH Clear Input (CL). Each latch has a Data Input (D) and four Outputs  $(Q_0,Q_3)$ .

When the Enable  $(\overline{E})$  and Clear (CL) Inputs are HIGH, all Outputs  $(Q_0 - Q_3)$  are LOW. Dual 4-channel demultiplexing occurs when the Clear Input (CL) is HIGH and the Enable Input  $(\overline{E})$  is LOW.

When the Clear (CL) and Enable  $(\overline{E})$  inputs are LOW, the selected Output  $(Q_0 - Q_3)$ , determined by the Address Inputs  $(A_0, A_1)$ , follows the Data Input (D). When the Enable Input  $(\overline{E})$  goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode  $(\overline{E} = CL = LOW)$ , changing more than one bit of the address  $(A_0, A_1)$  could impose a transient wrong address. Therefore, this should only be done while in the memory mode  $(\overline{E} = HIGH, CL = LOW)$ .

- SERIAL-TO-PARALLEL CAPABILITY
- OUTPUT FROM EACH STORAGE BIT IS AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DECODING OR DEMULTIPLEXING CAPABILITY
- EASILY EXPANDABLE
- ACTIVE HIGH COMMON CLEAR

#### **PIN NAMES**


 $A_0, A_1$  $D_a, D_b$  Address Inputs

, D<sub>b</sub> Data Inputs

E CL

Enable Input (Active LOW) Clear Input (Active HIGH)

Q<sub>0a</sub>-Q<sub>3a</sub>, Q<sub>0b</sub>-Q<sub>3b</sub> Parallel Latch Outputs



#### FAIRCHILD CMOS • 4723B

#### MODE SELECTION

Ē	CL	MODE
L	L	Addressable Latch
Н	L	Memory
L	Н	Dual 4-Channel Demultiplexer
Н	н	Clear

H = HIGH Level

L = LOW Level

#### TRUTH TARLE

CL	Ē	D	A <sub>0</sub>	Α1	o <sub>0</sub>	<b>Q</b> 1	$a_2$	$o_3$	MODE
Н	Н	х	х	х	L	L	L	L	Clear
Н	L	L	L	L	L	L	L	L	Demultiplex
н	L	Н	L	L	Н	L	L	L	
Н	L	L	н	L	L	L	L	L	
н	L	Н	Н	L	L	н	L	L	
н	L	L	L	Н	L	L	L	L	
Н	L	н	L	Н	L	L	Н	L	
Н	L	L	Н	Н	L	L	L	L	
Н	L	Н	Н	Н	L	L	L	Н	
L	Н	×	X	X	Q <sub>N-1</sub>	$Q_{N-1}$	$Q_{N-1}$	$Q_{N-1}$	Memory
L	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Addressable
L	L	Н	L	L	н	$Q_{N-1}$	$Q_{N-1}$	$Q_{N-1}$	Latch
L	L	L	Н	L	Q <sub>N-1</sub>	L	$Q_{N-1}$	$Q_{N-1}$	
L	L	Н	Н	L	Q <sub>N-1</sub>	н	$Q_{N-1}$	$Q_{N-1}$	
L	L	L	L	Н	Q <sub>N-1</sub>	$Q_{N-1}$	L	$Q_{N-1}$	
L	L	Н	L	Н	Q <sub>N-1</sub>	$Q_{N-1}$	н	$Q_{N-1}$	
L	L	L	Н	Н	Q <sub>N-1</sub>	$Q_{N-1}$	$Q_{N-1}$	L	
L	L	Н	Н	Н	Q <sub>N-1</sub>	$Q_{N-1}$	Q <sub>N-1</sub>	н	

L = LOW Level

H = HIGH Level

X = Don't Care

Q<sub>N-1</sub> = State before the positive transition of the Enable Input

#### **DC CHARACTERISTICS:** $V_{DD}$ as shown, $V_{SS} = 0$ V (See Note 1)

							LIMITS	3						
SYMBOL	PARAME	TER	V	DD = 5	٧	VI	DD = 10	) V	V	DD = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	7.0			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	XM			5			10			20	4	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	Aivi			150			300			600	μΑ	MAX	

Notes on following page.


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	<sub>DD</sub> = 5	٧	٧ <sub>E</sub>	DD = 10	V	V	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1	
<sup>t</sup> PLH	Propagation Delay, E to Q <sub>n</sub>		110	225		50	100		35	80		
tPHL.	Propagation Delay, E to Q <sub>n</sub>	-	110	225		50	100		35	80	ns	
tPLH	Propagation Delay, D to Qp		95	200		45	85		30	68	ns	
<sup>t</sup> PHL	Propagation Delay, D to Q <sub>n</sub>		95	200		45	85		30	68	115	
<sup>t</sup> PLH	Propagation Delay,		120	250		55	100		40	80	ns	
<sup>t</sup> PHL	Address to Q <sub>n</sub>		120	250		55	100		40	80	115	C <sub>1</sub> = 50 pF,
tPHL	Propagation Delay, CL to Q <sub>n</sub>		95	190		45	85		30	68	ns	$R_1 = 200 \text{ k}\Omega$
<sup>t</sup> TLH	Output Transition Time		75	135		40	70		25	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		75	135		40	70		25	45	113	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, D to E	50	30		30	10		24	5		ns	1111163 @ 20113
<sup>t</sup> h	Hold Time, D to E	30	15		30	15		24	10		113	
t <sub>s</sub>	Set-Up Time, Address to E	90	30		35	10		28	. 5		ns	
th	Hold Time, Address to E	0	-5		5	0		.4	0	<u> </u>	118	
t <sub>w</sub> E	Minimum E Pulse Width	70	50		35	20		28	15		ns	
twCL	Minimum CL Pulse Width	70	50		35	20		28	15		ns	

#### NOTES

- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### **SWITCHING WAVEFORMS**





#### NOTES:


- Set-up and Hold Times are shown as positive values but may be specified as negative values.
- The Address to Enable Set-up Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


#### 7

#### TYPICAL ELECTRICAL CHARACTERISTICS









# **4724B** 8-BIT ADDRESSABLE LATCH

**DESCRIPTION** – The 4724B is an 8-Bit Addressable Latch with three Address Inputs ( $A_0$ - $A_2$ ), a Data Input (D), an active LOW Enable Input ( $\overline{E}$ ), an active HIGH Clear Input (CL) and eight Parallel Latch Outputs ( $Q_0$ - $Q_7$ ).

When the Enable ( $\overline{E}$ ) and the Clear (CL) Inputs are HIGH, all Outputs ( $\Omega_0$ - $\Omega_7$ ) are LOW. Eight-channel demultiplexing or active HIGH 1-of-8 decoding with output enable operation occurs when the Clear Input (CL) is HIGH and the Enable Input ( $\overline{E}$ ) is LOW.

When the Clear (CL) and Enable  $(\overline{E})$  Inputs are LOW, the selected Output  $(Q_0-Q_7)$  (determined by the address Inputs  $A_0-A_2$ ) follows the Data Input (D). When the Enable Input  $(\overline{E})$  goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode  $(\overline{E}=CL=LOW)$ , changing more than one bit of the address  $(A_0-A_2)$  could impose a transient wrong address. Therefore, this should only be done while in the memory mode  $(\overline{E}=HIGH,CL=LOW)$ .

- SERIAL-TO-PARALLEL CAPABILITY
- EIGHT BITS OF STORAGE WITH THE OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON ACTIVE HIGH CLEAR

#### PIN NAMES

A<sub>0</sub>-A<sub>2</sub>

Address Inputs


D E Data Input Enable Input (Active LOW)


CL

Clear Input (Active HIGH)

 $Q_0-Q_7$ 

Parallel Latch Outputs





#### 7

#### MODE SELECTION

	Ē	CL	MODE
	L	L	Addressable Latch
1	+	L	Memory
1	L	н	Active HIGH 8-Channel Demultiplexer
1	4	Н	Clear

L = LOW Level H = HIGH Level

#### TRUTH TABLE

								PRESE	NT OU	TPUT ST	ATES			
CL	Ē	D	A <sub>0</sub>	Α1	$A_2$	$\sigma^0$	$\alpha_1$	$Q_2$	$o_3$	04	$Q_5$	o <sub>6</sub>	$Q_7$	MODE
Н	Н	Х	Х	×	X	L	L	L	L	L	L	L	L	CLEAR
Н	L	L	L	L	L	L	L	L	L	L	L	L	L	DEMULTIPLEX
н	L	Н	L	L	L	н	L	L	L	L	L	L	L	!
Н	L	L	Н	L	L	L	L	L	L	L	L	L	L	
} - н	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ĺй	Ė	н	н	H	н	li	Ĺ	i	Ĺ	Ĺ	i	Ė	н	
L	Н	X	X	X	X	Q <sub>N-1</sub>							-	MEMORY
L	L	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>				<b>→</b>	ADDRESSABLE
L	L	Н	L	L	L	н	$Q_{N-1}$	Q <sub>N-1</sub> -					-	LATCH
L	L	L	Н	L	L	Q <sub>N-1</sub>	L	Q <sub>N-1</sub> .					-	
L	L	Н	Н	L	L	Q <sub>N-1</sub>	Н	Q <sub>N-1</sub> -					-	
:	:	:	:	:	:	:	:	:						
li	Ŀ	Ė	н	Ĥ	н	Q <sub>N-1</sub>		•				► Q <sub>N-1</sub>	L	
L	L	Н	Н	Н	Н	α <sub>N-1</sub>						► α <sub>N-1</sub>	Н	

L = LOW Level

H = HIGH Level

X = Don't Care

 $Q_{N-1}$  = State Before the Positive Transition of the Enable Input

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	٧	DD = 5	٧	V	DD = 10	V	V	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			20			40			80		MIN, 25°C	
1	Power	xc			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ NVI			150			300			600	μΑ	MAX	

Notes on following page.


AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	٧	٧	D = 1	0 V	VI	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	B		110	225		50	100		35	80		
<sup>t</sup> PHL	Propagation Delay, E to Q <sub>n</sub>		110	225		50	100		35	80	ns	
tPLH	Propagation Delay, D to Qn		95	200		45	85		30	68	ns	
<sup>t</sup> PHL	Propagation Belay, D to Qn		95	200		45	85		30	68	113	
<sup>t</sup> PLH	Propagation Delay,		120	250		55	100		40	80	ns	
<sup>t</sup> PHL	Address to Q <sub>n</sub>		120	250		55	100	l	40	80	113	C <sub>I</sub> = 50 pF,
tPHL.	Propagation Delay, CL to Qn		95	190		45	85		30	68	ns	$R_1 = 200 \text{ k}\Omega$
tTLH	Output Transition Time		75	135		40	70		25	45	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		75	135		40	70		25	45	113	Times ≤ 20 ns
t <sub>s</sub>	Set-Up Time, D to E	50	30		30	10		24	5		ns	1111163 4 20 115
<sup>t</sup> h	Hold Time, D to E	30	15	1	30	15		24	10		115	
t <sub>s</sub>	Set-Up Time, Address to E	90	30		35	10		28	5		ns	
th	Hold Time, Address to E	0	-5		5	0		4	0		115	'
t <sub>w</sub> E	Minimum E Pulse Width	70	50		35	20		28	15		ns	
t <sub>W</sub> CL	Minimum CL Pulse Width	70	50		35	20		28	15		ns	

#### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### SWITCHING WAVEFORMS




#### MINIMUM PULSE WIDTH FOR E AND CL AND SET-UP AND HOLD TIMES, D TO E AND An TO E


#### NOTES:


- 1. Set-up and Hold Times are shown as positive values but may be specified as negative values.
- 2. The Address to Enable Set-up Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


#### 7

#### TYPICAL ELECTRICAL CHARACTERISTICS









# 4725B/4725BX

# 64-BIT (16×4) RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS


**DESCRIPTION** — The 4725B/4725BX is a 64-Bit Random Access Memory with 3-State Outputs organized as 16 words by four bits with four Data Inputs (D<sub>0</sub>-D<sub>3</sub>), four Address Inputs (A<sub>0</sub>-A<sub>3</sub>), an active LOW Write Enable Input ( $\overline{\text{WE}}$ ), an active LOW Chip Select Input ( $\overline{\text{CS}}$ ) and four active LOW 3-State Outputs ( $\overline{\text{O}}_0$ - $\overline{\text{O}}_3$ ).


Information on the four Data Inputs  $(D_0 - D_3)$  is written into the memory location selected by the Address Inputs  $(A_0 - A_3)$  when both the Chip Select Input  $(\overline{CS})$  and the Write Enable Input  $(\overline{WE})$  are LOW. Under these conditions, the Outputs  $(\overline{O_0} - \overline{O_3})$  are held in a high impedance OFF state. Information is read from the memory location selected by the Address Inputs  $(A_0 - A_3)$  while the Chip Select Input  $(\overline{CS})$  is LOW and the Write Enable Input  $(\overline{WE})$  is HIGH. The Outputs  $(\overline{O_0} - \overline{O_3})$  are the complement of the information written into the memory. When the Chip Select Input  $(\overline{CS})$  is HIGH, all Outputs  $(\overline{O_0} - \overline{O_3})$  are held in the high impedance OFF state. This allows other 3-State outputs to be wired together in a bus arrangement. The 4725B/A725BX offers fully static operation. The 4725B is specified to operate over a power supply voltage range of 4.5 to 12.5V. The 4725BX is specified to operate over a power supply voltage range of 3 to 15V.

- 3-STATE OUTPUTS
- ORGANIZATION 16 WORDS X 4 BITS
- ON-CHIP DECODING
- INVERTED DATA OUTPUT
- FULLY STATIC OPERATION
- TYPICAL HOLDING VOLTAGE OF 1.5V

#### MODE SELECTION

cs	WE	OUTPUTS	MODE
L	L	High Impedance	Write
L	н	Outputs are Complement of Data Written into Location	Read
H	x	High Impedance	Inhibit





#### FAIRCHILD CMOS • 4725B/4725BX

#### DC CHARACTERISTICS: $V_{DD}$ as shown, $V_{SS} = 0$ V (See Note 1)

							LIMIT	S						
SYMBOL	PARAMETE	R	٧	DD = 5	V	V	OD = 1	0 V	٧١	OD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
		, vo									1.6		MIN, 25°C	
	Output OFF	xc									12		MAX	Output Returned
IOZH	Current HIGH	XM									0.4	μΑ	MIN, 25°C	to V <sub>DD</sub> , $\overline{CS} = V_{DD}$
		X IVI								ł	12		MAX	
		хс									-1.6		MIN, 25°C	
lo	Output OFF	Λ.				1		}			- 12		MAX	Output Returned
IOZL	Current LOW	XM						1			-0.4	μΑ	MIN, 25°C	to V <sub>SS</sub> , $\overline{CS}$ = V <sub>DD</sub>
		XIVI									- 12		MAX	
	Quiescent	хс			20			40			80		MIN, 25°C	
1	Power	ΛC			150			300			600		MAX	All inputs at
IDD	Supply	XM			5			10			20	μΑ	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	∧ IVI			150	1		300			600	}	MAX	

#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 6	5 V	V	OD = 1	0 V	۱۷	OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
	READ MODE						,					C <sub>L</sub> = 50 pF,
<sup>t</sup> PLH	Propagation Delay,		250	.500		98	196		65	130		R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	Address to Output		250	500		98	196		65	130	ns	Input Transition Times ≤ 20 ns
<sup>t</sup> PZH	Enable Time, CS to Output		55	110		24	50		18	36	ns	R <sub>L</sub> = 1 kΩ to V <sub>SS</sub>
<sup>t</sup> PZL	Enable Time, C3 to Output		66	135		30	60		22	44	115	$R_L = 1 k\Omega$ to $V_{DD}$
<sup>t</sup> PHZ	Disable Time, CS to Output		53	100		33	66		28	56	ns	R <sub>L</sub> = 1 kΩ to V <sub>SS</sub>
<sup>t</sup> PLZ	Disable Time, GO to Output		60	120		30	60		23	46		$R_L = 1 k\Omega$ to $V_{DD}$
<sup>t</sup> TLH	Output Transition Time		65	130		30	60		25	50	ns	
<sup>t</sup> THL			75	150		35	70		25	50		
	WRITE MODE											
<sup>t</sup> PZH	Enable Time, WE to Output		69	138		28	56		20	40	ns	$R_L = 1 k\Omega$ to $V_{SS}$
<sup>t</sup> PZL	Enable Time, WE to datput		83	166		35	70		24.	48		$R_L = 1 k\Omega$ to $V_{DD}$
<sup>t</sup> PHZ	Disable Time, WE to Output		60	120		26	52		18	36	ns	R <sub>L</sub> = 1 kΩ to V <sub>SS</sub>
<sup>t</sup> PLZ	Disable Time, WE to Output		72	144		32	64		24	48	,,,	$R_L = 1 k\Omega$ to $V_{DD}$
twWE	Minimum WE Pulse Width	160	79		72	36		52	26		ns	
$t_{S}$	Set-Up Time, D <sub>n</sub> to WE	170	85		80	39		60	30		ns	
<sup>t</sup> h	Hold Time, D <sub>n</sub> to WE	24	12		12	6		7	3			
t <sub>S</sub>	Set-Up Time, Address to WE	300	150		160	80		120	60		ns	
th	Hold Time, Address to WE	0	-40		0	-20		30	-15			
t <sub>S</sub>	Set-Up Time, CS to WE	300	150		160	80		120	60		ns	
th	Hold Time, CS to WE	80	40		40	20		30	15		115	


Notes on following page


#### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. All Set-Up  $(t_s)$  and Hold  $(t_h)$  times are measured with minimum Write Enable Pulse Width  $(t_w\overline{WE})$ .

#### SWITCHING WAVEFORMS


#### **READ MODE**







#### **CS** TO OUTPUT ENABLE AND DISABLE TIMES

#### WRITE MODE





WE TO OUTPUT ENABLE AND DISABLE TIMES



MINIMUM WE PULSE WIDTH AND SET-UP AND HOLD TIMES, D<sub>n</sub> TO WE, A<sub>n</sub> TO WE, AND CS TO WE

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4727B

## 7-STAGE COUNTER

**DESCRIPTION** — The 4727B is a 7-Stage: Frequency Counter especially useful for frequency synthesis in musical applications. The device is designed to generate, from a primary chromatic scale, each of the twelve flats, sharps, and naturals comprising each chromatic scale of the seven additional octaves in the musical spectrum. Twelve 4727B devices are required to generate the entire musical spectrum from a primary scale.

The 4727B consists of a pair of 2-Bit Counters, with Clock Inputs (CP $_0$  and CP $_2$ ) and Parallel Outputs (Q $_0$  and Q $_1$ , Q $_2$  and Q $_3$ ), available, and three 1-bit counters, also with Clock Inputs (CP $_4$ , CP $_5$ , and CP $_6$ ) and Parallel Outputs (Q $_4$ , Q $_5$ , and Q $_6$ ) available. Each counter advances on a LOW-to-HIGH transition at the appropriate Clock Input.

- REPEATS A PRIMARY MUSICAL NOTE OR HALF NOTE IN SEVEN OCTAVES
- CLOCK INPUT EDGE TRIGGERED ON THE LOW-TO-HIGH TRANSITION
- BUFFERED OUTPUTS AVAILABLE FROM ALL SEVEN STAGES


#### PIN NAMES


CP0-CP6

CLOCK INPUTS (L→H TRIGGERED)

 $Q_0 - Q_6$ 

PARALLEL OUTPUTS





	,	1					LIMIT	S							
SYMBOL	PARAMET	ΓER	V	DD =	5 V	V	DD = 1	0 V	٧	DD = 1	15 V	UNITS	TEMP	TEST COND	ITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
Гон	Output High Current		-0.3 -0.25 -0.2			-0.84 -0.7 -0.56			-1.8 -1.5 -1.1			mA	MIN 25° C MAX	$V_{OUT} = 4.5 \text{ VFor}$ $V_{DD} = 5 \text{ V}.$ $V_{OUT} = 9.5 \text{ V For}$ $V_{DD} = 10 \text{ V}.$ $V_{OUT} = 13.5 \text{ V}.$ For $V_{DD} = 15 \text{ V}.$	Inputs at
OL	Output Low Current		0.64 0.51 0.36			1.6 1.3 0.9			4.2 3.4 2.4			mA	MIN 25° C MAX	for V <sub>DD</sub> = 5 V V <sub>OUT</sub> = 0.5 V for V <sub>DD</sub> = 10 V	V <sub>SS</sub> or V <sub>D</sub> Per the Logic Function of Truth Table
DD	Quiescent Power Supply	хc			20 150			40 300			80 600 20	μΑ	MIN,25° C MAX MIN 25° C	All Inputs at V <sub>DD</sub>	or V <sub>SS</sub>

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25$ °C (See Note 2)

150

300

											·	
						LIMITS						
SYMBOL	PARAMETER	V	DD = 5	V	٧٥	OD = 10	V	VI	DD = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		225	500		90	250		75	200	ns	
<sup>t</sup> PHL	$CP_n$ to $Q_0$ , $Q_2$ , $Q_4$ , $Q_5$ or $Q_6$		225	500		90	250		75	200	113	
<sup>t</sup> PLH	Propagation Delay,		365	1000		130	500		100	400		
<sup>t</sup> PHL	CP <sub>n</sub> to Q <sub>1</sub> or Q <sub>3</sub>		365	1000		130	500		100	400	ns	C <sub>L</sub> = 50 pF
tTLH	Output Transition		70	500		40	250		30	200		R <sub>L</sub> = 200 kΩ Input Transition
<sup>t</sup> THL	Times		70	500	}	40	250		30	200	ns	Times ≤ 20 ns
T <sub>wCP</sub>	Min Clock Pulse Width	250	125		125	65		100	50		ns	
fMAX	Input Count Frequency (Note 3)	2	4		4	8		5	10		MHz	


600

MAX

#### NOTES:

Current

- 1. Additional DC characteristics are listed in this section under "4000B Series CMOS Family Characteristics."
- Propagation Delays and Output Transition Times are graphically described in this section under "4000B Series CMOS Family Characteristics."
- 3. For  $f_{\mbox{\scriptsize MAX}}$  input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.



# 4731B/4731BX QUAD 64-BIT STATIC SHIFT REGISTER

**DESCRIPTION** — The 4731B/4731BX is a Quad 64-Bit Shift Register each with separate Serial Data Inputs (DA-DD), Clock Inputs ( $\overline{CP}_A-\overline{CP}_D$ ) and Data Outputs (Q63A-Q63D) from the 64th register position.

Information present on the Serial Data Inputs is shifted into the first register position and all the data in the register is shifted one position to the right on a HIGH-to-LOW transition of the Clock Inputs  $(\overline{CP}_A - \overline{CP}_D)$ .

Low impedance outputs are provided for direct interface to TTL. The 4731B is specified to operate over a power supply voltage range of 4.5 V to 12.5 V, the 4731BX is specified to operate over a power supply voltage range of 3 V to 15 V.

- FREQUENCIES UP TO 8 MHz AT VDD = 10 V
- SERIAL-TO-SERIAL DATA TRANSFER
- SEPARATE CLOCK INPUTS, DATA INPUTS AND FULLY BUFFERED OUTPUTS FOR EACH REGISTER
- DIRECT INTERFACE TO TTL
- 14-PIN PACKAGE

#### PIN NAMES

 $D_A-D_D$ 


Serial Data Inputs


CPA-CPD

Clock Input (H→L Edge-Triggered)

Q63A-Q63D

Buffered Outputs from the 64th Register Position





#### FAIRCHILD CMOS • 4731B/4731BX

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)


							LIMITS	3		,				
SYMBOL	PARAME	TER	V	'DD = 5	٧	. V <sub>I</sub>	OD = 10	) V	. V <sub>I</sub>	<sub>DD</sub> = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent				100			200			400		MIN, 25°C	
	Power	хс			750			1500			3000	μΑ	MAX	All inputs at
IDD	Supply	ХM			25			50			100		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	AIVI			75^			1500			3000	μΑ	MAX	

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT:	3					
SYMBOL	PARAMETER	V	DD = 5	i V	۱۷	OD = 10	) V	VI	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	D D 25		190	450		95	200		65	160		
<sup>t</sup> PHL	Propagation Delay, CP to Q <sub>63</sub>		190	450		95	200		65	160	ns	
<sup>t</sup> TLH	Output Transition Time		45	135		30	70		20	45	ns	C <sub>1</sub> = 50 pF,
<sup>t</sup> THL	Output Transition Time		30	90		30	50		20	35	115	$R_1 = 200 \text{ k}\Omega$
t <sub>W</sub> CP	CP Minimum Pulse Width	300	100		150	50		120	40		ns	Input Transition
ts	Set-Up Time D to CP	100	-20		40	-12		40	-7			Times ≤ 20 ns
th	Hold Time D to CP	100	35		40	12		40	11		ns	Times 20 hs
fMAX	Max. Input Clock Frequency (Note 3)	1.5	4		3	8		4	14		MHz	

- 1. Additional DC Characteristics are listed in this section unc0. 4000B Series CMOS Family Characteristics.
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
  4. It is recommended that input rise and fall times to the Clock Input be less than 15 \(mu\)s at V<sub>DD</sub> = 5 V, 4 \(mu\)s at V<sub>DD</sub> = 10 V, and 3 \(mu\)s at  $V_{DD} = 15 V.$

#### **SWITCHING WAVEFORMS**



#### MINIMUM CLOCK PULSE WIDTH AND SET-UP AND HOLD TIMES, D TO $\overline{\text{CP}}$

#### NOTE:

1. Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 4741B

# 4 x 4 CROSS POINT SWITCH

**DESCRIPTION** — The 4741B is a 4 X 4 Crosspoint Switch consisting of a 16-Bit Addressable Latch and 16 independent bi-directional analog switches arranged in a four by four matrix such that any analog switch or any combination of analog switches may be ON or OFF at any one time providing a multitude of analog input/output switching combinations.

The device has four Address Inputs ( $A_0$ - $A_3$ ), a Data Input (D), an Enable Input (E) and eight independent analog Input/Outputs ( $Y_0$ - $Y_3$  and  $Z_0$ - $Z_3$ ). When the Enable Input (E) is HIGH, the selected Output ( $Q_0$ - $Q_1$ <sub>5</sub>) of the 16-Bit Addressable Latch (determined by the Address Inputs,  $A_0$ - $A_3$ ) follows the Data Input (D) thus turning the selected analog switch ON or OFF. With the Data Input (D) HIGH, any one of the 16 analog switches may be individually turned ON by first applying the appropriate Address Inputs ( $A_0$ - $A_3$ ) and then taking the Enable Input (E) HIGH. With the Data Input (D) LOW, any one of the 16 switches may be individually turned OFF by first applying the appropriate Address Inputs ( $A_0$ - $A_3$ ) and then taking the Enable Input (E) HIGH. The Enable Input (E) may remain HIGH as long as the Address Inputs ( $A_0$ - $A_3$ ) are stable. However, to prevent erroneous switch selection the Enable Input (E) must be LOW whenever the Address Inputs ( $A_0$ - $A_3$ ) are changed.

Although only one switch at a time may be turned ON or OFF, any number or combination of switches may be ON or OFF at any one time.

- LOW ON RESISTANCE—TYPICALLY 85 $\Omega$  at V<sub>DD</sub> = 10V
- ON-CHIP ADDRESS DECODER AND CONTROL LATCHES
- INPUT SIGNAL FREQUENCIES UP TO 10 MHz
- ANALOG OR DIGITAL CROSSPOINT SWITCH


#### **PIN NAMES**

Y<sub>0</sub>-Y<sub>3</sub> Z<sub>0</sub>-Z<sub>3</sub> Analog Input/Outputs


Analog Input/Outputs

A<sub>0</sub>-A<sub>3</sub> Address Inputs D Data Input

Enable Input



#### **FAIRCHILD CMOS • 4741B**



#### TRUTH TABLE


		INP	JTS										CHAN	INELS							
Е	Аз	A <sub>2</sub>	Α1	A <sub>0</sub>	D	Y <sub>0</sub> -Z <sub>0</sub>	Y1-Z0	Y2-Z0	Y3-Z1	Y <sub>0</sub> -Z <sub>1</sub>	Y1-Z1	Y2-Z1	Y3-Z1	Y <sub>0</sub> -Z <sub>2</sub>	Y1-Z2	Y2-Z2	Y3-Z2	Y <sub>0</sub> -Z <sub>3</sub>	Y1-Z3	Y2-Z3	Y3-Z3
L	х	×	х	х	х	NC															
Н	L	L	L	L	L	OFF	NC														
Н	L	L	L	٦	Ι	ON	NC														
Н	L	L	L	Τ	L	NC	OFF	NC													
Н	L	L	L	Н	Н	NC	ON	NC													
Н	L	L	Н	L	L	NC		OFF	NC												
Η	L	L	Н	L	Н	NC		ON	NC												
Н	L	L	Н	Н	L	NC			OFF	NC											
Н	L	L	Н	Н	Н	NC			ON	NC											
Н	L	Н	L	L	L	NC				OFF	NC										
Н	L	Н	L	L	Н	NC				ON	NC										
Н	L	Н	L	Н	L	NC					OFF	NC									
Н	L	Н	L	Н	Н	NC					ON	NC									
Н	L	Н	Н	L	L	NC						OFF	NC								
Н	L	Н	Н	L	Н	NC						ON	NC								
Н	L	Н	Н	Ι	L	NC							OFF	NC							
Н	L	Н	Н	Τ	Н	NC							ON	NC							
Ι	Н	L	L	L	L	NC								OFF	NC						
Н	Н	L	L	L	Н	NC								ON	NC						
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Н	Н	Н	Н	Ι	L	NC															OFF
Н	Н	Н	Н	Н	Н	NC															ON

L = LOW level H = HIGH level X = Don't Care NC = No Change

# 40014B/74C14/54C14

## HEX SCHMITT TRIGGER

**DESCRIPTION** — The 40014B is a general purpose Hex Schmitt Trigger offering positive and negative threshold voltages,  $V_{T+}$  and  $V_{T-}$ , which show very low variation with temperature (typically 0.0005V/°C at  $V_{DD}=10V$ ) and guaranteed hysteresis,  $V_{T+}$  to  $V_{T-} \geqslant 0.2 \ V_{DD}$ . Outputs are fully buffered for highest noise immunity. The 40014B is a direct replacement for the 74C14/54C14.



DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S				1		
SYMBOL	PARA	METER	V	DD = !	5 V	٧٥	D = 1	0 V	٧	D = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
V <sub>T+</sub>	Positive-Goi Threshold V	•	2.9	3.6	4.3	6	6.8	8.6	9	10	12.9	V	All	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>
V <sub>T</sub> -	Negative-Going Threshold Voltage	0.7	1.4	1.9	1.4	3.2	4	2.1	5	6	٧.	All	V <sub>IN</sub> = V <sub>DD</sub> to V <sub>SS</sub>	
V <sub>T+</sub> to V <sub>T-</sub>	Threshold Voltage		1	2.2	3.6	2	3.6	7.2	3	5	10.8	V	AII	Guaranteed Hysteresis = V <sub>T+</sub> Minus V <sub>T-</sub>
	Quiescent	xc			1			2			4		MIN, 25°C	
Inn P	Power	^C			7.5			15			30	μΑ	MAX	1
	Supply	VM			0.25			0.5			1		MIN, 25°C	All Inputs at 0 V or VDE
	Current	XM			7.5			15			30	μΑ	MAX	1

AC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{SS}$  = 0 V,  $T_A$  = 25°C.


-						LIMITS	3					
SYMBOL	PARAMETER	V	DD = 5	٧	٧٤	OD = 10	) V	٧٥	D = 15	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		(See Note 2)
<sup>†</sup> PLH			90	200		42	100		35	80		C <sub>L</sub> = 50 pF,
tPHL.	Propagation Delay		90	200		42	100		35	80	ns	$R_L = 200 \text{ k}\Omega$
<sup>t</sup> TLH	Output Transition Time		70	135		30	75		22	45	ns	Input Transition
<sup>‡</sup> THL	utput Transition Time		70	135		30	75		22	45	115	Times ≤ 20 ns


#### NOTES

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### TYPICAL PERFORMANCE CHARACTERISTICS







TYPICAL TRANSFER CHARACTERISTICS


GUARANTEED TRIP POINT RANGE



#### TYPICAL APPLICATION







NOTE: The equations assume that  $t_1 + t_2 \gg t_{PLH} + t_{PHL}$ 

# 40085B/74C85/54C85

# 4-BIT MAGNITUDE COMPARATOR

**DESCRIPTION** – The 40085B is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A<sub>0</sub>-A<sub>3</sub>,B<sub>0</sub>-B<sub>3</sub>); A<sub>3</sub>,B<sub>3</sub> being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" (O<sub>A>B</sub>), "A less than B" (O<sub>A<B</sub>), "A equal to B" (O<sub>A=B</sub>). Three Expander Inputs, I<sub>A>B</sub>, I<sub>A<B</sub>, I<sub>A=B</sub>, allow cascading without external gates. For proper compare operation the Expander Inputs to the least significant position must be connected as follows: I<sub>A</sub><B = I<sub>A</sub>>B = L, I<sub>A=B</sub> = H. For serial (ripple) expansion, the O<sub>A</sub>>B, O<sub>A</sub><B and O<sub>A=B</sub> Outputs are connected respectively to the I<sub>A</sub>>B, I<sub>A</sub><B, and I<sub>A=B</sub> inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the 40085B under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

The 40085B is a direct replacement for the 74C85/54C85.

- EASILY EXPANDABLE
- BINARY OR BCD COMPARISON
- OA>B, OA<B, AND OA=B OUTPUTS AVAILABLE


#### PIN NAMES


A<sub>0</sub>-A<sub>3</sub> B<sub>0</sub>-B<sub>3</sub> Word A Parallel Inputs Word B Parallel Inputs

Expander Inputs

 $^{1}A>B$ ,  $^{1}A<B$ ,  $^{1}A=B$   $^{0}A>B$  $^{0}A<B$ 

A Greater than B Output
A Less than B Output
A Equal to B Output





#### FAIRCHILD CMOS • 40085B/74C85/54C85

#### TRUTH TABLE

CC	OMPARI	NG INPU	TS	C/	ASCADIN INPUTS		(	OUTPUTS	s
A3,B3	A <sub>2</sub> ,B <sub>2</sub>	A <sub>1</sub> ,B <sub>1</sub>	A <sub>0</sub> ,B <sub>0</sub>	I <sub>A&gt;B</sub>	IA <b< th=""><th>I<sub>A=B</sub></th><th>O<sub>A&gt;B</sub></th><th>o<sub>A<b< sub=""></b<></sub></th><th>O<sub>A=B</sub></th></b<>	I <sub>A=B</sub>	O <sub>A&gt;B</sub>	o <sub>A<b< sub=""></b<></sub>	O <sub>A=B</sub>
A <sub>3</sub> >B <sub>3</sub>	Х	Х	X	х	Х	х	Н	L	L
A3 <b3< td=""><td>×</td><td>×</td><td>×</td><td>x</td><td>×</td><td>X</td><td>L</td><td>Н</td><td>Ĺ</td></b3<>	×	×	×	x	×	X	L	Н	Ĺ
A3=B3	$A_2 > B_2$	×	×	×	×	X	н	. L	L
A3=B3	$A_2{<}B_2$	×	×	x	×	X	L	н	L
A3=B3	A2=B2	$A_1 > B_1$	<b>X</b> .	х	×	X	н	L	L
A <sub>3</sub> ≈B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> <b<sub>1</b<sub>	×	×	×	X	L.	H	L
A3=B3	A2=B2	A <sub>1</sub> =B <sub>1</sub>	$A_0 > B_0$	×	×	X	. н	L	L
A3=B3	A2=B2	A1=B1	$A_0 < B_0$	x	×	X	L	н	L
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	н	L	L	Н	L	L
A3=B3	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	L	н	L	L	Н	L
A3=B3	A2=B2	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	L	L	Н	L	L	н
A3=B3	$A_2=B_2$	A1=B1	A <sub>0</sub> =B <sub>0</sub>	L	Η.	Н	L.	н	н
A3=B3	A2=B2	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	н	L	Н	н	L	н
A3=B3	A2=B2	A1=B1	A <sub>0</sub> ≃B <sub>0</sub>	Н	н	Н	н	н	н
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	н	н	L	н	н	L
A3=B3	A <sub>2</sub> =B <sub>2</sub>	A1=B1	A <sub>0</sub> =B <sub>0</sub>	L	L	L	L	L	L

= HIGH Level LOW Level Don't Care

#### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME	TER	\	/DD = 5	5 V	V	DD = 1	0 V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V0			20			40			80		MIN, 25°C	
lan	Power	хс			150			300			600	μΑ	MAX	All inputs at
1DD	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	~IVI			150			300			600	μΑ	MAX	


#### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	٧Į	DD = 1	0 V	VI	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	}	
<sup>t</sup> PLH	Propagation Delay,		180	335		70	140		50	112		
<sup>t</sup> PHL	An or Bn to any Output		180	335		70	140		50	112	ns	C <sub>L</sub> = 50 pF,
tPLH	Propagation Delay,		135	275		55	120		40	96	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	Any I to any Output		135	275		55	120		40	96	115	Input Transition
tTLH	Output Transition Time		60	135		30	70		20	45	ns	Times ≤ 20 ns
<sup>t</sup> THL	Output Transition Time		60	135		30	70		20	45	115	


Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


#### 7


#### TYPICAL ELECTRICAL CHARACTERISTICS











#### APPLICATIONS




Fig. 1. COMPARING TWO n-BIT WORDS


Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table 1.

TABLE I

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2 - 6
25-120 Bits	8 - 31

#### NOTE:

The F40085 can be used as a 5-bit comparator only when the outputs are used to drive the  $A_0\text{-}A_3$  and  $B_0\text{-}B_3$  inputs of another 40085B as shown in Figure 2 in positions #1, 2, 3, and 4.



MSB = Most Significant Bit LSB = Least Significant Bit

L = LOW Level H = HIGH Level NC = No Connection

Fig. 2. COMPARISON OF TWO 24-BIT WORDS

# 40097B•40098B

# 3-STATE HEX NON-INVERTING AND INVERTING BUFFERS

**DESCRIPTION** — These two CMOS buffers provide high current output capability suitable for driving high capacitance loads. The 40097B is a Non-Inverting CMOS Buffer with 3-state outputs and the 40098B is an Inverting CMOS Buffer with 3-state outputs. The 3-state outputs of each device are controlled by two Enable Inputs (EO<sub>4</sub>, EO<sub>2</sub>). A HIGH on Enable Input EO<sub>4</sub> causes the Outputs of four of the six buffer elements to assume a high impedance or OFF state, regardless of other input conditions and a HIGH on Enable Input EO<sub>2</sub> causes the Outputs of the remaining two buffer elements to assume a high impedance or OFF state, regardless of other input conditions.

- 3-STATE OUTPUTS
- TTL COMPATIBLE FAN OUT OF ONE TTL LOAD
- ACTIVE LOW ENABLE INPUTS


#### PIN NAMES

1A-6A  $\overline{EO}_4$ ,  $\overline{EO}_2$ 1X-6X


Buffer Inputs

Enable Inputs (Active LOW)

Buffer Outputs (Active HIGH for the 40097B and Active LOW for the 40098B)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



#### **FAIRCHILD CMOS • 40097B • 40098B**

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)

			L				LIMI	ΓS	- '					
SYMBOL	PARAMETE	R		DD = !			D = 1		٧D	D = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
Іон	Output HIGH Current		-1.0 -0.7			-2.0 -1.4			-3.2 -2.2			mA	MIN, 25°C	$V_{OUT}$ = 4.5 V for $V_{DD}$ = 5 V $V_{OUT}$ = 9.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 14.5 V for $V_{DD}$ = 15 Inputs at $V_{SS}$ or $V_{DD}$ Per Logic Function
loL	Output LOW Current		2.5			6.25 4.5			11.25 8.25			mA	MIN, 25°C MAX	$V_{OUT}$ = 0.4 V for $V_{DD}$ = 5 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 10 V $V_{OUT}$ = 0.5 V for $V_{DD}$ = 15 V Inputs at $V_{SS}$ or $V_{DD}$ Per Logic Function
lozu	Output OFF	хс									1.6 12	μА	MIN, 25°C MAX	Output Returned to V <sub>DD</sub> ,
lozh	Current HIGH	ХM									0.4 12	۳۵	MIN, 25°C MAX	EO <sub>n</sub> = V <sub>DD</sub>
lozL	Output OFF Current LOW	хс									-1.6 -12 -0.4	μΑ		Output Returned to V <sub>SS</sub> , EO <sub>n</sub> = V <sub>DD</sub>
· · · · · · · · · · · · · · · · · · ·	Quiescent Power	ХC			4 30			8 60			-12 16 120		MAX MIN, 25°C MAX	All largests at O.V. or V.
IDD	Supply Current	хм			1 30			2 <b>6</b> 0			4 120	μΑ	MIN, 25°C MAX	All Inputs at 0 V or V <sub>DD</sub>

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = $25^{\circ}$ C, 40097B only (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	i V	VI	DD = 1	0 V	V	OD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay,		65	100		25	40		20	32		CL = 50 pF,
<sup>t</sup> PHL	Data to Output		80	100	ļ	28	40		20	32	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PZH	Output Fachla Time		70	110		35	55		29	44		(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
tPZL	Output Enable Time	1	95	150		40	65		30	52	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub> )
<sup>t</sup> PHZ	Output Disable Time		40	65		31	55		29	44		(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
tPLZ	Output Disable Time		60	95		35	55		30	44	ns	$(R_L = 1 k\Omega \text{ to } V_{DD})$
tTLH	Control Toroniairo Tirro		40	65		25	40		15	30		Input Transition
<sup>t</sup> THL	Output Transition Time		30	60		15	30		15	30	ns	Times ≤ 20 ns

Notes on following page.

#### **FAIRCHILD CMOS • 40097B • 40098B**

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C, 40098B only (See Note 2)


	PARAMETER	LIMITS										
SYMBOL		V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V		UNITS	TEST CONDITIONS			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	]	
<sup>t</sup> PLH	Propagation Delay, Data to Output		65	120		30	55		30	44	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> PHL			85	155		35	<b>6</b> 5		30	52		R <sub>L</sub> = 200 kΩ
tPZH	0		70	110		35	55		29	44		$(R_L = 1 k\Omega \text{ to VSS})$
<sup>t</sup> PZL	Output Enable Time		95	170		40	60		30	48	ns	(R <sub>L</sub> = 1 kΩ to V <sub>DD</sub>
<sup>t</sup> PHZ	O saida Disable Tires		40	70		31	55		29	44	ns	(R <sub>L</sub> = 1 kΩ to V <sub>SS</sub> )
<sup>t</sup> PLZ	Outside Disable Time		60	105		35	55		30	44	115	$(R_L = 1 k\Omega \text{ to } V_{DD})$
tTLH	Output Transition Time		40	65		25	40		15	30	ns	Input Transition
<sup>t</sup> THL	Output Transition Time		30	60		15	30		15	30	115	Times ≤ 20 ns


#### NOTES


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics,
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

#### TYPICAL ELECTRICAL CHARACTERISTICS

40097B/40098B









#### TYPICAL ELECTRICAL CHARACTERISTICS (Cont'd)


40098B N-CHANNEL DRAIN CHARACTERISTICS




40098B PROPAGATION DELAY VERSUS **TEMPERATURE** tPHI Cı = 15 pF 20




40098B **OUTPUT TRANSITION TIME** 




40097B OUTPUT TRANSITION TIME




40097B PROPAGATION DELAY VERSUS




40097R PROPAGATION DELAY VERSUS



#### SWITCHING WAVEFORMS



**OUTPUT ENABLE TIME** (tPZH) AND OUTPUT DISABLE TIME (tPHZ)



**OUTPUT ENABLE TIME** (tpzi ) AND OUTPUT DISABLE TIME (tpl z)

# 40161B/74C161/54C161 40163B/74C163/54C163

## 4-BIT SYNCHRONOUS COUNTERS

**DESCRIPTION** — The 40161B and the 40163B are fully synchronous edge-triggered 4-Bit Binary Counters. Each device has a Clock Input (CP); four synchronous Parallel Data Inputs ( $P_0$ - $P_3$ ); three synchronous Mode Control Inputs, Parallel Enable ( $\overline{P_0}$ ), Count Enable Parallel (CEP) and Count Enable trickle (CET); Buffered Outputs from all four bit positions ( $Q_0$ - $Q_3$ ); and a Terminal Count Output (TC). The 40163B has an additional synchronous Mode Control Input, Synchronous Reset ( $\overline{SR}$ ). Alternately, the 40161B has an overriding asynchronous Master Reset ( $\overline{MR}$ ).

Operation is fully synchronous except for Master Reset on the 40161B and occurs on the LOW-to-HIGH transition of the Clock Input (CP). When the Parallel Enable Input ( $\overline{PE}$ ) is LOW, the next LOW-to-HIGH transition of the Clock Input ( $\overline{PE}$ ) is LOW, the next LOW-to-HIGH transition of the Clock Input ( $\overline{PE}$ ) is HIGH, the next LOW-to-HIGH transition of the Clock Input ( $\overline{CP}$ ) advances the counter to its next state only if both Count Enable Inputs ( $\overline{CEP}$ ) are HIGH when the state of the counter is fifteen ( $\overline{Q_0}$  =  $\overline{Q_1}$  =  $\overline{Q_2}$  =  $\overline{Q_3}$  = HIGH) for the 40161B and 40163B and the Count Enable Trickle Input ( $\overline{CEP}$ ) is HIGH. For the 40163B a LOW on the Synchronous Reset Input ( $\overline{SR}$ ) sets all Outputs ( $\overline{Q_0}$ - $\overline{Q_3}$  and TC) LOW on the next LOW-to-HIGH transition of the Clock Input ( $\overline{CEP}$ ), For the 40161B, a LOW on the overriding asynchronous Moster Reset ( $\overline{MR}$ ) sets all outputs ( $\overline{Q_0}$ - $\overline{Q_3}$  and TC) LOW, independent of the state of all other inputs.

These devices perform multistage synchronous counting without additional components by using a carry look-ahead counting technique.

The 40161B, and 40163B are edge-triggered; therefore, the synchronous Mode Control Input (CEP, CET, PE for the 40161B and CEP, CET, PE, SR for the 40163B) must be stable only during the set-up time before the LOW-to-HIGH transition of the Clock Input (CP).

The 40161B and 40163B are direct replacements for the 74C161/54C161 and 74C163/54C163 respectively.


- 12 MHz TYPICAL COUNT FREQUENCY AT VDD = 10 V
- DECODED TERMINAL COUNT
- FULLY SYNCHRONOUS COUNTING AND PARALLEL ENTRY
- SYNCHRONOUS (40163B) OR ASYNCHRONOUS (40161B) RESET
- BUILT-IN CARRY CIRCUITRY
- FULLY EDGE-TRIGGERED

#### PIN NAMES

PE		Parallel Enable Input (Active LOW)
Po-f	°3	Parallel Inputs
CEF	)	Count Enable Parallel Input
CET	•	Count Enable Trickle Input
CP		Clock Input (L $\rightarrow$ H Edge-Triggered)
MR		Master Reset Input (Active LOW) for the 40160B/40161B Only
SR		Synchronous Reset Input (Active LOW) for the 40162B/40163B Only
a <sub>0</sub> -	$oldsymbol{o}_3$	Parallel Outputs
TC	_	Terminal Count Output

#### **SELECTOR GUIDE**

RESET	MODULUS BINARY		
RESET			
Asynchronous	40161B		
Synchronous	40163B		



#### FAIRCHILD CMOS • 40161B/74C161/54C161 • 40163B/74C163/54C163

# SYNCHRONOUS MODE SELECTION 40161B

PE	CEP	CET	MODE
L	×	×	Preset
Н	L	x	No Change
Н	X	L	No Change
Н	н	н	Count

MR = HIGH

# SYNCHRONOUS MODE SELECTION 40163B

SR	PE	CEP	CET	MODE
Н	L	×	×	Preset
Н	н	L	×	No Change
Н	н	×	L	No Change
н	н	н	н	Count
L	×	x	×	Reset


#### TERMINAL COUNT GENERATION


	40161B/40163B	
CET	$(Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3)$	TC
L	L	L
L	Н .	L
н	L	L
Н	н	Н

TC = CET •  $Q_0 • Q_1 • Q_2 • Q_3 (40161B/40163B)$ 

H = HIGH Level L = LOW Level X = Don't Care

# STATE DIAGRAM 40161B • 40163B





### FAIRCHILD CMOS • 40161B/74C161/54C161 • 40163B/74C163/54C163

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)


							LIMITS	S						
SYMBOL	PARAMET	ΓER	V	DD = 5	٧	VI	DD = 10	) V	V	DD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V.0			20			40			80		MIN, 25°C	
1	Power	xc			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ ^IVI			150			300			600	μΑ	MAX	


AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{SS} = 0$  V,  $T_A = 25^{\circ}$ C (See Note 2)


						LIMIT	S					1
SYMBOL	PARAMETER	V	DD = 5	٧	V	DD = 1	0 V	. V <sub>I</sub>	OD = 15	5 V	UNITS	TEST CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Propagation Delay, CP to Q		120	220		55	105		40	84		
<sup>t</sup> PHL	Propagation Delay, CP to Q		120	220		55	105		38	84	ns	CL = 50 pF,
tPLH	Propagation Delay, CP to TC		155	285		70	130		45	104	ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> PHL	Propagation Delay, CP to TC		155	285		70	130		40	104	115	Input Transition
<sup>t</sup> PLH	Propagation Delay, CET to TC		95	165		40	80		27	64	ns	Times ≤ 20 ns
tPHL_	Propagation Delay, CET to TC		95	165		55	95		36	76	115	
<sup>t</sup> TLH	Output Transition Time		60	135		35	70		25	45	ns	
<sup>t</sup> THL	Subut Transition Time		70	135		30	70		23	45	113	
t <sub>W</sub> CP	CP Minimum Pulse Width	90	50		40	20		32	15		ns	
t <sub>s</sub>	Set-Up Time, Data to CP	70	35		35	18		28	13		ns	
<sup>t</sup> h	Hold Time, Data to CP	0	-30		0	-15		0	-10		113	
t <sub>s</sub>	Set-Up Time, PE to CP	110	60		60	30		48	20		ns	
th	Hold Time, PE to CP	-10	-57		-5	-28		-4	-18		115	
t <sub>h</sub>	Set-Up Time, CEP, CET to CP	200	115		95	50		76	35			
th	Hold Time, CEP, CET to CP	-20	-110		-10	-48		-8	-32		ns	
fMAX	Input Count Frequency	3	6		7	12		8	14		MHz	
	(Note 3)											


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.

### TYPICAL ELECTRICAL CHARACTERISTICS











### **SWITCHING DIAGRAMS**


CLOCK (CP) TO OUTPUT (Q)
PROPAGATION DELAYS AND MINIMUM
CLOCK PULSE WIDTH

CLOCK (CP) TO TERMINAL COUNT (TC)
PROPAGATION DELAYS

COUNT ENABLE TRICKLE INPUT (CET) TO TERMINAL COUNT OUTPUT (TC) PROPAGATION DELAYS








CONDITIONS:  $\overline{PE} = \overline{MR} = CEP = CET = H$  for 40161B and  $\overline{PE} = \overline{SR} = CEP = CET = H$  for 40163B.

CONDITIONS: See the Terminal Count Generation Table  $\overline{PE}$  = CEP = CET =  $\overline{MR}$  = H for 40161B and  $\overline{PE}$  = CEP = CET = SR = H for 40163B.

CONDITIONS: See the Terminal Count Generation Table.  $CP = \overline{PE} = CEP = \overline{MR} = H$  for 401618 and  $CP = \overline{PE} = CEP = \overline{SR} = H$  for 40163B.


### SWITCHING DIAGRAMS (Continued)

# $\begin{array}{c} 40163B\\ \text{SET-UP TIMES } (t_s) \text{ AND HOLD TIMES } (t_h)\\ \text{FOR SYNCHRONOUS RESET } (\overline{SR}). \end{array}$




CONDITIONS: PE = L, PO-P3 = H.

SET-UP TIMES ( $t_s$ ) AND HOLD TIMES ( $t_h$ ) FOR PARALLEL DATA INPUTS ( $P_0$ - $P_3$ ).



CONDITIONS:  $\overrightarrow{PE} = L$ ,  $\overrightarrow{MR} = H$  for 40161B and  $\overrightarrow{PE} = L$ ,  $\overrightarrow{SR} = H$  for 40163B.

SET-UP TIMES  $(t_{\rm g})$  AND HOLD TIMES  $(t_{\rm h})$  FOR PARALLEL ENABLE INPUT PE.




CONDITIONS:  $\overline{MR}$  = H for 40161B and  $\overline{SR}$  = H for 40163B.


### 40161B

MASTER RESET (MR) TO OUTPUT (Q) DELAY, MASTER RESET PULSE WIDTH, MASTER RESET RECOVERY TIME, AND MASTER RESET TO TERMINAL COUNT (TC) DELAY.

SET-UP TIMES  $(t_s)$  AND HOLD TIMES  $(t_h)$  FOR COUNT ENABLE INPUTS (CEP AND CET).



CONDITIONS:  $\overline{PE}$  = L and  $P_0$  =  $P_1$  =  $P_2$  =  $P_3$  = H.



CONDITIONS:  $\overline{PE} = \overline{MR} = H$  for 40160B/40161B and  $\overline{PE} = \overline{SR} = H$  for 40162B/40163B.

### NOTE:

1. Set-up Times  $(t_s)$  and Hold Times  $(t_h)$  are shown as positive values, but may be specified as negative values.


# 40174B/74C174/54C174

## HFX D FI IP-FI OP

DESCRIPTION - The 40174B is a Hex Edge-Triggered D Flip-Flop with six Data Inputs (D<sub>0</sub>-D<sub>5</sub>), a Clock Input (CP) an overriding asynchronous Master Reset (MR), and six Buffered Outputs (Q<sub>0</sub>-Q<sub>5</sub>).

Information on the Data Inputs (D<sub>0</sub>-D<sub>5</sub>) is transferred to the Buffered Outputs (Q<sub>0</sub>-Q<sub>5</sub>) on the LOW-to-HIGH transition of the Clock Input (CP) if the Master Reset Input (MR) is HIGH. When LOW, the Master Reset Input  $(\overline{MR})$  resets all flip-flops  $(Q_0 - Q_5 = LOW)$  independent of the Clock (CP) and Data Inputs  $(D_0 - D_5)$ . The 40174B is a direct replacement for the 74C174/54C174.

- TYPICAL CLOCK FREQUENCY OF 16 MHz AT VDD = 10 V
- COMMON CLOCK TRIGGERED ON LOW-TO-HIGH TRANSITION
- COMMON ACTIVE LOW MASTER RESET
- FULLY EDGE-TRIGGERED CLOCK INPUT







The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### PIN NAMES


D<sub>0</sub>-D<sub>5</sub>

**Data Inputs** 

CP MR Clock Input (L→H Edge-Triggered)

Master Reset Input (Active LOW)

 $Q_0 - Q_5$ Buffered Outputs from the Flip-Flops



### FAIRCHILD CMOS • 40174B/74C174/54C174

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMITS	3						,
SYMBOL	PARAME	TER	V	DD = 5	٧	V	OD = 10	) V	۱۷	OD = 1!	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	V0			20			40			80	4	MIN, 25°C	
1	Power	xc			150			300			600	μΑ	MAX	All inputs at
ססי	Supply	хм			5			10			20		MIN, 25°Ç	0 V or V <sub>DD</sub>
	Current	AIVI			150			300			600	μΑ	MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)

						LIMIT	S				į.	
SYMBOL	PARAMETER	V	DD = 5	V	٧٥	DD = 10	) V	١٧	DD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH			70	115		35	60		25	48		
<sup>t</sup> PHL	Propagation Delay, CP to Q <sub>n</sub>	ì	70	115		35	60		25	48	ns	
tPHL	Propagation Delay, MR to Qn		80	125		40	65		25	52	ns	
tTLH	Output Transition Time		65	135		35	70		15	45	ns	$C_1 = 50 \text{ pF},$
tTHL	Output Transition Time		65	135		35	70		15	45	115	CL = 30 pr, R <sub>I</sub> = 200 kΩ
twCP(L)	Minimum Clock Pulse Width	45	25		20	10		16	8		ns	Input Transition
twMR(L)	Minimum MR Pulse Width	55	35		35	20		28	15		ns	Times ≤ 20 ns
t <sub>rec</sub>	MR Recovery Time	25	6		13	5		11	2		ns	1111165 4 20 115
ts	Set-Up Time, D <sub>n</sub> to CP	5	1		5	1		4	0			
th	Hold Time, Dn to CP	20	10		10	2		- 8	1		ns	
fMAX	Max. Clock Frequency (Note 3)	5	9		8	16		9	19		MHz	]

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.


  For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.


  It is recommended that input rise and fall times to the Clock Input be less than 15 µs at V<sub>DD</sub> = 5 V, 4 µs at V<sub>DD</sub> = 10 V, and 3 µs at V<sub>DD</sub> = 15 V.


### 7


### TYPICAL ELECTRICAL CHARACTERISTICS











MINIMUM PULSE WIDTHS FOR CP AND MR, MR
RECOVERY TIME, AND SET-UP AND HOLD TIMES, D<sub>n</sub> TO CP
NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values

# **40175B/74C175/54C175**QUAD D FLIP-FLOP

**DESCRIPTION** — The 40175B is a Quad Edge-Triggered D Flip-Flop with four Data Inputs (D<sub>0</sub>-D<sub>3</sub>), a Clock Input (CP) an overriding asynchronous Master Reset  $(\overline{\text{MR}})$ , four Buffered Outputs (Q<sub>0</sub>-Q<sub>3</sub>) and four Complementary Buffered Outputs ( $\overline{\text{Q}}_0$ - $\overline{\text{Q}}_3$ ).

Information on the Data Inputs (D<sub>0</sub>-D<sub>3</sub>) is transferred to Outputs (Q<sub>0</sub>-Q<sub>3</sub>) on the LOW-to-HIGH Transition of the Clock Input (CP) if the Master Reset Input (MR) is HIGH. When LOW, the Master Reset Input (MR) resets all flip-flops (Q<sub>0</sub>-Q<sub>3</sub> = LOW,  $\overline{Q}_0$ - $\overline{Q}_3$  = HIGH), independent of the Clock (CP) and Data (D<sub>0</sub>-D<sub>3</sub>) Inputs.

- TYPICAL CLOCK FREQUENCY OF 16 MHz AT VDD = 10 V
- COMMON CLOCK TRIGGERED ON LOW-TO-HIGH TRANSITION
- COMMON ACTIVE LOW MASTER RESET
- TRUE AND COMPLEMENTARY OUTPUTS AVAILABLE
- FULLY EDGE-TRIGGERED CLOCK INPUT


### PIN NAMES


D<sub>0</sub>-D<sub>3</sub> Data Inputs

CP Clock Input (L→H Edge-Triggered)
MR Master Reset Input (Active LOW)

Q<sub>0</sub>-Q<sub>3</sub> Buffered Outputs from the Flip-Flops

Q<sub>0</sub>-Q<sub>3</sub> Complimentary Buffered Outputs from the Flip-Flops





### FAIRCHILD CMOS • 40175B/74C175/54C175

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{SS} = 0$  V (See Note 1)


		-								_				
							LIMIT	3						
SYMBOL	PARAME <sup>-</sup>	TER	V	'DD = 5	V	V	DD = 10	V	V	OD = 15	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
la a	Power	XC			150			300			600	μΑ	MAX	All inputs at
ססי	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	Aivi			150	1		300			600	μΑ	MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS} = 0$ V, $T_A = 25^{\circ}$ C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	٧	DD = 5	V	٧	DD = 10	O V	٧ر	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	B		70	190		35	75		25	60		
<sup>t</sup> PHL	Propagation Delay, CP to $Q_n$ or $Q_n$		70	190		35	75		25	60	ns	
<sup>t</sup> PLH	Propagation Delay,		80	200		40	70		25	56	ns	
<sup>t</sup> PHL	$\overline{MR}$ to $Q_n$ or $\overline{Q}_n$		80	200	١.	40	70		25	56	115	
tTLH	Output Transition Time		65	135		35	75		15	45	ns	C <sub>L</sub> = 50 pF,
<sup>t</sup> THL	Output Transition Time		65	135		35	75		15	45	115	R <sub>L</sub> = 200 kΩ
twCP(L)	Minimum Clock Pulse Width	80	25		45	10		36	. 8		ns	Input Transition
twMR(L)	Minimum MR Pulse Width	60	35		30	20		24	15		ns	Times ≤ 20 ns
trec	MR Recovery Time	0	-50		0	-25		0	-15		ns	
t <sub>s</sub>	Set-Up Time, D <sub>n</sub> to CP	45	20		20	7		16	3		ns	
th	Hold Time, D <sub>n</sub> to CP	10	-10		5	-5		4	-3		115	
fMAX	Max. Clock Frequency (Note 3)	4	9		10	16		12	19		MHz	

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 \(\mu\)s at V<sub>DD</sub> = 5 V, 4 \(\mu\)s at V<sub>DD</sub> = 10 V, and 3 \(\mu\)s at V<sub>DD</sub> = 15 V.


### **SWITCHING WAVEFORMS**





### MINIMUM PULSE WIDTHS FOR CP AND MR, $\overline{\text{MR}}$ RECOVERY TIME, AND SET-UP AND HOLD TIMES, D<sub>n</sub> TO CP

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.

### TYPICAL ELECTRICAL CHARACTERISTICS







# **40193B/54/74C193**4-BIT UP/DOWN BINARY COUNTER

**DESCRIPTION** — The 40193B is a 4-Bit Synchronous Up/Down Binary Counter. Both operate the same except for the count sequence. Both counters have a Count Up Clock Input ( $CP_{\downarrow \downarrow}$ ), a Count Down Clock Input ( $CP_{\downarrow \downarrow}$ ), an asynchronous Parallel Load Input ( $P\overline{L}$ ), four Parallel Data Inputs ( $P_0$ - $P_3$ ), an overriding asynchronous Master Reset (MR), four Counter Outputs ( $Q_0$ - $Q_3$ ), a Terminal Count Up ( $CP_1$ ) and a Terminal Count Down (Borrow) Output ( $CP_1$ ).

When the Master Reset Input (MR) is LOW and the Parallel Load Input ( $\overline{PL}$ ) is HIGH, the Counter Outputs change state on the LOW-to-HIGH transition of either Clock Input. However, for correct counting, both Clock Inputs cannot be LOW simultaneously. With the Master Reset Input (MR) LOW, information on the Parallel Data Inputs ( $P_0-P_3$ ) is loaded into the counter when the Parallel Load Input ( $\overline{PL}$ ) is LOW and stored in the counter when the Parallel Load Input ( $\overline{PL}$ ) goes HIGH, independent of Clock Inputs ( $CP_U$ ,  $CP_D$ ). When HIGH, the Master Reset (MR) resets the counter independent of all other input conditions. See equations below for Terminal Count Outputs ( $\overline{TC}_U$ ,  $\overline{TC}_D$ ).

- TYPICAL COUNT FREQUENCY OF 8 MHz AT VDD = 10 V
- SYNCHRONOUS OPERATION
- INTERNAL CASCADING CIRCUITRY PROVIDED
- ACTIVE LOW PARALLEL LOAD
- ACTIVE HIGH ASYNCHRONOUS MASTER RESET

### PIN NAMES

PL Parallel Load Input (Active LOW)

Po-P3 Parallel Data Inputs

CP<sub>U</sub> Count Up Clock Pulse Input (L→H Edge-Triggered)
CP<sub>D</sub> Count Down Clock Pulse Input (L→H Edge-Triggered)

MR Master Reset Input (Asynchronous)

Qn-Q3 Buffered Counter Outputs


TCU Buffered Terminal Count Up (Carry) Output (Active LOW)
TCD Buffered Terminal Count Down (Borrow) Output (Active LOW)


### MODE SELECTION


MF	₹	PL	СР	CPD	MODE
Н		X	Х	Х	Reset (Asyn.)
L	- 1	L	×	×	Preset (Asyn.)
L	- 1	Н	Н	н	No Change
L	İ	н		н	Count Up
L		Н	н		Count Down

L = LOW Level H = HIGH Level X = Don't Care

\_\_ = Positive-Going Clock Pulse Edge







### FAIRCHILD CMOS • 40193B/54/74C193

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

							LIMIT	S						
SYMBOL	PARAME <sup>2</sup>	ΓER	V	DD = 5	V	V	DD = 10	) V	V	DD = 1	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	1		
	Quiescent	V.0			20			40			80		MIN, 25°C	
laa	Power	xc			150			300			600	μΑ	MAX	All inputs at
IDD	Supply	хм			5			10			20		MIN, 25°C	0 V or V <sub>DD</sub>
	Current	^ IVI			150			.300			600	μΑ	MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: $V_{DD}$ as shown, $V_{SS}$ = 0 V, $T_A$ = 25°C (See Note 2)

						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	5 V	٧١	OD = 1	0 V	V	DD = 1	5 V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH			245	490		105	210		70	175		
tPHL .	Propagation Delay, CPU to Qn		245	490		105	210		70	175	ns	
<sup>t</sup> PLH	Propagation Delay, CPD to Qn		245	490		105	210		70	175	ns	
<sup>t</sup> PHL	Tropagation Delay, Cr D to Can		245	490		105	210		70	175	113	
tPLH	Propagation Delay, CPU to TCU		130	260		60	120		40	96	ns	
tPHL .	Propagation Delay, Crit to 1Ct		130	260		60	120		40	96	113	
<sup>t</sup> PLH	Propagation Delay, CPD to TCD		145	290		60	120		40	96	ns	
<sup>t</sup> PHL	Tropagation belay, or pito rep		145	290		60	120		40	96	113	
<sup>t</sup> PHL	Propagation Delay, MR to Q <sub>n</sub>		270	540		120	240		80	192	ns	
tPLH	Propagation Delay, MR to TCU or TCD		370	740		170	340		105	270	ns	C <sub>L</sub> = 50 pF, R <sub>I</sub> = 200 kΩ
tPLH	Propagation Delay, PL to Qn		270	540		110	220		70	175		Input Transition
<sup>t</sup> PHL	Propagation Delay, PL to Un		270	540		110	220		70	175	ns	Times ≤ 20 ns
tTLH	Output Transition Time		55	135		30	75		20	45	ns	1111165 @ 20 115
<sup>t</sup> THL	Output Transition Time		55	135	ì	30	75		20	45	115	
twCP	Min. CPU or CPD Pulse Width	170	85		75	30		60	20		ns	
t <sub>w</sub> MR	Minimum MR Pulse Width	180	60		80	30		64	20		ns	
twPL	Minimum PL Pulse Width	150	75		85	25		52	20		ns	
t <sub>rec</sub>	MR Recovery Time	150	75		65	30		52	20		ns	
t <sub>rec</sub>	PL Recovery Time	150	75		65	30		52	20		ns	
ts	Set-Up Time, Pn to PL	170	85		75	30		60	20			
th	Hold Time, Pn to PL	0	-83		0	-28		0	-19		ns	
fMAX	Input Count Frequency (Note 3)	2	4		4	8		5	12		MHz	

Notes on following page.


### FAIRCHILD CMOS • 40193B/54/74C193

### NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.

  Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD} = 5 \text{ V}$ , 4  $\mu$ s at  $V_{DD} = 10 \text{ V}$ , and 3  $\mu$ s at V<sub>DD</sub> = 15 V.

### SWITCHING WAVEFORMS



RECOVERY TIMES FOR PL AND MR, MINIMUM PULSE WIDTHS FOR CPU, CPD, PL AND MR AND SET-UP AND HOLD TIMES Pn TO PL

NOTE: Set-up and Hold Times are shown as positive values but may be specified as negative values.

# 40194B 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

**DESCRIPTION** – The 40194B is a 4-Bit Bidirectional Shift Register with two Mode Control Inputs  $(S_0, S_1)$ , a Clock Input (CP), a Serial Data Shift Left Input  $(D_{SL})$ , a Serial Data Shift Right Input  $(D_{SR})$ , four Parallel Data Inputs  $(P_0-P_3)$ , an overriding asynchronous Master Reset Input (MR) and four Buffered Parallel Outputs  $(Q_0-Q_3)$ .

When LOW, the Master Reset Input  $(\overline{MR})$  resets all stages and forces all Outputs  $(\Omega_0 \cdot \Omega_3)$  LOW, overriding all other input conditions. When the Master Reset Input  $(\overline{MR})$  is HIGH, the operating mode is controlled by the two Mode Control Inputs  $(S_0, S_1)$  as shown in the Truth Table. Serial and parallel operation is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). The inputs at which the data is to be entered and the Mode Control Inputs  $(S_0, S_1)$  must be stable for a set-up time before the LOW-to-HIGH transition of the Clock Input CP).

- TYPICAL SHIFT FREQUENCY OF 14 MHz AT VDD = 10 V
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- POSITIVE EDGE-TRIGGERED CLOCK

### PIN NAMES

S<sub>0</sub>, S<sub>1</sub>

Mode Control Inputs

P<sub>0</sub>-P<sub>3</sub>

Parallel Data Inputs
Serial (Shift Right) Data Input

DSR

Serial (Shift Left) Data Input


D<sub>SL</sub> CP


Clock Input (L→H Edge-Triggered)

MR

Master Reset Input (Active LOW)

Q<sub>0</sub>-Q<sub>3</sub> Parallel Outputs





### FAIRCHILD CMOS • 40194B

### TRUTH TABLE

OPERATING			INPUT	s (MR =	H) .	ου	TPUT	S AT t	n+1
MODE	S <sub>1</sub>	s <sub>0</sub>	DSR	D <sub>SL</sub>	P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub>	$\sigma_0$	Ω <sub>1</sub>	02	03
Hold	L	L	Х	X	х	$\sigma_0$	α <sub>1</sub>	$o_2$	$o_3$
Chife Lafe	Н	L	Х	L	×	Q <sub>1</sub>	$Q_2$	Q3	L
Shift Left	Н	L	×	H	×	Q <sub>1</sub>	$a_2$	$\sigma^3$	Н
Chife Diabe	L	Н	L	Х	×	L	$\sigma_0$	Ω <sub>1</sub>	$o_2$
Shift Right	L	н	Н	×	×	Н	$\alpha_0$	$Q_1$	$a_2$
Davidal I and	Н	Н	Х	Х	L .	L	L	L	L
Parallel Load	Ι	Н	×	×	н	Н	Н	Н	Н

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

 $(t_{n+1})$  = Indicates state after next LOW-to-HIGH clock transition.

### DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V (See Note 1)

					00.									
							LIMIT	S						
SYMBOL	PARAME"	TER	V	DD = 5	٧	VI	DD = 10	O V	V	DD = 19	5 V	UNITS	TEMP	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent	хс			20			40			80		MIN, 25°C	
loo	Power	Α.			150			300			600	μΑ	MAX	All inputs at
DD	Supply	хм			5			1.0			20	μА	MIN, 25°C	0 V or V <sub>DD</sub>
	Current	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			150			300			600	μΑ.	MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


						LIMIT	S					
SYMBOL	PARAMETER	V	DD = 5	V	٧١	OD = 1	0 V	١٧	OD = 1	5V	UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP to Q		100 100	180 180		45 45	80 80		35 35	64 64	ns	
tPHL	Propagation Delay, MR to Q		100	180	<u> </u>	45	80	1	35	64	ns	
<sup>t</sup> THL	Output Transition Time		75	135		40	70		25	45	ns	
<sup>t</sup> TLH	Output Transition Time		75	135		40	70		25	45	115	
t <sub>s</sub>	Set-Up Time,	80	40		40	20		32	15			C <sub>L</sub> = 50 pF,
<sup>t</sup> h	Po-P3, DSL, DSR to CP Hold Time, Po-P3, DSL, DSR to CP	0	-10		0	-5		0	-5		ns	R <sub>L</sub> = 200 kΩ Input Transition
t <sub>s</sub>	Set-Up Time, S to CP	100	60		50	30		40	20			Times ≤ 20 ns
th	Hold Time, S to CP	0	-10		0	-5		0	-5		ns	
t <sub>W</sub> CP(L)	Minimum Clock Pulse Width	100	.60		60	35		48	25		ns	
twMR(L)	Minimum MR Pulse Width	75	40		45	25		36	15		ns	
t <sub>rec</sub>	Recovery Time for MR	180	100		90	50		72	35		ns	]: .
fMAX	Maximum CP Frequency (Note 3)	4.5	-9		9	14		10	16		MHz	]


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.


- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
   Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
   For f<sub>MAX</sub>, input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
   It is recommended that input rise and fall times to the Clock Input be less than 15 μs at V<sub>DD</sub> = 5 V, 4 μs at V<sub>DD</sub> = 10 V, and 3 μs at V<sub>DD</sub> = 15 V.


### ď

### TYPICAL ELECTRICAL CHARACTERISTICS











### SWITCHING TIME WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.







### **CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH**

OTHER CONDITIONS: S1 = L, MR = H, S0 = H

### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME

OTHER CONDITIONS: S<sub>0</sub>, S<sub>1</sub> = H  $P_0 = P_1 = P_2 = P_3 = H$ 





SET-UP  $(t_s)$  AND HOLD  $(t_h)$  TIME FOR SERIAL DATA (DSR, DSL) AND PARALLEL DATA (Po, P1, P2, P3)

OTHER CONDITIONS: MR = H

 $^*\mathsf{D}_\mathsf{SR}$  Set-up Time Affects  $\mathsf{Q}_0$  Only DSL Set-up Time Affects Q3 Only SET-UP (ts) AND HOLD (th) TIME FOR S INPUT

OTHER CONDITIONS: MR = H

# 40195B/74C195/54C195

# 4-BIT UNIVERSAL SHIFT REGISTER

DESCRIPTION - The 40195B is a fully synchronous edge-triggered 4-Bit Shift Register with a Clock Input (CP), four synchronous Parallel Data Inputs (Pn-Pa), two synchronous Serial Data Inputs (J, K), a synchronous Mode Control Input (PE), Buffered Outputs from all four bit positions (Qn-Q3), a Buffered Inverted Output from the last bit position  $(\overline{Q}_3)$  and an overriding asynchronous Master Reset

Operation is synchronous (except for Master Reset) and is edge-triggered on the LOW-to-HIGH transition of the Clock Input (CP). When the Mode Control Input (PE) is LOW, a LOW-to-HIGH clock transition loads data into the register from Parallel Data Inputs (Po-Pa). When the Mode Control Input (PE) is HIGH, a LOW-to-HIGH clock transition shifts data into the first register position from the Serial Data Inputs (J, K), and shifts all the data in the register one position to the right. D-type entry is obtained by tying the two Serial Data Inputs (J. K) together, A LOW on the Master Reset Input (MR) 

- TYPICAL SHIFT FREQUENCY OF 14 MHz AT VDD = 10 V
- **ASYNCHRONOUS MASTER RESET**
- J. K INPUTS TO THE FIRST STAGE
- **FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS**
- COMPLEMENTARY OUTPUT FROM THE LAST STAGE
- POSITIVE EDGE-TRIGGERED CLOCK

### **PIN NAMES**

PE

Parallel Enable Input (Active LOW)

Po-P3

Parallel Data Inputs First Stage J Input (Active HIGH)

ĸ

First Stage K Input (Active LOW)

СР

Clock Input (L → H Edge-Triggered)


MR

Master Reset Input (Active LOW) Parallel Outputs

 $Q_0-Q_3$  $\overline{a}_3$ 


Complementary Last Stage Output

# LOGIC DIAGRAM CD Q V<sub>DD</sub> = Pin 16 V<sub>SS</sub> = Pin 8 = Pin Numbers



V<sub>DD</sub> = Pin 16  $v_{SS}$ = Pin 8

### CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

### FAIRCHILD CMOS • 40195B/74C195/54C195

### TRUTH TABLE

OPERATING MODE			INPL	JTS (MF	ī = H)				OUTPUTS AT t <sub>n+1</sub>				
OFERATING MODE	PE	J	ĸ	P <sub>0</sub>	·P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	$\alpha_0$	01	$o_2$	$o_3$	$\bar{a}_3$	
Shift Mode	Ĥ	L	L	х	x	х	х	L	O <sub>0</sub>	Q <sub>1</sub>	$\mathfrak{Q}_2$	$\bar{\mathbf{q}}_2$	
	Н	L	Н	X	X	Х	Х	$\sigma_0$	$Q_0$	$Q_1$	$Q_2$	$\bar{\mathbf{q}}_2$	
Shift Wode	Н	Н	L	x	X	X	×	$\bar{a}_0$	$Q_0$	$Q_1$	$Q_2$	$\bar{\mathbf{q}}_2$	
	Н	Н	Н	х	X	X	х	Н	$Q_0$	$Q_1$	$Q_2$	$\bar{a}_2$	
Parallel Entry Mode	L	Х	X	L	L	L	L	L	٠L	L	L	Н	
	L	X	Х	Н	Н	Н	H	Н	Н	Н	Н	L	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $(t_{n+1})$  = Indicates state after next LOW to HIGH clock transition.

### DC CHARACTERISTICS: VDD as shown, VSS = 0 V (See Note 1)

	PARAMETER			LIMITS										
SYMBOL			V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15 V		UNITS	TEMP	TEST CONDITIONS			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I <sub>DD</sub>	Quiescent	XC			20			40			80	μΑ	MIN, 25°C	All inputs at
	Power				150			300			600		MAX	
	Supply	XM	VAA		5			10			20	μA	MIN, 25°C	
	Current	XIVI			150			300			600		MAX	

### AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V<sub>DD</sub> as shown, V<sub>SS</sub> = 0 V, T<sub>A</sub> = 25°C (See Note 2)


		LIMITS										
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			٧	V <sub>DD</sub> = 10 V		V <sub>DD</sub> = 15V			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH	Decree Delevi OD to O		100	180		45	80		35	64		
<sup>t</sup> PHL	Propagation Delay, CP to $Q_n$ or $\overline{Q}_3$		100	180		45	80		35	64	ns	
t <sub>PHL</sub>	Propagation Delay, MR to Q3		100	180		45	80		35	64	ns	
<sup>t</sup> PHL	Propagation Delay, MR to Qn		100	180		45	80		35	64	ns	
<sup>t</sup> THL	Output Transition Time		75	135		40	70		25	45	ns	
<sup>t</sup> TLH	Output Transition Time		75	135		40	70		25	45		C <sub>L</sub> = 50 pF,
t <sub>s</sub>	Set-Up Time, J, K, P <sub>0</sub> -P <sub>3</sub> to CP	80	40		40	20		32	15		ns	R <sub>L</sub> = 200 kΩ
<sup>t</sup> h	Hold Time, J, $\overline{K}$ , P <sub>0</sub> -P <sub>3</sub> to CP	0	-10		0	-5		0	-5	İ	115	Input Transition
t <sub>s</sub>	Set-Up Time, PE to CP	100	60		50	30		40	20		ns	Times ≤ 20 ns
th	Hold Time, PE to CP	0	-10		0	-5		0 -5	-5		115	
twCP(L)	Minimum Clock Pulse Width	100	60		60	35		48	25		ns	
twMR(L)	Minimum MR Pulse Width	75	40		45	25		33	15		ns	
t <sub>rec</sub>	Recovery Time for MR	180	100		90	50		72	35		ns	
fMAX	Maximum CP Frequency (Note 3)	4.5	9		9	14		10	16		MHz	1


### NOTES:


- 1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- 2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. For  $f_{MAX}$ , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns.
- 4. It is recommended that input rise and fall times to the Clock Input be less than 15  $\mu$ s at  $V_{DD}$  = 5 V, 4  $\mu$ s at  $V_{DD}$  = 10 V, and 3  $\mu$ s at  $V_{DD}$  = 15 V.


### U

### TYPICAL ELECTRICAL CHARACTERISTICS










### SWITCHING TIME WAVEFORMS


The shaded areas indicate when the input is permitted to change for predictable output performance.

### CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



J = PE = MR = HIGH OTHER CONDITIONS:


### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



PE = LOW OTHER CONDITIONS:


 $P_0 = P_1 = P_2 = P_3 = HIGH$ 

### SET-UP (ts) AND HOLD (th) TIME FOR SERIAL DATA (J & K) AND PARALLEL DATA (P0, P1, P2, P3)



\*J & K Set-up Time Affects Q<sub>0</sub> Only

SET-UP ( $t_s$ ) AND HOLD ( $t_h$ ) TIME FOR  $\overline{PE}$  INPUT



OTHER CONDITIONS: MR = HIGH

\*Q0 State will be Determined

by J & K Inputs

NOTE:

Set-up Times  $(t_s)$  and Hold Times  $(t_h)$  are shown as positive values but may be specified as negative values.

# 6508B/6518B

# 1024-BIT (1024 × 1) CMOS RANDOM ACCESS MEMORY WITH 3-STATE OUTPUT


DESCRIPTION — The 6508B/6518B are high-speed, low-power silicon-gate CMOS static RAMs organized as 1024 words by 1 bit. These RAMs are designed with all inputs and outputs TTL compatible. These devices operate off a single 5 V power supply with a worst case access time of 250 ns. Data retention is guaranteed at 2.0 V V<sub>CC</sub> minimum. Output data has the same polarity as the input data. The addresses are latched by on-chip address registers. These registers are controlled by the high-to-low transition of chip select input  $\overline{\text{CS}}$  ( $\overline{\text{CS}}_1$  on F6518). Chip select input  $\overline{\text{CS}}$  ( $\overline{\text{CS}}_1$ ) and  $\overline{\text{WE}}$  are designed such that common I/O operation can be implemented easily for maximum design flexibility. The 6518B has three chip select inputs for better access control. The 6508B has all the three chip select inputs tied together as a single  $\overline{\text{CS}}$ .


The device is ideally suited for memory systems requiring low-power, high-performance, and non-volatile (backup) operation.

- FAST ACCESS 250 ns MAX
- LOW STANDBY POWER 20 μA MAX
- DATA RETENTION TO VCC = 2.0 V
- TTL COMPATIBLE I/O
- 3-STATE OUTPUT
- SINGLE 5 V SUPPLY
- ON-CHIP ADDRESS REGISTERS
- THREE CHIP-SELECT (6518B)

### MODE OF OPERATION

MODE		OUTPUTS			
	WE	CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>3</sub>	DOUT
Standby	×	1	1	1	HIGH Z
Unselected	x	0	0	1	HIGH Z
	X	0	1	0	HIGH Z
	×	1	0	0	HIGH Z
Write	0	0	0	0	HIGH Z
Read	11	0	0	0	Data





### FAIRCHILD CMOS • 6508B/6518B

### ABSOLUTE MAXIMUM RATING

Supply Voltage V<sub>CC</sub>
Input/Output Voltage Applied
Storage Temperature
Operating Temperature

8 V V<sub>SS</sub> -0.5 V to V<sub>CC</sub> +0.5 V -65° C to 150° C -25° C to +85° C

AC CHARACTERISTICS:  $V_{CC}$  = 5 V ± 10%,  $T_A$  = -25°C to +85°C

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
TC	Cycle Time	350		ns	C <sub>L</sub> = 50 pF (One TTL Load)
TACC	Access Time From CS		250	ns	
TAS	Address Set-up Time	15		ns	
TAH	Address Hold Time	50		ns	
TEO	Output Enable Time		150	ns	
TDO	Output Disable Time		150	ns	
TCSL	CS LOW	200		ns	,
TCSH	CS HIGH	150		ns	
TWP	Write Pulse Width	150		ns	
TDS	Data Set-up Time	150		ns	
T <sub>DH</sub>	Data Hold Time	10		ns	

### DC CHARACTERISTICS: $V_{CC}$ = 5 V ± 10%, $T_A$ = $-25^{\circ}$ C to +85° C

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
VIH	Logical "1" Input Voltage	V <sub>CC</sub> -2.0	Vcc	V	
VIL	Logical "0" Input Voltage	0	0.8	V	,
IIL	Input Leakage	-1.0	+1.0	μΑ	0 V ≥ VIN ≥ VCC
V <sub>OH1</sub>	Logical "1" Output Voltage	V <sub>CC</sub> -0.01		· V	I <sub>OUT</sub> = 0
V <sub>OH2</sub>	Logical "1" Output Voltage	V <sub>CC</sub> -2.0		V	I <sub>OUT</sub> = -0.2 mA
V <sub>OL1</sub>	Logical "0" Output Voltage		V <sub>SS</sub> + 0.01	V	IOUT = 0
V <sub>OL2</sub>	Logical "0" Output Voltage		V <sub>SS</sub> + 0.4	V	I <sub>OUT</sub> = 2.0 mA
10	Output Leakage	-1.0	+1.0	μΑ	0 V ≥ V <sub>OUT</sub> ≥ V <sub>CC</sub> CS = V <sub>IH</sub>
I <sub>CC</sub> STD	Supply Current (Standby)		20	μΑ	VIH = VCC or VSS
Icc	Supply Current (Operating)		2.0	mA	f = 1 MHz
VDR	V <sub>CC</sub> for Data Retention	2.0		V	
CIN	Input Capacitance		7	pF	
COUT	Output Capacitance		10	pF	

### FAIRCHILD CMOS • 6508B/6518B

### **AC WAVEFORMS**

Conditions:

 $V_{CC} = 5 \text{ V} \pm 10\%$   $C_L = 50 \text{ pF (One TTL Load)}$   $T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}$ 


LOW = VIL Input Level:

HIGH = VIH


t<sub>r</sub>, t<sub>f</sub> = 20 ns

Measurement Reference to 1/2 V<sub>CC</sub>

### A. READ CYCLE



### B. WRITE CYCLE



<sup>\*</sup>D $_{IN}$  input is reference to HIGH-to-LOW edge of  $\overline{\text{WE}}$ ,  $\overline{\text{CS}}$  ( $\overline{\text{CS}_1}$ ),  $\overline{\text{CS}_2}$ ,  $\overline{\text{CS}_3}$ , which ever switches first.




	INTRODUCTION
	NUMERICAL INDEX OF DEVICES
	SELECTION GUIDES AND CROSS REFERENCE
	FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION
	DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS
	JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS
	TECHNICAL DATA
	APPLICATIONS INFORMATION
	FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES
	FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS
**************************************	



### 8

## **APPLICATIONS INFORMATION CONTENTS**

CMOS INTERFACE CIRCUITS  MOS to LED Segments & Digit Drivers  High Voltage, High Current Darlington Drivers  One-shot Multivibrator	8-7 8-7
Voltage Comparator Power Supply Regulator MOS to LED Digit Driver CMOS to 7-Segment LED Display	8-8 8-8 8-9
CMOS OSCILLATORS CIRCUITS	8-10
APPLICATION OF THE 4702B	8-20
USING THE 4703B FIFO	8-28
MICROPROGRAMMING WITH PROCESSOR ORIENTED MACROLOGIC	8-39



### INTERFACE CIRCUITS FOR CMOS

Fairchild manufactures one of the broadest varieties of Integrated Circuits in the world. In an effort to aid the designer in his search for compatible interface alternatives, listed below are a number of circuits manufactured by different divisions of Fairchild Semiconductor and easily compatible with the Fairchild line of Isoplanar CMOS.

### Fairchild F54LSXX/74LSXX LOW POWER SCHOTTKY TTL

(Reference: Fairchild Low Power Schottky Data Book and Fairchild Low Power Schottky Designer's Guide)

When Multi-TTL drive capability is required, the CMOS 4049B and 4050B Hex Buffers can be used to drive two standard TTL Loads with typical delay of 45 ns ( $V_{DD}$  = 5 V). These devices, because of the deletion of the  $V_{DD}$  input diode, allow High Voltage CMOS to 5 Volt TTL translation. For higher performance and additional drive capability each of the following Fairchild Low Power Schottky devices may be used as interface/logic translating elements with capability of driving up to five standard TTL Loads. Although the Low Power Schottky devices must be operated from a 5 V TTL supply, they can accept input voltages up to 15 V, allowing direct interface with CMOS operated up to 15 V.

F54LS00/74LS00	F54LS85/74LS85	F54LS189/74LS189	F54LS352/74LS352
F54LS02/74LS02	F54LS86/74LS86	F54LS190/74LS190	F54LS353/74LS353
F54LS04/74LS04	F54LS89/74LS89	F54LS191/74LS191	F54LS365/74LS365
F54LS08/74LS08	F54LS95/74LS95B	F54LS192/74LS192	F54LS366/74LS366
F54LS09/74LS09	F54LS107/74LS107	F54LS193/74LS193	F54LS367/74LS367
F54LS10/74LS10	F54LS125/74LS125	F54LS194/74LS194	F54LS368/74LS368
F54LS11/74LS11	F54LS126/74LS126	F54LS195/74LS195	F54LS373/74LS373
		F54LS196/74LS196*	
F54LS13/74LS13	F54LS132/74LS132	F54LS197/74LS197*	F54LS374/74LS374
F54LS14/74LS14	F54LS133/74LS133	F54LS240/74LS240	F54LS375/74LS375
F54LS15/74LS15	F54LS136/74LS136	F54LS241/74LS241	F54LS377/74LS377
F54LS20/74LS20	F54LS138/74LS138	F54LS242/74LS242	F54LS378/74LS378
F54LS21/74LS21	F54LS139/74LS139	F54LS243/74LS243	F54LS379/74LS379
F54LS27/74LS27	F54LS145/74LS145	F54LS244/74LS244	F54LS386/74LS386
F54LS28/74LS28	F54LS151/74LS151	F54LS245/74LS245	F54LS395/74LS395
F54LS30/74LS30	F54LS152/74LS152	F54LS247/74LS247	F54LS398/74LS398
F54LS32/74LS32	F54LS153/74LS153	F54LS248/74LS248	F54LS399/74LS399
F54LS33/74LS33	F54LS155/74LS155	F54LS249/74LS249	F54LS502/74LS502
F54LS37/74LS37	F54LS157/74LS157	F54LS251/74LS251	F54LS540/74LS540
F54LS38/74LS38	F54LS158/74LS158	F54LS253/74LS253	F54LS541/74LS541
F54LS40/74LS40	F54LS160/74LS160	F54LS256/74LS256	F54LS568/74LS568
F54LS42/74LS42	F54LS161/74LS161	F54LS257/74LS257	F54LS569/74LS569
F54LS47/74LS47	F54LS162/74LS162	F54LS258/74LS258	F54LS573/74LS573
F54LS48/74LS48	F54LS163/74LS163	F54LS259/74LS259	F54LS574/74LS574
F54LS49/74LS49	F54LS164/74LS164	F54LS260/74LS260	F54LS670/74LS670
F54LS51/74LS51	F54LS165/74LS165	F54LS266/74LS266	
F54LS54/74LS54	F54LS168/74LS168	F54LS273/74LS273	
F54LS55/74LS55	F54LS169/74LS169	F54LS279/74LS279	
F54LS73/74LS73	F54LS170/74LS170	F54LS283/74LS283	
F54LS75/74LS75	F54LS173/74LS173	F54LS289/74LS289	
F54LS76/74LS76	F54LS174/74LS174	F54LS295/74LS295A	
F54LS77/74LS77	F54LS175/74LS175	F54LS298/74LS298	
F54LS78/74LS78	F54LS181/74LS181	F54LS299/74LS299	


<sup>\*</sup>Except For Clock Inputs.

F54LS83/74LS83A

F54LS323/74LS323

F54LS182/74LS182

Fairchild Low Power Schottky devices also incorporate a unique Schottky Diode in series with the collector of the output transistor. This diode allows the output to be pulled substantially higher than  $V_{CC}$ . Although the Low Power Schottky devices must be operated from a 5 V TTL supply, a simple external pullup resistor between the LS output and the CMOS  $V_{DD}$  power supply will allow direct interface between Low Power Schottky Logic ( $V_{CC}$  = 5 V) and high voltage CMOS logic, up to  $V_{DD}$  = 10V. With the exception of the F74LS00, F74LS02, F74LS04, F74LS10, F74LS11, F74LS20, and the F74LS32, each of the devices listed above will perform the low voltage to high voltage translation.



## **75491 • 75492**

# MOS TO LED SEGMENT AND DIGIT DRIVERS

# 9665 ● 9667 ● 9668 HIGH VOLTAGE HIGH CURRENT DARLINGTON DRIVERS

(Reference: Fairchild Linear Integrated Circuits Data Book)

The 75491 and 75491A, LED Quad Segment Digit Drivers interface MOS signals to common cathode LED displays. High output current capability makes the devices ideal in time multiplex systems using segment address or digit scan method of driving LEDs to minimize the number of drivers required.


The 75492 and 75492A Hex LED/Lamp Drivers convert MOS signals to high output currents for LED display digit select or lamp select. The high output current capability makes the devices ideal in time multiplex systems using segment address or digit scan method of driving LEDs to minimize the number of drivers required.

### 75491 • 75491A

- 50 mA SOURCE OR SINK CAPABILITY
- LOW INPUT CURRENTS FOR CMOS COMPATIBILITY
- LOW STANDBY POWER
- FOUR HIGH GAIN DARLINGTON CIRCUITS
- 10 V and 20 V OPERATION

### 75492 • 75492A

- 250 mA SINK CAPABILITY
- CMOS COMPATIBLE INPUTS
- LOW STANDBY POWER
- SIX HIGH GAIN DARLINGTON CIRCUITS
- 10 V AND 20 V OPERATION



(Reference: Fairchild 9665 • 9666 • 9667 • 9668 Data Sheet)


The 9665, 9667 and 9668 are comprised of seven high voltage, high current npn Darlington Transistor pairs. All units feature common emitter, open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads and appropriate emmiter-base resistors for leakage.

The 9665 is a general purpose array which may be used with DTL, TTL, PMOS, CMOS, etc. Input current limiting is done by connecting an appropriate discrete resistor to each input.

The 9667 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V.

The 9668 has an appropriate input resistor to allow direct operation from CMOS or PMOS outputs operating from supply voltages of 6 to 15 V.

- SEVEN HIGH GAIN DARLINGTON TRANSISTOR PAIRS
- HIGH OUTPUT VOLTAGE (VCE = 50 V)
- HIGH OUTPUT CURRENT (IC = 350 mA)
- CMOS COMPATIBLE INPUTS
- SUPPRESSION DIODES FOR INDUCTIVE LOADS
- 2 WATT PLASTIC DIP PACKAGE ON COPPER PIN FRAME




## 96L02 LOW POWER DUAL ONE-SHOT MULTIVIBRATOR

# μ**Α775**QUAD COMPARATOR VOLTAGE COMPARATOR

# Retriggerable Resettable Monostable Multivibrator (Reference: Fairchild Low Power TTL Book)

The 96L02 is pin and function compatible with the F4528 Dual Monostable and exhibits improved stability and speed. It is usable in 5 V CMOS systems.


- TYPICAL POWER DISSIPATION OF 25 mW/ONE SHOT
- 50 ns TYPICAL PROPAGATION DELAY
- RETRIGGERABLE 0 TO 100% DUTY CYCLE
- FAIRCHILD 4000B COMPATIBLE INPUTS
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR V<sub>CC</sub> AND TEMPERATURE VARIATIONS
- RESETTABLE



(Reference: Fairchild µA775 Data Sheet)

In a CMOS system it may be necessary to detect differences between two voltage levels and convert to logic levels. The µA775 Quad Comparator is capable of operating over the CMOS power supply range. These comparators have a unique characteristic in that the input common mode voltage range includes ground, even though operated from a single power supply voltage. Applications include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators and wide range V.Co.

- SINGLE SUPPLY OPERATION—+2.0 V TO +36 V
- COMPARES VOLTAGES NEAR GROUND POTENTIAL
- LOW CURRENT DRAIN—700 μA TYPICAL
- COMPATIBLE WITH ALL FORMS OF CMOS
- LOW INPUT BIAS CURRENT—25 nA TYPICAL
- LOW INPUT OFFSET CURRENT-25 nA
- LOW OFFSET VOLTAGE-5 mV MAX




### POWER SUPPLY REGULATOR

μA78MG 4-Terminal Regulator

(Reference: Fairchild µA78 MG • µA79 MG Data Sheet)

This single compact regulator with its 500 mA capability is sufficient for all but the very largest CMOS systems. The adjustable output voltage feature allows fine tuning of system speed power product.

- OUTPUT CURRENT IN EXCESS OF 0.5 A
- POSITIVE OUTPUT VOLTAGE 5 TO 30 V
- INTERNAL THERMAL OVERLOAD PROTECTION
- INTERNAL SHORT CIRCUIT CURRENT PROTECTION
- OUTPUT SAFE AREA PROTECTION
- POWER MINI DUAL IN-LINE PACKAGE




# 9664 MOS TO LED DIGIT DRIVER

### (Reference: Fairchild 9664 Data Sheet)

This driver is ideal for driving high current devices such as LEDs, relays and lamps. High input impedance allows direct drive from Fairchild 4000B CMOS devices; however, there is some degradation in logic level at the CMOS output. The 9664 is specified to 10 V operation, the 9664A to 20 V.

- 150 mA SINK CAPABILITY
- CMOS COMPATIBLE INPUTS
- VERY LOW STANDBY POWER
- SIX HIGH GAIN DARLINGTON CIRCUITS
- 10 AND 20 V OPERATION




## 9374

# DECODER/DRIVER/LATCH CMOS TO 7-SEGMENT LED DISPLAY

(Reference: Fairchild 9374 Data Sheet)

This bipolar device contains latches for storage, a 7-segment decoder and 15 mA constant current drivers. The 9374 must operate at 5 V; its inputs are also limited to 5 V.

- FAIRCHILD 4000B SERIES COMPATIBLE INPUTS
- HIGH SPEED INPUT LATCHES FOR DATA STORAGE
- 15 mA CONSTANT CURRENT SINK CAPABILITY TO DIRECTLY DRIVE COMMON ANODE LED DISPLAYS
- INCREASES INCANDESCENT DISPLAY LIFE
- DATA INPUT LOADING ESSENTIALLY ZERO WHEN LATCH DISABLED
- AUTOMATIC RIPPLE BLANKING FOR SUPPRESSION OF LEADING EDGE ZEROS AND/OR TRAILING EDGE ZEROS



### **CMOS OSCILLATORS**

This application note describes several square-wave oscillator circuits implemented with standard CMOS gates. In each case, appropriate timing equations, simplifying assumptions, and advantages and disadvantages are listed.

In general, because of the characteristically high input impedance of CMOS logic elements, more cost effective oscillators can be constructed offering relatively large timing constants without large capacitors. In addition, the CMOS oscillator offers:

- Very low power dissipation
- Operation over a wide power supply voltage range of 3 to 15 volts
- Operation over a frequency range of less than 1 Hz to over 23 MHz
- Easy interface to other logic families
- Relatively good stability with respect to variations in power supply voltage and operating temperature range

Generally, the use of buffered CMOS gates in oscillator applications is not recommended. Problems occur because of excessive gain through the buffered element (in excessive of  $10^6$ ) compounded by the slow edge rates, characteristic of the oscillator circuit. Ringing at the thresholds is very likely, creating false clocks in the system. This problem is, of course, overcome with the Schmitt Trigger and its associated hysteresis. Fairchild recommends the 4007UB, 4069UB, 40014B, 4093B and 4583B for all oscillator applications. For simplication, all applications in this note will be implemented using the 4069UB and 40014B.

Before describing any specific oscillator circuits and in an effort to clear some confusion and a few misconceptions, *Figure 1* illustrates the basic logical oscillator. Any odd number of inverting logic elements will oscillate naturally when connected in a ring as shown in *Figure 1*. This is easily seen by treating the inverters as ideal switches or inverters exhibiting finite propagation delays and ideal switching characteristics. The basic result is that a HIGH logic level chases itself around the ring. In this case the frequency of oscillation is dependent upon the total propagation delay through the ring and is given by:

$$f = \frac{1}{2nT_p}$$
 where:

f = frequency of oscillation (Hz)

n = number of inverting gates in the ring

 $T_D$  = propagation delay per gate (seconds)





FIGURE 1. ANY ODD NUMBER OF INVERTING GATES WILL ALWAYS OSCILLATE


The practicality of such a circuit is limited by the fact that the frequency of oscillation is dependent upon  $T_p$  and therefore limited to a few specific values determined by  $T_p$ . Furthermore, stability of such a circuit is heavily dependent upon  $T_p$ 's variation with temperature, power supply voltage and output loading. Figure 2 illustrates expected variations in propagation delay for the 4069UB.




### The Logical RC Oscillator


To overcome the disadvantages of the logical oscillator it is necessary to add other circuit elements that increase loop delay and thus reduce the effect of  $T_p$  variation on frequency. This increase in loop delay necessarily reduces the upper frequency limit for a given configuration, but lends the more important advantages of frequency predictability and stability.

Figure 3 illustrates a useful three gate oscillator incorporating a resistor capacitor network which does, in effect, slow the natural frequency of the ring oscillator and, assuming that the RC time constant is large enough, minimizes any effects of propagation delay and thus any dependence upon temperature, load capacitance, or operating voltage. With this in mind, it is assumed, hereafter in the analysis, that the logic elements are ideal, exhibiting negligible propagation delay. If very high oscillation frequencies are required, this assumption may not be valid.





As a means of determining a timing equation, Figure 4 illustrates the voltage waveforms at specific points in the oscillator circuit. As shown, the voltage waveform at  $V_1$  does, for short intervals of time, extend outside the power supply rails. These excursions are clipped at  $V_2$  by the standard input protection diodes found on all Fairchild CMOS logic inputs (Figure 5). At this point another simplifying assumption is made; input protection diodes  $D_1$  and  $D_2$  exhibit ideal characteristics. Since this assumption tends to have little overall effect on the voltage waveforms, the error is acceptably small.



From Figure 4, the time period T for one cycle is:

$$T = t_1 + t_2 + t_3 + t_4$$

Once again, input protection diodes conduct only during  $t_1$  and  $t_3$ . Similarly, except for input leakage current, Resistor R<sub>2</sub> conducts only during  $t_1$  and  $t_3$ . Since input impedance is generally very large (>  $10^6\Omega$ ) compared to typical values for R<sub>1</sub> and R<sub>2</sub>, input leakage currents are negligible and it is assumed they can be ignored. For resistor values greater than a few megohms, this may not be valid (note 1).

From basic electronics, the timing equation for exponential decay of an RC network (Figure 6) is.

$$\begin{split} \text{Thus: } t_1 &\approx -\text{R}_1 \text{C} \quad \left[ \frac{\text{R}_2}{\text{R}_1 + \text{R}_2} \right] \left[ \text{In} \left( \frac{\text{V}_{DD}}{\text{V}_{DD} + \text{V}_{TP}} \right) \right] \\ t_2 &\approx -\text{R}_1 \text{C} \, \ln \left( \frac{\text{V}_{TN}}{\text{V}_{DD}} \right) \\ t_3 &\approx -\text{R}_1 \text{C} \, \left[ \frac{\text{R}_2}{\text{R}_1 + \text{R}_2} \right] \left[ \text{In} \left( \frac{\text{V}_{DD}}{2\text{V}_{DD} - \text{V}_{TN}} \right) \right] \\ t_4 &\approx -\text{R}_1 \text{C} \, \ln \left( \frac{\text{V}_{TP}}{\text{V}_{DD}} \right) \\ \text{and: } T &\approx -\text{R}_1 \text{C} \, \left\{ \left[ \frac{\text{R}_2}{\text{R}_1 + \text{R}_2} \right] \, \left[ \text{In} \left( \frac{\text{V}_{DD}}{\text{V}_{DD} + \text{V}_{TP}} \right) + \, \ln \left( \frac{\text{V}_{DD}}{2\text{V}_{DD} - \text{V}_{TN}} \right) \right] + \, \ln \left( \frac{\text{V}_{TN}}{\text{V}_{DD}} \right) + \, \ln \left( \frac{\text{V}_{TP}}{\text{V}_{DD}} \right) \\ \end{split}$$

 $t = -RC \ln (v/V_0)$ 

For those who prefer their timing equations not to be cluttered with details, several simplifying assumptions can be made. First, it is assumed that negative and positive threshold voltages are equal ( $V_{TN} = V_{TP}$ ). This is a fairly safe assumption since standard gates will generally exhibit very little hysteresis (< 200 mV). Of course, this assumption is not valid for Schmitt Triggers.

FIGURE 6. TIMING FOR THE EXPONENTIAL DECAY OF AN RC NETWORK

The timing equation simplifies to:

$$T \approx -R_1 C \left\{ \left[ \frac{R_2}{R_1 + R_2} \right] \left[ \ln \left( \frac{V_{DD}}{V_{DD} + V_T} \right) + \ln \left( \frac{V_{DD}}{2V_{DD} - V_T} \right) \right] + 2 \ln \left( \frac{V_T}{V_{DD}} \right) \right\}$$

Next, it is assumed that CMOS is the ideal logic family with ideal transfer characteristics and thus,  $V_T = V_{DD}/2$ . As will be shown later, this can be a very misleading assumption. Nevertheless:

$$T \approx 2R_1C \left[ \frac{0.405 R_2}{R_1 + R_2} + 0.693 \right]$$

and:

$$f \approx \frac{1}{2R_1C \left[ \frac{0.405 R_2}{R_1 + R_2} + 0.693 \right]}$$


Furthermore:

$$\begin{array}{l} \text{If R}_1 = \text{R}_2, \ \ f \approx 0.559/\text{R}_1\text{C} \\ \text{If R}_1 >> \text{R}_2, \ \ f \approx 0.722/\text{R}_1\text{C} \\ \text{If R}_1 << \text{R}_2, \ \ f \approx 0.455/\text{R}_1\text{C} \\ \end{array}$$

The last assumption is a very attractive one, greatly simplifying the timing equations, but can create correlation problems between paper calculations and actual results. CMOS is not, generally, an ideal logic family exhibiting ideal transfer characteristics and, in fact, guaranteed threshold limits allow variations in the timing equation constants which are much greater than those created by variations in  $R_2/R_1$  as implied above.

Standard guarantees for CMOS circuits allow the actual switching threshold to lie in range from roughly 30% of  $V_{DD}$  to 70% of  $V_{DD}$  ( $V_{IH}$  = 0.7  $V_{DD}$  and  $V_{IL}$  = 0.3  $V_{DD}$ ). If, in fact, actual thresholds are not near 0.5  $V_{DD}$  the above simplifications can be grossly invalid. As a means of illustration, simplified timing equations have been generated assuming that  $V_{T}$  = 0.7  $V_{DD}$  and  $V_{T}$  = 0.3  $V_{DD}$ . The results are shown in *Figure 7*. Also shown are the results of actual tests performed on the 4069UB with manufacturing date codes from over three years of production. Actual data implies that more accurate timing equations for the 4069UB would be:

For 
$$R_1 = R_2$$
,  $f \approx 0.482/R_1C$   
For  $R_1 = 10 R_2$ ,  $f \approx 0.580/R_1C$   
For  $10 R_1 = R_2$ ,  $f \approx 0.368/R_1C$  With expected error =  $\pm 5\%$ 



Furthermore, it should be noted that the duty cycle of  $V_{OUT}$  will depend directly upon the actual threshold voltage. When  $V_T = 0.5 V_{DD}$ , a 50% duty cycle results.

In summary, for better comparison between software and hardware, it may be necessary for the designer to more accurately determine actual threshold voltages.

#### The Two Gate Oscillator

A popular two gate RC Oscillator circuit is shown in *Figure 8*. Coincidentally, all of the RC oscillator timing equations, RC waveforms, assumptions and arguments thus far also apply to the circuit in *Figure 8*. The only real problem with this circuit is that it may not oscillate for certain values of capacitance. Unlike the logical oscillator circuit of *Figure 1* which oscillates naturally and the frequency of oscillation is only slowed and stabilized by an RC network, the two gate circuit is forced to oscillate by the RC network. To illustrate this point, allow C to go to zero. The result is a circuit as shown in *Figure 9* which obviously will not oscillate in an acceptible manner. However, gate count may be a critical factor in a design and the two gate oscillator circuit is often employed.




FIGURE 8. A TWO GATE RC OSCILLATOR




FIGURE 9. A TWO GATE RC OSCILLATOR MAY NOT OSCILLATE FOR SOME VALUES OF CAPACITANCE

#### The Schmitt Trigger Oscillator

Where gate count is a critical factor, Figure 10 shows an Oscillator constructed from a single Inverting Schmitt Trigger. This circuit consumes only 1/6 of a package allowing the other five inverters to be utilized elsewhere in the system. It should be noted that the single stage oscillator is only practical where substantial hysteresis is provided by the logic element (i.e., Schmitt Triggers). It should, also, be noted that switching thresholds of the Schmitt Trigger are not as insensitive to variations in the power supply voltage. This circuit is best in those applications with relaxed requirements on frequency stability or where power supply voltages are well regulated.




FIGURE 10. A SIMPLE SCHMITT TRIGGER OSCILLATOR




Figure 11 illustrates the voltage waveforms on the input and output pins of the Schmitt Trigger. Assuming that  $t_1 + t_2 >> t_{PLH} + t_{PHL}$  the time period T for one cycle is:


$$\begin{split} \text{T} &\approx \ \text{t}_1 + \text{t}_2 \\ \text{Where: } \text{t}_1 &\approx -\text{RC In} \left( \frac{\text{V}_{DD} - \text{V}_{TP}}{\text{V}_{DD} - \text{V}_{TN}} \right) \\ &\quad \text{t}_2 &\approx -\text{RC In} \left( \frac{\text{V}_{TN}}{\text{V}_{TP}} \right) \\ \text{or: } &\quad \text{T} \!\approx\! -\text{RC} \left[ \text{In} \left( \frac{\text{V}_{TN}}{\text{V}_{TP}} \right) \!\!+ \text{In} \left( \frac{\text{V}_{DD} - \text{V}_{TP}}{\text{V}_{DD} - \text{V}_{TN}} \right) \right] \\ \text{or: } &\quad \text{T} \!\approx\! \text{RC} \left[ \text{In} \left( \frac{\text{V}_{TP}}{\text{V}_{TN}} \right) \!\!+ \!\! \text{In} \left( \frac{\text{V}_{DD} - \text{V}_{TN}}{\text{V}_{DD} - \text{V}_{TP}} \right) \right] \end{split}$$

To simplify the equation, we can assume from the 40014B data sheet that at  $V_{DD}$  = 10 V,  $V_{TN}$  = 6.8 V and  $V_{TP}$  = 3.2 V, typically.

Thus: T ≈ 1.5 RC

or:  $f \approx 0.667/RC$ 

Once again, from *Figure 12*, it can be determined that the simplification above may not be valid because of possible variations in actual thresholds within the guaranteed worst case limits versus the typical thresholds assumed above.



SUPPLY VOLTAGE ASSUMING VARIOUS HYSTERESIS LEVELS FOR THE 40014B

Based on actual test data performed on 40014B devices with a variety of manufacturing date codes, the following equation was determined:


FIGURE 12. TIMING CONSTANT VERSUS POWER

f  $\approx$  0.631/RC For R = 1 K $\Omega$  to 1 M $\Omega$  and: C = 10  $\mu$ F to 100 pF

with expected error  $\approx \pm 10\%$ 


#### The Gated Oscillator

Often the designer will have a need to enable or disable the free running oscillator at will. This is easily accomplished by adding a diode to the RC Oscillator circuit as shown in *Figure 13*. In one direction the diode provides an active HIGH Enable input and in the other an active LOW Enable input. With proper selection of the RC components, power dissipation in the disabled state can be minimized.



#### A CMOS Crystal Oscillator

For those applications requiring extreme stability of the oscillation frequency, a CMOS Crystal Oscillator circuit is shown in *Figure 14*. Actual resistor and capacitor component values are determined by the desired output frequency and characteristics of the crystal employed. Any odd number of inverting gates may be used in the circuit. However, maximum operating frequency will be limited by total propagation delay through the oscillator ring.



Finally, in applications demanding such stringent stability, it is not uncommon for the designer, for reasons of both accuracy and cost, to select highest possible operating frequency. The result is an often critical tradeoff between tolerable power dissipation and acceptable accuracy. For the circuit of *Figure 14*, as operating frequency is increased by a factor of ten, power dissipation will also approximately increase by a factor of ten. Only the designer can acceptably resolve this tradeoff.

#### Summary

Simple CMOS inverting gates provide an attractive solution to oscillator applications providing better stability (especially at low frequency), very low power dissipation, wide operating power supply voltage range and relatively easy interface to other logic families.

This note has offered several alternative designs for CMOS oscillators each with its own advantages, disadvantages and simplifying assumptions. From the information presented herein, the designer has the capability of selecting the circuit and the characteristic tradeoffs best suited to his specific application.

Note 1. As a general rule, assuming worst case data sheet limits, input leakage current will have approximately a 10% affect upon the timing equation when  $R_1$  = 1.5  $M\Omega$  at  $V_{DD}$  = 15 V, 10  $M\Omega$  at  $V_{DD}$  = 10V and 5  $M\Omega$  at  $V_{DD}$  = 5 V.

# APPLICATION OF THE 4702B, PROGRAMMABLE BIT-RATE GENERATOR

The industry standard Universal Asynchronous Receiver/Transmitter (UART), an MOS/LSI subsystem, has had a considerable impact on data-communication system design. Not only has the UART dramatically reduced chip counts and increased reliability, etc., but it has also provided an incentive to integrate the remaining support functions.

One such subsystem is the 4702B programmable bit-rate generator, designed to provide the necessary clocking signals to operate asynchronous transmitter and receiver circuits. Several standardized signaling rates are used for start-stop communication depending on the transmission medium and other system requirements. The equipment must be capable of generating all the necessary frequencies and provide a way to select the desired one. In the past, this required several SSI/MSI circuits. Now, the 4702B can perform the task more easily and economically.

The 4702B provides any one of the 13 common bit rates on a selectable basis using an on-board oscillator and an external crystal; it also is expandable for multichannel applications. In its most general form, multichannel clocking requires that any of the possible frequencies must be available on any channel. Expansion up to eight channels is accomplished without device duplication. In multiple-device systems, there is no need to use a crystal with every device. *Figure 1* shows the block diagram of the 4702B which consists of the following major parts:

- Oscillator and associated gating
- Scan counter
- Count chains
- Initialization circuit
- Multiplexer and output storage

#### Oscillator and Associated Gating

The oscillator circuit together with an external crystal generates the master timing. A 2.4576 MHz crystal provides 16 times the frequency of the baud values marked; for example, 9600 baud corresponds to 153.6 kHz. If the External Clock Enable ( $\overline{E_{CP}}$ ) is HIGH, the oscillator output signal drives the count chain. On the other hand, if it is LOW, the External Clock (CP) signal is enabled and is then the timing source. The External Clock input also participates in the device initialization scheme. The master timing signal, either from the external source or the local oscillator, is available on the Clock Output pin (CO). This signal can be used to drive other 4702B's in a multiple device system, thus eliminating the need to provide more than one crystal.

#### Scan Counter

The master timing drives a 3-bit binary scan counter which, in turn, drives the remaining counter chains on the chip. The scan counter allows expansion to eight channels as described later. The prescaling feature of this counter provides another benefit, i.e., it moves the input frequency to 2.4576 MHz which is ideal for low-cost crystals. If it were not for the scan counter, the 4702B would require a more expensive crystal of about 300 kHz.


#### **Count Chains**

The scan counter output drives an 8-bit binary counter which provides the frequencies corresponding to 9600, 4800, 2400, 1200, 600, 300, 150 and 75 baud. The 1800-baud signal is generated by dividing 9600 by 16/3. The 110 and 134.5 baud signals are approximated by dividing 2400 by 22 and 18 respectively. Dividing 1200 by 6 gives the 200 baud signal, while 50 baud is generated by dividing 200 baud by 4. All division factors except 16/3 are even; thus, all outputs except 1800 baud have a 50% duty cycle.

The actual division by 16/3 is achieved by using a sequence of integers 5 and 6 such that cumulative error after every three cycles is zero. This scheme, in conjunction with the divide by 16 performed in the UART, achieves good timing accuracy demanded by high speed communication equipment. Calculations indicate that the maximum distortion introduced does not exceed 0.78% regardless of the number of elements in a character.

#### **Initialization Circuit**

This circuit generates a Master Reset signal to initialize the flip-flops on the 4702B to a known state. If the External Clock Enable ( $\overline{\text{ECP}}$ ) is LOW, the local oscillator output is inhibited and timing is derived from the External Clock (CP). The first positive half cycle of the External Clock is used to generate the Master Reset and all succeeding clock signals are used for timing. This initialization scheme allows software-controlled diagnosis for fault isolation.



#### Multiplexer and Output Storage

All the desired outputs from the count chains are fed as data inputs to a multiplexer. The select inputs for this multiplexer are brought out as Rate Select input  $(S_0 - S_3)$ . Table 1 shows the correspondence between this code and the resulting frequency. The multiplexer output is fed as data input to a resynchronizing flip-flop that is clocked by the leading edge of the master timing.

If only single-channel applications of the 4702B were considered, the output flip-flop would be unnecessary. In multichannel applications, however, the Rate Select inputs change as a function of the Scan Counter output  $(Q_0-Q_2)$ . The resynchronizing flip-flop assures a fixed timing relationship between  $Q_0-Q_2$  and the Bit Rate output (Z).

Three important features should be noted from *Table 1*. First, two of the select codes specify Multiplexed Input (I<sub>M</sub>) signal as the data source to the multiplexer. The user can feed a signal into this input, however, the primary intent was to feed a static logic level to achieve a "zero baud" situation. Secondly, the codes corresponding to 110, 150, 300, 1200 and 2400 baud each have a maximum of only one LOW level. These are the most commonly used rates in contemporary data terminals. Thus the rate select mechanism on these terminals need only be a single-pole 5-position switch with the common terminal grounded. Thirdly, 2400 baud is select by two different codes so that the whole spectrum of modern communication rates will have a HIGH code in the most significant bit position.


#### **Typical Applications**

In those applications where the Rate Select inputs are static levels, operation of the 4702B is rather straightforward. The multiplexer connects the specified counter output to the data input of the output flip-flop. Because the flip-flop is clocked by the master timing, its output reflects the selected frequency.

#### Single-Channel Bit-Rate Generator

Figure 2 shows the simplest of all 4702B applications. This circuit provides one of five possible bit rates as determined by the setting of the 5-position switch. The generated frequencies correspond to 110, 150, 300, 1200, and 2400 baud depending on the switch setting. For many low cost terminal applications, these five selectable bit rates are adequate. The 4702B is not only intended for single-channel but also for multichannel operation, as illustrated in the following applications.

S <sub>3</sub>	$s_2$	S <sub>1</sub>	$s_0$	OUTPUT RATE (Z)
L	L	L	L	MULTIPLEXED INPUT (IM)
L	L	L	н	MULTIPLEXED INPUT (IM)
L	L	н	L	50 BAUD
L	L	н	н	75 BAUD
L	н	L	L	134.5 BAUD
L	н	L	Н	200 BAUD
L	н	н	L	600 BAUD
L	н	н	н	2400 BAUD
Н	L	L	L	9600 BAUD
н	L	L	н	4800 BAUD
Н	L	H	L	1800 BAUD
Н	L	н	Н	1200 BAUD
Н	Н	L	L	2400 BAUD
Н	н	L	н	300 BAUD
Н	н	Н	L	150 BAUD
Н	н	н	н	110 BAUD







Fig. 2. Switch Selectable Bit-Rate
Generator Configuration Providing 5 Bit Rates

Figure 3 illustrates a fully programmable 8-channel bit-rate generator system. Two 4 x 4 register file devices (9LS170) can be loaded with information (rate select codes from *Table 1*) relating to the desired frequency on a per-channel basis. For clarity, circuits for writing into the files are not shown.

The least significant Scan Counter outputs  $(Q_0, Q_1)$  control the Read Address of the 9LS170s while the most significant output  $(Q_2)$  controls the Read Enable (RE) inputs. Thus, as the counter advances, file locations are read out sequentially. The Scan Counter outputs are also the Address inputs for the 93L34 addressable latch. The Bit Rate output (Z) of the 4702B is the Data input to the 93L34 while the Clock Output is the Enable input.

To understand the operation, consider the instant when the Scan Counter outputs become Zero ( $Q_0-Q_2=LOW$ ). The same clock that incremented this counter to Zero also clocked the counter output, corresponding to the selected frequency for channel 7 into the output flip-flop, and disabled the 93L34 latch via the Clock Output (CO), thus preventing any change in the latch outputs while the Scan Counter outputs and the Bit Rate output (Z) are changing.

During the second half of the clock cycle, when the Clock Output (CO) is LOW, the counter output representing the selected frequency for channel 7 is loaded into the 93L34 latch and is locked up on the  $Q_0$  output.




The Scan Counter outputs  $(Q_0-Q_2)$ , which represent the selected channel, are used to interrogate the register file to determine the assigned bit rate for channel 0. The stored code for channel 0 is routed to the Rate Select inputs  $(S_0-S_3)$  to select the appropriate internal frequency, so that during the next LOW-to-HIGH clock transition, the state of this internal signal is clocked into the output flip-flop. Thus, each channel is sequentially interrogated and the 93L34 latch is updated at least once during each half cycle of the highest output frequency (9600 baud).

By connecting the Scan Counter output Q<sub>2</sub> to the Multiplexed input (I<sub>M</sub>) a similar technique can be used to implement a system with a maximum output frequency of 19,200 baud, however, the number of channels must be limited to four. This ensures that the output will be interrogated and updated at least once during each half cycle of the highest output frequency (19,200 baud).

#### Jumper Programmable 8-Channel Bit-Rate Generator

In systems where channel-speed assignments remain relatively fixed, software-controlled channel assignment is not necessary or practical. It may be simpler to program with "jumpers" at appropriate places in the system. See *Figure 4*.



In the jumper programmable 8-channel bit-rate generator, the scan counter outputs  $(Q_0 - Q_2)$  are fed as Address inputs to a 93L01 decoder and a 93L34 addressable latch. The decoder outputs drive the diode clusters which contain four diodes for each channel. All four diode cathodes in a cluster are connected together to a decoder output; the anodes of corresponding diodes in every cluster are connected together to the appropriate Rate Select inputs of the 4702B. Presence of a diode results in a LOW on the particular 4702B input; when a diode is absent, a HIGH results. As the scan counter advances, the decoder outputs activate the desired bit-rate code for that channel. The 93L34 synchronously demultiplexes the 4702B output (Z) and reconstructs the specified bit rates at its output.

#### 32 Times Frequency Bit Rates

The 4702B is designed to generate all the common communication bit rates at actual frequencies of 16 times the selected bit rate. The 16 times frequency is sufficient to operate UARTs. However, some recent LSI devices intended as UART replacements require 32 times frequency on their clock inputs. This note describes an elegant scheme to achieve this without a corresponding increase of the crystal frequency.

Figure 5 illustrates a fully programmable 8-channel system. Two 9LS170 devices are used to store the channel frequency selection information. These devices can be loaded with information on a per channel basis. For clarity, circuitry for writing into these devices is not drawn. The least significant SCAN counter outputs ( $Q_0$  and  $Q_1$ ) of the 4702B are used as the read address inputs of the 9LS170s. The most significant bit ( $Q_2$ ) is used to control the read enable (RE) inputs of the 9LS170s. The  $Q_0$  —  $Q_2$  outputs of the 4702B are also the inputs to a 9LS138 decoder. The clock output (CO) of the 4702B is used to control one enable input ( $\overline{E_1}$ ) of the 9LS138. The CO output is also the clock input (CP) for the 9LS164 shift register. The Z output of the 4702B is the data input (A) to the 9LS164. The Z output of the 4702B is also tied into an exclusive NOR gate (4077B) as one input. The second input to the exclusive NOR gate is the  $Q_7$  output of the 9LS164. The output of the 9LS138 are the desired output clock signals.

To understand the operation of this circuit, consider the LOW-to-HIGH transition of the CO output of the 4702B when the SCAN counter outputs change from "7" (HHH) to "0" (LLL). From this transition to the next LOW-to-HIGH transition of the CO, the Z output of the 4702B reflects the state of the channel 7 counter output. The  $\Omega_0 - \Omega_2$  outputs of the 4702B are LOW and hence information for channel 0 will be available on the 9LS170 outputs. The  $S_0 - S_3$  inputs of the 4702B are connected to the 9LS170 outputs. On the LOW-to-HIGH transition of the CO output channel 0 counter will be clocked to the Z output. This transition also clocks the 9LS164. The SCAN counter also increments on this transition and will point to channel 1. As the clocking continues, 9LS170 locations will be read out sequentially and information will be shifted into the 9LS164. After eight clock transitions the previous channel 7 output will be at the Q7 output of the 9LS164, and the current channel 7 output will be on the Z output of the 4702B. The output of the exclusive NOR gate will be LOW if the inputs differ; i.e. whenever the channel 7 output is to make a transition the output of the exclusive NOR gate will be LOW. The CO output is connected to the  $\overline{E_2}$  input of the 93LS138 and during the negative half cycle of the clock the  $\overline{O_0}$  output of the 9LS138 will be LOW. The 4702B internal counters generate 16 times the selected bit rate. The exclusive NOR gate is generating a signal whenever the selected counter is making a transition. This scheme will result in 32 times the selected bit rate. As the clocking continues each channel is serially appearing on the Q7 output of the 9LS164 and will be compared with the corresponding current channel output. The 9LS138 will then represent the appropriate frequency at its output as shown in Figure 5.

#### Clock Expansion

The basic 4702B can be expanded to a maximum of eight channels. In applications where more than eight channels are needed, the 4702B must be duplicated. The device is designed with a clock-expansion feature; therefore only one crystal is required to operate all the channels.

The most economical expansion scheme provides one 4702B with a crystal and all other devices derive their timing from this master. The device wiring is such that the External Clock Enable input and  $I_X$  input of all but the master device feeds into the External Clock input of all the other devices. The Clock output of each device is connected to its associated 93L34 Enable input as before. An alternative scheme is shown in Figure 6.




Fig. 5. A Fully Programmable 32 Times Frequency Bit Rate Generator System

The advantage of this scheme is that it can be conveniently used to implement the software external clock feature mentioned previously. Imagine that the External Clock Enable ( $\overline{E_{CP}}$ ) inputs of all the 4702B's in the system are controlled by the output of a flip-flop (mode) and the External Clock inputs (CP) of all the devices are tied together and software driven, possibly by operating another flip-flop. During normal operation, the mode control is HIGH, thus selecting the crystal oscillator for timing. Also, the external Clock input of each device is held LOW. When the External Clock Enable goes LOW, in preparation for the diagnostic mode, all devices receive their timing from the External Clock input. When this input goes HIGH for the first time, all devices generate an internal Master Reset signal clearing their counter chains. The next HIGH-to-LOW transition sets the internal control flip-flop and thus terminates the Reset; all counters are free to start counting in response to the External Clock signal.




Fig. 6. Tandem Clock Expansion Scheme

## USING THE 4703B FIFO

The First-In First-Out (FIFO) memory is read/write memory which automatically stacks the words in the same order as they were entered and makes them available at the output in the same sequence, thus its name first-in first-out.

#### Description

The 4703B FIFO is a 16 x 4 parallel/serial memory consisting of the following (Figure 1).

- An input register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
- An output register with parallel and serial data outputs, control inputs and outputs for output handshaking and expansion.

Parallel data is entered into the input register by using D<sub>0</sub> through D<sub>3</sub> as data inputs and Parallel Load (PL) as the strobe. A HIGH at the PL input operates the direct set and clear inputs of the input-register flip-flops. The quiescent state of the PL input is LOW.

To enter data serially,  $D_S$  is used as the data input and  $\overline{CPSI}$  as the clock. The input register responds to the HIGH-to-LOW clock transition and the quiescent state of the CPSI input is LOW. For the CPSI to effect shifting, the Input Expand Serial  $\overline{(IES)}$  input must be LOW.

Whenever the input register receives four data bits whether by serial or parallel entry, the status output signal, Input Register Full (IRF), goes LOW. If the Transfer to Stack (TTS) input is activated with a LOW pulse, data from the input register is transferred into the first stack location (provided it is empty). As soon as data is transferred, the control logic attempts to initialize the input register so that it can accept another word; however, the initialization is postponed until the PL input is LOW. The device is designed so that the IRF output can be connected to the TTS input. Thus, when a data word is received by the input register, it automatically enters the stack and falls through toward the output, pausing only as needed for an "empty" location.


Normally, the Output Register Empty  $(\overline{ORE})$  is LOW, indicating that the output register does not contain valid data. As soon as a data word arrives in the register, the  $\overline{ORE}$  output goes HIGH, indicating the presence of valid data. If the Output Enable  $(\overline{EO})$  input is LOW, the 3-state buffers are enabled and data is available on the O<sub>0</sub> through O<sub>3</sub> outputs.

Data can be extracted either serially or in parallel. The QS is used for serial data output and CPSO for the clock input. The QS output is also available through a 3-state buffer; however its enabling is controlled internally. Output register shifting occurs on the HIGH-to-LOW transition of the CPSO whose quiescent state is LOW. As soon as the last data bit is shifted out, the ORE output goes LOW, indicating that the output register is empty.

The quiescent state of the TOS input is LOW. A HIGH-to-LOW transition on this input causes new data to be loaded from the stack into the output register (provided data is available). The  $\overline{\text{ORE}}$  output can be connected to the  $\overline{\text{TOS}}$  input so that as soon as the last bit is shifted out, new data is automatically demanded.

The quiescent state of the TOP input is HIGH and a LOW-to-HIGH transition causes new data to be loaded into the output register. Moreover, a HIGH level on the TOP input causes the  $\overline{ORE}$  to go LOW. The TOP input can be connected to the  $\overline{EO}$  input so that the output data can be enabled when  $\overline{EO}$  is LOW. When the output is disabled, new data is automatically demanded. It should be noted that the  $\overline{TOS}$  input does not affect the  $\overline{ORE}$  output.

The FIFO is initialized by a LOW signal on the Master Reset ( $\overline{\text{MR}}$ ). This causes the status outputs,  $\overline{\text{IRF}}$  and  $\overline{\text{ORE}}$ , to assume an empty state; i.e.,  $\overline{\text{IRF}}$  is then HIGH and  $\overline{\text{ORE}}$  LOW. It is important to remember that the  $\overline{\text{MR}}$  does not clear all the data flip-flops; it only initializes the control. Specifically, the  $O_0-O_3$  outputs are not affected by the Master Reset.



D <sub>0</sub> - D <sub>3</sub>	Parallel Data Inputs
$D_S$	Serial Data Input
PL	Parallel Load Input
CPSI	Serial Input Clock Input (HIGH-toLOW Triggered)
CPSO	Serial Output Clock Input (HIGH-to-LOW Triggered)
ĪĒS	Serial Input Enable (Active LOW)
TTS	Transfer to Stack Input (Active LOW)
TOS	Transfer Out Serial Input (Active LOW)
TOP	Transfer Out Parallel Input
ŌĒŠ	Serial Output Enable Input (Active LOW)
ĒŌ	Output Enable Input (Active LOW)
MR	Master Reset Input (Active LOW)
ĪRF	Input Register Full Output (Active LOW)
ORE	Output Register Empty Output (Active LOW)
Q <sub>0</sub> - Q <sub>3</sub>	Parallel Data Outputs
$Q_{S}$	Serial Data Output


Fig. 1. 4703B Block Diagram

#### Expansion

The 4703B can be vertically expanded to store more words or horizontally expanded to store longer words (in multiples of four bits) without external logic. Also, the expansion scheme fully preserves the parallel/serial data features. To illustrate the expansion connections, a FIFO array consisting of eight devices is shown in *Figure 2*. If there are m devices in a row and n rows, the array provides (15n + 1) words of storage with 4m bits in each word. The reduction in storage to (15n + 1) words instead of 16n is quite common in such expansion (see explanation at end of this section). Data is entered into devices 1 through 4 and extracted from devices 5 through 8.

The DS inputs of the first four devices are bussed together and serial data is entered on this line. The  $\overline{\text{CPSI}}$  inputs are also connected together for clocking the serial data. The  $\overline{\text{IES}}$  input of device 1 is connected to ground, while the  $\overline{\text{IES}}$  inputs of devices 2, 3 and 4 are each connected to the  $\overline{\text{IRF}}$  output of the preceding device. The  $\overline{\text{IRF}}$  output of device 4 feeds into the  $\overline{\text{TTS}}$  inputs of all four devices.

After initialization by a LOW level on the  $\overline{\text{MR}}$  input, the  $\overline{\text{IRF}}$  outputs of all four devices are HIGH. Under these conditions, only device 1 responds to the  $\overline{\text{CPSI}}$  because its  $\overline{\text{IES}}$  input is LOW. The first four clock pulses shift four data bits into the device 1 input register; its  $\overline{\text{IRF}}$  output then becomes LOW. The first data bit is located in a flip-flip corresponding to the D<sub>0</sub> input of device 1. Control logic inhibits the  $\overline{\text{CPSI}}$  from further affecting this device.




Because the IES input of device 2 is now LOW, the clock starts shifting data into the input register of device 2. On the eighth clock pulse, the IRF output of device 2 goes LOW and disables shifting of device 2. This process continues on devices 3 and 4. Therefore, on the 16th clock pulse, the IRF output of device 4 becomes LOW and activates the TTS inputs of all devices. The stack control logic in each device responds by transferring data into each stack from the respective input register, and the input registers are initialized. Thus the IRF outputs of all devices become HIGH once again. An automatic priority scheme assures that if the IRF output of device 4 is HIGH, the input registers of all four devices have been initialized. The timing diagram for 16 bits of serial entry into the array is shown in Figure 3.

Parallel entry into the array is made with a HIGH level on the PL inputs. The same conditions prevail in the input section that exist after the 16th clock pulse in the serial entry mode. The stack controls do not initialize the input registers until the PL inputs are LOW to assure proper device operation.

Data loaded into the stacks eventually arrives at the output registers of the first four devices. Normally, the  $\overline{ORE}$  outputs are LOW due to initialization; however, as soon as data is loaded into each output register, the  $\overline{ORE}$  goes HIGH. An automatic priority scheme, similar to the one for data entry, also exists at the output. Thus a HIGH level on the  $\overline{ORE}$  output of device 4 guarantees that valid data is present in all the output registers.

The  $\overline{ORE}$  output of device 4 is connected to the PL inputs of devices 5 through 8, as well as to the  $\overline{TOS}$  inputs of the first four devices. It should be noted that if serial extraction from the output is not desired, the  $\overline{TOS}$  inputs can be connected to ground instead. The  $\overline{EO}$  inputs of the first four devices are connected to ground; thus the contents of an output register are available on the appropriate outputs.

The HIGH level on the  $\overline{ORE}$  outputs of device 4 activates the PL inputs of devices 5 - 8, thus forcing the data outputs from each device in the first row into the input register of the corresponding device in the second row. The  $\overline{IRF}$  output of device 8 is connected to the TOP inputs of devices 1 - 4 and to the  $\overline{TTS}$  inputs of devices 5 - 8. Because the PL inputs are HIGH, the  $\overline{IRF}$  outputs of devices 5 - 8 are LOW, therefore establishing a LOW on the TOP inputs of devices 1 - 4. This causes the  $\overline{ORE}$  of devices 1 - 4 to



go LOW and hence the PL inputs to devices 5-8. Furthermore, the LOW on the  $\overline{\text{IRF}}$  output of device 8 also activates the  $\overline{\text{TTS}}$  inputs of devices 5-8, thus initiating a fall-through action. The stack controls in devices 5-8 initialize their respective registers and the  $\overline{\text{IRF}}$  outputs go HIGH. An automatic priority scheme is also present at the inputs of devices 5-8. The HIGH on the  $\overline{\text{IRF}}$  output of device 8 restores the TOP inputs of devices 1-4 to the quiescent state.

If the stacks of devices 5-8 are full, activating the  $\overline{TTS}$  inputs by the LOW  $\overline{IRF}$  output of device 8 would not initiate a data transfer from the input registers. The  $\overline{IRF}$  output of device 8 would remain LOW until the data can be successfully transferred into the stacks. Thus, as long as devices 5-8 are holding 16 words, the  $\overline{IRF}$  output of device 8 remains LOW. This also holds the TOP inputs of devices 1-4 LOW. As long as they remain LOW, data cannot be loaded into the output registers from the stacks because a LOW-to-HIGH transition at the TOP inputs is needed to demand new data. Under these circumstances, devices 1-4 temporarily lose the ability to use their output registers and hence can hold only 15 words. As a result, the two rows have a storage capacity of 31 words instead of 32; and, for the general case, the storage capacity of an n-row array is (15n+1) instead of 16n.

The data loaded into the stacks eventually arrives at the output registers of devices 5-8, at which time the  $\overline{ORE}$  outputs go HIGH from the LOW state originally initialized by the  $\overline{MR}$  input. The automatic priority scheme is still in effect, and the data from the output can be extracted either in serial or parallel format.

The Qs outputs of devices 5-8, each available through a 3-state buffer, are connected together and the serial data output from the array appears on this line. The  $\overline{\text{CPSO}}$  inputs are also connected together and the line driven by the output clock. When there is no valid data in the output register, Qs is disabled and is therefore in a high impedance state.

The  $\overline{\text{OES}}$  input of device 5 is connected to ground and device 6, 7 and 8 each receive its  $\overline{\text{OES}}$  input from the preceding device. As soon as data arrives in the output registers of devices 5-8, the  $\overline{\text{ORE}}$  outputs go HIGH and the 3-state buffer of device 5 is enabled so that its QS output becomes identical to its Q0 output. The QS outputs of devices 5-8 are in a high impedance state. The clock on the  $\overline{\text{CPSO}}$  input shifts the device 5 output register and data is shifted out in the same bit order as entered at the array input. After the fourth clock pulse, the  $\overline{\text{ORE}}$  output of device 5 goes LOW and its QS output is disabled into the high impedance state.


The  $\overline{ORE}$  output of device 5 establishes a LOW on the  $\overline{OES}$  input of device 6. This enables its QS output buffer and a signal, corresponding to that of the Q0 output, appears on the serial output line. Device 6 now responds to the clock inputs and, after shifting the data out, its QS output goes into a high impedance mode. The LOW on the  $\overline{ORE}$  output of device 6 enables device 7. This process continues until the last data bit has been shifted out of device 8, at which time its  $\overline{ORE}$  output goes LOW. This activates the  $\overline{TOS}$  inputs of devices 5 - 8 and new data can then be loaded from the stack when available. The timing diagram for 16 bits of serial data extraction is shown in *Figure 4*.

Data can be extracted from the array in parallel by activating the TOP inputs of devices 5-8 LOW. New data is loaded into the output registers on the LOW-to-HIGH transition of this input. The TOP and  $\overline{\text{EO}}$  inputs can be connected together so that data can be automatically extracted.

#### **Automatic Priority Scheme**

Most conventional FIFO designs provide status signals analogous to the IRF and ORE outputs. However, when these devices are operated in arrays, unit-to-unit delay variations require external gating to avoid transient false-status indications. This is commonly referred to as composite-status signal generation. The design of the 4703B FIFO eliminates this problem. An automatic priority feature is built in to assure that a slow device will automatically predominate, irrespective of location in the array.

In Figure 3, devices 1 and 5 are defined as "row masters". Devices 2, 3 and 4 are "slaves" to device 1 while devices 6, 7 and 8 are slaves to device 5. The row master is established by sensing the  $\overline{\text{IES}}$  input during the period when the  $\overline{\text{MR}}$  input is LOW. Because of the initialization, the  $\overline{\text{IRF}}$  outputs of all devices are HIGH for a short time after the HIGH-to-LOW transition of the  $\overline{\text{MR}}$  input. Thus  $\overline{\text{IES}}$  inputs of all devices except 1 and 5 are HIGH. This condition is sensed by the device logic to establish the row mastership.



All devices in any given row transfer data from their input registers into the corresponding stacks simultaneously. However, no slave can initialize its input register until its IES input goes HIGH. Thus initialization starts with the row master and eventually ends at the last slave in the row.

A similar situation occurs at the output registers of all devices in a row. They are loaded simultaneously from corresponding stacks; however, the  $\overline{ORE}$  ouput of a slave cannot go HIGH until its  $\overline{OES}$  input is HIGH. Thus the row master is the first to indicate a HIGH on its  $\overline{ORE}$  and eventually the slaves will follow. It should be pointed out that this automatic priority scheme reduces the maximum operation speed of the array. If speed is essential, the master-slave hierarchy can be replaced by the traditional composite-status signal-generation scheme, which requires external gating.

#### Other Expansion Schemes

The expansion scheme illustrated in *Figure 3* is quite simple and straightforward. It does not require any external support logic to achieve the desired expansion and retains all the serial/parallel features. However, these advantages are not without sacrifice—one storage location is eliminated at the interface between rows—and the n-row array has a storage capacity of 15n + 1 instead of 16n words. Moreover, the automatic priority scheme results in a ripple action from row master to the last slave in that row for the status signaling. This reduces the maximum operation frequency of an array and the inherent speed of the individual devices is not fully utilized.

The 4703B FIFO, because of its versatility, can be used to overcome both above disadvantages with minimum external logic. A vertically expended array, consisting of three FIFOs, yields 16n words of storage for an n-row array (Figure 5). After initialization by a LOW level on the MR inputs, the IRF outputs of all three devices are HIGH and the ORE outputs LOW. The AND gates (4081B) at the row interface are thus disabled. The PL inputs of devices 2 and 3 are LOW. Now, if the input register of device 1 receives four bits of data, then IRF output goes LOW. This activates the TTS input and the data falls through into the output register of device 1 and the ORE output becomes HIGH. Since the IRF output of device 2 is HIGH from initialization, the AND gate between devices 1 and 2 is enabled and the PL input of device 2 becomes HIGH. Data from device 1 is loaded into the input register of device 2 causing the IRF output of device 2




Fig. 5. Expansion without Sacrificing a Storage Location at the Interface

to go LOW. Moreover, a HIGH level on the PL input of device 2 results in a LOW level on the TOP input of device 1. As a result, the ORE output of device 1 also becomes LOW. Either way, the AND gate is disabled and the PL input of device 2 goes LOW and the TOP input of device 1 becomes HIGH.

The LOW level on the IRF output of device 2 activates its TTS input and initiates a fall-through action; the data appears at the output register. Because the TOP input of device 1 is HIGH, new data arrives at the device 2 output register. When data appears at the output of device 2, the AND gate at the interface of devices 2 and 3 is enabled. By a similar action described above, device 3 takes the data word into its input register and passes it on to the output. Thus, if 16 words are loaded at the input to the array, the 1st word is located in the output and the 16th word is in the input register of device 3. Device 3 is full now and its IRF output remains LOW until data is extracted. This LOW level disables the AND gate between devices 2 and 3 and hence any arrival of new data into the output register of device 2 does not activate the PL input of device 3. As new data is received, it is arranged in devices 1 and 2 so that the 17th data word falls into the device 2 output register and the 48th word remains in the input register of device 1. Forty-eight data words fill all devices in the array. Under these conditions, the status output is as follows: the IRF outputs of devices 1, 2 and 3 are LOW and the ORE outputs of devices 1, 2 and 3 HIGH.

The data extraction takes place when the TOP input of device 3 is activated; normally it is HIGH. To extract data, TOP is made LOW and then HIGH. When the TOP input is LOW, the ORE of device 3 goes LOW. When TOP is returned HIGH, data is demanded from the stack.

The internal control in device 3 loads the second data word into the output register and the  $\overline{\text{ORE}}$  goes HIGH. The internal control also initiates a fall-through action in device 3. Thus, the 16th data word that was located in the input register is transferred into the device 3 stack and the input register is initialized. Thus, the  $\overline{\text{IRF}}$  output of device 3 becomes HIGH.

The 17th data word is located in the output register of device 2, hence the  $\overline{ORE}$  output is HIGH. When the  $\overline{IRF}$  output of device 3 becomes HIGH, the AND gate at the interface causes the PL input of device 3 to go HIGH and the TOP input of device 2 LOW. The 17th data word then goes into the input register of device 3. The internal control of device 2 initiates fall-through action so that the 18th word falls into the output and the 32nd word is transferred into the stack. This results in a HIGH at the  $\overline{IRF}$  output of device 2. Similar action takes place between devices 1 and 2 with the net result that all data has fallen one location creating a vacancy in the input register of device 1. It is now clear that this FIFO array has a 48-word capacity without affecting the serial/parallel data feature at the input or the output. It can then be concluded that if an array of n rows is constructed using the proposed scheme, the effective storage capacity of the FIFO is 16n words.

The array of Figure 6 has all the features and yet operates at a higher speed than the array shown in Figure 2. Whenever the  $\overline{IRF}$  output of device 1 is HIGH, the  $\overline{IES}$  inputs of devices 2, 3 and 4 are also HIGH. Therefore, when the array is initialized by a LOW level on the  $\overline{MR}$  inputs, device 1 is the row master and devices 2, 3 and 4 are the slaves. In the second row of devices, the  $\overline{IRF}$ s and  $\overline{IES}$ s are interconnected so that device 5 is also a row master and devices 6, 7 and 8 are slaves.

When serial data is entered into the array, device 1 receives the first four bits of data. Devices 2, 3 and 4 do not respond to the clock since all three IES inputs are HIGH. After the 4th bit, the IRF output of device 1 is LOW. This disables device 1 from responding to the clock and enables device 1 so that the next four bits are entered into device 2. Devices 3 and 4 remain disabled by a HIGH level on the IES inputs. After the 8th bit, the IRF of device 2 becomes LOW, thus disabling device 2 and enabling device 3. After the 12th bit, the IRF output of device 3 is LOW and thus device 4 is enabled. After the 16th bit, the IRF output of device 4 is LOW. So far, the serial data entry into this array is identical to that for the array in Figure 2.

The LOW level on the IRF output of device 4 activates the TTS inputs of all 4 devices, causing the transfer of data into the stacks. Although all devices transfer data into the stack simultaneously, device 1 (row master) is the first to initialize its input register. Since devices 2, 3 and 4 are slaves, they need a HIGH on their IES inputs for input-register initialization. As soon as the IRF output of device 1 goes HIGH due to initialization, the IES inputs of devices 2, 3 and 4 become HIGH and their input registers are initialized simultaneously. This is in contrast to Figure 2 where device 3 has to wait for device 2 to initialize, etc. The ripple action of input initialization has been overcome by simple gating. The IRF outputs of devices 1,




Fig. 6. Expansion with Priority Defeated for Faster Operation

2, 3 and 4 are fed into 4-input AND gates (4082B) to generate the composite input status. To obtain an indication that the input register of the array is empty, the input register of each device in the first row should be empty.

The  $\overline{ORE}$  and  $\overline{OES}$  interconnections for the second row are essentially similar to the input section. This gating at the output section eliminates the rippling effect of the output status indication. If the gating arrangement used in *Figure 5* is incorporated into the array of *Figure 6*, the result is a 32 word x 16-bit FIFO network.

As shown in *Figure 8*, higher FIFO speeds may also be attained by adding one 4518B and implementing a multiplexed expansion scheme. *Figure 7* shows the conventional horizontally expanded 8-bit array with 16 words of storage.

Serial data is entered using the DS as the data input and CPSI as the clock input. Shifting takes place on the HIGH-to-LOW transition of the CPSI input. When the first four bits of data are entered into device 1, its IRF output goes LOW indicating that its input register is full. The LOW on the IRF output of device 1 enables device 2 and disables device 1. Device 2 will shift the next four data bits into its input register. When the input register of device 2 is full, its IRF output goes LOW. The LOW on the IRF output of device 2 activates the TTS inputs of both devices. Thus, data from the input registers of both devices is loaded into their respective stacks simultaneously. The control logic in each device then initializes its input register in preparation to accept more incoming data.

In Figure 7, device 1 is called the row master and is privileged to initialize its input register first. This results in a HIGH on its  $\overline{IRF}$  output. Device 2 (slave) senses this and allows its  $\overline{IRF}$  to go HIGH. This master/slave scheme is built into the 4703B so that device to device speed variations do not cause transient false status indications. However, this is effectively a ripple action and limits the ultimate operating speed of the array. A multiplexing scheme is proposed that achieves much higher operating speeds.





Figure 8 shows another 8-bit network incorporating one 4518B counter. The  $Q_3$  output of the input counter controls the  $\overline{\text{IES}}$  inputs of the FIFO's. When the array is reset by a LOW pulse on the Master Reset input ( $\overline{\text{MR}}$ ), the  $\overline{\text{IES}}$  input of device 1 is LOW and that of device 2 is HIGH. This establishes device 1 as the master and device 2 as the slave. The first four bits of data are entered into device 1. On the fourth HIGH-to-LOW transition of the clock, the Q3 output of the counter changes. The  $\overline{\text{IES}}$  input of device 1 goes HIGH and disables its input register from shifting. The  $\overline{\text{IES}}$  input of device 2 goes LOW and enables its input register to shift allowing the next four data bits to be shifted into device 2. While shifting into device 2 is occurring, the  $\overline{\text{IRF}}$  output of device 1 will become LOW some propagation delay after the fourth clock transition. The  $\overline{\text{ITS}}$  input of device 1 is activated. This causes the data to fall through into the stack. Device 1, being the row master, will initialize its input register. On the eighth clock transition the Q3 output of the counter changes again. The  $\overline{\text{IES}}$  input of device 1 will be LOW and the  $\overline{\text{IES}}$  input of device 2 will be HIGH. While device 1 is receiving data, device 2 can transfer its data into the stack and intialize its input register.

A similar scheme is used at the output. The other half of a 4518B counter is used to control the  $\overline{\text{OES}}$  inputs. A HIGH-to-LOW transition of the  $\overline{\text{CPSO}}$  input shifts data out on the QS output. A connection between the  $\overline{\text{ORE}}$  output and the  $\overline{\text{TOS}}$  input provides automatic data extraction after shifting out four bits of data from a device.

Figure 9 illustrates another multiplexed expansion scheme using a 4027B Dual JK Flip-Flop. Referring back to Figure 7, the propagation delays are as follows:

- (a) T<sub>1</sub> is the delay from the HIGH-to-LOW transition of CPSI to IRF going LOW at device 2. Typical value is 81 nsec at V<sub>DD</sub> = 10 V.
- (b) T<sub>2</sub> is the delay from  $\overline{TTS}$  going LOW to  $\overline{IRF}$  going HIGH at device 1. Typical value is 131 nsec at  $V_{DD} = 10 \text{ V}$ .
- (c) T3 is the delay from IES going HIGH to IRF going HIGH at device 2. Typical value is 112 nsec at VDD = 10 V.



A new data word cannot begin shifting into device 1 until the  $\overline{IRF}$  output of device 2 is HIGH. Thus, the  $\overline{CPSI}$  clock period is  $T_1 + T_2 + T_3$  or 324 nsec typical at  $V_{DD} = 10 \text{ V}$ .


Figure 9 shows another 8-bit network using multiplexed IES inputs. When the array is reset by a LOW pulse on the Master Reset input (MR), the IES input of device 1 is LOW and the IES input of device 2 is HIGH. This establishes device 1 as the row master and device 2 as the slave. The first HIGH-to-LOW CPSI transition shifts the first data bit into device 1. This transition complements the flip-flop also. The IES of device 1 goes HIGH and the IES of device 2 goes LOW. The second data bit will shift into device 2 and the flip-flop toggles again. The third data bit will shift into device 1 and so on. When the seventh data bit is shifted into device 1, its input register becomes full. The IRF output becomes LOW; thus, the TTS input of device 1 is activated. This causes the device 1 to transfer its data into its stack and initialize its input register. In the meantime device 2 can receive the eighth data bit. In Figure 9 the propagation delays are as follows:


- (a) T<sub>1</sub> is the delay from the HIGH-to-LOW CPSI transition to IRF going LOW at both devices 1 and 2. Typical value is 81 nsec at V<sub>DD</sub> = 10 V.
- (b) T<sub>2</sub> is the delay from TTS going LOW to IRF going HIGH for both devices 1 and 2. Typical value is 131 nsec at V<sub>DD</sub> = 10 V.

The  $\overline{\text{CPSI}}$  clock period in Figure 9 is then T<sub>1</sub> + T<sub>2</sub> or 212 nsec typical at V<sub>DD</sub> = 10 V. This is a significant improvement over that calculated for Figure 7.

A similar flip-flop scheme is used at the output to control the  $\overline{OES}$  inputs. The HIGH-to-LOW transition of the  $\overline{CPSO}$  shifts out the data on the  $Q_S$  output. Note that <u>serial</u> data <u>bits</u> come out in the same order as they are entered at the input. The connection between the  $\overline{ORE}$  and  $\overline{TOS}$  of the devices is to accomplish automatic data extraction after shifting their four bits of data.

It should be noted that if any attempt is made to clock data at the input when both  $\overline{IRF}$  outputs are LOW, a data overrun condition exists. A LOW on the  $\overline{IRF}$  input indicates that the input register is full. Similarly, if the  $\overline{ORE}$  outputs are LOW and an attempt is made to shift out data, then an overrun condition exists, also. A LOW on the  $\overline{ORE}$  indicates that no valid information is present in the output register.





INTRODUCTION
NUMERICAL INDEX OF DEVICES 2
SELECTION GUIDES AND CROSS REFERENCE
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS 6
TECHNICAL DATA
APPLICATIONS INFORMATION 8
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS



# ORDER AND PACKAGE INFORMATION


Fairchild integrated circuits may be ordered using a simplified purchasing code where the package style and temperature range are defined as follows:

#### **PACKAGE STYLE**

D = Dual In-line - Ceramic (hermetic)

P = Dual In-line - Plastic

F = Flatpak



In order to accommodate varying die sizes and numbers of pins (14, 16, 24, etc.), a number of different package forms are required. The Package Information list on the following pages indicates the specific package codes currently used for each device type. The detailed package outline corresponding to each package code is shown at the end of this section.

#### **Temperature Range**

Two basic temperature grades are in common use: C = Commercial-Industrial,  $-40^{\circ}C$  to  $+85^{\circ}C$ ; M = Military,  $-55^{\circ}C$  to  $+125^{\circ}C$ . Exact values and conditions are indicated on the data sheets.

#### Examples

- (a) 4014BFM
  - This number code indicates a 4014B Register in a Flatpak with military temperature rating.
- (b) 4720BDC
  - This number code indicates a 4720B 256 x 1 RAM in a ceramic Dual In-line Package with commercial temperature rating.
- (d) 40014BPC

This number code indicates a 40014B Hex Schmitt Trigger in a plastic package with a commercial temperature rating.

#### Device Identification/Marking

All Fairchild standard catalog integrated circuits will be marked as follows:



## ORDER AND PACKAGE INFORMATION

		ARY (M) to +125°C	COMMERCIAL (C)/INDUSTRIAL -40°C to +85°C	
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)
4001B	6A	31	6A	9A
4002B	6A	31	6A	9A
4006B	6A	31	6A	9A
4007UB	6A	31	6A	9A
4008B	6B	4L		9B
	6A		6B	
4011B		31	6A	9A
4012B	6A	31	6A	9A
4013B	6A	31	6A	9A
4014B	6B	4L	6B	9B
4015B	6B	4L	6B	9B
4016B	6A	31	6A	9A
4017B	6B	4L	6B	9B
4019B	6B	4L	6B	9B
4020B	6B	4L.	6B	9B
4021B	6B	4L	6B	9B
4022B	6B	4L	6B	9B
4023B	6A	31	6A	9A
4024B	6A	31	6A	9A
4025B	6A	31	6A	9A
4023B 4027B	6B	4L	6B	9B
4027B 4028B	6B	4L	6B	9B
	1	4L	1	
4029B	6B		6B	9B
4030B	6A	31	6A	9A
4031B	6B	4L	6B	9B
4034B	6N	4M	6N	9N
4035B	6B	4L	6B	9B
4040B	6B	4 L	6B	9B
4042B	6B	4L	6B	9B
4044B	6B	4L	6B	9B
4045B	6B	4 L	6B	9B
4046B	6B	4L	6B	9B
4047B	6A	31	6A	9A
4049B	6B	4 L	6B	9B
4050B	6B	4 L	6B	9B
4051B	6B	4L	6B	9B
4052B	6B	4 L	6B	9B
4053B	6B	4L	6B	9B
4066B	6A	31	6A	9A
4067B	6N	4M	6N	9N
4069UB	6A	31	6A	9A
4070B	6A	31		9A 9A
4070B 4071B	6A	31	6A	9A 9A
	'		6A	
4076B	6B	4L	6B	9B
4081B	6A	31	6A	9A
4086B	6A	31	6A	9A
4093B	6A	31	6A	9A
				Ü

### ORDER AND PACKAGE INFORMATION

#### CMOS PACKAGE INFORMATION (Cont'd)


	CMOS PACKAGE INFORMATION (Cont'd)							
		ΓARY (M) to +125°C	COMMERCIAL (C)/INDUSTRIAL -40°C to +85°C					
DEVICE	CERAMIC DIP (D)	FLATPAK (F)	CERAMIC DIP (D)	PLASTIC DIP (P)				
4104B	6B	4L	6B	9B				
4510B	6B	4L	6B	9B				
4511B	6B	4L	6B	9B				
4512B	6B	4L	6B	9B				
4514B	6N	4M	6N	9N				
4515B	6N	4M	6N	9N				
4516B	6B	4L	6B	9В				
4518B	6B	4L	6B	9B				
4520B	6B	4L	6B	9B				
4521B	6B	4L	6B	9B				
4522B	6B	4L	6B	9В				
4526B	6B	4L	6B	9B				
4527B	6B	4L	6B	9B				
4528B	6B	4L	6B	9B				
4539B	6B	4L	6B	9B				
4543B	6B	4∟	6B	9B				
4555B	6B	4L	6B	9B				
4556B	6B	4L	6B	9B				
4557B	6B	4L	6B	9В				
4702B	6B	4L	6B	9B				
4703B	6Q	4M	6Q	9U				
4710B	7D		7D	9M				
4720B	7B	4L	7B	9B				
4722B	6B	4L	6B	9B				
4723B	6B	4L	6B	9B				
4724B	6B	4L	6B	9B				
4725B	6B	4L	6B	9В				
4727B	6A	31	6A	9A				
4731B	6A	4L	6A	9A				
4741B	6B	4L	6B	9B				
40014B	6A	31	6A	9A				
40085B	6B	4L	6B	9B				
40097B	6B	4L	6B	9B				
40098B	6B	4L	6B	9B				
40161B	6B	4L	6B	9B				
40163B	6B	4L	6B	9B				
40174B	6B	4L	6B	9B				
40175B	6B	4L	6B	9B				
40193B	6B	4L	6B	9B				
6508B	6B	4L	6B	9B				
6518B	7D	TBA	7D	9М				
	<u> </u>		l	L				



## MATRIX VI PROGRAM ORDERING INFORMATION

Matrix VI is a full spectrum/cost effective reliability and quality program for commercial/industrial ICs only. It features six levels of screening/package flows, each tailored to a user's field application/environment and his incoming quality/equipment reliability requirements.

A Matrix VI part number consists of the device type followed by the package code letter, the temperature range code letter, and the Matrix VI code letter (as applicable, see flow chart).



#### **EXAMPLES**

(c)

(a) 4001BPC Device type 4001B, packaged in plastic Dual In-line (P), in commercial temperature range (C) and processed to Matrix VI Level 1.

Device type 4001B, packaged in ceramic Dual In-line (D), in commercial temperature range and processed to Matrix VI Level 3.


4001BPCQR Device type 4001B, packaged in Dual In-line, in commercial temperature range (C) with supplemental Matrix VI Level 5 screening including 100% thermal shock, "hot rail" test, 168 hours 125°C burn-in and 0.15% AQL functional testing.

(d) 4001BDCQR

Device type 4001B, packaged in ceramic Dual In-line, in commercial temperature range with supplemental Matrix VI Level 6 screening including burn-in, three 100% DC/functional tests and 0.15% AQL functional testing.

9

ώ



Note: Burn-In has the same relative effectiveness for plastic molded devices as for ceramic/hermetic packaged devices. Assuming a controlled (air conditioned and constant power) field application/environment, the reliability factor would be approximately 9X. But should the field application be in a less controlled and power ON/OFF application, the reliability factor would be approximately 7.5X.

# **UNIQUE 38510 PROGRAM ORDERING INFORMATION**

The Fairchild Unique 38510 Program is written in accordance with MIL-M-38510 and MIL-STD-883

To meet the need of improved reliability in the military market. CMOS Integrated Circuits are available with special processing. Devices ordered to this program are subjected to the 100% screening as outlined in the Process. Devices will be marked in accordance with unique 38510 unless otherwise specified under number Option 6.

UNIQUE 38510 devices are not normally stocked by distributors.

Customer procurement documents should specify the following:

- Fairchild Product Code indicating the basic device type and package combination.
- The Unique 38510 Device Class. (A, B\*, B, C)
- (c) Number and/or Letter Options required.
- Special Marking requirements.

The order code number consists of (a) and (b) as shown above. The order code detailed format is shown below.

4001B

QX

DEVICE TYPE

**OPTION 2** 

PACKAGE TYPE D = CERAMIC DIP

P = PLASTIC DIP

F = CERAMIC FLAT

TEMPERATURE RANGE

 $C = -40^{\circ} C TO + 85^{\circ} C(59X)$  $M = -55^{\circ}C TO + 125^{\circ}C(51X)$  REQUIREMENTS

DESIGNATES UNIQUE 38510 PROCESSING IF REQUIRED, SEE DESCRIPTION OF SCREENING

Order code examples are:

4029BFMQB Class QB Unique 38510

4007UBDMQS Class QS Unique 38510

Number Options: These options apply to operations performed on each unit delivered:

OPTION 1 Lead form to dimensions in detail specifications, followed by hermetic seal tests.

OPTION 3 Read and record critical parameters before and after burn-in.

OPTION 4 Initial qualification, Group B, C & D quality conformance not required.

**OPTION 5** Radiographic inspection shall be performed on all devices.

OPTION 6 Special marking required.

Hot solder dip finish.

OPTION 7 Non-conforming variation - refer to procurement documents for details (must be negotiated with factory).

Letter Options: These options apply once per Purchase Order or line item and are considered Test Charges:

OPTION A Group C testing shall be performed on customer's parts.


OPTION B Group D testing shall be performed on customer's parts.


OPTION C Generic data to be supplied from the latest completed lot.

OPTION D Unique 38510 program plan, pertinent to the device family being purchased, shall be supplied.

# PROCESS SCREENING REQUIREMENTS

MIL-STD-883 TEST METHODS	DESCRIPTION
Preseal Visual MTD. 2010.2	Cond. A — Class QA Cond. B — Other Classes
Bond Strength:	Bond strength is monitored on a sample basis three times per shift per mach.
Seal:	Devices are hermetically sealed for compliance to MIL-STD-883 requirements
High Temperature Storage:	Cond. C Tstg = 150°C/24 hrs
Temperature Cycle MTD 1010:	Cond. C -65°/150°C 10 cycles
Constant Acceleration MTD 2001:	Cond. E 30000 Gs Y <sub>1</sub> only
Hermetic Seal MTD 1014:	Cond. B Fine-Radiflo 5x10 <sup>-8</sup> cc/sec Cond. C2 Gross-FC78 with pressure 10 <sup>-5</sup> cc/sec
Pre Burn-In Electrical	Per detailed drawing to remove rejects prior to submission to burn-in screen
Burn-in Screen MTD 1015:	Cond. A — Static burn-in inputs alternately HIGH and LOW.
Post Burn-in Electrical (5004.1):	Per detailed drawing to cull out devices which failed as a result of burn-in.
Radiography MTD 2012:	Two views
Quality Conformance Inspection MTD 5005	Group A: Electrical Characteristics Group B: Physical Dimensions, marking permanence, bond strength, solderability Group C: Die Related Tests Group D: Packaged Related Tests
External Visual MTD 2009:	3X, 20X magnification: Verify dimensions, configuration, lead structure, marking and workmanship






- Unique 38510 is written around the MIL-M-38510 requirements with a few modifications to Method 5005 in that 100% dc testing at the temperature extremes and 100% ac testing at 25°C is not done and Unique 38510 QS has some burn-in logistics differences.
   Qualification testing per groups B, C and D on a customer's parts require additional lot charges and an added minimum of two months to the schedules deliveries.
- 3. Any burn-in condition other than MTD 1015 Condition A is at customer request only.

# In Accordance with JEDEC TO-86 Outline 14-Pin Cerpak

31



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)
Pins are alloy 42


Tills are alloy 42

Package weight is 0.26 gram

Pin 1 orientation may be either tab or dot

# 16-Pin Cerpak






### NOTES:

All dimensions in inches (bold) and millimeters (parentheses)
Pins are alloy 42
Package weight is 0.4 gram
Hermetically sealed beryllia package

## 22-Pin MSI Plastic Dual In-Line

4K




## NOTES:

Pins are tin-plated 42 alloy
Package material is plastic
Pins are intended for insertion in hole rows
on 400 (10.16) centers.
They are purposely shipped with "positive"
misalignment to facilitate insertion.

# 24-Pin BeO Cerpak

4M



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are alloy 42


Package weight is 0.8 gram


Hermetically sealed beryllia package

## 9

# in accordance with JEDEC (TO-116) outline 14-Pin Ceramic Dual In-Line

6A





## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion


Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin


Pins are alloy 42

Package weight is 2.0 grams

## 16-Pin Ceramic Dual In-Line

**6B** 





## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion


Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

Package weight is 2.0 grams

\*The .037/.027 (.940/.686) dimension does not apply to the corner pins

# 40-Pin Dual In-Line Side Brazed, Large Cavity



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses) Pin material nickel gold-plated kovar Cap is kovar Base is ceramic Package weight is 6.5 grams

# 24-Pin Ceramic Dual In-Line


# 24-Pin Ceramic Dual In-Line


\_1.200 (30.480)<sub>.</sub> MAX.

<u>ለለለለለለለለለለ</u>

**6N** 

**6Q** 





.045 (1.143) R

.035 (0.889)

### NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .600" (15.24) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Pins are alloy 42

Package weight is 6.5 grams

Package material is alumina

## NOTES:

12

.380 (9.652) NOM.

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .400" (10.16) centers


They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508)

diameter pin Pins are alloy 42

## 22-Pin Ceramic Dual In-Line

**6V** 



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)
Pins are tin-plated 42 alloy
Package material is alumina
Pins are intended for insertion in hole rows on .400 (10.160) centers
They are purposely shipped with "positive misalignment to facilitate insertion.
Package weight is 6.0 grams

## Ė

# 16-Pin Dual In-Line

# .785 (19.939) .755 (19.177) .291 (7.391) .205 (6.731) .9 .025 (0.635) R

#### .19 (5 562) .170 (4 318) .181 (2 794) .100 (2 540) .10

# NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion


Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

Package weight is 2.2 grams


\*The .037/.027 (.940/.686) dimension does not apply to the corner pins

**7B** 



18-Pin Ceramic Dual In-Line

**7D** 



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers


They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

22-Pin Dual In-Line (Metal Cap)

71



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insersion in hole rows on .400" (10.16) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020" (0.51) diameter pin

Pins are gold-plated Kovar

Cap is Kovar


Base is ceramic

Package weight is 4 grams

# 40-Pin Plastic Dip (Production Mold)


# 14-Pin Plastic Dual In-Line





## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)
Pins are alloy 42
Package material is plastic
Pins are intended for insertion in hole rows on .600" (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion



### NOTES:

All dimensions in inches (bold) and millimeters (parantheses)

Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin


Pins are alloy 42

Package weight is 0.9 gram

Package material is silicone

## 16-Pin Plastic Dual In-Line

# 9B




## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)
Pins are alloy 42
Pins are intended for insertion in hole rows on .300" (7.620) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin
\*\*\*The .037/.027 (.940/.686) dimension does not apply to the corner pins

# 18-Pin Plastic Dual In-Line

# **9M**



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)


Pins are intended for insertion in hole rows on .300" (7.620) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

## 24-Pin Plastic Dual In-Line



## NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .600" (15.24) centers


They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42

## 24-Pin Plastic Dual In-Line

# **9U**



# NOTES:

All dimensions in inches (bold) and millimeters (parentheses)

Pins are intended for insertion in hole rows on .400" (10.16) centers

They are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch (0.508) diameter pin

Pins are alloy 42



INTRODUCTION	
NUMERICAL INDEX OF DEVICES	
SELECTION GUIDES AND CROSS REFERENCE	. 3
FAIRCHILD 4000B SERIES CMOS— GENERAL DESCRIPTION	4
DESIGN CONSIDERATIONS WITH FAIRCHILD 4000B SERIES CMOS	Ę
JEDEC INDUSTRY STANDARD "B" SERIES CMOS SPECIFICATIONS	
TECHNICAL DATA	
APPLICATIONS INFORMATION	8
FAIRCHILD ORDERING INFORMATION AND PACKAGE OUTLINES	9
FAIRCHILD FIELD SALES OFFICES, SALES REPRESENTATIVES AND DISTRIBUTOR LOCATIONS	10
DISTRIBUTOR LOCATIONS	



## **Franchised** Distributors

# United States and Canada

Hallmark Electronics 4900 Bradford Drive Huntsville, Alabama 35807 Tel: 205-837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics 4692 Commercial Drive Huntsville, Alabama 35805 Tel: 205-837-7210 Telex: None — use HAMAVLECB DAL 73-0511
(Regional Hg. in Dallas, Texas)

#### Arizona

Hamilton/Avnet Electronics 505 S. Madison Drive Tempe, Arizona 85281 Tel: 602-275-7851 TWX: 910-951-1535

Kierulff Electronics 4134 East Wood Street Phoenix, Arizona 85040 Tel: 602-243-4101

Wyle Distribution Group 8155 North 24th Ave. Phoenix, Arizona 85021 Tel: 602-249-2232 TWX: 910-951-4282

Avnet Electronics 350 McCormick Avenue Costa Mesa, California 92626 Tel: 714-754-6111 (Orange County) 213-558-2345 (Los Angeles) TWX: 910-595-1928

Bell Industries Electronic Distributor Division 1161 N. Fair Oaks Avenue Sunnyvale, California 94086 Tel: 408-734-8570 TWX: 910-339-9378

Wyle Distribution Group 3000 Bowers Avenue Santa Clara, California 95051 Tel: 408-727-2500 TWX: 910-338-0541

Hamilton Electro Sales 3170 Pullman Avenue Costa Mesa, California 92636 Tel: 714-979-6864

Hamilton Electro Sales Taminton Liectro Sales 10912 W. Washington Blvd. Culver City, California 90230 Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale, California 94086 Tel: 408-743-3355 TWX: 910-379-6486

Hamilton/Avnet Electronics 4545, Viewridge Avenue San Diego, California 92123 Tel: 714-571-7527 Telex: HAMAVELEC SDG 69-5415

Anthem Electronics 1020 Stewart Drive P.O. Box 9085 Sunnyvale, California 94086 Tel: 408-738-1111

Anthem Electronics, Inc. 4040 Sorrento Valley Blvd. San Diego, California 92121 Tel: 714-279-5200

Anthem Electronics, Inc. 2661 Dow Avenue Tustin, California 92680 Tel: 714-730-8000

Wyle Electronics 124 Maryland Street \*El Segundo, California 90245 Tel: 213-322-8100 TWX: 910-348-7111

Wyle Distributor Group 17872 Cowan Avenue Irvine, California 92714 Tel: 714-641-1600 Telex: 610-595-1572

\*\*Sertech Laboratories 2120 Main Street, Suite 190 Huntington Beach, California 92647 Tel: 714-960-1403

Wyle Distribution Group 9525 Chesapeake San Diego, California 92123 Tel: 714-565-9171 TWX: 910-335-1590

#### Colorado

Bell Industries 8155 West 48th Avenue Wheatridge, Colorado 80033 Tel: 303-424-1985 TWX: 910-938-0393

Arrow Electronics 2121 South Hudson Denver, Colorado 80222 Tel: 303-758-2100

Wyle Distribution Group 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: 303-287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics 8765 E. Orchard Rd., Suite 708 Englewood, Colorado 80111 Tel: 303-740-1000 TWX: 910-935-0787

## Connecticut

Arrow Electronics, Inc. 12 Beaumont Road Wallingford, Connecticut 06492 Tel: 203-265-7741 TWX: 203-265-7741

Hamilton/Avnet Electronics Commerce Drive, Commerce Park Commerce Drive, Commerce Park Danbury, Connecticut 06810 Tel: 203-797-2800 TWX: None — use 710-897-1405 (Regional Hq. in Mt. Laurel, N.J.)

112 Main Street Norwalk, Connecticut 06851 Tel: 203-853-1515

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: 203-792-3500

# Florida Arrow Electronics

1001 Northwest 62nd Street Suite 402 Ft. Lauderdale, Florida 33309 Tel: 305-776-7790

Arrow Electronics 115 Palm Bay Road N.W. Suite 10 Bldg. #200 Palm Bay, Florida 32905 Tel: 305-725-1408

Hallmark Electronics 1671 W. McNab Road Ft. Lauderdale, Florida 33309 Tel: 305-971-9280 TWX: 510-956-3092

Hallmark Electronics 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183

Hamilton/Avnet Electronics 6800 N.W. 20th Avenue Ft. Lauderdale, Florida 33309 Tel: 305-971-2900 TWX: 510-954-9808

Hamilton/Avnet Electronics 3197 Tech Drive, North St. Petersburg, Florida 33702 Tel: 813-576-3930

Schweber Electronics 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511 TWX: 510-954-0304

Georgia Arrow Electronics 2979 Pacific Drive Norcross, Georgia 30071 Tel: 404-449-8252 Telex: 810-766-0439

\*\*This distributor carries Fairchild die products only.

Hamilton/Avnet Electronics 6700 Interstate 85 Access Road, Suite 1E Norcross, Georgia 30071 Tel: 404-448-0800 Telex: None — use HAMAVLECB DAL 73-0511 (Regional Hg. in Dallas, Texas)

#### Illinois

Hallmark Electronics, Inc. 1177 Industrial Drive Bensenville, Illinois 60106 Tel: 312-860-3800

Hamilton/Avnet Electronics 3901 N. 25th Avenue Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-0060

Kierulff Electronics 1536 Landmeier Road Elk Grove Village, Illinois 60007 Tel: 312-640-0200 TWX: 910-227-3166

Schweber Electronics, Inc. 1275 Brummel Avenue Elk Grove Village, Illinois 60007 Tel: 312-593-2740 TWX: 910-222-3453

Semiconductor Specialists, Inc. (mailing address)
O'Hare International Airport P.O. Box 66125 Chicago, Illinois 60666

(shipping address) 195 Spangler Avenue Elmhurst Industrial Park Elmhurst, Illinois 60126 Tel; 312-279-1000 TWX: 910-254-0169

Indiana
Graham Electronics Supply, Inc. 133 S. Pennsylvania St Indianapolis, Indiana 46204 Tel: 317-634-8486 TWX: 810-341-3481

Pioneer Indiana Electronics, Inc. 6408 Castle Place Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794

## Kansas

Hallmark Electronics, Inc. 11870 W. 91st Street Shawnee Mission, Kansas 66214 Tel: 913-888-4746

Hamilton/Avnet Electronics 9219 Guivira Road Overland Park, Kansas 66215 Tel: 913-888-8900 Telex: None — use HAMAVLECB DAL 73-0511
(Regional Hg. in Dallas, Texas)

Sterling Electronics Corp. 4613 Fairfield Metairie, Louisiana 70002 Tel: 504-887-7610 Telex: STERLE LEC MRIE 58-328

### Maryland

Hallmark Electronics, Inc. 6655 Amberton Drive Baltimore, Maryland 21227 Tel: 301-796-9300

Hamilton/Avnet Electronics (mailing address)
Friendship International Airport P.O. Box 8647 Baltimore, Maryland 21240

(shipping address) 7235 Standard Drive Tel: 301-796-5000 TWX: 710-862-1861 Tele: HAMAVLECA HNVE 87-968

Pioneer Washington Electronics, Inc. 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-948-0710 TWX: 710-828-9784

Schweber Electronics 9218 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-840-5900 TWX: 710-828-0536

# Franchised Distributors

# United States and Canada

## Massachusetts

Arrow Electronics, Inc.
96 D Commerce Way
Woburn, Massachusetts 01801
Tel: 617-933-8130 TWX: 710-393-6770

Arrow Electronics 85 Wells Avenue Newton Centre, Massachusetts 02159 Tel: 617-964-4000

Gerber Electronics 128 Carnegie Row Norwood, Massachusetts 02026 Tel: 617-329-2400

Hamilton/Avnet Electronics 50 Tower.Office Park Woburn, Massachusetts 01801 Tel: 617-273-7500 TWX: 710-393-0382

Harvey Electronics 44 Hartwell Avenue Lexington, Massachusetts 02173 Tel: 617-861-9200 TWX: 710-326-6617

Schweber Electronics 25 Wiggins Avenue Bedford, Massachusetts 01730 Tel: 617-275-5100

\*\*Sertech Laboratories 1 Peabody Street Salem, Massachusetts 01970 Tel: 617-745-2450

#### Michigan

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: 313-522-4700 TWX: 810-242-8775

Pioneer/Detroit 13485 Stamford Livonia, Michigan 48150 Tel: 313-525-1800

R-M Electronics 4310 Roger B. Chaffee Wyoming, Michigan 49508 Tel: 616-531-9300

Schweber Electronics 33540-Schoolcraft Livonia, Michigan 48150 Tel: 313-525-8100

Arrow Electronics 3921 Varsity Drive Ann Arbor, Michigan 48104 Tel: 313-971-8220

### Minnesota

Arrow Electronics 5230 West 73rd Street Edina, Minnesota 55435 Tel: 612-830-1800

Hamilton/Avnet Electronics 7449 Cahill Road Edina, Minnesota 55435 Tel: 612-941-3801 TWX: None — use 910-227-0060 (Regional Hq. in Chicago, III.)

Schweber Electronics 7402 Washington Avenue S. Eden Prairie, Minnesota 55344 Tel: 612-941-5280

### Missouri

Hallmark Electronics, Inc. 13789 Rider Trail Earth City, Missouri 63045 Tel: 314-291-5350

Hamilton/Avnet Electronics 13743 Shoreline Ct., East Earth City, Missouri 63045 Tel: 314-344-1200 TWX: 910-762-0684

\*Minority Distributor

New Jersey
Hallmark Electronics, Inc
Springdale Business Center
2091 Springdale Road

Cherry Hill, New Jersey 08003 Tel 609-424-0880

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: 201-575-3390 TWX: 710-994-5787

Hamilton/Avnet Electronics #1 Keystone Avenue Cherry Hill, New Jersey 08003 Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: 201-227-7880 TWX: 710-480-4733

Sterling Electronics 774 Pfeiffer Blvd. Perth Amboy, N.J. 08861 Tel: 201-442-8000 Telex: 138-679

Wilshire Electronics 102 Gaither Drive Mt. Laurel, N.J. 08057 Tel: 215-627-1920

Wilshire Electronics 1111 Paulison Avenue Clifton, N.J. 07015 Tel: 201-365-2600 TWX: 710-989-7052

#### New Mexico Bell Industries

Tindustries
11728 Linn Avenue N.E.
Albuquerque, New Mexico 87123
Tel: 505-292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2450 Byalor Drive S.E. Albuquerque, New Mexico 87119 Tel: 505-765-1500 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

### New York

Arrow Electronics 900 Broadhollow Road Farmingdale, New York 11735 Tel: 516-694-6800

Arrow Electronics 20 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-1000

\*Cadence Electronics 40-17 Oser Avenue Hauppauge, New York 11787 Tel: 516-231-6722

Arrow Electronics P.O. Box 370 7705 Maltlage Drive Liverpool, New York 13088 Tel: 315-652-1000 TWX: 710-545-0230

Components Plus, Inc. 40 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-231-9200 TWX: 510-227-9869

Hamilton/Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel: 716-442-7820 TWX: None — use 710-332-1201 (Regional Hq. in Burlington, Ma.)

Hamilton/Avnet Electronics 16 Corporate Circle E. Syracuse, New York 13057 Tel: 315-437-2642 TWX: 710-541-0959

Hamilton/Avnet Electronics 5 Hub Drive Melville, New York 11746 Tel: 516-454-6000 TWX: 510-224-6166 Harvey Electronics
Imailing address
PO Box 1208
Binghampton, New York 13902
Ishipping address
1911 Vestal Parkway East
Vestal, New York 13850
Tel: 607-748-8211

Rochester Radio Supply Co., Inc. 140 W. Main Street (P.O. Box 1971) Rochester, New York 14603 Tel: 716-454-7800

Schweber Electronics Jericho Turnpike Westbury, L.I., New York 11590 Tel: 516-334-7474 TWX: 510-222-3660

Jaco Electronics, Inc. 145 Oser Avenue Hauppauge, L.I., New York 11787 Tel: 516-273-1234 TWX: 510-227-6232

Summit Distributors, Inc. 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692

North Carolina Arrow Electronics 938 Burke Street Winston Salem, North Carolina 27102 Tel: 919-725-8711 TWX: 510-922-4765

Hamilton/Avnet 2803 Industrial Drive Raleigh, North Carolina 27609 Tel: 919-829-8030

Hallmark Electronics 1208 Front Street, Bldg. K Raleigh, North Carolina 27609 Tel: 919-823-4465 TWX: 510-928-1831

Resco Highway 70 West Rural Route 8, P.O. Box 116-B Raleigh, North Carolina 27612 Tel: 919-781-5700

Pioneer/Carolina Electronics 103 Industrial Drive Greensboro, North Carolina 27406 Tel: 919-273-4441

### Ohio

Arrow Electronics 7620 McEwen Road Centerville, Ohio 45459 Tel: 513-435-5563

Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Cleveland, Ohio 44128 Tel: 216-831-3500 TWX: None — use 910-227-0060 (Regional Hq. in Chicago, III.)

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: 513-433-0610 TWX: 810-450-2531

Pioneer/Cleveland 4800 E. 131st Street Cleveland, Ohio 44105 Tel: 216-587-3600

Pioneer/Dayton 1900 Troy Street Dayton, Ohio 45404 Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: 216-464-2970 TWX: 810-427-9441

Arrow Electronics 6238 Cochran Road Solon, Ohio 44139 Tel: 216-248-3990 TWX: 810-427-9409

<sup>\*\*</sup>This distributor carries Fairchild die products only

Ohio
Arrow Electronics
(mailing address)
P.O. Box 37826
Cincinnati, Ohio 45222
(shipping address)
10 Knollcrest Drive
Reading, Ohio 45237
Tel: 513-761-5432 TWX: 810-461-2670

Hallmark Electronics 6969 Worthington-Galena Road Worthington, Ohio 43085

#### Oklahoma

Hallmark Electronics 5460 S. 103rd East Avenue Tulsa, Oklahoma 74145 Tel: 918-835-8458 TWX: 910-845-2290

Radio Inc. Industrial Electronics 1000 S. Main Tulsa, Oklahoma 74119 Tel: 918-587-9123

#### Pennsylvania

Pioneer/Delaware Valley Electronics 261 Gibraltar Road Horsham, Pennsylvania 19044 Tel: 215-674-4000 TWX: 510-665-6778

Pioneer Electronics, Inc. 560 Alpha Drive Pittsburgh, Pennsylvania 15238 Tel: 412-782-2300 TWX: 710-795-3122

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: 215-441-0600

Arrow Electronics 4297 Greensburgh Pike Suite 3114 Pittsburgh, Pennsylvania 15221 Tel: 412-351-4000

# South Carolina

Dixie Electronics, Inc. P.O. Box 408 (Zip Code 29202) 1900 Barnwell Street Columbia, South Carolina 29201 Tel: 803-779-5332

### Texas

Allied Electronics
401 E. 8th Street
Fort Worth, Texas 76102
Tel: 817-336-5401

Arrow Electronics 13715 Gamma Road Dallas, Texas 75234 Tel: 214-386-7500 TWX: 910-860-5377

Hallmark Electronics Corp. 10109 McKalla Place Suite F Austin, Texas 78758 Tel: 512-837-2814

Hallmark Electronics 11333 Pagemill Drive Dallas, Texas 75243 Tel: 214-234-7300 TWX: 910-867-4721

Hallmark Electronics, Inc. 8000 Westglen Houston, Texas 77063 Tel: 713-781-6100

Hamilton/Avnet Electronics 10508A Boyer Boulevard Austin, Texas 78758 Tel: 512-837-8911

Hamilton/Avnet Electronics 4445 Sigma Road Dallas, Texas 75240 Tel: 214-661-8661 Telex: HAMAVLECB DAL 73-0511

# Franchised Distributors

Hamilton/Avnet Electronics 3939 Ann Arbor Houston, Texas 77042 Tel: 713-780-1771 Telex: HAMAVLECB HOU 76-2589

Schweber Electronics, Inc. 14177 Proton Road Dallas, Texas 75240 Tel: 214-661-5010 TWX: 910-860-5493

Schweber Electronics, Inc. 7420 Harwin Drive Houston, Texas 77036 Tel: 713-784-3600 TWX: 910-881-1109

Sterling Electronics 4201 Southwest Freeway Houston, Texas 77027 Tel: 713-627-9800 TWX: 901-881-5042 Telex: STELECO HOUA 77-5299

#### Utah

Century Electronics 3639 W. 2150 South Salt Lake City, Utah 84120 Tel: 801-972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics 1585 W. 2100 South Salt Lake City, Utah 84119 Tel: 801-972-2800 TWX: None — use 910-379-6486 (Regional Hq. in Mt. View, Ca.)

#### **Washingtor**

Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98005 Tel: 206-746-8750 TWX: 910-443-2449

Wyle Distribution Group 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: 206-453-8300 TWX: 910-444-1379

Radar Electronic Co., Inc. 168 Western Avenue W. Seattle, Washington 98119 Tel: 206-282-2511 TWX: 910-444-2052

### ......

Hamilton/Avnet Electronics 2975 Moorland Road New Berlin, Wisconsin 53151 Tel: 414-784-4510 TWX: 910-262-1182

Marsh Electronics, Inc. 1563 South 100th Street Milwaukee, Wisconsin 53214 Tel: 414-475-6000 TWX: 910-262-3321

### Canada

Cam Gard Supply Ltd. 640 42nd Avenue S.E. Calgary, Alberta, T2G 1Y6, Canada Tel: 403-287-0520 Telex: 03-822811

Cam Gard Supply Ltd. 16236 116th Avenue Edmonton, Alberta T5M 3V4, Canada Tel: 403-453-6691 Telex: 03-72960

Cam Gard Supply Ltd. 4910 52nd Street Red Deer, Alberta, T4N 2C8, Canada Tel: 403-346-2088

Cam Gard Supply Ltd. 825 Notre Dame Drive Kamloops, British Columbia, V2C 5N8, Canada Tel: 604-372-3338

Cam Gard Supply Ltd. 1777 Ellice Avenue Winnepeg, Manitoba, R3H 0W5, Canada Tel: 204-786-8401 Telex: 07-57622

Cam Gard Supply Ltd. Rookwood Avenue Fredericton, New Brunswick, E3B 4Y9, Canada Tel: 506-455-8891

# United States and Canada

Cam Gard Supply Ltd. 15 Mount Royal Blvd. Moncton, New Brunswick, E1C 8N6, Canada Tel: 506-855-2200

Cam Gard Supply Ltd. 3065 Robie Street Halifax, Nova Scotia, B3K 4P6, Canada Tel: 902-454-8581 Telex: 01-921528

Cam Gard Supply Ltd. 1303 Scarth Street Regina, Saskatchewan, S4R 2E7, Canada Tel: 306-525-1317 Telex: 07-12667

Cam Gard Supply Ltd. 1501 Ontario Avenue Saskatoon, Saskatchewan, S7K 1S7, Canada Tel: 306-652-6424 Telex: 07-42825

Electro Sonic Industrial Sales (Toronto) Ltd. 1100 Gordon Baker Rd. Willowdale, Ontario, M2H 3B3, Canada Tel: 416-494-1666 Telex: ESSCO TOR 06-22030

Future Electronics Inc. Baxter Center 1050 Baxter Road Ottawa, Ontario, K2C 3P2, Canada Tel: 613-820-9471

Future Electronics Inc. 4800 Dufferin Street Downsview, Ontario, M3H 5S8, Canada Tel: 416-663-5563

Future Electronics Corporation 5647 Ferrier Street Montreal, Quebec, H4P 2K5, Canada Tel: 514-731-7441

Hamilton/Avnet International (Canada) Ltd. 3688 Nashua Drive, Units 6 & H Mississauga, Ontario, L4V 1M5, Canada Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet International (Canada) Ltd. 1735 Courtwood Crescent Ottawa, Ontario, K1Z 5L9, Canada Tel: 613-226-1700

Hamilton/Avnet International (Canada) Ltd. 2670 Sabourin Street St. Laurent, Quebec, H4S 1M2, Canada Tel: 514-331-6443 TWX: 610-421-3731

R.A.E. Industrial Electronics, Ltd. 3455 Gardner Court Burnaby, British Columbia Z5G 4J7 Tel: 604-291-8866 TWX: 610-929-3065 Telex: RAE-VCR 04-54550

Semad Electronics Ltd. 620 Meloche Avenue Dorval, Quebec, H9P 2P4, Canada Tel: 604-2998-866 TWX: 610-422-3048

Semad Electronics Ltd. 105 Brisbane Avenue Downsview, Ontario, M3J 2K6, Canada Tel: 416-663-5670 TWX: 610-492-2510

Semad Electronics Ltd. 1485 Laperriere Avenue Ottawa, Ontario, K1Z 7S8, Canada Tel: 613-722-6571 TWX: 610-562-8966

# Sales Representatives

# United States and Canada

Cartwright & Bean, Inc. 2400 Bob Wallace Ave., Suite 201 Huntsville, Alabama 35805 Tel: 205-533-3509

Celtec Company
18009 Sky Park Circle Suite B
Irvine, California 92705
Tel: 714-557-5021 TWX: 910-595-2512

Celtec Company 7867 Convoy Court, Suite 312 San Diego, California 92111 Tel: 714-279-7961 TWX: 910-335-1512

Magna Sales, Inc. 3333 Bowers Avenue Suite 295 Santa Clara, California 95051 Tel: 408-727-8753 TWX: 910-338-0241

#### Colorado

Simpson Associates, Inc. 2552 Ridge Road Littleton, Colorado 80120 Tel: 303-794-8381 TWX: 910-935-0719

#### Connecticut

Phoenix Sales Company 389 Main Street Ridgefield, Connecticut 06877 Tel: 203-438-9644 TWX: 710-467-0662

#### Florida

Lectromech, Inc 399 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-831-1577 TWX: 510-959-6063

Lectromech Inc 2280 U.S. Highway 19 North Suite 155, Building K Clearwater, Florida 33515 Tel: 813-797-1212 TWX: 510-959-6030

Lectromech, Inc. 17 East Hibiscus Blvd. Melbourne, Florida 32901 Tel: 305-725-1950 TWX: 510-959-6063

Lectromech, Inc. 1350 S. Powerline Road, Suite 104 Pompano Beach, Florida 33060 Tel: 305-974-6780 TWX: 510-954-9793

### Georgia

Cartwright & Bean, Inc. P.O. Box 52846 (Zip Code 30355) 3198 Cain's Hill Place, N.W. Atlanta, Georgia 30305 Tel: 404-233-2939 TWX: 810-751-3220

Micro Sales, Inc. 2258-B Landmeir Road Elk Grove Village, Illinois 60007 Tel: 312-956-1000 TWX: 910-222-1833

Delta III Associates 1000 Century Plaza Suite 224 Columbia, Maryland 21044 Tel: 301-730-4700 TWX: 710-826-9654

Spectrum Associates, Inc. 109 Highland Avenue Needham, Massachusetts 02192 Tel: 617-444-8600 TWX: 710-325-6665

## Minnesota

PSI Company F315 W. 74th Street Edina, Minnesota 55435 Tel: 612-835-1777 TWX: 910-576-3483

## Mississippi

Cartwright & Bean, Inc. P.O. Box 16728 5150 Keele Street Jackson, Mississippi 39206 Tel: 601-981-1368 TWX: 810-751-3220

Magna Sales 4560 Wagon Wheel Road Carson City, Nevada 89701 Tel: 702-883-1471

**BGR** Associates 3001 Greentree Executive Campus Mariton, New Jersey 08053 Tel: 609-428-2440

Lorac Sales, Inc. 1200 Route 23 North Butler, New Jersey 07405 Tel: 201-492-1050 TWX: 710-988-5846

#### New York

Lorac Sales, Inc. 550 Old Country Road, Room 410 Hicksville, New York 11801 Tel: 516-681-8746 TWX: 510-224-6480

Tri-Tech Electronics, Inc. 3215 E. Main Street Endwell, New York 13760 Tel: 607-754-1094 TWX: 510-252-0891

Tri-Tech Electronics, Inc. 590 Perinton Hills Office Park Fairport, New York 14450 Tel: 716-223-5720 TWX: 510-253-6356

Tri-Tech Electronics, Inc. 6836 E. Genesee Street Fayetteville, New York 13066 Tel: 315-446-2881 TWX: 710-541-0604

Tri-Tech Electronics, Inc 19 Davis Avenue Poughkeepsie, New York 12603 Tel: 914-473-3880 TWX: 510-253-6356

North Carolina Cartwright & Bean, Inc. 1165 Commercial Ave. Charlotte, North Carolina 28205 Tel: 704-377-5673

Cartwright & Bean, Inc. P.O. Box 18465 3948 Browning Place Raleigh, North Carolina 27619 Tel: 919-781-6560

The Lyons Corporation 4812 Frederick Road, Suite 101 Dayton, Ohio 45414 Tel: 513-278-0714 TWX: 810-459-1803

The Lyons Corporation 6151 Wilson Mills Road, Suite 101 Highland Heights, Ohio 44143 Tel: 216-461-8288 TWX: 810-459-1803

## Oklahoma

Technical Marketing 9717 E. 42nd Street, Suite 221 Tulsa, Oklahoma 74145 Tel: 918-622-5984

Oregon Magna Sales, Inc. 8285 S.W. Nimbus Ave., Suite 138 Beaverton, Oregon 97005 Tel: 503-641-7045 TWX: 910-467-8742

### Tennessee

Cartwright & Bean, Inc. P.O. Box 4760 560 S. Cooper Street Memphis, Tennessee 38104 Tel: 901-276-4442 TWX: 810-751-3220

Cartwright & Bean, Inc. 8705 Unicorn Drive Suite B120 Knoxville, Tennessee 37923 Tel: 615-693-7450 TWX: 810-751-3220

#### Texas

Technical Marketing 3320 Wiley Post Road Carrollton, Texas 75006 Tel: 214-387-3601 TWX: 910-860-5158

Technical Marketing, Inc 9027 North Gate Blvd Suite 140 Austin, Texas 78758 Tel: 512-835-0064

Technical Marketing 6430 Hillcroft, Suite 104 Houston, Texas 77036 Tel: 713-777-9228

#### Utah

Simpson Associates, Inc. 7324 South 1300 East, Suite 350 Midvale, Utah 84047 Tel: 801-566-3691 TWX: 910-925-4031

#### Washington

Magna Sales, Inc. Benaroya Business Park Building 3, Suite 115 300-120th Avenue, N.E. Bellevue, Washington 98004 Tel: 206-455-3190

Larsen Associates 10855 West Potter Road Wauwatosa, Wisconsin 53226 Tel: 414-258-0529 TWX: 910-262-3160

R.N. Longman Sales, Inc. (L.S.I.) 1715 Meyerside Drive Suite 1 Mississauga, Ontario, L5T 1C5 Canada Tel: 416-677-8100 TWX: 610-492-8976

R.N. Longman Sales, Inc. (L.S.I.) 16891 Hymus Blvd. Kirkland, Quebec H9H 3L4 Canada Tel: 514-694-3911 TWX: 610-422-3028

## Sales Offices

# United States and Canada

Alabama

Huntsville Office 500 Wynn Drive Suite 511 Huntsville, Alabama 35805 Tel: 205-837-8960

Arizona

Phoenix Office 4414 N. 19th Avenue, Suite G Phoenix 85015 Tel: 602-264-4948 TWX: 910-951-1544

Los Angeles Office\* Crocker Bank Bldg. 15760 Ventura Blvd., Suite 1027 Encino 91436 Tel: 213-990-9800 TWX: 910-495-1776

Santa Ana Office\*
1570 Brookhollow Drive Suite 206 Santa Ana 92705 Tel: 714-557-7350 TWX: 910-595-1109

Santa Clara Office\*
3333 Bowers Avenue, Suite 299
Santa Clara 95051 Tel: 408-987-9530 TWX: 910-338-0241

Florida

Ft. Lauderdale Office Executive Plaza, Suite 300-B 1001 Northwest 62nd Street Ft. Lauderdale 33309

Orlando Office\* Oriando Office
Crane's Roost Office Park
399 Whooping Loop
Altamonte Springs 32701
Tel: 305-834-7000 TWX: 810-850-0152

Illinois

Chicago Office 60 Gould Center The East Tower, Suite 710

Indiana

Ft. Wayne 46815 Tel: 219-483-6453 TWX: 810-332-1507

Room 205 Indianapolis 46250 Tel: 317-849-5412 TWX: 810-260-1793

Kansas

Overland Park 66210 Tel: 913-649-3974

Maryland

Massachusetts

Michigan

Tel: 305-771-0320 TWX: 510-955-4098

Rolling Meadows 60008 Tel: 312-640-1000

Ft. Wayne Office 2118 Inwood Drive, Suite 111

Indianapolis Office 7202 N. Shadeland Castle Point

Kansas City Office 8609 West 110th Street, Suite 209

Maryland
Columbia Office\*
1000 Century Plaza, Suite 225
Columbia 21044
Tel: 301-730-1510 TWX: 710-826-9654

Boston Office\* 888 Worcester Street Wellesley Hills 02181 Tel: 617-237-3400 TWX: 710-348-0424

Michigan
Detroit Office\*
21999 Farmington Road
Farmington Hills 48024
Tel: 313-478-7400 TWX: 810-242-2973

\*Field Application Engineer

Minnesota

Minneapolis Office\* 4570 West 77th Street, Room 356 Minneapolis 55435 Tel 612-835-3322 TWX: 910-576-2944

New Jersey

Wayne Office\* 580 Valley Road, Suite 1 Tel: 201-696-7070 TWX: 710-988-5846

New Mexico

Alburguerque Office North Building 2900 Louisiana N.E. South G2 Alburquerque 87110 Tel: 505-884-5601 TWX: 910-379-6435

New York Melville Office 275 Broadhollow Road, Suite 219 Tel: 516-293-2900 TWX: 510-224-6480

Poughkeepsie Office 19 Davis Avenue Poughkeepsie 12603 Tel: 914-473-5730 TWX: 510-248-0030

Fairport Office 260 Perinton Hills Office Park Fairport 14450 Tel: 716-223-7700

North Carolina Raleigh Office 3301 Executive Drive. Suite 204 Raleigh 27609 Tel: 919-876-0096

Ohio Dayton Office 4812 Frederick Road, Suite 105 Dayton 45414 Tel: 513-278-8278 TWX: 810-459-1803

Oregon Fairchild Semiconductor

8285 S.W. Nimbus Avenue, Suite 138 Beaverton, Oregon 97005 Tel: 503-641-7871 TWX: 910-467-7842

Pennsylvania Philadelphia Office\* 2500 Office Center 2500 Maryland Road Willow Grove 19090 Tel: 215-657-2711

Texas

Austin Office 9027 North Gate Blvd., Suite 124 Tel: 512-837-8931

Dallas Office 13771 N. Central Expressway, Suite 809 Dallas 75243 \* Tel: 214-234-3391 TWX: 910-867-4757

Houston Office 6430 Hillcroft, Suite 102 Houston 77081 Tel: 713-771-3547 TWX: 910-881-8278

Toronto Regional Office Fairchild Semiconductor 1590 Matheson Blvd., Unit 26 Mississauga, Ontario L4W 1J1, Canada Tel: 416-625-7070 TWX: 610-492-4311

# Sales Offices

## International

Australia Fairchild Australia Ptv Ltd. Branch Office Third Floor F.A.I. Insurance Building 619 Pacific Highway St. Leonards 2065 New South Wales, Australia Tel: (02)-439-5911 Telex: AA20053

# Austria and Eastern Europe Fairchild Electronics

A-1010 Wien Schwedenplatz 2 Tel: 0222 635821 Telex: 75096

#### Benelux

Fairchild Semiconductor Paradijslaan 39 Eindhoven, Holland Tel: 00-31-40-446909 Telex: 00-1451024

Fairchild Semicondutores Ltda Caixa Postal 30407 Rua Alagoas, 663 01242 Sao Paulo, Brazil Tel: 66-9092 Telex: 011-23831 Cable: FAIRLEC

Fairchild Camera & Instrument S.A. 121, Avenue d'Italie 75013 Paris, France Tel: 331-584-55 66 Telex: 0042 200614 or 260937

Germany
Fairchild Camera and Instrument (Deutschland) 8046 Garching Hochbruck Munich, Germany Tel: (089) 320031 Telex: 52 4831 fair d

Fairchild Camera and Instrument (Deutschland) GmBH Oeltzenstrasse 15 3000 Hannover W. Germany Tel: 0511 17844 Telex: 09 22922

Fairchild Camera and Instrument (Deutschland) Postrstrasse 37 7251 Leonberg W. Germany Tel: 07152 41026 Telex: 07 245711

Hong Kong Fairchild Semiconductor (HK) Ltd. 135 Hoi Bun Road Kwun Tong Kowloon, Hong Kong Tel: K-890271 Telex: HKG-531

Italy
Fairchild Semiconduttori, S.P.A. Via Flamenia Vecchia 653 00191 Roma, Italy Tel: 06 327 4006 Telex: 63046 (FAIR ROM)

Fairchild Semiconduttori S.P.A. Via Rosellini, 12 20124 Milano, Italy Tel: 02 6 88 74 51 Telex: 36522

Japan Fairchild Japan Corporation Pola Bldg. 1-15-21, Shibuya Shibuya-Ku, Tokyo 150 Tel: 03 400 8351 Telex: 242173

Fairchild Japan Corporation Yotsubashi Chuo Bldg. 1-4-26, Shinmachi, Nishi-Ku, Osaka 550, Japan Tel: 06-541-6138/9

Fairchild Semikor Ltd. K2 219-6 Gari Bong Dong Young Dung Po-Ku Seoul 150-06, Korea Tel: 85-0067 Telex: FAIRKOR 22705

(mailing address) Central P.O. Box 2806

Fairchild Mexicana S.A. Blvd. Adolofo Lopez Mateos No. 163 Mexico 19, D.F. Tel: 905-563-5411 Telex: 017-71-038

#### Scandinavia

Fairchild Semiconductor AB Svartengsgatan 6 S-11620 Stockholm Sweden Tel: 8-449255 Telex: 17759

Singapore Fairchild Semiconductor Pty Ltd. No. 11, Lorong 3 Toa Payoh Singapore 12 Tel: 531-066 Telex: FAIRSIN-RS 21376

Fairchild Semiconductor (Taiwan) Ltd. Hsietsu Bldg., Room 502 47 Chung Shan North Road Sec. 3 Taipei, Taiwan Tel: 573205 thru 573207

#### United Kingdom

Fairchild Camera and Instrument (UK) Ltd. Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU Tel: 0707 51111 Telex: 262835

Fairchild Semiconductor Ltd. 17 Victoria Street Craigshill Livingston West Lothian, Scotland - EH54 5BG Tel: Livingston 0506 32891 Telex: 72629

GFC-Fairchild Ltd. Chester High Road Neston South Wirral L64 3UE Cheshire, England Tel: 051-336-3975 Telex: 629701

