

BIPOLAR MEMORY DATA BOOK



FAIRCHILD

BIPOLAR MEMORY DATA BOOK





TABLE OF CONTENTS

CHAPTER 1 INTRODUCTION	1-3
CHAPTER 2 NUMERICAL INDEX OF DEVICES	2-3
CHAPTER 3 SELECTION GUIDES AND CROSS REFERENCE	
RAMs, PROMs, Selection Guide	3-3
Bipolar Memory Selection Guide by Function	3-4
Bipolar Memory Cross Reference	3-5
CHAPTER 4 GENERAL CHARACTERISTICS	
Impact of Process Technology on Bipolar Memory Characteristics	4-3
Memory Cell	4-4
Input Characteristics	4-5
Output Characteristics	4-6
Timing Parameters	4-8
Read Mode	4-8
Write Mode	4-8
Reliability	4-10
References	4-10
CHAPTER 5 RAMs	
Memory Organization	5-3
Addressing Techniques	5-3
General Timing Considerations	5-4
Interface	5-7
Micro-Control Storage using Read/Write Memory	5-7
Buffer Memories	5-7
Main Memories	5-7
Conclusion	5-19
Reference	5-19
CHAPTER 6 PROMs	
Applications	6-4
4-Bit Comparator	6-4
Hamming Code Generator/Checker/Corrector	6-5
Encoder/Decoder	6-5
8-Bit Binary to 3-Digit Decimal Display Decoder	6-6
Programmed Logic Controller	6-7
Address Word Expansion	6-9
PROM Programming	6-14
Power Switching	6-15
PROM Marking	6-18
References	6-18

TABLE OF CONTENTS (Cont'd)

CHAPTER 7 PRODUCT INFORMATION/DATA SHEETS	7-3
CHAPTER 8 ORDER AND PACKAGE INFORMATION	
Package Style	8-3
Temperature Ranges	8-3
Examples	8-3
Device Identification/Marking	8-3
Package Information	8-4
Hi-Rel Processing	8-5
Hi-Rel Processing Flows	8-6
Package Outlines	8-8
CHAPTER 9 FAIRCHILD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9-3



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 1

- Introduction

Chapter 1


INTRODUCTION

At one time, bipolar memories were relegated to a very restricted list of applications. Their bit density was quite low, while their power consumption per bit and their price per bit were quite high. Their only advantage was speed; they were used only where speed was required at any cost.

Today's bipolar memories are still fast but other factors have changed in a most dramatic way. Density has surged to 8K bits per package for ROMs and 4K for RAMs. Power density has tumbled spectacularly. For the popular 1K TTL RAM, for example, power density is below 0.5 mW per bit for the standard version and less than 0.2 mW per bit for the low power version; their respective access times of 25 and 35 ns are still on a downward trend.

And what about prices? System designers' acceptance has led to high volume production, while continuing advances in technology and design innovation have brought chip sizes down to MSI levels. These factors have brought prices down well below 1¢ per bit. Combine this low component cost with the advantages of having the same power supply and I/O characteristics as the logic circuits and the system cost savings are very impressive.

The combination of speed, efficiency, cost effectiveness and design flexibility have made bipolar memories the standards by which other memories are compared.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 2

- Numerical Index of Devices



Chapter 2

NUMERICAL INDEX OF DEVICES

DEVICE	DESCRIPTION	PAGE
ECL STATIC MEMORIES		
F100414	256 x 1 RAM	7-3
F100415	1024 x 1 RAM — High-Speed	7-8
F100416	256 x 4 PROM	7-12
F100422	256 x 4 RAM	7-15
F100470	4096 x 1 RAM	7-16
F10145A	16 x 4 RAM	7-20
F10405	128 x 1 RAM	7-25
F10410	256 x 1 RAM	7-29
F10411	256 x 1 RAM — Low-Voltage	7-32
F10414	256 x 1 RAM	7-36
F10415	1024 x 1 RAM	7-39
F10415A	1024 x 1 RAM — High-Speed	7-39
F10416	256 x 4 PROM	7-46
F10422	256 x 4 RAM	7-49
F10470	4096 x 1 RAM	7-50
TTL STATIC MEMORIES		
93410	256 x 1 RAM — Open Collector	7-53
93410A	256 x 1 RAM — High-Speed, Open Collector	7-53
93411	256 x 1 RAM — Open Collector	7-58
93411A	256 x 1 RAM — High-Speed, Open Collector	7-58
93L412	256 x 4 RAM — Low-Power, Open Collector	7-64
93412	256 x 4 RAM — Open Collector	7-69
93L415	1024 x 1 RAM — Low-Power, Open Collector	7-73
93415	1024 x 1 RAM — Open Collector	7-78
93415A	1024 x 1 RAM — High-Speed, Open Collector	7-78
93417	256 x 4 PROM — Open Collector	7-82
93419	64 x 9 RAM — Open Collector	7-85
93L420	256 x 1 RAM — Low-Power, High-Speed, 3-State	7-90
93L421	256 x 1 RAM — Low-Power, 3-State	7-96
93421	256 x 1 RAM — 3-State	7-100
93421A	256 x 1 RAM — High-Speed, 3-State	7-100
93L422	256 x 4 RAM — Low-Power, 3-State	7-104
93422	256 x 4 RAM — 3-State	7-110
93L425	1024 x 1 RAM — Low-Power, 3-State	7-114
93425	1024 x 1 RAM — 3-State	7-119
93425A	1024 x 1 RAM — High-Speed, 3-State	7-119
93427	256 x 4 PROM — 3-State	7-123
93436	512 x 4 PROM — Open Collector	7-126
93438	512 x 8 PROM — Open Collector	7-129
93446	512 x 4 PROM — 3-State	7-132
93448	512 x 8 PROM — 3-State	7-135
93450	1024 x 8 PROM — Open Collector	7-138
93451	1024 x 8 PROM — 3-State	7-138
93452	1024 x 4 PROM — Open Collector	7-144
93453	1024 x 4 PROM — 3-State	7-144
93458	16 x 48 x 8 FPLA — Open Collector	7-149
93459	16 x 48 x 8 FPLA — 3-State	7-149
93L470	4096 x 1 RAM — Low-Power, Open Collector	7-158
93470	4096 x 1 RAM — Open Collector	7-164

Chapter 2 NUMERICAL INDEX OF DEVICES (Cont'd)

DEVICE	DESCRIPTON	PAGE
93L471	4096 x 1 RAM — Low-Power, 3-State	7-158
93471	4096 x 1 RAM — 3-State	7-164
93475	1024 x 4 RAM — 3-State	7-168
 TTL DYNAMIC MEMORIES		
93481	4096 x 1 RAM — 3-State	7-174
93481A	4096 x 1 RAM — 3-State	7-174
 TTL MACROLOGIC MEMORIES		
9403	16 x 4 FIFO Buffer Memory — 3-State	7-182
9406	16 x 4 LIFO Program Stack — 3-State	7-196
9410	16 x 4 RAM with Register Stack — 3-State	7-207
9423	16 x 4 FIFO Buffer Memory — 3-State	7-211



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 3

- RAMs, PROMs Selection Guide
- Bipolar Memory Cross Reference
- Bipolar Memory Selection Guide by Function

RAMs, PROMs, SELECTION GUIDE

WORDS	BITS PER WORD				
	1	2	4	8	9
16	16		RAM 10145A		
32		64			
64					RAM 93419
128	RAM 10405				
256	RAMs 10410 10411 93L420 10414 93L421 100414 93421/93421A 93411/93411A 93410/93410A		RAMs 10422 100422 93L412/93L422 93412 93422 PROMs 93417/93427 10416 100416		
512			PROMs 93436/93446	PROMs 93438/93448	
1024	RAMs 93415/93415A 93L415 93L425 93425/93425A 10415/10415A 100415		RAMs 93475 PROMs 93452/93453	PROMs 93450/93451	
2048					
4096	RAMs 93L470 93L471 93481 93470/93471 10470 100470				

3

Numbers on shaded lines indicate overall complexity.

BIPOLAR MEMORY CROSS REFERENCE

Pin-for-Pin Equivalents except if otherwise noted.

AMD	FSC	MMI	FSC	SIGNETICS	FSC
AM27LS00	93L420	5300/6300	93417	82S17	93411
AM27S10	93417	5301/6301	93427	82S100	93459
AM27S11	93427	5305/6305	93436	82S101	93458
93415A	93415A	5306/6306	93446	82S115*	93448
93415	93415	5340/6340	93438	82S116	93421A
93425A	93425A	5341/6341	93448	82S117	93411A
93425	93425	5350/6350*	93452	82S126	93417
93L415	93L415	5351/6351*	93453	82S129	93427
		5352/6352	93452	82S130	93436
INTEL	FSC	5353/6353	93453	82S131	93446
3106	93421	5530/6530	93411	82S136	93452
3107	93411	5531/6531	93421	82S137	93453
3601	93417	5555/6555	93419	82S140	93438
3602	93436	10149	10416	82S141	93448
3604	93438			54/74S200	93421
3605	93452			54/74S201	93421
3621	93427	MOTOROLA	FSC	54/74S301	93411
3622	93446	MCM7640	93438	10145	10145A
3624	93448	MCM7641	93448	10149	10416
3625	93453	MCM7642	93452	93415A	93415A
		MCM7643	93453	93425A	93425A
		MCM10144	10410		
INTERSL	FSC	MCM10145	10145A	TI	FSC
IM5508A	93415A	MCM10146	10415	SN10144	10410
IM5508	93415	MCM10147	10405	SN10145	10145A
IM5518A	93425A	MCM10149	10416	SN10147	10405
IM5518	93425	MCM93415	93415	SN54/74S201	93421
IM5523A	93421A	MCM93415A	93415	SN54/74S209	93425
IM5523	93421	MCM93425	93425	SN54/74S287	93427
IM5533A	93411A	MCM93425A	93425	SN54/74S301	93411
IM5533	93411			SN54/74S309	93415
IM5603A	93417	NATIONAL	FSC	SN54/74S387	93417
IM5603	93417	DM7573/8573	93417	SN54/74S470*	93436
IM5604	93436	DM7574/8574	93427	SN54/74S471*	93446
IM5605	93438	DM7582/8582	93411	SN54/74S472*	93448
IM5623	93427	DM54/74S200	93421	SN54/74S473*	93438
IM5624	93446	DM54/74S206	93411	SN54/74S474	93448
IM5625	93448	DM54/74S387	93417	SN54/74S475	93438
		DM54/74S287	93427	SN54/74LS200	93L420
HARRIS	FSC	DM54/74S570	93436	SN54/74S200	93421
HM7610	93417	DM54/74S571	93446	SN54/74S300	93411
HM7611	93427	DM54/74S572	93452	SN54/74S200A	93421A
HM7620	93436	DM54/74S573	93453	SN54/74S300A	93411A
HM7621	93446	DM77/87S295	93438	SN54/74S214	93425
HM7640	93438	DM77/87S296	93448	SN54/74S214A	93425
HM7641	93448			SN54/74S314	93415
HM7642	93452	SIGNETICS	FSC	SN54/74S314A	93415
HM7643	93453	82S09	93419	SN54/74LS214	93L425
HPROM1024	93417	82S10	93415	SN54/74LS215	93L425
HPROM1024A	93427	82S11	93425	SN54/74LS314	93L415
		82S16	93421	SN54/74LS315	93L415

*Functional replacement

PRODUCT CODE CROSS REFERENCE

MANUFACTURER	TEMPERATURE RANGES		PACKAGES		
	MILITARY -55°C to +125°C	COMMERCIAL 0°C to +70°C	CERAMIC DIP	PLASTIC DIP	FLATPAK
Advanced Micro Devices (AMD)	XXXM	XXXC	D	P	F
Fairchild Semiconductor (FSC)	XXXXM	XXXXC	D	P	F
Harris Semiconductor	XXX-2	XXX-5	1	—	9
Intel	MXXX	—	D or C	P	F
Intersil	XXXM	XXXC	DE	PE	FE
Monolithic Memories (MMI)	5XXX	6XXX	D/J	F	F
Motorola	105XX/106XX	101XX/102XX	L	P	F
National	54XXX/7XXX	74XXX/8XXX	D/J	N	F/W
Signetics	SXXX	NXXX	F/I	B/N	Q
Texas Instruments (TI)	54XXX	74XXX	J/JE	N	W

All package designations are suffixed with the exception of Harris and Intel.

BIPOLAR MEMORY SELECTION GUIDE


BY FUNCTION

PART NO.	ORGANIZATION	OUT-PUTS	ACCESS	ACCESS	ACCESS	POWER DISS. (TYP) mW	PKG. (Note 1)	TEMP. (Note 2)	NO. OF PINS	DATA PAGE NO.
			TIME (TYP) ns	TIME 0 to 70°C MAX. ns	TIME -55 to 125°C MAX. ns					
TTL RAMs										
9410	16 x 4	3S	35	—	—	375	D,P	C,M	18	7-207
93419	64 x 9	OC	35	45	60	500	D,F,P	C,M	28	7-85
93410	256 x 1	OC	45	60	70	450	D,F,P	C,M	16	7-53
93410A	256 x 1	OC	35	45	—	450	D,P	C	16	7-53
93411	256 x 1	OC	45	55	65	475	D,F,P	C,M	16	7-58
93411A	256 x 1	OC	40	45	—	475	D,P	C	16	7-58
93L420	256 x 1	3S	40	45	55	275	D,F,P	C,M	16	7-90
93421	256 x 1	3S	35	50	60	475	D,F,P	C,M	16	7-100
93421A	256 x 1	3S	30	40	—	475	D,P	C	16	7-100
93L421	256 x 1	3S	45	90	100	275	D,F,P	C,M	16	7-96
93412	256 x 4	OC	35	45	60	475	D,F,P	C,M	22**	7-69
93L412	256 x 4	OC	45	60	75	250	D,F	C,M	22**	7-64
93422	256 x 4	3S	35	45	60	475	D,F,P	C,M	22**	7-110
93L422	256 x 4	3S	45	60	75	250	D,F	C,M	22**	7-104
93415	1024 x 1	OC	30	45	60	475	D,F,P	C,M	16	7-78
93415A	1024 x 1	OC	25	30	—	475	D,P	C	16	7-78
93L415	1024 x 1	OC	35	60	70	200	D,F,P	C,M	16	7-73
93425	1024 x 1	3S	30	45	60	475	D,F,P	C,M	16	7-119
93425A	1024 x 1	3S	25	30	—	475	D,P	C	16	7-119
93L425	1024 x 1	3S	35	60	70	200	D,F,P	C,M	16	7-114
93475	1024 x 4	3S	35	—	—	650	D,F	C,M	18	7-168
93470	4096 x 1	OC	30	45	60	500	D,F,P	C,M	18	7-164
93L470	4096 x 1	OC	40	—	—	350	D,F	C,M	18	7-158
93471	4096 x 1	3S	30	45	60	500	D,F,P	C,M	18	7-164
93L471	4096 x 1	3S	40	—	—	350	D,F	C,M	18	7-158
93481□	4096 x 1	3S	90	120	—	50/350	D,P	C	16	7-174
93481A□	4096 x 1	3S	90	100	—	50/350	D,P	C	16	7-174
ECL RAMs										
10145A	16 x 4	—	6.5	9	—	500	D,F	C	16	7-20
10405	128 x 1	—	11	15	—	470	D,F	C	16	7-25
10410	256 x 1	—	18	30	—	475	D,F,P	C	16	7-29
10411	256 x 1	—	20	35	—	360	D,F,P	C	16	7-32
10414	256 x 1	—	7	10	—	500	D,F	C	16	7-36
100414	256 x 1	—	7	10	—	500	D,F	C*	16	7-3
10422	256 x 4	—	7	10	—	850	D,F,P	C	24	7-49
100422	256 x 4	—	7	10	—	800	D,F,P	C*	24	7-15
10415	1024 x 1	—	20	35	—	475	D,F	C,M	16	7-39
10415A	1024 x 1	—	12	20	—	475	D,F	C	16	7-39
100415	1024 x 1	—	12	20	—	500	D,F	C*	16	7-8
10470	4096 x 1	—	25	35	—	900	D,F	C	18	7-50
100470	4096 x 1	—	25	35	—	900	D,F	C*	18	7-16
TTL PROMs										
93417	256 x 4	OC	25	45	60	425	D,F,P	C,M	16	7-82
93427	256 x 4	3S	25	45	60	425	D,F,P	C,M	16	7-123
93436	512 x 4	OC	30	50	60	475	D,F,P	C,M	16	7-126
93446	512 x 4	3S	30	50	60	475	D,F,P	C,M	16	7-132
93438	512 x 8	OC	35	55	70	650	D,F,P	C,M	24	7-129
93448	512 x 8	3S	35	55	70	650	D,F,P	C,M	24	7-135
93452	1024 x 4	OC	35	55	70	650	D,F,P	C,M	18	7-144
93453	1024 x 4	3S	35	55	70	650	D,F,P	C,M	18	7-144
93450	1024 x 8	OC	35	55	70	650	D,F,P	C,M	24	7-138
93451	1024 x 8	3S	35	55	70	650	D,F,P	C,M	24	7-138
ECL PROMs										
10416	256 x 4	—	11	20	—	500	D,F	C	16	7-46
100416	256 x 4	—	11	20	—	500	D,F	C*	16	7-12
TTL FPLA										
93458	16 x 48 x 8	OC	25	45	65	750	D,F,P	C,M	28	7-149
93459	16 x 48 x 8	3S	25	45	65	750	D,F,P	C,M	28	7-149
TTL LIFOs										
9406	16 x 4	3S	—	—	—	500	D,P	C	24	7-196
TTL FIFOs										
9403	16 x 4	3S	—	—	—	575	D,P	C	24	7-182
9423	64 x 4	3S	—	—	—	750	D,P	C	24	7-211

Note 1: D = Ceramic DIP, F = Flatpak, P = Plastic DIP

Note 2: M = Mil. Temp. Range -55 to +125°C, C = Commercial Temp. Range 0 to +70°C (Plastic DIP available only in Comm. Temp. Range).

*100K ECL: C = Temperature Range 0°C to +85°C. **24-Pin in Flatpak □ 3L Dynamic RAM



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 4

- Impact of Process Technology on Bipolar Memory Characteristics
- Memory Cell
- Input Characteristics
- Output Characteristics
- Timing Parameters
- Read Mode
- Write Mode
- Reliability
- References

Chapter 4 GENERAL CHARACTERISTICS

IMPACT OF PROCESS TECHNOLOGY ON BIPOLAR MEMORY CHARACTERISTICS

Perhaps the most important characteristics of a memory chip are the number of bits, the speed capability, the power dissipation and the capability of being produced economically. In early bipolar memory chips, the number of bits was severely restricted by both chip area, for economical production, and by the power required to operate at usable speeds. These restrictions were eased dramatically by the Isoplanar (I, II) processes, developed by Fairchild and announced in 1971. A 1K TTL RAM, not even practical with conventional processes at that time, was introduced in 1972. Its physical size has been reduced 70% through continued development, as indicated in *Figure 4-1*. Performance has also been improved, since the address access time has been cut in half.

Figure 4-2 compares a conventional Planar* transistor with Isoplanar and Isoplanar II transistors. The Isoplanar process substitutes thermally grown oxide for the p-type diffusions that isolate active elements of conventional bipolar devices. Notice that the oxide eliminates the base-to-isolation separation required in the conventional transistor, and also allows the base and collector contact openings to abut the isolation. The area is cut in half and the reduction in parasitic capacitance reduces propagation delays.




Fig. 4-1. 1K TTL RAM Die Size Evolution




Fig. 4-2. Comparison of Geometries of Integrated Circuit Transistors using Conventional Planar* Diffused Isolation, Isoplanar Technology, and Isoplanar II Technology

*Planar is a Fairchild patented process.

Further advances led to the Isoplanar II process, which cut the transistor area by half again and reduced parasitic capacitance even further. Isoplanar transistors have a gain-bandwidth of 5 GHz, as shown in *Figure 4-3*, which represents a factor-of-three improvement.

MEMORY CELL

Memory cell design is based on a simple cross-coupled latch, as shown in *Figure 4-4*. In the standby condition, *i.e.*, cell not addressed or chip not selected, the voltage drop across the resistors is less than a junction voltage and the diodes do not conduct. Only a few tens of microamperes flow and thus the standby power is very low. When a cell is selected, however, the diodes conduct and provide extra current to help charge stray capacitance and thus reduce propagation delays. This method of power focusing keeps the overall dissipation low and the performance high by using power only where it is needed.

The impact of Isoplanar and Isoplanar II on cell size, illustrated in *Figure 4-5*, has been even greater than on chip size. More recent developments demonstrate even greater reductions. In the 93481 4K Dynamic RAM⁴, for example, the cell size is only 1 square mil. *Figure 4-6* shows this cell schematically and in cross-section. The design uses Isoplanar integrated injection logic (³L)TM technology, which opens up new vistas for innovative designs.




Fig. 4-3. Cutoff Frequency of Isoplanar II Transistors




Fig. 4-4. Typical Memory Cell






Fig. 4-5. Cell Size Evolution



a) Cell Circuit



b) Device Structure

Fig. 4-6. I³L™ Cell used on 93481 4K RAM




Fig. 4-7. Input TTL-to-ECL Translator




Fig. 4-8. Translator Input Characteristic Showing Threshold Break

INPUT CHARACTERISTICS

The decoding logic of bipolar memories uses ECL circuitry since this eliminates any need for gold doping to control storage time, while the relatively small voltage swing of ECL enhances the delay-power product. TTL memories use a TTL-to-ECL converter such as that shown in *Figure 4-7*. When the input signal is LOW, Q2 conducts the current from the current source transistor Q3. As the input signal rises through the 1.5 V level, Q1 collector voltage goes LOW. As the input signal goes through this transition region, there is a slight break in the input current-voltage characteristic, as shown in *Figure 4-8*. This change represents the base current required by Q1 as it turns on. This base current is a fixed amount since Q1 emitter current is fixed by Q3 and R2. Thus as the input voltage continues to rise above this transition region, the input I-V characteristic again has the slope of R1. As the input signal rises above 2.1 V, current from R1 is diverted away from D2; it starts flowing through D3 and the diode string that supplies the bias voltage for Q2 base. Those accustomed to TTL characteristics should note that the point where the input current goes to zero is not the threshold; rather, the threshold is identified by the slight break in the I-V characteristic. A clamping diode is provided on each input to limit undershoot and ringing. It is intended only for transient currents and should not be used for steady-state clamping.

OUTPUT CHARACTERISTICS

The ECL memories have emitter-follower outputs with the same characteristics as ECL logic circuits. To simplify data bussing, no pull-down resistors are used on the chip. TTL memories have either an open collector output or a 3-state output. *Figure 4-9* is a partial schematic of a 3-state output. The Q6 – Q7 Darlington provides the pull-up function for the HIGH state, while Q8 is the pull-down transistor, with Q5 providing current gain. Diode D1 clamps Q8 out of saturation. On some of the later designs, a Schottky diode is used for clamping. The pull-up and pull-down circuits are driven from the complementary outputs of the Q3-Q4 current switch, which in turn is driven by signals from the sense amplifier. In the non-selected mode, the logic of the sense amplifier turns off the pull-down transistor. To achieve the high impedance condition of the 3-state outputs the pull-up circuit is turned off by the Q1-Q2 current switch, which in turn is activated by signals derived from the Chip Select and Write Enable logic.

Diode D2 limits overshoot and ringing, and also protects Q8 from any overvoltage condition on the bus lines. An external pull-up resistor is required for the open collector output to establish the HIGH state voltage. The minimum load resistor value is determined by the current-sinking capability of the output. The maximum value is determined by the leakage currents of OR-wired outputs as well as driven inputs, which must be supplied to hold the outputs at V_{OH} . The upper and lower limits on the pull-up resistor are determined by the following equation.

$$\frac{V_{CC(min)}}{I_{OL} - FO (1.6)} \leq R_L \leq \frac{V_{CC(min)} - V_{OH}}{n (I_{CEX}) + FO (0.04)}$$

R_L is in $k\Omega$

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

I_{CEX} = Memory Output Leakage Current

V_{OH} = Required Output HIGH Level at Output Node

I_{OL} = Output LOW Current




Fig. 4-9. 3-State Output and Simplified Drive Circuitry

Note that the worst-case ac parameter limits shown in the data sheets apply over the recommended operating temperature and supply voltage ranges for the various devices.

Access times of bipolar memories have proven to be quite insensitive to the pattern of stored information. Extensive investigation has shown that variations, if any, in the access time of a particular cell are related only to the status of surrounding cells or to the status of cells in the same row or column. These relationships, which were predictable, can be appreciated by considering the symbolic representations of *Figures 4-10* and *4-11*. In *Figure 4-10*, the central cell abuts eight others and there is always a possibility of crosstalk due to a random defect. The access time of a particular cell can be influenced by cells in the same row or column because of loading effects on the common drivers (see *Figure 4-11*).

From these investigations, there have evolved some very effective ac test patterns in which the access time of each cell is tested as a function of the status of cells in the same row and column and the adjacent corner cells. For an n-bit memory the number of tests is $2n\sqrt{n}$. This method has proven to be fully as effective at detecting out-of-tolerance conditions as the exhaustive method of testing each cell as a function of all other cells in the memory, *i.e.*, N^2 testing, yet consumes an order-of-magnitude less time; this is a very important cost factor in large memories.




Fig. 4-10.




Fig. 4-11.

Read Mode

Output is guaranteed to be valid:

- t_{AA} after last address change
- t_{ACS} after beginning of Chip Select

Output is guaranteed to be inactive (open):

- t_{RCS} after end of Chip Select

WORST CASE MAXIMUM TIMES			
	93410A	93415	F10405
t_{AA}	45 ns	45 ns	15 ns
t_{ACS}	25 ns	35 ns	8 ns
t_{RCS}	25 ns	35 ns	8 ns

TIMING PARAMETERS

Since ROM and PROM parameters are the same as those of a RAM in the Read mode, a discussion of RAM parameters covers all three types. Compared to other technologies (MOS and core) the timing requirements of bipolar RAMs are very simple and can be explained in only a few statements. A RAM can be in either Read or Write mode, determined by the level on the Write Enable input. Usually a LOW level means Write, a HIGH level means Read.

READ MODE

In the Read mode, there are two important system parameters.

- Read Access Time
- Read Recovery Time

Read Access Time

Read Access Time is the time after which RAM data output is guaranteed to be valid. This time is specified as t_{AA} , address access time, and t_{ACS} , chip select access time. When the Address inputs have been stable for the worst-case (longest) value of t_{AA} and Chip Select has been active for the somewhat shorter worst-case value of t_{ACS} , the data outputs are guaranteed to represent the correct information.

Read Recovery Time

After deselect, the RAM outputs require some time to reach the inactive state; this time is called t_{RCS} , chip select recovery time. After the worst-case (longest) value of this time, the outputs are guaranteed to be inactive.


WRITE MODE

In the Write mode (Write Enable active, usually LOW) there are two different and almost independent considerations.

- The information must reliably be written into the addressed location.
- In the process of achieving this, no other locations may be disturbed.

These two considerations put separate constraints on the timing, and obviously both must be met by the system design.

Write Mode



WORST CASE MINIMUM TIMES REQUIRED			
	93410A	93415	F10405
t _W	30 ns	30 ns	8 ns
t _A	40 ns	40 ns	12 ns
t _D	35 ns	35 ns	11 ns
t _{WHD}	5 ns	5 ns	3 ns

Guarantees desired data is written into proper location.

Write Operation

The Write operation occurs during the logic AND condition of Write Enable and Chip Select. Again, Write Enable is usually active LOW and Chip Select is often a multi-input AND gate with some inputs active LOW. This WE•CS condition must last for a minimum length of time, specified as t_W, minimum required write pulse width. It does not matter in which sequence this AND condition is established, whether WE is there first and CS comes later, or vice versa, or whether they arrive or disappear simultaneously. It is the longest value of this minimum required write pulse width that is the critical, worst-case value. Unfortunately, data sheets list it in the Min column.


Backtracking in time from the end of the write pulse, the Address inputs must be stable for t_A and the Data input must be stable for t_D and data must also remain stable for t_{WHD}, data hold time during write, after the end of the write pulse. Obviously the data input may change during the early part of a sufficiently long write pulse. It is the data present during the final t_D of the write pulse that ends up in the addressed cell.

The second important consideration is that no other locations are unintentionally disturbed during the write operation. To guarantee this, the Address inputs must have stabilized t_{WSA}, address write set-up time, before the beginning of the write pulse, and they must remain stable for t_{WHA}, address write hold time after the end of the write pulse. This write pulse is, again, the AND condition of Write Enable and Chip Select.

Write Recovery Time

The Write Recovery Time, t_{WR}, is the period during which the outputs remain deactivated after the end of a write pulse. This recovery time is of no consequence to the system designer since it is shorter than, and hidden in, the address access time of the subsequent read operation.

Write Mode




WORST CASE MINIMUM TIMES REQUIRED			
	93410A	93415	F10405
t _{WSA}	10 ns	10 ns	4 ns
t _{WHA}	5 ns	5 ns	3 ns

Guarantees no other location is disturbed.

RELIABILITY


Accelerated stress testing of Fairchild bipolar memories, both ECL and TTL, totaling more than 12 million device hours in mid 1976, has demonstrated a failure rate of 0.29% per 1000 hours at +175°C. Using the Arrhenius⁵⁻⁷ model assuming an activation energy of 1.1 eV (Figure 4-12), this extrapolates to a failure rate of less than 0.001% per 1000 hours at a junction temperature of +100°C. Experience in large main-frame applications is proving that the predicted low failure rates are being achieved in actual system usage.

Reliability testing started with circuits in the solder-seal ceramic package with side-brazed leads. More recently, Fairchild bipolar memories have been qualified in the glass-seal CERDIP and in the plastic DIP packages. Copies of the latest reliability reports are available from your local Fairchild representative or through Bipolar Memory Marketing, MS 20-1050, 464 Ellis Street, Mountain View, CA 94042.



REFERENCES

1. Peltzer, D., Herndon, B., "Isolation Method Shrinks Bipolar Cell for Fast Dense Memories," Electronics, March 1, 1971.
2. Baker, W., Herndon, W., Longo, T. and Peltzer, D., "Oxide Isolation Brings High Density to Production Bipolar Memories," Electronics, March 29, 1973.
3. Dhaka, V., Muschinske, J. and Owens, W., "Subnanosecond Emitter-Coupled Logic Gate Circuit Using Isoplanar II," IEEE Journal of Solid-State Circuits, Vol. SC-8, No. 5, October 1973.
4. Sander, W. and Early, J., "A 4096 x 1 (1³L) Bipolar Dynamic RAM," ISSCC Digest of Papers, Vol. XIX, 1976.
5. Thomas, R.E., "When is a Life Test Truly Accelerated." Electronic Design, Jan. 6, 1964.
6. Thomas, R.E., Gorton, H. Clay, "Research Toward a Physics of Aging of Electronic Component Parts," Physics of Failure in Electronics, Vol. 2, RADC Series in Reliability, Air Force.
7. Zierdt, C.H., Jr., "Procurement Specification Techniques for High-Reliability Transistors," Bell Telephone Labs, Allentown, Pennsylvania.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 5

- Memory Organization
- Addressing Techniques
- General Timing Considerations
- Interface
- Micro-Control Storage using Read/Write Memory
- Buffer Memories
- Main Memories
- Conclusion
- Reference

Chapter 5

RANDOM ACCESS MEMORIES

A RAM is an array of latches with a common addressing structure for both reading and writing. A Write Enable input defines the mode of operation. In the Write mode, the information at the Data input is written into the latch selected by the address. In the Read mode, the content of the selected latch is fed to the Data output.

All semiconductor memories have non-destructive readout as opposed to the destructive readout of most magnetic core memories. With the exception of the 93481 ${}^3\text{L}^{\text{TM}}$ element, bipolar RAM operation is static, *i.e.*, the information is stored in bistable transistor cells (latches) and requires no refreshing such as required in some popular MOS RAMs using capacitor storage. Data storage in all semiconductor read/write memories is volatile; data can only be stored as long as power is uninterrupted. In contrast, a ROM offers non-volatile storage; data is retained indefinitely, even when power is shut off.

Bipolar memories are an integral part of a large number of digital equipment designs. From a tenuous beginning of 16 bits per package, bipolar RAMs have advanced to 4K bits per package. Performance figures also show an interesting comparison: the 1K TTL RAM, which has been in volume production for several years, has a typical access time of 30 ns versus 25 ns for the early 16-bit device; typical power consumption is 475 mW versus 250 mW. These remarkable advances are the reasons that bipolar memories are so widely accepted by system designers.

MEMORY ORGANIZATION

Memory subsystems are generally identified by number of words, number of bits and function. For example, a 1024 x 16 RAM is a random access read/write memory containing 1024 words of 16 bits each. Semiconductor memory device organizations follow the same rule. Since the advent of LSI allowing densities of hundreds of gates on a chip, most memory devices contain address decoders, output sensing, and various control and buffer/driver functions in addition to the array of storage cells. High density RAM devices tend to be organized n words by one bit to optimize lead usage (see logic symbols on following pages). ROM devices tend toward n words by four or eight bits to reduce cost of truth table changes.

ADDRESSING TECHNIQUES

Addressing (word selection) in a semiconductor memory subsystem consists of two parts. First, a given device or group of devices must be selected; second, a given location in a device or group of devices must be selected. Device selection may be accomplished by linear select using a binary-to- n decoder feeding the chip select function on n chips, or by coincident select using two binary-to- \sqrt{n} decoders and two chip selects on each device. When n is large, linear select requires excessive hardware. For example, if $n = 64$, linear select requires four 1-of-16 decoders and a 1-of-4 decoder, or nine 1-of-8 decoders; whereas coincident selection can be accomplished with two 1-of-8 decoders with final decoding at the two input chip select gates included on the memory devices. Selection of a given location on a chip is accomplished by connecting the binary address lines directly to the chip. In summary, 64 256 x 1 RAMs in a 16K x 1-bit array using coincident selection requires 14 address lines, as follows: eight connected to 2^0 through 2^7 inputs on all chips (using necessary drivers), three feeding a 1-of-8 decoder to the CS_1 inputs, and three feeding a 1-of-8 decoder connected to the CS_2 inputs.

For maximum control, predictability and flexibility, an address counter should have certain characteristics—fully synchronous counting, synchronous parallel entry, a means of eliminating any ambiguity as to its mode of operation, and capability for synchronous expansion. A few examples are the 9316 and the 9LS161 for TTL; examples for ECL are the F10016 and F10136. System designers should also bear in mind that decoder outputs are subject to spikes when the inputs are changed. This can cause momentarily false Address or Chip Select signals. Memory system timing should allow for the specified maximum propagation delays for the decoders involved.

GENERAL TIMING CONSIDERATIONS

The various ac characteristics of memory chips are discussed in the preceding section. These delays, set-up times and hold times must be combined with those of the other logic elements of a memory system to determine the limitations on the basic timing signals. The scratchpad memory shown in *Figure 5-1* offers a simple example for discussion. For the sake of simplicity all of the elements are shown as blocks. Also, in this form, elements from any circuit family can be assumed.

For this discussion, elements of the F10K ECL family are assumed. *Table 5-1* identifies the circuits and lists only the ac parameters that are pertinent to the worst-case timing limits to be explored. The signals in *Figure 5-1* are shown in the timing diagram of *Figure 5-2*, except for the parallel data inputs and mode control signals for the address counter. These are assumed to be in the desired state at time zero. The signals in *Figure 5-2* are listed in the order of occurrence, and the indicated numerical values are cumulative from time zero.




Fig. 5-1. Block Diagram of 64 x 4 ECL Scratchpad Memory

FUNCTIONAL ELEMENT		THROUGHPUT DELAY, ns		SET-UP/HOLD TIMES, ns	
		$t_p(\text{min})$	$t_p(\text{max})$	$t_s(\text{max})$	$t_h(\text{max})$
ADDRESS COUNTER	F10136 HEXADECIMAL	1.3	2.9	—	—
CHIP SELECT DECODER	F10101 QUAD OR/NOR GATE	1.0	2.9	—	—
DATA OUTPUT LATCHES	F10153 QUAD LATCH	1.0	5.4	2.5	1.5
MEMORY CHIPS READ MODE:	F10145A 16 x 4 RAM Address Access	ACCESS TIMES			
		$t_{AA}(\text{min})$ 4.5	$t_{AA}(\text{max})$ 9.0		
	Chip Select Access	$t_{ACS}(\text{min})$ 3.0	$t_{ACS}(\text{max})$ 6.0		
WRITE MODE:	Address Set-up/Hold			t_{WSA} 3.5	t_{WHA} 1.0
	Chip Select Set-up/Hold			t_{WSCS} 0.5	t_{WHCS} 0.5
	Data Set-up*/Hold (*for 4 ns write pulse, t_W)			t_{WSD} 4.5	t_{WHD} -1.0

Table 5-1. Worst-case Parameters for 64 x 4 ECL Scratchpad




Fig. 5-2. Timing Limitations for 64 x 4 Scratchpad

One important assumption is that the Address Clock, the Latch Enable and, in the Write mode, the Write Enable all have the same waveform. This infers that all three signals are derived from the same basic function, which is perhaps the least complicated approach. This commonality also means that factors from both the Read and Write modes play a part in shaping this basic function. These factors become evident by following through the cycles in the timing diagram.

In the Read mode a new address appears at 1.3 to 2.9 ns, corresponding to the delay limits of the F10136 counter. The F10101 gate delay is between 1.0 and 2.9 ns, which thus makes the net Chip Select delay between 2.3 and 5.8 ns. The earliest time that new data can appear is 5.8 ns, determined by the minimum address counter delay plus the minimum address access time of the memory chips. The latest time for new data to appear is also determined by the counter and the address access, amounting to a total of 11.9 ns. The F10153 latch is transparent when the Enable is LOW; it is latched when the Enable goes HIGH. The latch has a maximum set-up time of 2.5 ns from Data to Enable, which means that the Latch Enable signal can go HIGH no earlier than 14.4 ns. Thus, under the commonality assumption, the cycle time can be no less than 14.4 ns for either Read or Write, since the Address Clock and, in the Write mode, the Write Enable go HIGH at that time.

Limitations on the time that the Address Clock/Latch Enable/Write Enable can go LOW are determined in the Write mode, starting from 14.4 ns on the Write Enable and working backwards. The write pulse width requirement of 4 ns means that the Write Enable can go LOW no later than 20.4 ns. The maximum address set-up time (for the F10145A) of 3.5 ns added to the address counter delay of 2.9 ns means that Write Enable must not go LOW before 6.4 ns, to avoid writing into the wrong location. Thus the Address Clock/Latch Enable/Write Enable must go LOW between the times 6.4 and 10.4 ns.

The chart shows that the Data In should be stable no later than 9.9 ns. This is based on the data set-up time of 4.5 ns, which is measured backwards from the end of the write pulse, *i.e.*, from the time Write Enable goes HIGH. It is important to note that on some data sheets the data set-up time is specified with respect to the beginning of the write pulse. In these cases, adding the specified minimum set-up time to the specified minimum write pulse duration will give the correct figure to use for minimum Data In set-up time with respect to the end of the write pulse, regardless of how long the write pulse duration might be in a given application. In this regard the memory behaves like any D-type latch, wherein the D input can change randomly except for a certain period of time (the set-up time) preceding the active edge of the enable.

Referring again to the timing diagram, if the write pulse starts at 6.4 ns the Data In must still be stable from 9.9 ns onward. Note in *Table 5-1* that the data hold time is -1.0 ns, meaning that the data can change 1 ns before the end of the write pulse without affecting the reliability of the Write operation. Accordingly, the timing diagram shows that Data In can change any time after 13.4 ns.

Notice in the Read mode that the data out of the latches is assuredly stable after 17.3 ns. Thus if the basic cycle time is 14.4 ns, this data can be sampled after 2.9 ns of the next cycle. Further, this data remains stable until the Latch Enable next goes LOW, plus 1.0 ns.

At the expense of more complex timing signal generation, shaping the Address Clock, Latch Enable and Write Enable separately can allow faster operation. For example, the second positive-going edge of the Address Clock can occur at 10.6 ns rather than 14.4 ns. The address counter output would then change no sooner than at 11.9 ns, with the Chip Select following no sooner than at 12.9 ns. The minimum delay from Chip Select to Data Out of a memory chip is 3.0 ns. Thus the Data Out could change no sooner than at 15.9 ns, which agrees with the timing requirement shown in *Figure 5-2*. Thus the opportunity exists to reduce the read cycle time by 3.8 ns by offsetting the Latch Enable with respect to the Address Clock. Similarly, in the write mode the Write Enable pulse can begin (go LOW) at 6.4 ns and end at 10.6 ns, which would make the Write Enable coincide with the revised Address Clock. These modifications would naturally have an effect on the timing requirements of the Data In signals and on the sampling window at the latch outputs.

INTERFACE

In most bipolar-memory applications, the devices are combined with other TTL or ECL logic elements into a subsystem such as a CPU buffer controller or other function. The memory device interface is at standard logic levels, and the additional hardware required is usually limited to pull up resistors at the outputs of most TTL memories, and load resistors or termination resistors for the ECL memories.

In some cases, the application may require location of the memory several feet or more away from the other functions in the subsystem. The general subject of data transmission and the effects of cable length and bandwidth on maximum data rates is discussed in the Fairchild Interface Handbook, which also discusses interface elements for TTL. Line drivers and receivers for ECL are discussed in the Fairchild ECL Handbook and subsequent data sheets.

MICRO-CONTROL STORAGE USING READ/WRITE MEMORY

Early in semiconductor memory development, a significant amount of attention was devoted to Read-only memories for micro-control storage. In many cases, difficulties were encountered in developing firmware for new machines. These difficulties involved turnaround time of weeks and months in making firmware changes, with costs ranging from tens to thousands of dollars per change. One solution to these problems is to use RAMs for micro-control storage. Firmware may then be changed almost instantaneously, thus greatly accelerating the development program and eliminating cost and downtime for pattern changes. If desired, conversion from RAM to ROM can be made at the preproduction phase. Availability of 1024-bit bipolar RAMs such as the 93415 and 10415 has prompted designers to consider this approach.

BUFFER MEMORIES

Buffer memories are small to medium memories inserted between I/O interfaces and CPU, between main memory and CPU, or at other locations where fast intermediate storage is required. The availability of 256 and 1024-bit RAM devices has resulted in many bipolar buffer memory designs.

MAIN MEMORIES

Main memories vary from 4K to 16K bits in minicomputers up to 256K or more words in large mainframes. Before the availability of bipolar 1024 RAMs, system designers were limited to low-cost core with 1 to 2 μ s access, expensive core with 400 ns to 1 μ s, or MOS with $>$ 200 ns access. Some n-channel MOS products offer faster access time. Present bipolar RAM technology allows implementing large main memories with 50 to 80 ns worst case maximum access times for the subsystem. A Read-Modify-Write cycle of less than 100 ns is possible.

Typical Applications

Word Expansion


The 93410 may be used in memories requiring expansion of both the number of words and number of bits. A 512 x 2 array and the necessary signal interconnects for accomplishing expansion is shown in *Figure 5-3*. The number of words may be expanded to 4096 by using only one 9321 dual 1-of-4 decoder.

256-Word by 8-Bit Buffer Memory System


A 256-word by 8-bit buffer memory based on the 93410 is shown in *Figure 5-4*. Input and output data latches and a modulo 256 address counter may be implemented with MSI devices such as the 9308 quad latch and 9316 binary counter.

Last In/First Out (LIFO) Push-Down Stack Memory

A Last In/First Out (LIFO) push-down stack memory, 254 words deep by 4-bits wide, is shown in *Figure 5-5*. This synchronous memory system accepts data on four parallel inputs ($I_0 - I_3$) and, controlled by two independent inputs (Read and Write), presents the "youngest" word that has not yet been read on the four outputs ($Q_0 - Q_3$). It also provides status information on four outputs: Full, Almost Full, Empty, Almost Empty.



a. 512-Word by 2-Bit Array



b. 4096-Word Memory Plane

Fig. 5-3. Word Expansion




Fig. 5-4. 256 Word by 8-Bit Buffer Memory System




Fig. 5-5. LIFO Push-Down Stack Memory

Operation is synchronous and edge-triggered on Data as well as Control inputs. It depends on the state of the $I_0 - I_3$, Read and Write inputs, and a setup time (≈ 30 ns) before the rising edge of the clock that should not exceed 15 MHz at 50% duty cycle.

There are four different modes of operation:

$\overline{W} \bullet \overline{R}$ = Write – I is shifted into Q , the old information in Q is shifted into R , the address counter is incremented, and on the next clock Low period, the content of R is written into the new memory location.

$\overline{W} \bullet R$ = Read – Data in the wired-OR D is shifted into Q , the information in R is maintained, the address counter is decremented. If the previous clock cycle had executed a Write instruction, then D is controlled by the register R . If the previous clock cycle had been one of the other three modes, then D is controlled by the memory.

$W \bullet R$ = Read and Write Simultaneously – Input data is shifted into Q ; register R and address counter are maintained.

$\overline{W} \bullet \overline{R}$ = Do Nothing – No change.

The control outputs allow normal computer “handshaking”, and also supply a warning signal one operation in advance.

The synchronous up/down address counter is built as a shift register counter. This is both faster and more economical than using 9366 binary counters. The non-binary count sequence is no drawback in this application, and the sacrifice of two of the 256 states is insignificant.

Bipolar RAM Design Example

The best way to illustrate the ease of design and other advantages of bipolar static RAMs is to give a design example. It is assumed that the designer needs a modular rack-mounted system to cover a broad range of applications. Since all parts of the system—components, architecture, packaging, modularity, testing, etc.—are closely interrelated, they have equal importance and must all be considered. Consequently, for this design, the packaging for example assumes the same importance as the circuit considerations. No part of the design should be treated separately.

Memory Modularity

Basic Memory Cards: (Figure 5-6)

One with 8K words and 8 or 9 bits, *i.e.*, one design with last row not inserted, for 8 bits.

One with 4K words and 8 or 9 bits, *i.e.*, one 8K design may be used with 93L415s for 4K words not inserted and for 8 bits, one row is not inserted.

Basic Memory Module: (Figure 5-7)

- One memory card (basic)
- One address drive card
- One backplane
- Power
- Card cage (rack mount)

Expanded Memory Module: (Figure 5-7)

- Modular from one to eight memory cards
- One address drive card
- One backplane
- Power
- Cables
- Card cage (rack mount)

WORDS/BYTES	WORDS/BITS	CARDS/MODULE	WORDS/BYTES	WORDS/BITS	NO. MODULES
4K x 8/9	4K x 8/9	1/2	64K x 8/9	8K x 16/72	1
-----	4K x 16/18	1	128K x 8/9	16K x 16/72	2
8K x 8/9	8K x 8/9	1	192K x 8/9	24K x 16/72	3
16K x 8/9	8K x 16/18	2	256K x 8/9	32K x 16/72	4
24K x 8/9	8K x 24/27	3	320K x 8/9	40K x 16/72	5
32K x 8/9	8K x 32/36	4	384K x 8/9	48K x 16/72	6
40K x 8/9	8K x 40/45	5	448K x 8/9	56K x 16/72	7
48K x 8/9	8K x 48/54	6	512K x 8/9	64K x 16/72	8
56K x 8/9	8K x 56/63	7			
64K x 8/9	8K x 64/72	8			

Memory Size Range Using Multiple Cards in One Module

Memory Size Range Using Multiple Modules




Fig. 5-6. Memory Board Component Layout




Fig. 5-7. Physical Layout for a Bipolar Memory Module

Packaging system

Memory and Address Boards: Two-sided printed circuit boards with plated holes.

Backplane: A two-sided printed circuit board.

Memory Board Connectors: Conventional pc board connectors which permit wire wrap on the back side. All memory address and control interconnections are directly on the backplane.

Byte-oriented systems: All wiring on the backplane; no wire wrap needed.

Word-oriented systems: The address and control lines remain on the backplane. The data input and data output cables to the computer are brought directly to the pins on the respective memory cards.

Power Distribution: Power conducted along the backplane and distributed to pins on each pc card. Power distribution bars for ground and the one voltage, +5 V, augment the copper on the backplane.

Cooling: Forced air cooling, 400 or more feet per minute flowing between the cards. Stacks of memories up to four deep require about 500 feet per minute.

Card Cage: Available standard catalog-item card guides.

The Basic Memory Card

Figure 5-6 shows the layout of the components on the basic memory card. The contact pins are located on the left. The resistors terminating the input data cables from the computer are in the first component column. Next is a column of IC's with the following functions.

ITEM	NO. PACKAGES	SIGNALS	FIGURE	FUNCTION
9S04	2	A ₀ - A ₉ WE	5-8 5-10	Drive In
93S157	1	D _{OUT1} - D _{OUT3}	5-12	Output Latches
9S04	1	Data Strobe D _{IN1} - D _{IN3}	5-12 5-11	Drive In
9S05	1	D _{OUT1} - D _{OUT3}	5-12	Drive Out
93S157	1	D _{OUT4} - D _{OUT6}	5-12	Output Latches
9S04	1	D _{IN4} - D _{IN9}	5-11	Drive In
9S05	1	D _{OUT4} - D _{OUT9}	5-12	Drive Out
93S157	1	D _{OUT7} - D _{OUT9}	5-12	Output Latches

IC Column 1

ROW	ITEM	SIGNAL COL. 2	SIGNAL COL. 3	FIGURE
Top	9S04	WE	A ₁	} 5-8 } 5-10 } 5-13
		A ₀	A ₃	
		A ₂	A ₅	
		A ₄	A ₇	
		A ₆	A ₉	
		A ₈	--	
Bit 1	93L415	0-1K	1K-2K	5-13
Bit 2	93L415	0-1K	1K-2K	
Bit 3	93L415	0-1K	1K-2K	
Bit 4	93L415	0-1K	1K-2K	
Bit 5	93L415	0-1K	1K-2K	
Bit 6	93L415	0-1K	1K-2K	
Bit 7	93L415	0-1K	1K-2K	
Bit 8	93L415	0-1K	1K-2K	
Bit 9	93L415	0-1K	1K-2K	

IC Columns 2 and 3

The memory columns are organized in pairs. The 9S04 inverters are used at the top to give drive to each pair of columns. The schematic of this drive/fan-out is illustrated in *Figures 5-8* and *5-10*. Since there are six inverters per package and 11 lines to be driven, *i.e.*, A₀ through A₉ plus WE, two 9S04 hex inverter packages are sufficient. The input characteristics of the 93L415 1024-bit RAM are such that two columns represent only 4.1 unit loads for the 18 inputs. The four inverters represent 5 unit loads to the driver.

The same arrangement is used to provide four column pairs. The additional pairs implement memory words as follows:

- Pair #2: 2K-3K and 3K-4K
- Pair #3: 4K-5K and 5K-6K
- Pair #4: 6K-7K and 7K-8K

A 93S138 1-of-8 decoder, located under column 4 of the array, performs the address selection to choose the column representing 1K of the possible 8K words of memory. As illustrated in *Figure 5-9*, the decoder drives each column separately to control chip selection. Addresses A₁₀, A₁₁, and A₁₂ as well as E₁, *i.e.*, memory select, are the inputs controlling the decoder.

When arranged this way, all lines on the memory board are short enough so that terminating resistors and controlled impedance lines are unnecessary. The longest line running from the address drive to the last column is approximately eight inches. The vertical lines driving the array start at row 1, split into a "U" shape and drive two columns with branches about five inches long. The 1-of-8 decoder drive lines vary from the five to eight inches long. TTL system operate satisfactorily in this type of packaging environment.

Memory Module Packing

Figure 5-7 shows one possible layout for a memory module. The backplane on the left is used to connect the address card with one to eight memory cards. For byte-oriented systems, the cables to other equipment are connected to the backplane at one end. The cable termination and fan-out drive circuits are contained on the address and drive board. For word-oriented systems, the address and control lines are routed to one end of the backplane and through the address board to drive the memory cards. However, due to the large number of cables involved, the data input and data output lines should be attached, *i.e.*, wire wrap or other means, directly to the data input and output pins of each memory card. The cards are designed so that termination for data input is on the memory board (*Figure 5-11*) and sufficient drive is provided on the output (*Figure 5-12*). A pair of resistors to +V_{CC} and ground should be used to terminate the data output lines within the receiving equipment.




Fig. 5-8. Address Selection for Bits Within a 1024 RAM




Fig. 5-9. Address Selection Groups of 1024 RAMs




Fig. 5-10. Read/Write Selection




Fig. 5-11. Data Input System




Fig. 5-12. Data Output System




Fig. 5-13. 93S157 as a Pass Through Latch for Data Output System

*100 Ω terminating resistors to ground are assumed on each input

ITEM	*SIGNAL	FIGURE
9S04	A ₀	5-8
	A ₁	
	A ₂	
	A ₃	
	A ₄	
9S04	A ₅	5-8
	A ₆	
	A ₇	
	A ₈	
	A ₉	
9S04	WE	5-10
	WE	
	A ₁₀	
	A ₁₁	
	A ₁₂	
9S04	E ₁	5-9
	DS	

Address Board Components

For tightly packaged systems where the other logic is adjacent to the memory, omit the address card and include the required signal drive and inverters as part of the computer. The memory card design provides great flexibility for integration into other systems. Normal TTL circuit rules apply.

Address Board

The address board is a very simple two-layer pc board. It receives the address and control signals from the equipment attached to the memory and provides the necessary fan-out drive. The inversion function is also performed if required. There are few components and pin connections on the address board. In tightly coupled systems, it may be omitted and the required circuits can be part of the other equipment. In this case, it may be necessary to provide circuits that can drive 10 unit loads plus a terminating resistor mounted on the backplane opposite the input cable end. When using an address board, the longest output line is less than nine inches so no terminating resistors are needed within the memory for a TTL design.

Memory Board Circuits and Layouts

Figures 5-8 through 5-12 are combination circuit and pseudo-physical routing schematics. Figure 5-8 through 5-10 illustrate (on the upper left side) the circuits that can be either on an address board or in attached equipment. The backplane lines for plugging in the eight memory boards are illustrated across the top. An example memory board circuit/routing schematic is shown in each figure along with the relationships of bits and words in the rows and columns. Refer to Figure 5-6 for the memory board layout. The ICs include Schottky TTL types 9S04, 9S05, 93S138, 93S157, and the TTL 1K RAM 93L415. The faster higher powered 93415 or 93415A can be substituted without any electrical design or layout changes. The power supply must be increased and more cooling provided; also memory timing pulses must be adjusted to take advantage of these faster parts.

Figure 5-11 illustrates the data input system. If the cables for word-oriented systems come directly to the memory card, the 100 Ω terminating resistors are used. In byte-oriented systems, these resistors are omitted. The drive circuits for byte-oriented systems may be located either on the address drive board or in the attached equipment. If sufficient fan-out drive is supplied from the equipment and long cables are used, a terminating resistor is placed at the far end of the backplane.

The data output system is shown in Figure 5-12. The 93L415 outputs for each bit are connected together and run to the I_{1x} pin of a 93S157 multiplexer. The multiplexer is connected to provide a pass through latch as shown in Figure 5-13 to permit rapid data access, long data hold time, and to minimize strobe skew. 9S05 drivers with open collectors are provided for output drive so the various bits in a byte-oriented memory can be OR-tied together. A resistor network as illustrated in Figure 5-12 is placed at the receiving end of the output data cables.

Some Interconnection Hints

The dual-in-line package is designed with space to run one pc board conductor between pins. Two-layer printed circuit boards provide for running horizontal connections on the back and vertical connections on the front. This and the regularity of connections in a memory array allow very tight packaging. IC spacing on the memory board can be on a pitch of one inch horizontally and one-half inch vertically, a common industry practice.

Interconnections may be made using straightforward simple wire routings on two-layer boards. Figure 5-14 presents part of the actual layout showing three columns of the array. The connections to the 9S04 address drive are at the top. Ground and +V_{CC} trees are also illustrated; note that one ground and one +V_{CC} line go between each column. It is important that the designer run one line horizontally across the board and attach it through plated holes to +V_{CC} at every other package row. This forms a screen or mesh for power distribution. A similar arrangement should be used for ground.

The vertical lines are routed to pin rows of the DIPs. This provides address, Read/Write and chip selection on the front side of the pc board. The data input and output lines are on the back side along with the V_{CC} and ground cross connections. Appropriate capacitors should be placed between V_{CC} and ground for about every four packages. Normal TTL design rules apply.

Performance Characteristics

The chart below and Figure 5-15 summarize the performance that can be expected from a system using Schottky TTL parts and 60 ns 93L415 1K RAMs. The power dissipation is calculated for worst-case conditions for the Schottky parts and for typical dissipation on the memory parts. This is reasonable, since so many memory parts are used, the averages apply. The timing calculations are made using 2 ns/foot delays for signals on conductors and worst-case Schottky values. The Read and Write cycle times for the 93L415 are assumed to be 60 ns for the example calculations; however the user may specify shorter access times at added cost. To adjust the times shown, a designer may add the nanosecond differences for maximum RAM times or subtract the differences if he uses faster parts.




Fig. 5-14. Memory Column Interconnection System




Fig. 5-15. Timing Example for 93L415 Memory

Minor adjustments in timing may have to be made to accommodate a specific design. Layout dimensions and the minimum and maximum times established for all components will affect the system delays. The time values used in this example take line-length delays and circuit skews into account with appropriate allowance for margins.

CONCLUSION


Smaller die size, increased yields and economical packaging have reduced bipolar 1K RAM costs to the point where bipolar memories have become attractive for some applications reserved, in the past, for slower, lower cost MOS memories. Instead of emphasizing the cost per bit, the designer should look at the total memory system cost and inherent device characteristics when choosing a RAM for a specific application. The chief advantages of bipolar RAMs are outlined below.

- Simple design, construction, testing and field maintenance features of static bipolar TTL memories mean lower total system-lifetime hardware costs.
- Fast static memories greatly ease system interrupt and software storage and access problems as well as enhance system throughput, thus providing system lifetime savings.

REFERENCE

Rice, R., Green, F. and Sander, W., "Design Considerations Leading to the ILLIAC IV Process Element Memory," IEEE Solid-State Circuits Journal, October 1970.





INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 6

- Applications
- 4-Bit Comparator
- Hamming Code Generator/Checker/Corrector
- Encoder/Decoder
- 8-Bit Binary to 3-Digit Decimal Display Decoder
- Programmed Logic Controller
- Address and Word Expansion
- PROM Programming
- Power Switching
- PROM Marking
- References

Chapter 6

PROGRAMMABLE READ ONLY MEMORIES

A Read-Only Memory is a random access memory in which the stored information is fixed and non-volatile. By convention, a semiconductor ROM is a circuit whose stored information is fixed by a masking operation during wafer processing, whereas a PROM is one whose contents are uniquely determined after processing and packaging. A ROM is best suited for systems produced in large volume, where the tooling charge for a unique mask is relatively small on a per-unit basis and is often counterbalanced by the economies of batch processing. PROMs are the best choice in low volume production, in systems having a limited useful life, in short procurement cycle situations and for applications wherein some degree of system tailoring is required for each installation. For developmental and prototype work, wherein design changes are normal occurrences and short turn-around times are essential, PROMs are an obvious choice.

Bipolar ROMs and PROMs offer access times in the 25–50 ns range for TTL and 15–20 ns for ECL, which represent an order of magnitude improvement over equivalent MOS circuits. Historically, MOS ROMs and PROMs have offered greater bit densities than have bipolar circuits. More recently, however, technological advances have placed bipolar densities between those of PMOS and silicon gate NMOS; continuing development promises to narrow the gap even further.

Certain types of MOS PROMs (EPROMs) can be completely erased and reprogrammed but bipolar PROMs cannot. Fairchild bipolar PROMs are manufactured with all bits in the HIGH state. As indicated in *Figure 6-1*, changing a bit from HIGH to LOW consists of steering an applied current from the pertinent output back to the intersection of the word and bit lines for the addressed cell. The current causes the fuse to open, and thus a bit that has been changed to the LOW state cannot be changed back to the HIGH state. Fairchild bipolar PROMs use nichrome fuses, since this material has a long history of usage in microelectronics¹⁻⁴ and a great deal of experience has been gained. The fuse has a notch in the middle to concentrate the energy and assure a wide, clean break.




Fig. 6-1. Programming Current Path

On older data sheets, ROM and PROM outputs were called O_n and were drawn with bubbles to show that the open-collector output pulls LOW and to indicate that an unprogrammed output is HIGH. Since the bars and bubbles are not normally used to convey such a meaning, this publication and all future data sheets describe the outputs as active HIGH, call them O_n and, therefore, show no bubbles. When the terms "0" and "1" are used in coding or describing ROMs and PROMs, positive-true logic is assumed, i.e., a "0" is a LOW and a "1" is a HIGH signal.

APPLICATIONS

ROMs and PROMs are widely used in computers of all sizes. They are finding increased usage in other areas such as peripheral controllers, terminals, instruments and digital controls of all kinds. Specific applications include data and instruction storage in computers, microprogrammed system control storage, look-up and decision tables, and address and priority mapping. Other applications include character/vector generation, encoding/decoding and sequential controllers.

ROMs and PROMs are also finding increased usage as replacements for combinatorial logic, wherein they can replace from two to twenty packages⁵. In this type of service a ROM or PROM is treated as a truth table. For example, a 4K PROM organized as 512 x 8 bits implements the truth table for eight functions of nine variables. As a matter of convenience, the application examples that follow use the PROM part numbers.

4-BIT COMPARATOR

The 93417/93427 1K (256 x 4-bit) memory can readily be used as a 4-bit comparator (*Figure 6-2*). In this example, four of eight address lines are assigned to each of the input variables. Unlike conventional MSI comparators with outputs limited to $A=B$, $A<B$, $A>B$, the four PROM outputs can be programmed for a wide variety of functions. Some of the possible functions are:

- | | |
|--------------------------------|------------------------------|
| 1. $A + B: = n, > n, < n$ | 5. $A \div B: = n, > n, < n$ |
| 2. $A - B: = n, > n, < n$ | 6. $B \div A: = n, > n, < n$ |
| 3. $B - A: = n, > n, < n$ | 7. $n < A < m$ |
| 4. $A \times B: = n, > n, < n$ | 8. $n < B < m$ |

where n and m can be any number or set of numbers and can be assigned different values for each output.

If a 2K (512 x 4-bit) memory (93436/93446) is used, the function can be programmed for two different values or sets of n and m . The desired value or set can then be selected by the A_8 input.




Fig. 6-2. 4-Bit Comparator

HAMMING CODE GENERATOR/CHECKER/CORRECTOR

A PROM can also be efficiently used as a Hamming code generator/checker/corrector. By adding three additional check bits to a 4-bit code, it is possible to detect and correct a single error. A 1K (256 x 4-bit) PROM can be used to generate the three additional bits and to check and correct the 7-bit code (see *Figure 6-3*).

ENCODER/DECODER

A 512 x 8-bit PROM (93438/93448) is used as an encoder/decoder in another simple application illustrated in *Figure 6-4*. Since the ninth address (A_8) is the Decoder/Encoder Select, both functions can be implemented in a single package. Specific applications include emulation, mapping and code conversion.




Fig. 6-3. Hamming Code Generator and Checker/Corrector




Fig. 6-4. Encoder/Decoder

8-BIT BINARY TO 3-DIGIT DECIMAL DISPLAY DECODER

The popular 8-bit microprocessor has created a demand for 8-bit binary-to-decimal display converters, since a 3-digit number is not only easier to read, interpret, and remember than an 8-bit binary word, but also requires less panel space for read-out. ROMs and PROMs are particularly well suited for such code conversion, but a brute-force textbook design would require a 256 x 10 ROM plus three 7-segment decoder/drivers. The circuit in *Figure 6-5* achieves the same result with only a 256 x 4 PROM, three 7-segment decoder/drivers with input latches (9374) and two gate packages.




Fig. 6-5. 8-Bit Binary to 3-Digit Decimal Display Decoder

The total number of required PROM bits is reduced by excluding the least significant bit from the code conversion ($LSB_{in} \equiv LSB_{out}$) and by generating the three possible values of 'hundreds' information (0, 1, 2), according to the small truth table, by combining the 17 input with one PROM output. This reduces the PROM requirement to $128 \times (3+4+1)$ bits. Since a PROM of this size is not commercially available, a 256×4 PROM can be used in a time multiplexed arrangement with the latches at the decoder inputs for demultiplexing the PROM output information.

PROGRAMMED LOGIC CONTROLLER

This easy-to-understand TTL/MSI oriented design for a small dedicated controller is applicable where a minicomputer would be too expensive and a microcomputer would be too slow, too cumbersome to program or too complicated to understand. This concept uses one or two dozen inexpensive TTL/MSI circuits plus one or two PROMs and can implement practically any control function with up to 16 inputs and up to 50 outputs.

A simple open loop controller, as found in every washing machine, is a good beginning. Here a synchronous motor drives a reduction gear, which in turn drives a drum with programming pins or cams that activate the output switches (*Figure 6-6*). The electronic equivalent of this pin-drum controller is shown in *Figure 6-7* where an oscillator (motor) drives a $\div 256$ counter (gearbox) addressing a PROM (drum) with eight outputs. If the objective were to generate eight arbitrarily changing, completely random outputs, the design would stop here. Fortunately the real world does not usually require outputs that change in a completely random fashion. Rather, the requirement is to be able to activate and hold certain outputs (solenoids, valves, lights, etc.) starting at a certain position in the program, and deactivate them later at a different position. For this purpose the PROM represents an overdesign. It is simple to reduce the number of PROM outputs and/or increase the number of system outputs by using additional inexpensive MSI components.




Fig. 6-6. Simple Open-Loop Controller




Fig. 6-7. Programmable Logic Controller, Open Loop

The PROM outputs can be interpreted as addresses and instructions. As shown in the example of *Figure 6-7*, the first four outputs are an address activating, through a 9311 1-of-16 decoder, any one of up to 16 MSI circuits. The remaining four PROM outputs are used as instructions to the selected MSI circuit. Address 15 activates the first 4-bit register, changing its four outputs to the associated 4-bit instruction code coming out of the PROM. Address 14 selects another 4-bit register while address 13 selects a 9334 8-bit addressable latch. The 4-bit instruction determines which output is to be changed and to what level it is to be changed. For an insignificant increase in cost, the number of outputs has been increased from eight to over 64, with the constraint that only one group can be changed simultaneously.

This is still a very unsophisticated open-loop controller. It can be improved by adding a controlled speed reduction, consisting of a presettable counter (*Figure 6-8*). One instruction can change the instruction rate to any one of 16 values, maintaining it there until it is changed again. The real power of this design is shown, however, when a conditional feedback, or – in programming terms – a conditional jump capability is included (*Figure 6-9*). One of the 16 addresses is used to interrogate the status of eight input lines, and the associated instruction defines which input is to be interrogated and which level is the desired one. The subsequent PROM output is then not interpreted as an address/instruction pair, but rather as a program jump address. If the input under test has the expected level (HIGH or LOW), this jump address is loaded into the program counter and the program continues from this new address. If the input under test does not have the expected level, the jump address is ignored and the program continues without a jump.

Obviously this design can be made even more sophisticated by adding arithmetic capabilities, data memory, address stacks, etc., but carrying this too far would defeat the basic advantage of this design, its simplicity and economy. The advantage of this approach over conventional logic implementation lies in the flexibility that it gives to the circuit designer.

The design of a small control system usually starts with a clear knowledge of the number of outputs and inputs required and their electrical characteristics. But, the exact definition of how the control inputs affect the outputs (under all normal and abnormal circumstances) takes most of the time and leads to most of the usual errors. The classical logic design can only start when the system design is finished, and will require extensive changes if the system design is changed due to mistakes or new requirements.

The programmed controller, however, can be designed, constructed and tested as soon as the required inputs and outputs are defined, essentially simultaneous with the detailed systems design. System design, programming, and circuit design can be done in parallel, significantly reducing turn-around time. System changes can be implemented by changing the PROM, and can be tested and verified in hours instead of weeks.

ADDRESS AND WORD EXPANSION

Many PROM applications require expansion of the word length or the number of words. *Figure 6-10* shows the interconnection of two 256 x 4-bit memories to develop a 256 x 8-bit array. Address expansion is shown in *Figure 6-11*, which illustrates the use of two 256 x 4-bit memories to form a 512 x 4-bit array. A 512 x 6-bit array utilizing three 256 x 4-bit devices is shown in *Figure 6-12*. As a final example of the expansion versatility of PROMs, *Figure 6-13* shows how sixteen 512 x 4-bit memories are interconnected to form a 2048 x 16-bit array.




Fig. 6-8. Programmed Logic Controller, Open Loop, Variable Speed




Fig. 6-9. Programmed Logic Controller, Conditional Jump




Fig. 6-10. Word-Size Expansion, 256 x 8-Bit Array




Fig. 6-11. Address Expansion, 512 x 4-Bit Array




Fig. 6-12. 512 x 6-Bit Array




Fig. 6-13. Combined Word and Address Expansion, 2048 x 16-Bit Array Using 512 x 4-Bit PROMs

PROM PROGRAMMING

Fairchild Isoplanar Schottky TTL PROMs are manufactured with all bits in the HIGH state. Any bit can be programmed LOW by following the procedure below and referring to the specifications in *Table 6-1*. When a programming pulse is applied to a bit (output), current is driven into the circuit as shown in *Figure 6-1*. Due to careful device design, almost all of the energy is delivered to the fuse consisting of a notched nichrome link. Minimal losses to leakage paths and intermediate circuits permit the link to open rapidly with a low-energy programming pulse. This in turn enhances reliability. These nichrome fuses actually program on the rise time of the programming pulse which permits reduction in programming pulse width for high-speed low-energy programming.

Programming Procedure (refer to *Table 6-1*)

1. Apply the proper power, $V_{CC} = 5.0\text{ V}$, and ground.
2. Select the word to be programmed by applying the appropriate levels to the Address pins.
3. Select the chip for programming by deselecting it; apply logic "1" (input HIGH) to the active LOW Chip Select input(s) or logic "0" (LOW) to the active HIGH input(s) if present. All PROMs have active LOW CS inputs; only the 93438/93448 have active HIGH CS inputs as well.
4. Apply a 20.5 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), *i.e.*, 2.4 V to 4.0 V. Note that only one output at a time may be programmed.
5. To verify a LOW in the bit just programmed, remove the programming pulse from the output, lower V_{CC} to 4.4 V, and sense the output after applying a logic LOW to the active LOW Chip Select(s) and a logic HIGH to any active HIGH Chip Select(s).
6. Repeat steps 1–5 as necessary for each bit that requires programming.

Although, for convenience, most programming is done by commercially available programmers, the circuit shown in *Figure 6-14* can be used to sequentially program all bits of a given word for up to an 8-output PROM. Selection of the bit patterns to be programmed is made by the bit switches while the address of the word to be selected is selected by the address switches. The contents of the PROM at the address, defined by the address switches, are displayed on the eight FLV117 LEDs until the program switch is depressed. If a bit is a logic HIGH or the chip is deselected, the associated LED is turned on with current supplied by the 390 Ω resistors. If the content of the PROM is a logic LOW and the PROM is enabled, the

PARAMETER	SYMBOL	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
Address Input	V_{IH}	2.4	5.0	5.0	V	Do not leave inputs open
	V_{IL}	0	0	0.4	V	
Chip Select	$\overline{CS}_1, \overline{CS}_2$	2.4	5.0	5.0	V	Either or both
	CS_3, CS_4	0	0	0.4	V	
Programming Voltage Pulse	V_{OP}	20	20.5	21	V	Applied to output to be programmed
Programming Pulse Width	t_{pw}	0.05	0.18	50	ms	
Duty Cycle Programming Pulse			20	20	%	Maximum duty cycle to maintain $T_C < 85^\circ\text{C}$
Programming Pulse Rise Time	t_r	0.5	1.0	3.0	μs	
Number of Required Pulses		1	4	8		
Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V	
Case Temperature	t_c		25	85	$^\circ\text{C}$	
Programming Pulse Current	I_{OP}			100	mA	If pulse generator is used, set current limit to this max value.
Low V_{CC} Read	V_{CC}	4.2	4.4	4.4	V	Programming Read Verify

Table 6-1. Programming Specifications

output is logic LOW turning the LEDs off. The 1N4002s isolate the LEDs from the 20.5 V programming pulse. One-half of a 9024 JK flip-flop is used as a switch debouncer while the other half is the "run" flip-flop. The 9601 is a 10 kHz oscillator. When the program is initiated by depressing the program switch, the first half of the 9024 (switch debouncer) is set and clocks the other half of the 9024 ("run" flip-flop) to the "run" state. This enables the pulse and bit counters to operate and enables the PROM for programming. The pulse counter is preset to 5 to provide the 20% duty factor and the bit counter is preset to 8. To avoid overlap problems between the programming pulse, the chip enable and the scan, the bit counter advances when the pulse counter goes from state 3 to state 4. The bit to be programmed is decoded by the 9301 and wired-OR with the bit switch. The OR gate is a high-voltage driver supplying the drive to the programming transistors. When the last bit has been programmed, the counter presets itself and resets the "run" flip-flop. The programming sequence is now complete for the selected word.

It is often convenient to program PROMs mounted on a circuit board in wired-OR configurations such as the one shown in *Figure 6-13*. The Fairchild devices are particularly convenient for board programming in that only the Chip Select and Output pins need to be accessed to program the part. *Figure 6-15* shows the circuit and procedure for board programming. The programmer is connected to the output bus as shown, while the Chip Selects are driven by a decoder with elevated voltage levels. Thus, all that is required for board programming is the ability to raise V_{CC} , V_{EE} and the Device Select inputs on the decoder 7.6 V above their normal operational levels. The standard 20.5 V programming pulse will now program bits in the PROM having an active LOW Chip Select input of approximately 7.8 V.

POWER SWITCHING


Power dissipation in a bipolar PROM can be reduced by applying power only when the PROM is selected or when the outputs are required to be valid. Some bipolar PROMs have been developed with on-chip power switching circuitry but they are much slower than standard PROMs. An external switching circuit, such as that shown in *Figure 6-16*, provides power switching with little loss in speed.

The switching circuit must be capable of switching the worst-case power supply current of the PROM, have very short switching delays and have a small collector-to-emitter voltage drop V_{CE} . This is important because the power supply voltage at the PROM is reduced by the amount of this voltage drop. A high-speed pnp saturated logic switch, *e.g.*, the 2N5455, and a 100 pF speed-up capacitor provide a switching delay of approximately 10 ns at the V_{CC} pin. Using this circuit, the effective access time, which is the delay between applying the power strobe to the V_{CC} pin and availability of valid data, is approximately 10% greater than the normal address access time t_{AA} .

Conditions during power switching, both on and off, must also be considered. *Figure 6-17* shows the power strobe, V_{CC} and HIGH and LOW output waveforms for an open-collector and a 3-state device. Note the glitch in the HIGH output of both parts during power-up and the exponential rise of the LOW output during power-down. Care should be taken in system design to ensure that transient conditions do not adversely affect other parts of the system.


It is also important to consider the effect of the collector-emitter voltage drop V_{CE} across the switching transistor on PROM performance. Fairchild Isoplanar PROMs are capable of operating over the full commercial range (0° to 75°C) with the standard 5 V \pm 5% power supply reduced by a V_{CE} of 300 mV. Military grade devices operate from 0° to 125°C with the standard 5 V \pm 10% power supply reduced by 300 mV. For operating to -55°C, screened parts or tightened power supply specs are recommended.

The steady state condition must also be considered. In a typical memory array, inputs and/or outputs of several devices are bussed together (see *Figure 6-12*). Therefore, PROMs that are to be used in power-switched arrays should be specified for input and output leakage under power-down conditions, since any leakage in the powered-down devices loads the powered device(s). The allowable leakage is a function of the number of devices bussed together and the drive requirements of the bus. Since manufacturers do not normally specify devices under power-down conditions, customer specifications should reflect the actual system requirements under power-down operation.




- PARTS LIST***
- | Device | Qty |
|---------|-----|
| 9316 | 1 |
| 9310 | 1 |
| 9024 | 1 |
| 9600 | 1 |
| 9601 | 1 |
| 9N32 | 2 |
| FLV117 | 8 |
| 1N4002 | 8 |
| 2N2907A | 8 |
| FD777 | 1 |
| 1N966A | 8 |
| 9301 | 1 |
| ST 9P | 1 |
| ST 8P | 1 |
| SPDT | 1 |
- *All resistors are 0.25W

Fig. 6-14. PROM Programming Circuit



NOTE: All voltage and logic levels must be raised and lowered simultaneously.



Board Programming

- 1) Memories 0 through n are bussed and connected to the programmer as shown.
- 2) On 93417, 93427, 93438, 93448, 93452 and 93453 PROMs, connect either CS₁, or CS₂ to 0 V.
- 3) On 93417, 93427, 93438, 93448, 93452 and 93453 PROMs, connect the other active LOW Chip Select input to the active LOW outputs of a TTL decoder.
- 4) On 93436 and 93446, connect the Chip Select input to the decoder output.
- 5) On 93438 and 93448 PROMs, connect the CS₃ and CS₄ inputs HIGH or leave unconnected.
- 6) To program a bit in one of the PROMs, raise the decoder supply voltages to V_{CC} = 12.6 V and V_{EE} = 7.6 V and select the appropriate device via the Device Select inputs (HIGH = 10.0 V, LOW = 7.6 V).
- 7) Raise the programming voltage to 20.5 V; the one PROM whose active LOW Chip Select input is at ≈ 7.8 V will program; all others will have an active LOW Chip Select input at ≈ 10.6 V and will remain deselected (will not program).
- 8) To verify a HIGH in the bit just programmed, remove the programming pulse and sense the PROM output bus after simultaneously lowering the decoder supplies to V_{CC} = 4.4 V and V_{EE} = 0 V and shifting the decoder address inputs down to their normal levels (HIGH = 2.4 V, LOW = 0.4 V).
- 9) Repeat procedure for other bits following the normal programming sequence.
- 10) To select a different memory on the board change the Device Select inputs.

Fig. 6-15. Board Programming






Fig. 6-16. Power Switching Circuit



93436



93446

Fig. 6-17. Output Waveforms


PROM MARKING

Since PROMs come marked with a device type for the unprogrammed part, it is usually necessary for the user to mark the parts after programming so that he can identify individual patterns. An ordinary pencil works well on the common white ceramic packages but any convenient marking method can be used as long as it is relatively permanent. Fairchild PROMs are marked with device type and date code on the lower 2/3 of the top surface. This leaves the upper 1/3 available for customer marking, which can be performed using a thermosetting ink such as Markem*. The ink can be applied with a stick stamp readily available from many suppliers. Acetone removes illegible or incorrect marks and isopropyl alcohol can be used for clean up. After marking, the packages should be baked for one hour at 150°C to fix the ink.

REFERENCES

1. Barnes, D.E., and Thomas, J.E., "Reliability Assessment of a Semiconductor Memory by Design Analysis," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
2. Eisenberg, P.H., and Nalder, R., "Nichrome Resistors in Programmable Read Only Integrated Circuits," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
3. Mo, R.S., and Gilbert, D.M., "Reliability of NiCr 'fusible link' used in PROMs," Journal of Electrochemical Society, Vol 120, No. 7 (1973), p. 1001.
4. Franklin, P., and Burgess, D., "Reliability Aspects of Nichrome Fusible Link PROMs," IEEE 12th Annual Proceedings on Reliability Physics, (1974).
5. "The New LSI," Electronics, (July 10, 1975).
6. Devaney, J.R., and Sheble III, A.M., "Plasma Etching and Other Problems," IEEE 12th Annual Proceedings on Reliability Physics, (1974).

*Markem Corporation, 150 Congress Street, Keen, NH 03431. Stock numbers 8055521 for cerdip, 8058791 for solderseal (white) ceramic or 805933 for plastic.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 7

- Data Sheets

ECL ISOPLANAR MEMORY F100414

256 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION — The F100414 is a 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has typical access time of 7 ns and is designed for high-speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.


With on-chip voltage and temperature compensation the F100414 is compatible with the F100K and F95K series of ECL Logic. The device is packaged in the hermetic ceramic 16-pin Dual In-line Package. It is also available in either a 16-pin or 24-pin flatpak. The device is specified for operation over the temperature range 0°C to 85°C.

- VERY HIGH SPEED
- COMPATIBLE WITH F100K and F95K ECL LOGIC
- READ ACCESS TIME — 7 ns TYP
- CHIP SELECT ACCESS TIME — 4 ns TYP
- POWER DISSIPATION — 1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED — 256 WORDS X 1 BIT


PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ — A ₇	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
\overline{WE}	Write Enable Input

LOGIC DIAGRAM




LOGIC SYMBOL



CONNECTION DIAGRAM


24-PIN FLATPAK (TOP VIEW)



NOTE: NC—No Connection

CONNECTION DIAGRAM

DIP (TOP VIEW)



NOTE:

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ECL ISOPLANAR MEMORY • F100414

FUNCTIONAL DESCRIPTION — The F100414 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address A_0 through A_7 .

The active LOW chip select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the F100170 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} . With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F100414 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE 1 — TRUTH TABLE

INPUT					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}		
X	X	H*	X	X		
L	L	L	L	L	L	WRITE "0"
L	L	L	L	H	L	WRITE "1"
L	L	L	H	X	D_{OUT}	READ

NOTE:
 L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal Values)
 X = Don't Care

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGE

SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE (T_A) (NOTE 4)
MIN	TYP	MAX	
-5.7 V	-4.5 V	-4.2 V	0°C to +85°C

DC CHARACTERISTICS: $V_{EE} = -4.5$ V, $V_{CC} = \text{GND}$, $T_A = 0^\circ\text{C}$ to 85°C , output load $50\ \Omega$ to -2.0 V

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		B	TYP (Note 3)	A			
V_{OH}	Output HIGH Voltage	-1025	-955	-880	mV	$V_{IN} = V_{IHA}$ or V_{ILB} $V_{IN} = V_{IHB}$ or V_{ILA}	Loading is 50 Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1810	-1715	-1620	mV		
V_{OHC}	Output HIGH Voltage	-1035			mV		
V_{OLC}	Output LOW Voltage			-1610	mV		
V_{IH}	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IHA}$	
I_{IL}	Input LOW Current, \overline{CS} All others	0.5 -50		170	μA	$V_{IN} = V_{ILB}$	
I_{EE}	Power Supply Current	-140	-100		mA	All inputs and output open	

FAIRCHILD ECL ISOPLANAR MEMORY • F100414


PRELIMINARY AC CHARACTERISTICS: $V_{EE} = 4.5 \text{ V} \pm 5\%$; Output Load = 50Ω And 10 pF to -2.0 V , $T_A 0^\circ \text{C}$ to 85°C (Note 4)

SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX LIMIT	UNITS	CONDITIONS
READ MODE						
t_{ACS}	Chip Select Access Time		4	6	ns	Fig. 1a & b Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH}). Note 5.
t_{RCS}	Chip Select Recovery Time		4	6	ns	
t_{AA}	Address Access Time		7	10	ns	
WRITE MODE						
t_W	Write Pulse Width	7	5		ns	$t_{WSA} = 1 \text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	1	0		ns	
t_{WHD}	Data Hold Time After Write	2	0		ns	$t_W = 7 \text{ ns}$ Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WSA}	Address Set-up Time	1	0		ns	
t_{WHA}	Address Hold Time	2	0		ns	
t_{WSCS}	Chip Select Set-up Time	1	0		ns	
t_{WHCS}	Chip Select Hold Time	2	0		ns	
t_{WS}	Write Disable Time		4	8	ns	
t_{WR}	Write Recovery Time		5	10	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		3		ns	Measured between 20% & 80% points. (Fig. 1a)
t_f	Output Fall Time		3		ns	
CAPACITANCE						
C_{IN}	Input Lead Capacitance		4		pF	Measured with a Pulse Technique
C_{OUT}	Output Lead Capacitance		7		pF	


- NOTES:**
- Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
 - The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 - Typical values are at $V_{EE} = -4.5 \text{ V}$, $T_A = 25^\circ \text{C}$ and maximum loading.
 - The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
 - The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
 - DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 10 \text{ pF}$ including Jig and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE




Fig. 2

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

4096 WORD X N-BIT SYSTEM




Fig. 3.

ECL ISOPLANAR MEMORY F100415

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL

DESCRIPTION — The F100415 is a 1024-bit Read/Write Random Access Memory organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device is specified with a maximum read cycle time of 20 ns over the commercial temperature and voltage range.





With on-chip voltage and temperature compensation, this memory is compatible with the F100K and F95K Series of ECL logic. Other features include full address decoding on chip, separate Data In and non-inverting Data Out lines, and an active LOW Chip Select input.

The F100415 is packaged in a hermetic ceramic 16-pin dual in-line package. It is also available in either a 16-pin or 24-pin flatpak. The device is specified for operation over the 0°C to 85°C temperature range.

- COMPATIBLE WITH F100K AND F95K ECL LOGIC
- MAXIMUM ACCESS TIME: 20 ns OVER TEMPERATURE
- OPEN EMITTER OUTPUTS FOR EASE OF MEMORY EXPANSION
- ORGANIZATION — 1024 WORDS X 1 BIT
- POWER DISSIPATION: 0.5 mW/BIT

PIN NAMES

\overline{CS}	Chip Select Input
A ₀ -A ₉	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable Input



FAIRCHILD ECL ISOPLANAR MEMORY • F100415

FUNCTIONAL DESCRIPTION — The F100415 is a fully decoded 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A_0 through A_9 . One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select (\overline{CS}) from the address without increasing address access time. The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held LOW, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F100415 to allow maximum flexibility in output connection. In many applications it is desirable to tie the outputs of several F100415 together to allow easy expansion. In other applications the wired-OR is not used. In either case an external 50 Ω pull down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when reading a logic "0".

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

TABLE 1 — TRUTH TABLE

\overline{CS}	INPUTS			OUTPUT	MODE
	\overline{WE}	D_{IN}	OPEN EMITTER		
H	X	X	L	NOT SELECTED	
L	L	L	L	WRITE "0"	
L	L	H	L	WRITE "1"	
L	H	X	D_{OUT}	READ	

L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal values)
 X = Don't Care

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE (T_A) (NOTE 4)
MIN	TYP	MAX	
-5.7 V	-4.5 V	-4.2 V	0°C to 85°C

DC CHARACTERISTICS: $V_{EE} = -4.5V$, $V_{CC} = GND$, $T_A = 0^\circ C$ to 85°C (Note 4)

SYMBOL	CHARACTERISTIC	LIMITS (Note 6)			UNITS	CONDITIONS
		B	TYP (Note 3)	A		
V_{OH}	Output Voltage HIGH	-1025	-955	-880	mV	$V_{IN} = V_{IH}$ or V_{ILB} Loading is 50 Ω to -2.0 V
V_{OL}	Output Voltage LOW	-1810	-1715	-1620	mV	
V_{OHC}	Output Voltage HIGH	-1035			mV	
V_{OLC}	Output Voltage LOW			-1610	mV	
V_{IH}	Input Voltage HIGH	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input Voltage LOW	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I_{IH}	Input Current HIGH			220	μA	$V_{IN} = V_{IH}$
I_{IL}	Input Current LOW, \overline{CS} All others	0.5 -50		170	μA	$V_{IN} = V_{ILB}$
I_{EE}	Power Supply Current	-150	-105		mA	All Inputs and Output open

NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -4.5 V$, $T_A = 25^\circ C$ and maximum loading.
4. The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.




FAIRCHILD ECL ISOPLANAR MEMORY • F100415

AC CHARACTERISTICS: $V_{EE} = -4.5 \text{ V} \pm 5\%$, $T_A = 0^\circ\text{C}$ to 85°C , $V_{CC} = \text{GND}$, output load = 50Ω and 30 pF to -2.0 V


SYMBOL	PARAMETER	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
t_{ACS}	Chip Select Access Time		5	8	ns	Fig 1a and 1b measured at 50% of input to valid output (V_{ILA} for V_{OL} or V_{IHB} or V_{OH})
t_{RCS}	Chip Select Recovery Time		5	8	ns	
t_{AA}	Address Access Time		13	20	ns	
t_W	Write Pulse Width (to Guarantee writing)	14	9		ns	$t_{WSA} = 5 \text{ ns}$
t_{WSD}	Data Sep-up Time Prior to Write	4	0		ns	
t_{WHD}	Data Hold Time After Write	4	0		ns	$t_W = 14 \text{ ns}$
t_{WSA}	Address Set-up Time Prior to Write	5	3		ns	
t_{WHA}	Address Hold Time After Write	3	0		ns	Fig. 2 measured at 50% of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WSCS}	Chip Select Set-up Time Prior to Write	4	0		ns	
t_{WHCS}	Chip Select Hold Time After Write	4	0		ns	
t_{WS}	Write Disable Time		5	10	ns	
t_{WR}	Write Recovery Time		7	15	ns	
t_r	Output Rise Time		5		ns	Measured between 20% and 80% points. (Fig. 1a)
t_f	Output Fall Time		5		ns	
C_{IN}	Input Pin Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7	8	pF	

AC TEST LOAD AND WAVE FORMS

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels

$C_L = 30 \text{ pF}$ including Jig and Stray Capacitance

$R_T = 50 \Omega$ Termination of Scope

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE





Fig. 2

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

APPLICATIONS



4096-WORD X 1-BIT SYSTEM

Fig. 3

ECL ISOPLANAR MEMORY F100416

256 × 4 - BIT PROGRAMMABLE READ ONLY MEMORY


FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL

DESCRIPTION—The F100416 is a fully decoded high-speed 1024-bit field Programmable Read Only Memory, organized 256 words by four bits. The 100416 is voltage and temperature compensated and compatible with the F100K family. The device is enabled when \overline{CS} is LOW. Prior to programming, all outputs are active HIGH in the enabled state. Programmed bits will furnish LOW levels at corresponding outputs. When the device is disabled (\overline{CS} is HIGH) all outputs are forced LOW.



- **ADVANCED ISOPLANAR PROCESS**
- **FAST ADDRESS ACCESS TIME**—11 ns TYP
- **ORGANIZATION**—256 WORDS X 4 BITS
- **COMPATIBLE WITH F100K AND 95K ECL LOGIC**
- **CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION**
- **OPEN EMITTER OUTPUTS FOR MEMORY EXPANSION**
- **STANDARD 16-PIN DUAL IN-LINE PACKAGE**
- **FULL ADDRESS DECODING ON CHIP**

PIN NAMES

\overline{CS} Chip Select Input
 A₀ to A₇ Address Inputs
 O₁ to O₄ Data Outputs



$V_{CP} = \text{GND}$ (Read only) = Pin 1
 $V_{CP} = +12 \text{ V}$ (Programming only) = Pin 1
 $V_{CC} = \text{GND}$ = Pin 16
 $V_{EE} = \text{Pin 8}$



ECL ISOPLANAR MEMORY • F100416

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V _{EE})			AMBIENT TEMPERATURE (T _A) (Note 4)
MIN	TYP	MAX	
-4.8 V	-4.5 V	-4.2 V	-30°C to 85°C

DC CHARACTERISTICS: V_{EE} = -4.5V, V_{CC} = GND, T_A = 0°C to +85°C (Note 4); Output Load = 50 Ω to -2.0V

SYMBOL	CHARACTERISTIC	LIMITS (Note 6)			UNITS	CONDITIONS
		B	TYP (Note 3)	A		
V _{OH}	Output Voltage HIGH	-1025	-955	-880	mV	V _{IN} = V _{IHA} or V _{ILB}
V _{OL}	Output Voltage LOW	-1810	-1705	-1620	mV	Loading is
V _{OHC}	Output Voltage HIGH	-1035			mV	V _{IN} = V _{IHB} or V _{ILA} 50 Ω to -2.0 V
V _{OLC}	Output Voltage LOW			-1610	mV	
V _{IH}	Input Voltage HIGH	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input Voltage LOW	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I _{IH}	Input Current HIGH			200	μA	V _{IN} = V _{IHA}
I _{IL}	Input Current LOW, \overline{CS}	0.5		130	μA	V _{IN} = V _{ILB}
I _{EE}	Power Supply Current	-150	-115		mA	All Inputs and Outputs open

NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at V_{EE} = -4.5 V, T_A = 25°C and maximum loading.
4. The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC CHARACTERISTICS: V_{EE} = -4.5 V ± 0.3 V, Output Load 50 Ω to -2.0 V, T_A = -30°C to +85°C

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP (NOTE 3)	MAX		
t _{AA}	Address Access Time		11	20	ns	Measured at 50% Points of both Input and Output
t _{ACS}	Chip Select Access Time		4	8	ns	Measured at 50% Points of both Input and Output

PROGRAMMING SPECIFICATIONS

A. PROGRAMMING PULSE SEQUENCE

V_{CC} = PIN 16 = GND

V_T = -2.0 V (Termination Voltage)

V_{EE} = PIN 8 = -5.2 V ± 5%




TABLE 1

INPUTS	PROGRAM		VERIFY	
	V _{IH}	V _{IL}	V _{IH}	V _{IL}
X Address Pins (2,3,4,5,6)	0.00 V - 0.1 V	-3.00 V ± 0.1 V	-0.87 V ± 0.1 V	-1.75 V ± 0.1 V
Y Address Pins (7,9,10)	-0.87 V ± 0.1 V	-1.75 V ± 0.1 V	-0.87 V ± 0.1 V	-1.75 V ± 0.1 V
Chip Select CS Pin 13			-0.87 V ± 0.1 V	-1.75 V ± 0.1 V

B. PROGRAMMING PROCEDURE

(Refer to Figure 1 and Table 1)

- Apply power to the part: V_{CC} = Pin 16 = GND; V_{EE} = Pin 8 = -5.2 V ± 5%
- Terminate all outputs (Pins 11, 12, 14 and 15) with 5 kΩ resistors to V_T = -2.0 V; NOTE: All input pins, including \overline{CS} , have internal 50 kΩ pull-down resistors to V_{EE}.
- Select the word to be programmed by applying the appropriate voltage levels, as shown in the "Program" column of Table 1, to the address Pins (2,3,4,5,6,7,9 and 10).
- After the address levels are set raise V_{CP} = Pin 1 from 0 V to +11.5 V ± 0.3 V.
- After V_{CP} has reached its HIGH level select the bit to be programmed by applying a HIGH level of +3.00 V ± 0.12 V to the output associated with it, i.e., Pins (11, 12, 14 or 15). Only one bit (output) at a time may be selected for programming. Uncommitted outputs are terminated as outlined in 2.
- After the HIGH level (+3.00 V) has been established at the selected output pin, source a current of -40 mA ± 4 mA out of the Chip Select input (Pin 13) to program the selected bit; this applied current pulse which is 100 μs wide and has an approximate risetime of 1 μs is to be furnished by a current sink which clamps at V_{CLAMP} = -5.9 V.
- To verify a LOW in the bit just programmed follow this sequence:
 - Remove current pulse from \overline{CS} pin.
 - Remove applied voltage from selected output pin.
 - Lower V_{CP} from "HIGH Level" to GND.
 - Keep same address but change its levels to normal ECL levels as outlined in the verify column of Table 1.
 - Enable the chip by applying a LOW level (V_{IL}) to \overline{CS} (Pin 13), or leave it open.
 - Sense the level at the selected output pin; a LOW level indicates successful programming whereas a HIGH level is a fail indication; in the latter case reprogramming of the bit can be attempted.
- To program other bits in the memory repeat steps 3 through 7.

ECL ISOPLANAR MEMORY F100422

256 × 4 FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL





GENERAL DESCRIPTION—The F100422 is a 1024-bit Read/Write Random Access Memory, organized 256 words by four bits per word. It has a maximum read access time of 10 ns and is designed for high-speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip and has separate Data In and non-inverted Data Out lines. Four active LOW Block Select lines are provided to select each block independently.

The F100422 is compatible with the F100K and F95K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. The device is packaged in a hermetic 24-pin dual in-line or 24-pin flatpak package and specified for operation over the temperature range of 0°C to 85°C.

- **VERY HIGH SPEED**
- **COMPATIBLE WITH F100K AND F95K ECL LOGIC**
- **READ ACCESS TIME — 10 ns MAX**
- **POWER DISSIPATION — 800 mW TYPICAL**
- **FOUR BLOCKS CAN BE INDEPENDENTLY SELECTED**
- **ORGANIZED 256 WORDS x 4 BITS**

PIN NAMES

BS ₁ - BS ₄	Block Select Inputs
A ₀ - A ₇	Address Inputs
D ₁ - D ₄	Data Inputs
O ₁ - O ₄	Data Outputs
WE	Write Enable Input



ECL ISOPLANAR MEMORY F100470

4096 x 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL

DESCRIPTION—The F100470 is a 4096-bit Read/Write Random Access Memory organized 4096 words by one bit per word. Designed for high-speed scratchpad, control and buffer storage applications. The device is specified with a typical read cycle time of 25 ns.

With on-chip voltage and temperature compensation, this memory is compatible with the F100K and F95K Series of ECL logic.


Other features include full address decoding on chip, separate Data In and non-inverting Data Out lines, and an active LOW Chip Select input.

The F100470 is packaged in a hermetic ceramic 18-pin dual in-line package and is specified for operation over the 0°C to 85°C temperature range.

- COMPATIBLE WITH F100K and F95K ECL LOGIC
- TYPICAL ACCESS TIME 25 ns
- OPEN EMITTER OUTPUTS FOR EASE OF MEMORY EXPANSION
- ORGANIZED—4096 WORDS X 1 BIT
- POWER DISSIPATION OF 0.20 mW/BIT


PIN NAMES

\overline{CS}	Chip Select Input
A ₀ to A ₁₁	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
\overline{WE}	Write Enable Input




V_{CC} = Pin 18
GND = Pin 9

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FAIRCHILD ECL ISOPLANAR MEMORY • F100470

FUNCTIONAL DESCRIPTION — The F100470 is a fully decoded 4096-bit Read/Write Random Access Memory organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A_0 to A_{11} . One Chip Select input is provided for memory array expansion up to 8196 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select (\overline{CS}) from the address without increasing address access time. The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held LOW, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F100470 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100470 can be tied together. In other applications the wired-OR is not used. In either case an external 50 Ω pull down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

TABLE 1 – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	OPEN EMITTER	
H	X	X	L	NOT SELECTED
L	L	L	L	WRITE "0"
L	L	H	L	WRITE "1"
L	H	X	D_{OUT}	READ

L = LOW Voltage Levels = -1.7 V
H = HIGH Voltage Levels = -0.9 V
(Nominal values)
X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE (T_A) (NOTE 4)
MIN	TYP	MAX	
-5.7 V	-4.5 V	-4.2 V	0°C to 85°C

DC CHARACTERISTICS: $V_{EE} = -4.5$ V, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ (Note 4)

SYMBOL	CHARACTERISTIC	LIMITS (Note 6)			UNITS	CONDITIONS
		B	TYP (Note 3)	A		
V_{OH}	Output Voltage HIGH	-1025	-955	-880	mV	Loading is 50 Ω to -2.0 V
V_{OL}	Output Voltage LOW	-1810	-1715	-1620	mV	
V_{OHC}	Output Voltage HIGH	-1035			mV	
V_{OLC}	Output Voltage LOW			-1610	mV	
V_{IH}	Input Voltage HIGH	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input Voltage LOW	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I_{IH}	Input Current HIGH			220	μA	$V_{IN} = V_{IHA}$
I_{IL}	Input Current LOW, \overline{CS} All others	0.5 -50		170	μA	$V_{IN} = V_{ILB}$
I_{EE}	Power Supply Current	-195	-160		mA	All Inputs and Output open

FAIRCHILD ECL ISOPLANAR MEMORY • F100470

AC CHARACTERISTICS: $V_{EE} = -4.5 \text{ V} \pm 5\%$, $T_A = 0^\circ\text{C}$ to 85°C , Output Load = 50Ω , 30 pF to -2.0 V


SYMBOL	PARAMETER	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
t_{ACS}	Chip Select Access Time		10	15	ns	Fig 1a and 1b measured at 50% of input to valid output (V_{ILA} for V_{OL} or V_{IHB} or V_{OH})
t_{RCS}	Chip Select Recovery Time		10	15	ns	
t_{AA}	Address Access Time		25	35	ns	
t_W	Write Pulse Width (to Guarantee writing)	25	18		ns	Fig. 2 measured at 50% of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WSD}	Data Set-up Time Prior to Write	5	1		ns	
t_{WHD}	Data Hold Time After Write	5	1		ns	
t_{WSA}	Address Set-up Time Prior to Write		5		ns	
t_{WHA}	Address Hold Time After Write	5	1		ns	
t_{WSCS}	Chip Select Set-up Time Prior to Write	5	1		ns	
t_{WHCS}	Chip Select Hold Time After Write	5	1		ns	
t_{WS}	Write Disable Time		7	15	ns	
t_{WR}	Write Recovery Time		10	20	ns	
t_r	Output Rise Time		5		ns	
t_f	Output Fall Time		5		ns	
C_{IN}	Input Pin Capacitance		4		pF	Measure with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7		pF	

NOTES:


- Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{EE} = -4.5 \text{ V}$, $T_A = 25^\circ\text{C}$ and maximum loading.
- The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = $50^\circ\text{C}/\text{Watt}$ for ceramic DIP; $65^\circ\text{C}/\text{Watt}$ for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = $90^\circ\text{C}/\text{Watt}$ for ceramic DIP; $110^\circ\text{C}/\text{Watt}$ for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{Watt}$ for ceramic and plastic DIPs; $10^\circ\text{C}/\text{Watt}$ for Flatpak.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels

$C_L = 30 \text{ pF}$ including Jig and Stray Capacitance

$R_T = 50 \Omega$ Termination of Scope

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE




Fig. 2

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

ECL ISOPLANAR MEMORY F10145A

16 × 4 REGISTER FILE (RAM)

FAIRCHILD VOLTAGE COMPENSATED ECL



GENERAL DESCRIPTION—The F10145A is a high-speed 64-bit Random Access Memory organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exits in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

- READ ACCESS TIME—7 ns TYP
- 50 k Ω INPUT PULL-DOWN RESISTORS
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- CHIP SELECT ACCESS TIME—4 ns TYP
- VOLTAGE COMPENSATED, INSENSITIVE TO POWER SUPPLY VARIATIONS
- FULLY COMPATIBLE WITH ALL 10,000 SERIES ECL

PIN NAMES

\overline{CS}	Chip Select
A_0 — A_3	Address Lines
D_0 — D_3	Data Input Lines
\overline{WE}	Write Enable
Q_0 — Q_3	Data Output Lines



FAIRCHILD ECL ISOPLANAR MEMORY • F10145A

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V _{EE})			AMBIENT TEMPERATURE
MIN	TYP	MAX	
-5.46 V	-5.2 V	-4.94 V	Note 4 0°C to +75°C

DC CHARACTERISTICS: V_{EE} = -5.2 V, V_{CC} = GND (Notes 1-4)

SYMBOL	CHARACTERISTIC	LIMITS (Note 6)			UNITS	T _A (Note 4)	CONDITIONS
		B	TYP	A			
V _{OH}	Output Voltage HIGH	-1000		-840	mV	0°C	V _{IN} = V _{IHA} or V _{ILB} Loading is 50 Ω to -2.0 V
		-960		-810		+25°C	
		-900		-720		+75°C	
V _{OL}	Output Voltage LOW	-1870		-1665	mV	0°C	
		-1850		-1650		+25°C	
		-1830		-1625		+75°C	
V _{OHC}	Output Voltage HIGH	-1020			mV	0°C	V _{IN} = V _{IHB} or V _{ILA}
		-980				+25°C	
		-920				+75°C	
V _{OLC}	Output Voltage LOW			-1645	mV	0°C	
				-1630		+25°C	
				-1605		+75°C	
V _{IH}	Input Voltage HIGH	-1145		-840	mV	0°C	Guaranteed Input Voltage HIGH for All Inputs
		-1105		-810		+25°C	
		-1045		-720		+75°C	
V _{IL}	Input Voltage LOW	-1870		-1490	mV	0°C	Guaranteed Input Voltage LOW for All Inputs
		-1850		-1475		+25°C	
		-1830		-1450		+75°C	
I _{IH}	Input Current HIGH			200	μA	+25°C	V _{IN} = V _{IHA}
	\overline{CS} , A ₀ —A ₃	200					
	\overline{WE} , D ₀ —D ₃	220					
I _{IL}	Input Current LOW	0.5			μA	+25°C	V _{IN} = V _{ILB}
I _{EE}	Power Supply Current	-150	-100		mA	+25°C	Inputs and Output Open

FAIRCHILD ECL ISOPLANAR MEMORY • F10145A

AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ \text{C}$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		B	TYP	A		
tACS tRCS tAA	Access/Recovery Times					Figures 1, 3
	Chip Select Access	3.0	4.5	6.0	ns	
	Chip Select Recovery	3.0	4.5	6.0	ns	
	Address Access	4.5	6.5	9.0	ns	
tWSD tWSCS tWSA tWHD tWHCS tWHA	Write Times					Figures 1, 2a
	Set-Up					
	Data	4.5	3.0		ns	
	Chip Select	4.5	2.5		ns	
	Address	3.5	1.5		ns	
	Hold					
	Data	-1.0	-2.5		ns	
Chip Select	0.5	0.0		ns		
Address	1.0	-1.0		ns		
tWR	Write Recovery Time	3.0	4.5	6.0	ns	Figures 1, 3
tWS	Write Disable Time	3.0	4.5	6.0	ns	
tW	Write Pulse Width, Min	4.0	2.5		ns	Figures 1, 2a
tCS	Chip Select Pulse Width, Min	4.0	2.5		ns	Figures 1, 2b
tCSD tCSW tCSA	Select Times					
	Set-Up					
	Data	4.5	3.0		ns	
	Write Enable	4.5	2.5		ns	
	Address	3.5	1.5		ns	
	Hold					
Data	-1.0	-2.5		ns		
tCHD	Write Enable	0.5	0.0		ns	
tCHW	Address	1.0	-1.0		ns	
tCHA						
tTLH tTHL	Transition Times					Figures 1, 3
	20% to 80%	1.5	2.5	3.9	ns	
	80% to 20%	1.5	2.5	3.9	ns	



NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ \text{C}$ and maximum loading.
4. The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

SWITCHING CIRCUIT AND WAVEFORMS


Fig. 1




L_1 and L_2 = equal length 50 Ω impedance lines
 R_T = 50 Ω termination of scope
 C_L = Jig and stray capacitance $\leq 5.0 \text{ pF}$
 Decoupling 0.1 μF from gnd to V_{EE} and V_{CC}
 $V_{CC1} = V_{CC2} = 2.0 \text{ V}$
 $V_{EE} = -3.2 \text{ V}$
 Open input = LOW

Fig. 2. WRITE MODES


2a. WRITE ENABLE STROBE




2b. CHIP SELECT STROBE



CHIP SELECT SET-UP AND HOLD TIMES




WRITE ENABLE SET-UP AND HOLD TIMES, \overline{CS} PULSE WIDTH²




WAVEFORMS (Cont'd)

Fig. 3. READ MODES


ADDRESS INPUT TO DATA OUTPUT ($\overline{WE} = \text{HIGH}, \overline{CS} = \text{LOW}$)



CHIP SELECT INPUT TO DATA OUTPUT ($\overline{WE} = \text{HIGH}$)



WRITE ENABLE INPUT TO DATA OUTPUT ($\overline{CS} = \text{LOW}$)



ECL ISOPLANAR MEMORY F10405

128×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION - The F10405 is a 128-bit Read/Write Random Access Memory, organized 128 words by one bit. It has typical access time of 12 ns and is designed for high-speed scratch pad, control and buffer storage applications. It is fully compatible with F10K voltage compensated ECL and is usable with fully compensated F95K ECL and uncompensated 10,000 ECL.

The F10405 has full address decoding on chip, separate Data In and non-inverted Data Out lines and three active LOW Chip Select lines.


The F10405 is packaged in the hermetic ceramic 16-pin dual in-line package and specified for operation over the temperature range 0°C to 75°C.

- FULLY COMPATIBLE WITH F10K ECL
- READ ACCESS TIME - 12 ns TYP
- 50 kΩ INPUT PULL DOWN RESISTORS ON CHIP SELECT
- USABLE WITH F95K AND UNCOMPENSATED 10,000 ECL
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- CHIP SELECT ACCESS TIME - 5 ns TYP


PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
$A_0 - A_6$	Address Inputs
D_{IN}	Data Input
D_{OUT}	Data Output
WE	Write Enable Input

LOGIC DIAGRAM




LOGIC SYMBOL



V_{CC} = GND (Pins 1 and 16)
 V_{EE} = -5.2 V (Pin 8)

CONNECTION DIAGRAM DIP (TOP VIEW)



FAIRCHILD ECL ISOPLANAR MEMORY • F10405

FUNCTIONAL DESCRIPTION — The F10405 is a fully decoded read/write random access ECL memory, organized 128 words by one bit. The desired word is selected by a 7-bit address (A_0 through A_6).

The Chip Selects and Write Enable are active LOW. Three Chip Selects are provided for memory expansion. This permits memory array expansion up to 1024 words with the 9538 decoder. For larger memories, the third Chip Select line permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 12). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To Read, \overline{WE} is held HIGH, and the chip is selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10405 to allow maximum flexibility in output wired-OR connections for memory expansion.

A write operation may be performed with the write pulse applied to one of the Chip Select inputs. The two other Chip Selects and the Write Enable must be LOW.

TABLE 1 — TRUTH TABLE

INPUT					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}		
X	X	H*	X	X	L	NOT SELECTED
L	L	L	L	L	L	WRITE "0"
L	L	L	L	H	L	WRITE "1"
L	L	L	H	X	D_{OUT}	READ

L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal values)
 X = Don't Care
 *One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE
MIN	TYP	MAX	
-5.46 V	-5.2 V	-4.94 V	Note 4 0°C to +75°C

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, $V_{CC} = \text{GND}$ (Notes 1-4)

SYMBOL	CHARACTERISTIC	LIMITS (Note 6)			UNITS	T_A (Note 4)	CONDITIONS	
		B	TYP	A				
V_{OH}	Output Voltage HIGH	-1000		-840	mV	0°C	$V_{IN} = V_{IH A}$ or $V_{IL B}$	
		-960		-810		+25°C		
		-900		-720		+75°C		
V_{OL}	Output Voltage LOW	-1870		-1665	mV	0°C		Loading is 50 Ω to -2.0 V
		-1850		-1650		+25°C		
		-1830		-1625		+75°C		
V_{OHC}	Output Voltage HIGH	-1020			mV	0°C	$V_{IN} = V_{IH B}$ or $V_{IL A}$	
		-980				+25°C		
		-920				+75°C		
V_{OLC}	Output Voltage LOW			-1645	mV	0°C		Guaranteed Input Voltage HIGH for All Inputs
				-1630		+25°C		
				-1605		+75°C		
V_{IH}	Input Voltage HIGH	-1145		-840	mV	0°C	Guaranteed Input Voltage LOW for All Inputs	
		-1105		-810		+25°C		
		-1045		-720		+75°C		
V_{IL}	Input Voltage LOW	-1870		-1490	mV	0°C		Guaranteed Input Voltage HIGH for All Inputs
		-1850		-1475		+25°C		
		-1830		-1450		+75°C		
I_{IH}	Input Current HIGH			220	μ A	0 to +75°C	$V_{IN} = V_{IH A}$	
I_{IL}	Input Current LOW (\overline{CS})	0.5		170	μ A	0 to +75°C	$V_{IN} = V_{IL B}$	
	All Others	-50						
I_{EE}	Power Supply Current	-150	-90		mA	0 to +75°C	Inputs and Output Open	

FAIRCHILD ECL ISOPLANAR MEMORY • F10405

AC CHARACTERISTICS: $V_{EE} = -5.2V \pm 5\%$, Output Load = $50\ \Omega$, $10\ \text{pF}$ to $-2.0V$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ (Note 4)


SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP Note 3	MAX		
READ MODE						
t_{ACS}	Chip Select Access Time		5	8	ns	Fig. 1a & b Measured at 50% of Input to 50% of Output
t_{RCS}	Chip Select Recovery Time		5	8	ns	
t_{AA}	Address Access Time (Note 5)		12	15	ns	
WRITE MODE						
t_W	Write Pulse Width	8	6		ns	Fig. 2 Measured at 50% of Input to Valid Output
t_{WSD}	Data Set-up Time Prior to Write	4	3		ns	
t_{WHD}	Data Hold Time After Write	3	0		ns	
t_{WSA}	Address Set-up Time	4	3		ns	
t_{WHA}	Address Hold Time	3	2		ns	
t_{WSCS}	Chip Select Set-up Time	4	3		ns	
t_{WHCS}	Chip Select Hold Time	3	2		ns	
t_{WS}	Write Disable Time		6	9	ns	
t_{WR}	Write Recovery Time		6	10	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		3		ns	Measured between 20% & 80% points. (Fig. 1a)
t_f	Output Fall Time		3		ns	
CAPACITANCE						
C_{IN}	Input Lead Capacitance		4	5	pF	
C_{OUT}	Output Lead Capacitance		7	8	pF	

NOTES:


1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified Limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -5.2V$, $T_A = +25^\circ\text{C}$ and maximum loading.
4. The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpacks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = $50^\circ\text{C}/\text{watt}$ for ceramic DIP; $65^\circ\text{C}/\text{watt}$ for plastic DIP; NA for flatpack.
 θ_{JA} (Junction to Ambient with still air) = $90^\circ\text{C}/\text{watt}$ for ceramic DIP; $110^\circ\text{C}/\text{watt}$ for plastic DIP; NA for flatpack.
 θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{watt}$ for ceramic and plastic DIP's; $10^\circ\text{C}/\text{watt}$ for flatpack.
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 10\ \text{pF}$ including Jig and Stray Capacitance
 $R_L = 50\ \Omega$ to $-2.0V$

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE




Fig. 2

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

ECL ISOPLANAR MEMORY F10410

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL




GENERAL DESCRIPTION — The F10410 is a 256-bit Read/Write Random Access Memory, organized 256 words by one bit. It has typical access time of 18 ns and is designed for high-speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select lines.

The F10410 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in the hermetic ceramic 16-pin Dual In-line Package or 16-pin Flatpak and specified for operation over the commercial temperature range, 0°C to 75°C, and military temperature range, -55°C to +125°C.

- COMPATIBLE WITH F10K AND UNCOMPENSATED ECL LOGIC
- TYPICAL READ ACCESS TIME:
 - COMMERCIAL 18ns
 - MILITARY 20ns
- CHIP SELECT ACCESS TIME—7 ns TYP
- POWER DISSIPATION—1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED—256 WORDS × 1 BIT

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ - A ₇	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable Input



FAIRCHILD ECL ISOPLANAR MEMORY • F10410

FUNCTIONAL DESCRIPTION – The F10410 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address A_0 through A_7 .

The active LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10410 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE 1 – TRUTH TABLE

INPUT					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D_{IN}		
X	X	H*	X	X	L	NOT SELECTED
L	L	L	L	L	L	WRITE "0"
L	L	L	L	H	L	WRITE "1"
L	L	L	H	X	D_{OUT}	READ

NOTE:
 L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal Values)
 X = Don't Care

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
F10410DC	-5.46 V	-5.2 V	-4.94 V	0°C to +75°C
F10410DM	-5.72 V	-5.2 V	-4.68 V	-55°C to +125°C

DC CHARACTERISTICS: $V_{EE} = -5.2 V$, $V_{CC} = Gnd$, $T_A = -55^\circ C$ to $+125^\circ C$.

SYMBOL	CHARACTERISTIC	B LIMIT	TYP (Note 3)	A LIMIT	UNITS	T_A	CONDITIONS	
V_{OH}	Output HIGH Voltage	-1070 -860		-860 -650	mV	-55°C +125°C	Loading is 50 Ω to -2.0 V	
V_{OL}	Output LOW Voltage	-1900 -1800		-1690 -1570	mV	-55°C +125°C		$V_{IN} = V_{IHA}$ or V_{ILB}
V_{OHC}	Output HIGH Voltage	-1090 -1880			mV	-55°C +125°C		$V_{IN} = V_{IHB}$ or V_{ILA}
V_{OLC}	Output LOW Voltage	-1215		-1670 -1550	mV	-55°C +125°C		
V_{IH}	Input HIGH Voltage	-1900 -1800		-860 -650	mV	-55°C +125°C	Guaranteed Input Voltage HIGH for All Inputs	
V_{IL}	Input LOW Voltage			-1515 -1395	mV	-55°C +125°C	Guaranteed input Voltage LOW for All Inputs	
I_{IH}	Input HIGH Current			250	μA	-55°C	$V_{IN} = V_{IHA}$	
I_{IL}	Input LOW Current (\overline{CS}) All Others	0.5 -50		170	μA	-55°C	$V_{IN} = V_{ILB}$	
I_{EE}	Power Supply Current (Pin 8)	-150	-105 -75		mA mA	-55°C +125°C	All Inputs and Outputs Open	



FAIRCHILD ECL ISOPLANAR MEMORY • F10410

AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50Ω , 30 pF to -2.0 V , $T_A = 0^\circ \text{C}$ to 75°C

SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX LIMIT	UNITS	CONDITIONS
READ MODE						
t_{ACS}	Chip Select Access Time		7	12	ns	Fig. 1a & b Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH}). Note 5.
t_{RCS}	Chip Select Recovery Time		7	12	ns	
t_{AA}	Address Access Time		18	30	ns	
WRITE MODE						
t_W	Write Pulse Width	25	15		ns	$t_{WSA} = 8 \text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	5	3		ns	
t_{WHD}	Data Hold Time After Write	5	3		ns	$t_W = 25 \text{ ns}$ Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WSA}	Address Set-up Time	8	5		ns	
t_{WHA}	Address Hold Time	5	0		ns	
t_{WSCS}	Chip Select Set-up Time	5	3		ns	
t_{WHCS}	Chip Select Hold Time	5	3		ns	
t_{WS}	Write Disable Time	3	7		ns	
t_{WR}	Write Recovery Time		8	20	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		5		ns	Measured between 20% & 80% points. (Fig. 1a)
t_f	Output Fall Time		5		ns	
CAPACITANCE						
C_{IN}	Input Lead Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Lead Capacitance		7	8	pF	

- NOTES:**
- Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
 - The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 - Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ \text{C}$ and maximum loading.
 - The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
 - The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
 - DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30 \text{ pF}$ including Jig and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V

Waveforms same as F10405, see page 7-28.

FUNCTIONAL DESCRIPTION – The F10411 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

The active LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10411 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE I – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}		
X	X	H*	X	X	L	Not Selected
L	L	L	L	L	L	Write "0"
L	L	L	L	H	L	Write "1"
L	L	L	H	X	D _{OUT}	Read

L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal values)
 X = Don't Care
 *One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V _{EE})			AMBIENT TEMPERATURE Note 4
MIN	TYP	MAX	
-4.46 V	-4.25 V	-4.04 V	0°C to 75°C

DC CHARACTERISTICS: $V_{EE} = -4.25\text{ V}$, $V_{CC} = \text{GND}$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	T_A (Note 4)	CONDITIONS
		B LIMIT	TYP (Note 3)	A LIMIT			
V_{OH}	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C +25°C +75°C	$V_{IN} = V_{IHA}$ or V_{ILB}
V_{OL}	Output LOW Voltage	-1870 -1850 -1830		-1605 -1590 -1565	mV	0°C +25°C +75°C	
V_{OHC}	Output HIGH Voltage	-1020 -980 -920			mV	0°C +25°C +75°C	$V_{IN} = V_{IHB}$ or V_{ILA}
V_{OLC}	Output LOW Voltage			-1585 -1570 -1545	mV	0°C +25°C +75°C	
V_{IH}	Input HIGH Voltage	-1045 -1025 -1000		-735 -705 -615	mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs
V_{IL}	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs
I_{IH}	Input HIGH Current			200	μA	0 to +75°C	$V_{IN} = V_{IHA}$
I_{IL}	Input LOW Current (CS) All Others	0.5 -50		150	μA	0° to +75°C	$V_{IN} = V_{ILB}$
I_{EE}	Power Supply Current (Pin 8)	-125	-80 -90		mA mA	+75°C 0°C	All Inputs and Outputs Open

Loading is 50 Ω to -2.0 V

AC CHARACTERISTICS: $V_{EE} = -4.25\text{ V} \pm 5\%$, Output Load = 50 Ω , 30 pF to -2.0 V, $T_A = 0^\circ\text{C}$ to 75°C (Note 4)


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN LIMIT	TYP (Note 3)	MAX LIMIT		
READ MODE						
t_{ACS}	Chip Select Access Time		7	12	ns	Fig. 1a and b Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH}). Note 5.
t_{RCS}	Chip Select Recovery Time		7	12	ns	
t_{AA}	Address Access Time		20	35	ns	
WRITE MODE						
t_W	Write Pulse Width	30	20		ns	$t_{WSA} = 10\text{ ns}$
t_{WSD}	Data Set-Up Time Prior to Write	7	3		ns	Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WHD}	Data Hold Time After Write	7	3		ns	
t_{WSA}	Address Set-Up Time	10	6		ns	
t_{WHA}	Address Hold Time	5	0		ns	
t_{WSCS}	Chip Select Set-Up Time	5	3		ns	
t_{WHCS}	Chip Select Hold Time	5	3		ns	
t_{WS}	Write Disable Time	3	7		ns	
t_{WR}	Write Recovery Time		9	20	ns	
t_W					ns	
RISE AND FALL TIME						
t_r	Output Rise Time		5		ns	Measured between 20% and 80% points. (Fig. 1a)
t_f	Output Fall Time		5		ns	
CAPACITANCE						
C_{IN}	Input Load Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Load Capacitance		7	8	pF	

FAIRCHILD ECL ISOPLANAR MEMORY • F10411


- NOTES:**
1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
 2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 3. Typical values are at $V_{EE} = -4.25$ V, $T_A = -25^\circ$ C and maximum loading.
 4. The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50° C/Watt for ceramic DIP; 65° C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90° C/Watt for ceramic DIP; 110° C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25° C/Watt for ceramic and plastic DIPs; 10° C/Watt for Flatpak.
 5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
 6. **DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 10$ pF including Jig and Stray Capacitance
 $R_L = 60 \Omega$ to -2.0 V

Waveforms same as F10405, see page 7-28.

ECL ISOPLANAR MEMORY F10414

256 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL

GENERAL DESCRIPTION—The F10414 is a 256-bit Read/Write random access Memory, organized 256 words by one bit. It has typical access time of 7 ns and is designed for high-speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and has three active LOW Chip Select Lines.


The F10414 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in the hermetic ceramic 16-pin dual in-line package or 16-pin flatpak and specified for operation over the temperature range 0°C to 75°C.

- VERY HIGH SPEED
- COMPATIBLE WITH F10K AND UNCOMPENSATED ECL LOGIC
- READ ACCESS TIME – 7 ns TYPICAL
- CHIP SELECT ACCESS TIME – 4 ns TYPICAL
- POWER DISSIPATION – 1.8 mW/BIT
- 50 kΩ INPUT PULL-DOWN RESISTORS ON CHIP SELECT
- OUTPUTS CAN BE WIRED-OR FOR EASY MEMORY EXPANSION
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- ORGANIZED – 256 WORDS X 1 BIT

PIN NAMES


$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ - A ₇	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable Input

LOGIC SYMBOL




V_{CC} = PIN 16
V_{EE} = PIN 8

LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ECL ISOPLANAR MEMORY • F10414

FUNCTIONAL DESCRIPTION – The F10414 is a fully decoded 256-bit Read/Write Random Access Memory, organized 256 words by one bit. Word selection is achieved by means of an 8-bit address A₀ through A₇.

The active LOW chip select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the 10161 decoder. For larger memories, the fast chip select time permits the decoding of Chip Select, CS, from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable, (\overline{WE} , Pin 14). With \overline{WE} held LOW, and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH, and the chip selected. Data in the addressed location is presented at D_{OUT} and is read out non-inverted. The D_{OUT} is LOW except when reading a stored HIGH.

Open emitter outputs are provided on the F10414 to allow maximum flexibility in output wired-OR connection for memory expansion.

TABLE 1 – TRUTH TABLE

INPUT					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}		
X	X	H*	X	X	L	NOT SELECTED
L	L	L	L	L	L	WRITE "0"
L	L	L	L	H	L	WRITE "1"
L	L	L	H	X	D _{OUT}	READ

NOTE:
 L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal Values)
 X = Don't Care

*One or more Chip Selects HIGH

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to 150°C
Temperature (Ambient) Under Bias	-55°C to 125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

SUPPLY VOLTAGE (V _{EE})			AMBIENT TEMPERATURE (T _A) (Note 4)
MIN	TYP	MAX	
-5.46 V	-5.2 V	-4.94 V	0°C to 75°C

DC CHARACTERISTICS: V_{EE} = -5.2V, V_{CC} = GND

SYMBOL	CHARACTERISTIC	B LIMIT	TYP (Note 3)	A LIMIT	UNITS	T _A (Note 4)	CONDITIONS
V _{OH}	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C	V _{IN} = V _{IHA} or V _{ILB} Loading is 50 Ω to -2.0 V
V _{OL}	Output LOW Voltage	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C	
V _{OHc}	Output HIGH Voltage	-1020 -980 -920			mV	0°C 25°C 75°C	
V _{OLc}	Output LOW Voltage			-1645 -1630 -1605	mV	0°C 25°C 75°C	
V _{IH}	Input HIGH Voltage	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C	Guaranteed Input Voltage HIGH for All Inputs
V _{IL}	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C	Guaranteed Input Voltage LOW for All Inputs
I _{IH}	Input HIGH Current			220	μA	0 to 75°C	V _{IN} = V _{IHA}
I _{IL}	Input LOW Current (CS) All Others	0.5 -50		170	μA	0 to 75°C	V _{IN} = V _{ILB}
I _{EE}	Power Supply Current (Pin 8)	-140	-90 -100		mA mA	75°C 0°C	All Inputs and Output Open

FAIRCHILD ECL ISOPLANAR MEMORY • F10414



PRELIMINARY AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50Ω , 10 pF to -2.0 V , $T_A = 0^\circ\text{C}$ to 75°C (Note 4)

SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX LIMIT	UNITS	CONDITIONS
READ MODE						
t_{ACS}	Chip Select Access Time		4	6	ns	Fig. 1a & 1b Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH}). Note 5.
t_{RCS}	Chip Select Recovery Time		4	6	ns	
t_{AA}	Address Access Time		7	10	ns	
WRITE MODE						
t_W	Write Pulse Width	7	4		ns	$t_{WSA} = 1 \text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	1	0		ns	$t_W = 7 \text{ ns}$ Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WHD}	Data Hold Time After Write	2	0		ns	
t_{WSA}	Address Set-up Time	1	0		ns	
t_{WHA}	Address Hold Time	2	0		ns	
t_{WSCS}	Chip Select Set-up Time	1	0		ns	
t_{WHCS}	Chip Select Hold Time	2	0		ns	
t_{WS}	Write Disable Time	4	8		ns	
t_{WR}	Write Recovery Time		5	10	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		3		ns	Measured between 20% & 80% points. (Fig. 1a)
t_f	Output Fall Time		3		ns	
CAPACITANCE						
C_{IN}	Input Lead Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Lead Capacitance		7	8	pF	

NOTES:

1. Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
2. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ\text{C}$ and maximum loading.
4. The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
5. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
6. **DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD



All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 10 \text{ pF}$ including Jig and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V

Waveforms same as F10405, see page 7-28.

ECL ISOPLANAR MEMORY F10415 / F10415A

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL



GENERAL DESCRIPTION — The F10415 and F10415A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for high speed scratchpad, control and buffer storage applications. Both include full address decoding on the chip, have separate Data In and non-inverted Data Out lines, and active LOW Chip Select lines. They are compatible with F10K and uncompensated 10K ECL families and include on-chip voltage compensation for improved noise margin.

The F10415 and F10415A are packaged in a hermetic ceramic 16-pin Dual In-line Package or 16-pin flatpack package and are specified for operation over the commercial temperature range 0°C to 75°C, and military temperature range -55°C to +125°C.

- **COMPATIBLE WITH F10K AND UNCOMPENSATED 10K ECL LOGIC**
- **TYPICAL READ ACCESS TIME**
 - F10415 — Commercial 25 ns
 - F10415A — Commercial 13 ns
 - F10415 — Military 20 ns
- **TYPICAL CHIP SELECT ACCESS TIME**
 - F10415 — 7 ns
 - F10415A — 5 ns
- **ORGANIZED 1024 WORDS x 1 BIT**
- **OPEN EMITTER OUTPUT FOR EASE OF MEMORY EXPANSION**
- **POWER DISSIPATION 0.5 mW/BIT**
- **POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE**

PIN NAMES

<u>CS</u>	Chip Select Input
A ₀ -A ₉	Address Inputs
<u>D_{IN}</u>	Data Input
<u>D_{OUT}</u>	Data Output
<u>WE</u>	Write Enable Input



FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A

FUNCTIONAL DESCRIPTION: — The F10415 and F10415A are fully decoded 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A_0 through A_9 . One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select access time permits the decoding of Chip Select (\overline{CS}) from the address without increasing address access time. The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held LOW, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F10415 and F10415A to allow maximum flexibility in output connection. In many applications ease of memory expansion requires that the outputs of many F10415s or F10415As be tied together. In other applications the wired-OR is not used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

TABLE 1 — TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	OPEN EMITTER	
H	X	X	L	NOT SELECTED
L	L	L	L	WRITE "0"
L	L	H	L	WRITE "1"
L	H	X	D_{OUT}	READ

L = LOW Voltage Levels = -1.7 V
H = HIGH Voltage Levels = -0.9 V
(Nominal values)
X = Don't Care

GUARANTEED OPERATING RANGES

PART NUMBER (Note 6)	SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE (T_A) (Note 4)
	MIN	TYP	MAX	
F10415XC, F10415AXC	-5.46 V	-5.2 V	-4.94 V	0°C to 75°C
F10415XM	-5.72 V	-5.2 V	-4.68 V	-55°C to +125°C

X = D for Dip; F for Flatpak

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, $V_{CC} = \text{GND}$, $T_A = 55^\circ\text{C}$, and $+125^\circ\text{C}$.

SYMBOL	CHARACTERISTIC	B LIMIT	TYP	A LIMIT	UNITS	T_A	CONDITIONS
V_{OH}	Output HIGH Voltage	-1070		-860	mV	-55°C	$V_{IN} = V_{IH A}$ or $V_{IL B}$ Loading is 50 Ω to -2.0 V
		-860		-650	mV	+125°C	
V_{OL}	Output LOW Voltage	-1900		-1690	mV	-55°C	
		-1800		-1570	mV	+125°C	
V_{OHC}	Output HIGH Voltage	-1090			mV	-55°C	
		-880			mV	+125°C	
V_{OLC}	Output LOW Voltage			-1670	mV	-55°C	
				-1550	mV	+125°C	
V_{IH}	Input HIGH Voltage	-1215		-860	mV	-55°C	Guaranteed Input Voltage HIGH for All Inputs
		-1005		-650	mV	+125°C	
V_{IL}	Input LOW Voltage	-1900		-1515	mV	-55°C	Guaranteed input Voltage LOW for All Inputs
		-1800		-1395	mV	+125°C	
I_{IH}	Input HIGH Current			250	μA	-55°C	$V_{IN} = V_{IH A}$
I_{IL}	Input LOW Current (\overline{CS})	0.5		170	μA	-55°C	$V_{IN} = V_{IL B}$
	All Others	-50			μA	-55°C	
I_{EE}	Power Supply Current (Pin 8)	-165	-115		mA	-55°C	All Inputs and Outputs Open
			-80		mA	+125°C	

FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A

DC CHARACTERISTICS: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$; $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$

SYMBOL	CHARACTERISTIC	B LIMIT	TYP	A LIMIT	UNITS	T_A (Note 4)	CONDITIONS
V_{OH}	Output Voltage HIGH	-1000 -960 -900		-840 -810 -720	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	$V_{IN} = V_{IHA}$ or V_{ILB} Loading is $50\ \Omega$ to -2.0 V
V_{OL}	Output Voltage LOW	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	
V_{OHC}	Output Voltage HIGH	-1020 -980 -920			mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	
V_{OLC}	Output Voltage LOW			-1645 -1630 -1605	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	
V_{IH}	Input Voltage HIGH	-1145 -1105 -1045		-840 -810 -720	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	Guaranteed Input Voltage HIGH for All Inputs
V_{IL}	Input Voltage LOW	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C $+25^\circ\text{C}$ $+75^\circ\text{C}$	Guaranteed Input Voltage LOW for All Inputs
I_{IH}	Input Current HIGH			220	μA	0 to $+75^\circ\text{C}$	$V_{IN} = V_{IHA}$
I_{IL}	Input Current LOW, $\overline{\text{CS}}$ All others	0.5 -50		170	μA	$+25^\circ\text{C}$ 0 to $+75^\circ\text{C}$	$V_{IN} = V_{ILB}$
I_{EE}	Power Supply Current (Pin 8)	-150	-105 -90		mA	0°C $+75^\circ\text{C}$	All Inputs and Outputs Open

AC CHARACTERISTICS: $V_{EE} = -5.2\text{ V} \pm 10\%$. Output Load = $50\ \Omega$, 30 pF to -2.0 V , $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$

SYMBOL	PARAMETER	MIN LIMIT	TYP (Note 3)	MAX LIMIT	UNITS	CONDITIONS
READ MODE						
t_{ACS}	Chip Select Access Time		7	15	ns	Fig 1a & b measured at 50% of input to valid output (V_{ILA} for V_{OI} or V_{IHB} for V_{OH})
t_{RCS}	Chip Select Recovery Time		7	15	ns	
t_{AA}	Address Access Time		20	40	ns	
WRITE MODE						
t_W	Write Pulse Width	25	20		ns	$t_{WSA} = 8\text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	7	0		ns	$t_W = 25\text{ ns}$
t_{WHD}	Data Hold Time After Write	7	0		ns	
t_{WSA}	Address Set-up Time	8	5		ns	Fig. 2 Measured at 50% of Input to Valid Output (V_{ILA} for V_{OI} or V_{IHB} for V_{OH})
t_{WHA}	Address Hold Time	7	1		ns	
t_{WSCS}	Chip Select Set-up Time	7	0		ns	
t_{WHCS}	Chip Select Hold Time	7	0		ns	
t_{WS}	Write Disable Time		8	10	ns	
t_{WR}	Write Recovery Time		8	20	ns	
RISE AND FALL TIME						
t_r	Output Rise Time		5		ns	Measured between 20% & 80% points. (Fig. 1a)
t_f	Output Fall Time		5		ns	
CAPACITANCE						
C_{IN}	Input Lead Capacitance		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Lead Capacitance		7	8	pF	

NOTE: The F10415 XM AC limits are preliminary.

FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A

AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50Ω , 30 pF to -2.0 V , $T_A = 0^\circ \text{C}$ to $+75^\circ \text{C}$


SYMBOL	PARAMETER	F10415AXC (Note 6)			F10415XC (Note 6)			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE									
t_{ACS}	Chip Select Access Time		5	8		7	10	ns	Fig 1a & b measured at 50 % of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{RCS}	Chip Select Recovery Time		5	8		7	10	ns	
t_{AA}	Address Access Time		13	20		25	35	ns	
WRITE MODE									
t_W	Write Pulse Width (to Guarantee writing)	14	9		25	20		ns	F10415A $t_{WSA} = 5 \text{ ns}$ F10415 $t_{WSA} = 8 \text{ ns}$
t_{WSD}	Data Set-up Time Prior to Write	4	0		5	0		ns	
t_{WHD}	Data Hold Time After Write	4	0		5	0		ns	
t_{WSA}	Address Set-up Time Prior to Write	5	3		8	5		ns	F10415A $t_W = 14 \text{ ns}$ F10415 $t_W = 25 \text{ ns}$
t_{WHA}	Address Hold Time After Write	3	0		4	1		ns	
t_{WSCS}	Chip Select Set-up Time Prior to Write	4	0		5	0		ns	Fig. 2 measured at 50 % of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WHCS}	Chip Select Hold Time After Write	4	0		5	0		ns	
t_{WS}	Write Disable Time		5	10		7	10	ns	
t_{WR}	Write Recovery Time		15	20		15	20	ns	
RISE TIME AND FALL TIME									
t_r	Output Rise Time		5			5		ns	Measured between 20 % and 80 % points. (Fig. 1a)
t_f	Output Fall Time		5			5		ns	
CAPACITANCE									
C_{IN}	Input Pin Capacitance		4	5		4	5	pF	Measure with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7	8		7	8	pF	

NOTES:


- Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ \text{C}$ and maximum loading.
- The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt for ceramic and plastic DIPs; 10°C/Watt for Flatpak.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT LEVELS



All Timing Measurements Referenced to 50% of Input Levels

$C_L = 30 \text{ pF}$ including Jig and Stray Capacitance
 $R_T = 50 \Omega$ Termination of Scope

FAIRCHILD ECL ISOPLANAR MEMORY • F10415/F10415A

READ MODE PROPAGATION DELAY FROM CHIP SELECT




Fig. 1a

READ MODE PROPAGATION DELAY FROM ADDRESS




Fig. 1b

WRITE MODE





Fig. 2

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.


APPLICATIONS



4096-WORD X 1-BIT SYSTEM

Fig. 3

APPLICATIONS(Cont'd)



16,384-WORD X n-BIT SYSTEM

Fig. 4

ECL ISOPLANAR MEMORY F10416

256 × 4 BIT PROGRAMMABLE READ ONLY MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL

DESCRIPTION—The F10416 is a fully decoded high-speed 1024-bit field Programmable Read Only Memory, organized 256 words by four bits. The F10416 is voltage compensated and compatible with 10K ECL families. The device is enabled when \overline{CS} is LOW. Prior to programming, all outputs are active HIGH in the enabled state. Programmed bits will furnish LOW levels at corresponding outputs. When the device is disabled (\overline{CS} is HIGH) all outputs are forced LOW.

- **ADVANCED ISOPLANAR PROCESS**
- **FAST ADDRESS ACCESS TIME**—11 ns TYP
- **ORGANIZATION**—256 WORDS X 4 BITS
- **COMPATIBLE WITH F10K AND UNCOMPENSATED 10K ECL LOGIC**
- **CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION**
- **OPEN EMITTER OUTPUTS FOR MEMORY EXPANSION**
- **STANDARD 16-PIN DUAL IN-LINE PACKAGE**
- **FULL ADDRESS DECODING ON CHIP**


PIN NAMES

\overline{CS}	Chip Select Input
A ₀ to A ₇	Address Inputs
O ₁ to O ₄	Data Outputs

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA


LOGIC DIAGRAM



V_{CP} = GND (Read only) = Pin 1
V_{CP} = +12 V (Programming only) = Pin 1
V_{CC} = GND = Pin 16


V_{EE} = Pin 8
○ = Pin Numbers

LOGIC SYMBOL



V_{CP} = GND (Read only) = Pin 1
V_{CP} = +12 V (Programming only) = Pin 1
V_{CC} = GND = Pin 16
V_{EE} = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE
V_{CP} (Pin 1) is connected to the Programmer (+12 V) during programming only.

ECL ISOPLANAR MEMORY • F10416

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE (Note 4)
	MIN	TYP	MAX	
F10416DC	-5.46 V	-5.2 V	-4.94 V	-30°C to 85°C

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, Output Load = 50 Ω to -2.0 V, $T_A = -30^\circ\text{C}$ to $+85^\circ\text{C}$ (Note 4)

SYMBOL	CHARACTERISTIC	B	TYP	A	UNITS	T_A	CONDITIONS	
		LIMIT	(Note 3)	LIMIT				
V_{OH}	Output Voltage HIGH	-1060		-890	mV	-30°C	$V_{IN} = V_{IHA}$ or V_{ILB}	
		-960		-810				
		-890		-700				
V_{OL}	Output Voltage LOW	-1890		-1675	mV	-30°C		
		-1850		-1650				
		-1825		-1615				
V_{OHC}	Output Voltage HIGH	-1080			mV	-30°C	$V_{IN} = V_{IHB}$ or V_{ILA}	
		-980						
		-910						
V_{OLC}	Output Voltage LOW			-1655	mV	-30°C		
				-1630				
				-1595				
V_{IH}	Input Voltage HIGH	-1205		890	mV	-30°C	Guaranteed Input Voltage HIGH for All Inputs	
		-1105		810				
		-1035		700				
V_{IL}	Input Voltage LOW	-1890		-1500	mV	-30°C		Guaranteed Input Voltage LOW for All Inputs
		-1850		-1475				
		-1825		-1440				
I_{IH}	Input Current HIGH			250	μA	-30° to +85°C	$V_{IN} = V_{IHA}$	
I_{IL}	Input Current LOW, $\overline{\text{CS}}$	0.5		150	μA	+25°C	$V_{IN} = V_{ILB}$	
I_{EE}	Power Supply Current (Pin 8)	-150	-120		mA	+25°C	All Inputs and Outputs Open	

NOTES:

- Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{EE} = -5.2$ V, $T_A = 25^\circ\text{C}$ and maximum loading.
- The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = 50°C/Watt for ceramic DIP; 65°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = 90°C/Watt for ceramic DIP; 110°C/Watt for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = 25°C/C/Watt for ceramic and plastic DIPs; 10°C/C/Watt for Flatpak.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**

The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

AC CHARACTERISTICS: $V_{EE} = -5.2$ V \pm 5%, Output Load 50 Ω to -2.0 V, $T_A = -30^\circ\text{C}$ to $+85^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP (NOTE 3)	MAX		
t_{AA}	Address Access Time		11	20	ns	Measured at 50% Points of both Input and Output
t_{ACS}	Chip Select Access Time		4	8	ns	Measured at 50% Points of both Input and Output



PROGRAMMING SPECIFICATIONS

A. PROGRAMMING PULSE SEQUENCE

VCC = PIN 16 = GND

V_T = -2.0 V (Termination Voltage)

VEE = PIN 8 = -5.2 V ± 5%




TABLE 1

INPUTS	PROGRAM		VERIFY	
	V _{IH}	V _{IL}	V _{IH}	V _{IL}
X Address Pins (2,3,4,5,6)	0.00 V ± 0.1 V	-3.00 V ± 0.1 V	-0.87 V ± 0.1 V	-1.75 V ± 0.1 V
Y Address Pins (7,9,10)	-0.87 V ± 0.1 V	-1.75 V ± 0.1 V	-0.87 V ± 0.1 V	-1.75 V ± 0.1 V
Chip Select \overline{CS} Pin 13			-0.87 V ± 0.1 V	-1.75 V ± 0.1 V

B. PROGRAMMING PROCEDURE

(Refer to Figure 1 and Table 1)

- Apply power to the part: VCC = Pin 16 = GND; VEE = Pin 8 = -5.2 V ± 5%
- Terminate all outputs (Pins 11, 12, 14 and 15) with 5 kΩ resistors to V_T = -2.0 V; NOTE: All input pins, including \overline{CS} , have internal 50 kΩ pull-down resistors to VEE.
- Select the word to be programmed by applying the appropriate voltage levels, as shown in the "Program" column of Table 1, to the address Pins (2,3,4,5,6,7,9 and 10).
- After the address levels are set raise V_{CP} = Pin 1 from 0 V to +11.5 V ± 0.3 V.
- After V_{CP} has reached its HIGH level select the bit to be programmed by applying a HIGH level of +3.00 V ± 0.12 V to the output associated with it, i.e., Pins (11, 12, 14 or 15). Only one bit (output) at a time may be selected for programming. Uncommitted outputs are terminated as outlined in 2.
- After the HIGH level (+3.00 V) has been established at the selected output pin, source a current of -40 mA ± 4 mA out of the Chip Select input (Pin 13) to program the selected bit; this applied current pulse which is 100 μs wide and has an approximate risetime of 1 μs is to be furnished by a current sink which clamps at V_{CLAMP} = -5.9 V.
- To verify a LOW in the bit just programmed follow this sequence:
 - Remove current pulse from \overline{CS} pin.
 - Remove applied voltage from selected output pin.
 - Lower V_{CP} from "HIGH Level" to GND.
 - Keep same address but change its levels to normal ECL levels as outlined in the verify column of Table 1.
 - Enable the chip by applying a LOW level (V_{IL}) to \overline{CS} (Pin 13), or leave it open.
 - Sense the level at the selected output pin; a LOW level indicates successful programming whereas a HIGH level is a fail indication; in the latter case reprogramming of the bit can be attempted.
- To program other bits in the memory repeat steps 3 through 7.

ECL ISOPLANAR MEMORY F10422

256 × 4 FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD TEMPERATURE AND VOLTAGE COMPENSATED ECL




GENERAL DESCRIPTION — The F10422 is a 1024-bit Read/Write Random Access Memory, organized 256 words by four bits per word. It has a maximum read access time of 10 ns and is designed for high-speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip and has separate Data In and non-inverted Data Out lines. Four active LOW Block Select lines are provided to select each block independently.

The F10422 is compatible with the F10K and uncompensated 10K ECL families and includes on-chip voltage compensation for improved noise margin. The device is packaged in a hermetic 24-pin dual in-line or 24-pin flatpak package and specified for operation over the temperature range 0°C to 75°C.

- **VERY HIGH SPEED**
- **COMPATIBLE WITH F10K AND UNCOMPENSATED 10K ECL LOGIC**
- **READ ACCESS TIME — 10 ns MAX**
- **POWER DISSIPATION — 850 mW TYPICAL**
- **FOUR BLOCKS CAN BE INDEPENDENTLY SELECTED**
- **ORGANIZED 256 WORDS x 4 BITS**

PIN NAMES

$\overline{BS}_1 - \overline{BS}_4$	Block Select Inputs
$A_0 - A_7$	Address Inputs
$D_1 - D_4$	Data Inputs
$O_1 - O_4$	Data Outputs
WE	Write Enable Input



ECL ISOPLANAR MEMORY F10470

4096 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

FAIRCHILD VOLTAGE COMPENSATED ECL


GENERAL DESCRIPTION — The F10470 is a 4096-bit Read/Write Random Access Memory organized 4096 words by one bit. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full address decoding on the chip, has separate Data In and non-inverted Data Out lines, and active LOW Chip Select lines. They are compatible with F10K and uncompensated 10K ECL families and include on-chip voltage compensation for improved noise margin.

The F10470 is packaged in a hermetic ceramic 18-pin dual in-line package and is specified for operation over the temperature range 0°C to 75°C.

- COMPATIBLE WITH F10K AND UNCOMPENSATED 10K ECL LOGIC
- TYPICAL READ ACCESS TIME — 25 ns
- TYPICAL CHIP SELECT ACCESS TIME — 10 ns
- ORGANIZED 4096 WORDS X 1 BIT
- OPEN EMITTER OUTPUT FOR EASE OF MEMORY EXPANSION
- POWER DISSIPATION 0.20 mW/BIT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
- REPLACES FOUR 1024 X 1 RAMs


PIN NAMES

\overline{CS}	Chip Select Input
A ₀ — A ₁₁	Address Inputs
WE	Write Enable
DIN	Data Input
DOUT	Data Output




V_{CC} = Pin 18
V_{EE} = Pin 9

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FAIRCHILD ISOPLANAR ECL MEMORY • F10470

FUNCTIONAL DESCRIPTION — The F10470 is a fully decoded 4096-bit Random Access Memory organized 4096 words by one bit. Word selection is achieved by means of a 12-bit address, A0 through A11.

One Chip Select input is provided for memory array expansion up to 8192 words without the need for external decoding. For larger memories, the fast Chip Select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (Pin 15). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

An unterminated emitter-follower output is provided on the F10470 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10470s can be tied together. In other applications the wired-OR is not used. In either case an external 50 Ω pull down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

TABLE 1 – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	OPEN EMITTER	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	D_{OUT}	Read

L = LOW Voltage Levels = -1.7 V
 H = HIGH Voltage Levels = -0.9 V
 (Nominal values)
 X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V_{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{EE})			AMBIENT TEMPERATURE (T_A) (Note 4)
	MIN	TYP	MAX	
F10470	-5.46 V	-5.2 V	-4.94 V	0°C to +75°C

DC CHARACTERISTICS: $V_{EE} = -5.2$ V, $V_{CC} = GND$, Output Load = 50 Ω and 30 pF to -2.0 V, $T_A = 0^\circ\text{C}$ to 75°C (Note 4)

SYMBOL	CHARACTERISTIC	B	TYP	A	UNITS	T_A	CONDITIONS		
		LIMIT	(Note 3)	LIMIT					
V_{OH}	Output Voltage HIGH	-1000		-840	mV	0°C	$V_{IN} = V_{IH A}$ or $V_{IL B}$ Loading is 50 Ω to -2.0 V		
		-960		-810				25°C	
		-900		-720				75°C	
V_{OL}	Output Voltage LOW	-1870		-1665	mV	0°C			
		-1850		-1650				25°C	
		-1830		-1625				75°C	
V_{OHC}	Output Voltage HIGH	-1020			mV	0°C			
		-980						25°C	
		-920						75°C	
V_{OLC}	Output Voltage LOW			-1645	mV	0°C			
				-1630			25°C		
				-1605			75°C		
V_{IH}	Input Voltage HIGH	-1145		-840	mV	0°C	Guaranteed Input Voltage HIGH for All Inputs		
		-1105		-810				25°C	
		-1045		-720				75°C	
V_{IL}	Input Voltage LOW	-1870		-1490	mV	0°C		Guaranteed Input Voltage LOW for All Inputs	
		-1850		-1475					25°C
		-1830		-1450					75°C
I_{IH}	Input Current HIGH			220	μA	0 to 75°C	$V_{IN} = V_{IH A}$		
I_{IL}	Input Current LOW, \overline{CS}	0.5		170	μA	25°C	$V_{IN} = V_{IL B}$		
	All others	-50							
I_{EE}	Power Supply Current (Pin 9)		-145		mA	75°C	All Inputs and Output Open		
		-200	-160			0°C			

FAIRCHILD ISOPLANAR ECL MEMORY • F10470

AC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50 Ω , 30 pF to -2.0 V , $T_A = 0^\circ\text{C}$ to 75°C

SYMBOL	PARAMETER	MIN	TYP (Note 3)	MAX	UNITS	CONDITIONS
t_{ACS}	Chip Select Access Time		10	15	ns	Fig 1a and 1b measured at 50% of input to valid output (V_{ILA} for V_{OL} or V_{IHB} or V_{OH})
t_{RCS}	Chip Select Recovery Time		10	15	ns	
t_{AA}	Address Access Time		25	35	ns	
t_W	Write Pulse Width (to Guarantee writing)	25	18		ns	Fig. 2 measured at 50% of input to valid output (V_{ILA} for V_{OL} or V_{IHB} for V_{OH})
t_{WSD}	Data Set-up Time Prior to Write	5	1		ns	
t_{WHD}	Data Hold Time After Write	5	1		ns	
t_{WSA}	Address Set-up Time Prior to Write	10	5		ns	
t_{WHA}	Address Hold Time After Write	5	1		ns	
t_{WSCS}	Chip Select Set-up Time Prior to Write	5	1		ns	
t_{WHCS}	Chip Select Hold Time After Write	5	1		ns	
t_{WS}	Write Disable Time		7	15	ns	
t_{WR}	Write Recovery Time		10	20	ns	
t_r	Output Rise Time		5		ns	
t_f	Output Fall Time		5		ns	
C_{IN}	Input Pin Capacitance		4		pF	Measure with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7		pF	

NOTES:

- Conditions for testing, not shown in the tables are chosen to guarantee operation under "worst case" conditions.
- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{EE} = -5.2 \text{ V}$, $T_A = 25^\circ\text{C}$ and maximum loading.
- The temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and two minutes warm up period. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient at 400 FPM air flow) = $50^\circ\text{C}/\text{Watt}$ for ceramic DIP; $65^\circ\text{C}/\text{Watt}$ for plastic DIP; NA for Flatpak.
 θ_{JA} (Junction to Ambient with still air) = $90^\circ\text{C}/\text{Watt}$ for ceramic DIP; $110^\circ\text{C}/\text{Watt}$ for plastic DIP; NA for Flatpak.
 θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{Watt}$ for ceramic and plastic DIPs; $10^\circ\text{C}/\text{Watt}$ for Flatpak.
- The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.
- DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET:**
 The symbols and terms used in this data sheet have been chosen to agree with the latest standards of the Electronics Industries Association and the International Electrotechnical Commission. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

TTL ISOPLANAR MEMORY 93410 / 93410A

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93410 and 93410A are high-speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.

- ORGANIZATION — 256 WORDS X 1 BIT
- THREE HIGH-SPEED CHIP SELECT INPUTS
- TYPICAL ACCESS TIME

93410A	Commercial	35 ns
93410	Commercial	45 ns
93410	Military	45 ns
- NON INVERTED DATA OUTPUT
- ON-CHIP DECODING
- POWER DISSIPATION — 1.8 mW/BIT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE


PIN NAMES

$\overline{CS}_1, \overline{CS}_2, CS_3$	Chip Select Inputs	0.5 U.L.
$A_0 - A_7$	Address Inputs	0.5 U.L.
D_{IN}	Data Input	0.5 U.L.
D_{OUT}	Data Output	10 U.L.
WE	Write Enable	0.5 U.L.

NOTES:


- a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
- b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V.

LOGIC DIAGRAM




V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

LOGIC SYMBOL



$V_{CC} = 16$
 GND = 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93410/93410A

FUNCTIONAL DESCRIPTION—The 93410/93410A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Three Chip Select inputs are provided, two are active LOW (\overline{CS}_1 and \overline{CS}_2) and the third active HIGH (CS₃) for maximum logic flexibility. This permits memory array expansion up to 2048 words without the need for additional external decoders. For larger memories the fast chip select access time permits the decoding of Chip Select, CS, from the Address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 10). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the selected location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93410s or 93410As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC} \text{ (MAX)}}{16 - \text{F.O. (1.6)}} \leq R_L \leq \frac{V_{CC} \text{ (MIN)} - V_{OH}}{N (I_{CEX}) + \text{F.O. (0.04)}}$$

R_L is in kΩ
 N = number of wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TABLE I – TRUTH TABLE

INPUTS					OUTPUT	MODE
CS ₁	CS ₂	CS ₃	\overline{WE}	D _{IN}	D _{OUT}	
PIN 5	PIN 6	PIN 7				
H	X	X	X	X	H	Not Selected
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	L	L	H	Write "0"
L	L	H	L	H	H	Write "1"
L	L	H	H	X	D _{OUT}	Read data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.50 V
Output Current (dc) (Output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 ** Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93410XC, 93410AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93410XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93410/93410A

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 3

SYMBOL	PARAMETER		LIMITS			UNITS	CONDITIONS
			MIN	TYP	MAX		
V_{OL}	Output LOW Voltage			0.3	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}$
V_{IH}	Input HIGH Voltage		2.0	1.6		V	Guaranteed input logical HIGH voltage for all inputs.
V_{IL}	Input LOW Voltage			1.5	0.85	V	Guaranteed input logical LOW voltage for all inputs.
I_{IL}	Input LOW Current			-530	-800	μA	$V_{CC} = \text{MAX}, V_{IN} = 0 \text{ V}$
I_{IH}	Input HIGH Current			1.0	20	μA	$V_{CC} = \text{MAX}, V_{IN} = 4.5 \text{ V}$
I_{CEX}	Output Leakage Current			1.0	50	μA	$V_{CC} = \text{MAX}, V_{OUT} = 4.5 \text{ V}$
V_{CD}	Input Clamp Diode Voltage			-1.0	-1.5	V	$V_{CC} = \text{MAX}, I_{IN} = -10 \text{ mA}$
I_{CC}	Power Supply Current	93410XC		90	135	mA	$V_{CC} = \text{MAX}$ All inputs grounded See Power Supply vs Temp. Curve
				100	140		
		93410XM		90	135		
				100	145		

AC CHARACTERISTICS: Over Operating Voltage and Temperature Range







SYMBOL	PARAMETER	93410AXC			93410XC			93410XM			UNITS	CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
READ MODE	DELAY TIMES											
t_{ACS}	Chip Select Access Time		20	25		25	30		25	40	ns	See Test Circuit and Waveforms Note 5
t_{RCS}	Chip Select Recovery Time		20	25		25	35		25	40	ns	
t_{AA}	Address Access Time		35	45		45	60		45	70	ns	
WRITE MODE	DELAY TIMES											
t_{WS}	Write Disable Time	10	20	35	10	20	40	10	20	50	ns	See Test Circuit and Waveforms Notes 6
t_{WR}	Write Recovery Time		25	35		25	40		25	50	ns	
	INPUT TIMING REQUIREMENTS											
t_W	Minimum Write Pulse Width	30	20		30	25		40	25		ns	
t_{WSD}	Data Set-up Time Prior to Write	5	0		5	0		5	0		ns	
t_{WHD}	Data Hold Time After Write	5	0		5	0		5	0		ns	
t_{WSA}	Address Set-Up Time	10	0		10	0		10	0		ns	
t_{WHA}	Address Hold Time	5	0		5	0		5	0		ns	
t_{WSCS}	Chip Select Set-up Time	5	0		5	0		5	0		ns	
t_{WHCS}	Chip Select Hold Time	5	0		5	0		5	0		ns	
C_{IN}	Input Pin Capacitance		4	5		4	5		4	5	pF	Measured with a pulse technique
C_{OUT}	Output Pin Capacitance		7	8		7	8		7	8	pF	

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt , Ceramic DIP; 65°C/Watt , Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt , Ceramic DIP; 110°C/Watt , Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt , Ceramic DIP; 25°C/Watt , Plastic DIP; 10°C/Watt , Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at $t_{WSA} = \text{MIN}$, t_{WHA} measured at $t_W = \text{MIN}$.


FAIRCHILD ISOPLANAR TTL MEMORY • 93410/93410A

TYPICAL ELECTRICAL CHARACTERISTICS




AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

WRITE MODE



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TTL ISOPLANAR MEMORY 93411/93411A

256x1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93411 and 93411A are high-speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three chip select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.

- REPLACEMENT FOR 54/74S206 AND EQUIVALENT DEVICES
- ORGANIZATION — 256 WORDS X 1 BIT
- THREE HIGH-SPEED CHIP SELECT INPUTS
- TYPICAL ACCESS TIME

93411A	Commercial	40 ns
93411	Commercial	45 ns
93411	Military	45 ns
- ON CHIP DECODING
- POWER DISSIPATION — 1.8 mW/BIT
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ - A ₇	Address Inputs
D _{IN}	Data Input
\overline{D}_{OUT}	Data Output
\overline{WE}	Write Enable



LOADING

(Notes a, b)


0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
0.5 U.L.

NOTES:

- a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
- b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at V_{OUT} = 0.45 V.



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93411/93411A

FUNCTIONAL DESCRIPTION — The 93411/93411A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at \overline{DOUT} .

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93411s or 93411As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC}(\text{MAX})}{16 - \text{F.O. (1.6)}} \leq R_L \leq \frac{V_{CC}(\text{MIN}) - V_{OH}}{n(I_{CEX}) + \text{F.O. (0.04)}}$$

R_L is in kΩ
 n = number of wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TABLE I – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}	\overline{DOUT}	
PIN 3	PIN 4	PIN 5				
H	X	X	X	X	H	Not Selected
X	H	X	X	X	H	Not Selected
X	X	H	X	X	H	Not Selected
L	L	L	L	L	H	Write "0"
L	L	L	L	H	H	Write "1"
L	L	L	H	X	\overline{DOUT}	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	-0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93411AXC, 93411XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93411XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93411/93411A

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER		LIMITS			UNITS	CONDITIONS
			MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage			0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage		2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage			1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs
I _{IL}	Input LOW Current			-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V
I _{IH}	Input HIGH Current			1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V
I _{CEX}	Output Leakage Current			1.0	50	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Clamp Diode Voltage			-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current	93411XC		90	124	mA	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93411AXC		100	135		
		93411XM		90	117		
				100	143		
						T _A = +75°C	
						T _A = 0°C	
						T _A = +125°C	
						T _A = -55°C	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93411AXC			93411XC			93411XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES											
t _{ACS}	Chip Select Time		25	30		25	30		25	40	ns	See Test Circuit and Waveforms Note 5
t _{RCS}	Chip Select Recovery Time		25	25		25	25		25	35		
t _{AA}	Address Access Time		40	45		45	55		45	65		
WRITE MODE	DELAY TIMES											
t _{WS}	Write Disable Time	10	20	35	10	20	35	10	20	45	ns	
t _{WR}	Write Recovery Time		25	40		25	40		25	50		
	INPUT TIMING REQUIREMENTS											
t _W	Write Pulse Width (to guarantee write)	40	25		40	25		50	25		ns	See Test Circuit and Waveforms Note 6
t _{WSD}	Data Set-Up Time Prior to Write	0	0		0	0		0	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0			
t _{WSA}	Address Set-Up Time	0	0		0	0		0	0			
t _{WHA}	Address Hold Time	5	0		5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0		0	0			
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0			
C _I	Input Lead Capacitance		4	5		4	4		4	5		
C _O	Output Lead Capacitance		7	8		7	8		7	8		


NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.


FAIRCHILD ISOPLANAR TTL MEMORY • 93411/93411A

AC TEST LOAD AND WAVEFORM

LOADING CONDITION




INPUT PULSES




AC WAVEFORMS READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS



(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)


NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TYPICAL ELECTRICAL CHARACTERISTICS


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)




POWER SUPPLY CURRENT VERSUS TEMPERATURE




NORMALIZED ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE



APPLICATIONS



256-WORD BY 8-BIT BUFFER MEMORY SYSTEM

TTL ISOPLANAR MEMORY 93L412

256×4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L412 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93L412 has uncommitted collector outputs and is designed primarily for buffer control storage and high-performance main memory applications. The device has a typical address access time of 45 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION – 256 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- LOW POWER DISSIPATION – 0.27 mW/BIT TYP
- TYPICAL READ ACCESS TIME – 45 ns


PIN NAMES

$A_0 - A_7$	Address Inputs
$D_1 - D_4$	Data Inputs
$\overline{CS}_1, \overline{CS}_2$	Chip Select Inputs
\overline{WE}	Write Enable Input
$O_1 - O_4$	Data Outputs
\overline{OE}	Output Enable

LOGIC DIAGRAM




LOGIC SYMBOL




V_{CC} = Pin 22 (24)
 GND = Pin 8
 () = FLATPAK

CONNECTION DIAGRAMS DIP (TOP VIEW)



FLATPAK (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

FUNCTIONAL DESCRIPTION—The 93L412 is fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The 93L412 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93L412s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC}(\text{MAX})}{8 - \text{F.O. (1.6)}} \leq R_L \leq \frac{V_{CC}(\text{MIN}) - V_{OH}}{N (I_{CEX}) + \text{F.O. (0.04)}}$$

R_L is in kΩ
 N = number of wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TRUTH TABLE

INPUTS					OUTPUTS	MODE
OE PIN 18	CS ₁ PIN 19	CS ₂ PIN 17	WE PIN 20	D ₁ - D ₄ PINS 9,11,13,15	OPEN COLLECTOR	
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	H	X	O ₁ - O ₄	Read Stored Data
X	L	H	L	L	H	Write "0"
X	L	H	L	H	H	Write "1"
H	L	H	H	X	H	Output Disabled
H	L	H	L	L	H	Write "0" (Output Disabled)
H	L	H	L	H	H	Write "1" (Output Disabled)

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW)

NOTE: Pin number specified are for DIP only

ABSOLUTE MAXIMUM RATINGS, (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L412XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L412XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V_{OL}	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{MIN}$, $I_{OL} = 8 \text{ mA}$	
V_{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V_{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I_{IL}	Input LOW Current		-150	-300	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 4.5 \text{ V}$	
				1.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 5.25 \text{ V}$	
V_{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{MAX}$, $I_{IN} = -10 \text{ mA}$	
I_{CEX}	Output Leakage Current		1.0	100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 4.5 \text{ V}$	
I_{CC}	Power Supply Current	93L412XC	55	75	mA	$T_A = +75^\circ\text{C}$ $T_A = 0^\circ\text{C}$ $T_A = +125^\circ\text{C}$ $T_A = -55^\circ\text{C}$	$V_{CC} = \text{MAX}$, All Inputs and Outputs Open
		93L412XC	60	80			
		93L412XM	50	70			
		93L412XM	65	90			

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93L412XC			93L412XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t_{ACS}	Chip Select Time		20	35		20	45	ns	See Test Circuit and Waveforms
t_{RCS}	Chip Select Recovery Time		20	35		20	45		
t_{AOS}	Output Enable Time		20	35		20	45		
t_{ROS}	Output Enable Recovery Time		20	35		20	45		
t_{AA}	Address Access Time		45	60		45	75		
WRITE MODE	DELAY TIMES								
t_{WS}	Write Disable Time		20	40		20	45	ns	
t_{WR}	Write Recovery Time		25	45		25	50		
	INPUT TIMING REQUIREMENTS								
t_W	Write Pulse Width (to guarantee write)	45	30		55	35		ns	See Test Circuit and Waveforms
t_{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t_{WHD}	Data Hold Time After Write	5	0		5	0			
t_{WSA}	Address Set-Up Time	10	0		10	0			
t_{WHA}	Address Hold Time	5	0		10	0			
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t_{WHCS}	Chip Select Hold Time	5	0		10	0			
C_I	Input Pin Capacitance		3	5		3	5		
C_O	Output Pin Capacitance		5	8		5	8		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{ C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50° C/Watt , Ceramic DIP; 65° C/Watt , Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90° C/Watt , Ceramic DIP; 110° C/Watt , Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25° C/Watt , Ceramic DIP; 25° C/Watt , Plastic DIP; 15° C/Watt , Flatpak.


5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_{w} measured at $t_{wSA} = \text{MIN}$, t_{wSA} measured at $t_w = \text{MIN}$.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT HIGH)**




**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT LOW)**




**POWER SUPPLY CURRENT
VERSUS TEMPERATURE**



**ADDRESS ACCESS TIME
VERSUS LOAD CAPACITANCE**




**INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS TEMPERATURE**




FAIRCHILD ISOPLANAR TTL MEMORY • 93L412

AC TEST LOAD AND WAVEFORM


LOADING CONDITIONS



INPUT PULSES




WRITE MODE




READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM OUTPUT ENABLE



PROPAGATION DELAY FROM ADDRESS INPUTS



(All above measurements referenced to 1.5 V unless otherwise indicated)

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TTL ISOPLANAR MEMORY 93412

256 × 4 - BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93412 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93412 has uncommitted collector outputs and is designed primarily for buffer control storage and high-performance main memory applications. The device has a typical address access time of 30 ns.

- **ISOPLANAR TECHNOLOGY**
- **ORGANIZATION — 256 WORDS × 4 BITS**
- **UNCOMMITTED COLLECTOR OUTPUTS**
- **STANDARD 22-PIN DUAL IN-LINE PACKAGE**
- **TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION**
- **POWER DISSIPATION — 0.475 mW/BIT TYPICAL**
- **TYPICAL READ ACCESS TIME — 30 ns**

PIN NAMES

A ₀ – A ₇	Address Inputs
D ₁ – D ₄	Data Inputs
\overline{CS}_1 , \overline{CS}_2	Chip Select Inputs
\overline{WE}	Write Enable Input
O ₁ – O ₄	Data Outputs
\overline{OE}	Output Enable


LOGIC DIAGRAM



V_{CC} = Pin 22
 GND = Pin 8
 ○ = Pin Number


Pin numbers specified for DIP only

LOGIC SYMBOL




V_{CC} = Pin 22 (24)
 GND = Pin 8
 () = FLATPAK

CONNECTION DIAGRAMS DIP (TOP VIEW)



FLATPAK (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93412

FUNCTIONAL DESCRIPTION – The 93412 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The 93412 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93412s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC} (MAX)}{8 - F.O. (1.6)} \leq R \leq \frac{V_{CC} (MIN) - V_{OH}}{N (I_{CEX}) + F.O. (0.04)}$$

R_L is in kΩ
 N = number or wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TRUTH TABLE

INPUTS D ₁ – D ₄					OUTPUTS	MODE
\overline{OE} PIN 18	\overline{CS}_1 PIN 19	CS ₂ PIN 17	\overline{WE} PIN 20	D ₁ —D ₄ PINS 9, 11,13, 15	OPEN COLLECTOR	
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	H	X	O ₁ – O ₄	Read Stored Data
X	L	H	L	L	H	Write "0"
X	L	H	L	H	H	Write "1"
H	L	H	H	X	H	Output Disabled
H	L	H	L	L	H	Write "0" (Output Disabled)
H	L	H	L	H	H	Write "1" (Output Disabled)

H = HIGH Voltage, L = LOW Voltage, X = Don't Care (HIGH or LOW)

NOTE: Pin number specified are for DIP only

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V _{CC} Pin Potential to Ground Pin	–0.5 V to +7.0 V
*Input Voltage (dc)	–0.5 V to +5.5 V
*Input Current (dc)	–12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93412XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93412XM	4.5 V	5.0 V	5.5 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93412

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V_{OL}	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{MIN}$, $I_{OL} = 8 \text{ mA}$
V_{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V_{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I_{IL}	Input LOW Current		-150	-300	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 4.5 \text{ V}$
				1.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 5.25 \text{ V}$
V_{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{MAX}$, $I_{IN} = -10 \text{ mA}$
I_{CEX}	Output Leakage Current		1.0	100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 4.5 \text{ V}$
I_{CC}	Power Supply Current	93412XC	95	130	mA	$T_A = +75^\circ\text{C}$ $T_A = 0^\circ\text{C}$ $T_A = +125^\circ\text{C}$ $T_A = -55^\circ\text{C}$ $V_{CC} = \text{MAX}$, All Inputs and Outputs Open
		93412XC		155		
		93412XM		120		
		93412XM		170		

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93412XC			93412XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t_{ACS}	Chip Select Time		20	30		20	45	ns	See Test Circuit and Waveforms
t_{RCS}	Chip Select Recovery Time		20	30		20	45		
t_{AOS}	Output Enable Time		20	30		20	45		
t_{ROS}	Output Enable Recovery Time		20	30		20	45		
t_{AA}	Address Access Time		30	45		40	60		
WRITE MODE	DELAY TIMES								
t_{WS}	Write Disable Time		20	35		20	45	ns	See Test Circuit and Waveforms
t_{WR}	Write Recovery Time		25	40		25	50		
	INPUT TIMING REQUIREMENTS							ns	
t_W	Write Pulse Width (to guarantee write)	30	20		40	30			
t_{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t_{WHD}	Data Hold Time After Write	5	0		5	0			
t_{WSA}	Address Set-Up Time	10	0		10	0			
t_{WHA}	Address Hold Time	5	0		10	0			
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t_{WHCS}	Chip Select Hold Time	5	0		10	0			
C_I	Input Pin Capacitance		3	5		3	5	pF	Measure with Pulse Technique
C_O	Output Pin Capacitance		5	8		5	8		

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of a two minute warm-up. Temperature range of operation refers to a case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = $50^\circ\text{C}/\text{Watt}$, Ceramic DIP; $65^\circ\text{C}/\text{Watt}$, Plastic DIP; NA, Flatpak.

θ_{JA} (Junction to Ambient) (still air) = $90^\circ\text{C}/\text{Watt}$, Ceramic DIP; $110^\circ\text{C}/\text{Watt}$, Plastic DIP; NA, Flatpak.


θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{Watt}$, Ceramic DIP; $25^\circ\text{C}/\text{Watt}$, Plastic DIP; $10^\circ\text{C}/\text{Watt}$, Flatpak.

- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at $t_{WSA} = \text{MIN}$, t_{WHA} measured at $t_W = \text{MIN}$.


7

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)




POWER SUPPLY CURRENT VERSUS TEMPERATURE



ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE



AC Test Load and Waveforms same as 93L412, see page 7-68.

TTL ISOPLANAR MEMORY 93L415

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93L415 is a low power 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. It has a typical access time of 35ns and is designed for buffer and control storage and high-performance main memory applications requiring low power.


The 93L415 includes full decoding on chip, has separate Data Input and Data Output lines and an active LOW Chip Select line.

The device is fully compatible with the standard DTL and TTL logic families and has an uncommitted collector output for ease of memory expansion.

- FULL MIL AND COMMERCIAL RANGES
- TTL INPUTS AND OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- READ ACCESS TIME 35 ns TYPICAL
- CHIP SELECT ACCESS TIME 20 ns TYPICAL
- POWER DISSIPATION 0.20 mW/BIT TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE


PIN NAMES

\overline{CS}	Chip Select Input
A ₀ – A ₉	Address Inputs
WE	Write Enable Input
D _{IN}	Data Input
D _{OUT}	Data Output




V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAMS DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



V_{CC} = Pin 16
GND = Pin 8

○ = Pin Numbers

FAIRCHILD ISOPLANAR TTL MEMORY • 93L415

FUNCTIONAL DESCRIPTION — The 93L415 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

The Chip Select input allows memory array expansion. For large memories, the fast chip select access time permits decoding of the Chip Select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided on the 93L415 to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93L415s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC}(\text{min})}{I_{OL} - FO(1.6)} \leq R_L \leq \frac{V_{CC}(\text{min}) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

R_L is in kΩ
 n = number of wired-OR outputs tied together
 FO = number of TTL Unit Loads (UL) driven
 I_{CEX} = Memory Output Leakage Current
 V_{OH} = Required Output HIGH Level at Output Node
 I_{OL} = Output LOW Current

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μA HIGH/1.6 mA LOW.

TABLE I — TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _{IN}	Open Collector	
H	X	X	H	NOT SELECTED
L	L	L	H	WRITE "0"
L	L	H	H	WRITE "1"
L	H	X	D _{OUT}	READ

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
Voltage Applied to Outputs (Output HIGH)	-0.5 V to +5.5 V
Output Current (dc) (Output LOW)	+20 mA

* Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (Note 4)
	MIN	TYP	MAX	
93L415XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L415XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L415

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.35	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-150	-300	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
I _{CEX}	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current			55	mA	T _A ≥ 75°C
			45	65	mA	T _A = 0°C
				75	mA	T _A = -55°C

V_{CC} = MAX,
All Inputs
Grounded



AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93L415XC			93L415XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Time		20	40		20	45	ns	See Test Circuit and Waveforms
t _{RCS}	Chip Select Recovery Time		20	40		20	50		
t _{AA}	Address Access Time		35	60		35	70		
WRITE MODE	DELAY TIMES								
t _{WS}	Write Disable Time		20	45		20	45	ns	See Test Circuit and Waveforms
t _{WR}	Write Recovery Time		20	45		30	55		
t _W	INPUT TIMING REQUIREMENTS								
	Write Pulse Width (to guarantee write)	45	25		50	25			
	t _{WSD}	Data Set-Up Time Prior to Write	5	0		10	0		
	t _{WHD}	Data Hold Time After Write	5	0		10	0		
	t _{WSA}	Address Set-Up Time	10	0		10	0		
	t _{WHA}	Address Hold Time	5	0		10	0		
	t _{WSCS}	Chip Select Set-Up Time	5	0		10	0		
	t _{WHCS}	Chip Select Hold Time	5	0		10	0		
C _I	Input Lead Capacitance		4	5		4	5	pF	
C _O	Output Lead Capacitance		7	8		7	8		

- NOTES:
- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 - The specified LIMITS represent the "worst case" value to the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 - Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
 - The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP, 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
 - The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
 - t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.




AC TEST LOAD AND WAVEFORM




AC WAVEFORMS
READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM ADDRESS INPUTS









WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TYPICAL ELECTRICAL CHARACTERISTICS



APPLICATIONS



Addressing for a 4096-bit memory plane by 16 bits (4K x 16) requires only half of a 9321 1-of-4 decoder and any necessary buffers.

TTL ISOPLANAR MEMORY 93415/93415A

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION - The 93415 and 93415A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for buffer control storage and high-performance main memory applications. The devices have typical access times of 30 ns for the 93415 and 25 ns for the 93415A.




The 93415 and 93415A include full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select. They are fully compatible with standard DTL and TTL logic families and have an uncommitted collector output for ease of memory expansion.

- UNCOMMITTED COLLECTOR OUTPUT
- TTL INPUTS AND OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- TYPICAL READ ACCESS TIME

93415A	Commercial	25 ns
93415	Commercial	30 ns
93415	Military	40 ns
- CHIP SELECT ACCESS TIME 15 ns TYPICAL
- POWER DISSIPATION 0.5 mW/BIT TYPICAL
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

- \overline{CS} Chip Select
- A₀ - A₉ Address Inputs
- \overline{WE} Write Enable
- D_{IN} Data Input
- D_{OUT} Data Output



FAIRCHILD ISOPLANAR TTL MEMORY • 93415/93415A

FUNCTIONAL DESCRIPTION – The 93415/93415A are fully decoded 1024-bit Random Access Memories organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of Chip Select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active \overline{WE} (\overline{WE} , Pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s or 93415As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC} \text{ (MIN)}}{I_{OL} - FO \text{ (1.6)}} \leq R_L \leq \frac{V_{CC} \text{ (MIN)} - V_{OH}}{n(I_{CEX}) + FO \text{ (0.04)}}$$

R_L is in kΩ
 n = number of wired-OR outputs tied together
 FO = number of TTL Unit Loads (UL) driven
 I_{CEX} = Memory Output Leakage Current
 V_{OH} = Required Output HIGH Level at Output Node
 I_{OL} = Output LOW Current

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μA HIGH/1.6 mA LOW.


TABLE I – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _{IN}	Open Collector	
H	X	X	H	NOT SELECTED
L	L	L	H	WRITE "0"
L	L	H	H	WRITE "1"
L	H	X	D _{OUT}	READ


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)

TYPICAL INPUT AND OUTPUT CHARACTERISTICS

INPUT CURRENT VERSUS INPUT VOLTAGE



OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (LOW STATE)



ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

- | | |
|---|-------------------|
| Storage Temperature | -65°C to +150°C |
| Temperature (Ambient) Under Bias | -55°C to +125°C |
| V _{CC} Pin Potential to Ground Pin | -0.5 V to +7.0 V |
| *Input Voltage (dc) | -0.5 V to +5.5 V |
| *Input Current (dc) | -12 mA to +5.0 mA |
| Voltage Applied to Outputs (Output HIGH) | -0.5 V to +5.5 V |
| Output Current (dc) (Output LOW) | +20 mA |

* Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93415XC, 93415AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93415XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93415/93415A

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V
I _{CEX}	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current		95	115	mA	T _A ≥ 75°C
				130	mA	T _A = 0°C
				145	mA	T _A = -55°C

V_{CC} = MAX,
All Inputs Grounded





AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93415AXC			93415XC			93415XM			UNITS	CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
READ MODE	DELAY TIMES											
t _{ACS}	Chip Select Time		15	20		15	35		15	45	ns	See Test Circuit and Waveforms
t _{RCS}	Chip Select Recovery Time		15	20		20	35		20	50		
t _{AA}	Address Access Time		25	30		30	45		40	60		
WRITE MODE	DELAY TIMES											
t _{WS}	Write Disable Time		15	20		20	35		20	45	ns	
t _{WR}	Write Recovery Time		20	25		25	40		45	50		
t _W	INPUT TIMING REQUIREMENTS										ns	See Test Circuit and Waveforms
	Write Pulse Width (to guarantee write)	20	15		35	25		40	25			
	t _{WSD} Data Set-Up Time Prior to Write	5	0		5	0		5	0			
	t _{WHD} Data Hold Time After Write	5	0		5	0		5	0			
	t _{WSA} Address Set-Up Time	5	0		5	0		15	0			
	t _{WHA} Address Hold Time	5	0		5	0		5	0			
	t _{WSCS} Chip Select Set-Up Time	5	0		5	0		5	0			
t _{WHCS} Chip Select Hold Time	5	0		5	0		5	0				
C _I	Input Pin Capacitance		4	5		4	5		4	5	pF	
C _O	Output Pin Capacitance		7	8		7	8		7	8		

NOTES:


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value to the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP, 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_{WH} = MIN.

TYPICAL ELECTRICAL CHARACTERISTICS



AC Test Load and Waveforms same as 93L415, see page 7-76.

APPLICATIONS



Addressing for a 4096-bit memory plane by 16 bits (4K by 16) requires only half of a 9321 1-of-4 decoder and any necessary buffers.

93417

ISOPLANAR SCHOTTKY TTL MEMORY




256×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93417 is a fully decoded high-speed 1024-bit field Programmable ROM organized 256 words by four bits per word. The 93417 has uncommitted collector outputs. The outputs are disabled when either \overline{CS}_1 or \overline{CS}_2 are in the HIGH state. The 93417 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZED 256 X 4 BITS PER WORD
- UNCOMMITTED COLLECTORS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS – FOR HIGH RELIABILITY

PIN NAMES

$A_0 - A_7$ Address Inputs
 $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs
 $O_1 - O_4$ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93417

FUNCTIONAL DESCRIPTION - The 93417 is a bipolar field Programmable Read Only Memory (PROM) organized 256 words by four bits per word. Open collector outputs are provided for use in wired-OR systems. Chip Selects are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected, and data is valid at the outputs after $t_{\Delta A}$ nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93417 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-14.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93417XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93417XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I_{CEX}	Output Leakage Current			50	μA	$V_{CC} = 5.25 V, V_{CEX} = 4.95 V, 0^\circ C$ to $+75^\circ C$ Address any HIGH Output
I_{CEX}	Output Leakage Current			100	μA	$V_{CC} = 5.5 V, V_{CEX} = 5.2 V, -55^\circ C$ to $+125^\circ C$ Address any HIGH Output
V_{OL}	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}, A_0 = +10.8 V$ A_1 through $A_7 = \text{HIGH}$
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I_F	Input LOW Current					
	I_{FA} (Address Inputs) I_{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	$V_{CC} = \text{MAX}, V_F = 0.45 V$
I_R	Input HIGH Current					
	I_{RA} (Address Inputs) I_{RCS} (Chip Select Input)			40 40	μA μA	$V_{CC} = \text{MAX}, V_R = 2.4 V$
I_{CC}	Power Supply Current		85	110	mA	$V_{CC} = \text{MAX}$, Outputs open Inputs Grounded and Chip Selected
C_O	Output Capacitance		7		pF	$V_{CC} = 5.0 V, V_O = 4.0 V, f = 1.0 \text{ MHz}$
C_{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 V, V_O = 4.0 V, f = 1.0 \text{ MHz}$
V_C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}, I_A = -18 \text{ mA}$

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93417

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	45	ns	See Waveforms and Test Circuits
t_{AA+}			25	45	ns	
t_{ACS-}	Chip Select Access Time		12	20	ns	
t_{ACS+}			12	20	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	60	ns	See Waveforms and Test Circuits
t_{AA+}			25	60	ns	
t_{ACS-}	Chip Select Access Time		12	30	ns	
t_{ACS+}			12	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORMS



AC TEST OUTPUT LOAD



TTL ISOPLANAR MEMORY 93419


64x9-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93419 is a 576-bit Read/Write Random Access Memory organized 64 words by nine bits per word with uncommitted collector outputs. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and where the number of required bits per word is relatively large. The ninth bit can provide parity for 8-bit word systems.


- UNCOMMITTED COLLECTOR OUTPUTS
- TTL INPUTS AND OUTPUTS
- ISOPLANAR TECHNOLOGY
- ORGANIZATION – 64 WORDS X 9 BITS
- STANDARD 28-PIN DUAL IN-LINE PACKAGE
- DATA OUTPUT IS THE COMPLEMENT OF DATA INPUT
- POWER DISSIPATION – 0.87 mW/BIT

PIN NAMES


$A_0 - A_5$	Address Inputs
$D_0 - D_8$	Data Inputs
$\bar{O}_0 - \bar{O}_8$	Data Outputs
\overline{WE}	Write Enable Input
\overline{CS}	Chip Select Input



LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93419

FUNCTIONAL DESCRIPTION – The 93419 is a fully decoded 576-bit Random Access Memory organized 64 words by nine bits. Word selection is achieved by means of a 6-bit address, A_0 to A_5 .

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of chip select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 13). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is inverted from Data In to Data Out.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93419s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R_L value must be used to provide a HIGH at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC(MAX)}}{I_{OL} - FO (1.6)} \leq R_L \leq \frac{V_{CC(MIN)} - V_{OH}}{n(I_{CEX}) + FO (0.04)}$$

R_L is in k Ω (limited to 8 mA)

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

I_{CEX} = Memory Output Leakage Current

V_{OH} = Required Output HIGH Level at Output Node

I_{OL} = Output LOW Current

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH} . One Unit Load = 40 μA HIGH/1.6 mA LOW. $FO_{MAX} = 5$ UL.

TABLE I – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	Open Collector	
H	X	X	H	NOT SELECTED
L	L	L	H	WRITE "0"*
L	L	H	H	WRITE "1"*
L	H	X	D_{OUT} *	READ



H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

* Memory inverts from Data In to Data Output

TYPICAL INPUT AND OUTPUT CHARACTERISTICS



ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

–65°C to +150°C

Temperature (Ambient) Under Bias

–55°C to +125°C

V_{CC} Pin Potential to Ground Pin

–0.5 V to +7.0 V

*Input Voltage (dc)

–0.5 V to +5.5 V

*Input Current (dc)

–12 mA to +5.0 mA

Voltage Applied to Outputs (Output HIGH)

–0.5 V to +5.5 V

Output Current (dc) (Output LOW)

+10 mA

*Either input voltage or input current limit is sufficient to protect the input.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE (Note 4)
	MIN	TYP	MAX	
93419XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93419XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93419

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2 and 4)

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.50	V	V _{CC} = MIN, I _{OL} = 12 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V
I _{CEX}	Output Leakage Current		1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current			120	mA	T _A = 125°C
			100	150	mA	T _A = 25°C
				165	mA	T _A = -55°C

V_{CC} = MAX,
All Inputs Grounded
Outputs LOW

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93419XC			93419XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		15	40		15	40	ns	See Test Circuit and Waveforms
t _{RCS}	Chip Select Recovery Time		20	40		20	40		
t _{AA}	Address Access Time		35	45		40	60		
WRITE MODE	DELAY TIMES								
t _{WS}	Write Disable Time		20	40		20	45	ns	See Test Circuit and Waveforms
t _{WR}	Write Recovery Time		25	45		45	55		
t _W	Write Pulse Width (to guarantee write)	35	20		45	25			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0			
t _{WSA}	Address Set-Up Time	5	0		10	0	ns		
t _{WHA}	Address Hold Time	5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t _{WHCS}	Chip Select Hold Time	5	0		5	0			
C _{IN}	Input Pin Capacitance		4	5		4	5	pF	
C _{OUT}	Output Pin Capacitance		7	8		7	8		


7

NOTES:



- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.

FAIRCHILD ISOPLANAR TTL MEMORY • 93419



TYPICAL ELECTRICAL CHARACTERISTICS



AC TEST LOAD AND WAVEFORM



READ MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)

FAIRCHILD ISOPLANAR TTL MEMORY • 93419

AC WAVEFORMS (Cont'd)

WRITE MODE




(ALL TIME MEASUREMENTS REFERENCED TO 1.5 V)


NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TYPICAL SYSTEM TIMING

WRITE



READ



TTL ISOPLANAR MEMORY 93L420

256×1—BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93L420 is a low power high-speed 256-bit Read/Write Random Access Memory organized 256 words by one bit. It is designed for scratchpad, buffer and distributed main memory applications requiring low power. The device has three chip select lines to simplify its use in larger memory systems. Address input locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

- 3-STATE OUTPUT
- ORGANIZATION — 256 WORDS X 1 BIT
- THREE HIGH-SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME — 40 ns
- ON-CHIP DECODING
- POWER DISSIPATION — 275 mW TYPICAL
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$

$A_0 - A_7$

D_{IN}

D_{OUT}

\overline{WE}

Chip Select Inputs

Address Inputs

Data Input

Data Output

Write Enable

LOADING

(Notes a, b)

0.5 U.L.

0.5 U.L.

0.5 U.L.

10 U.L.


0.5 U.L.

NOTES:

a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW

b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V, and will source a minimum of 10 mA at 2.4 V

LOGIC DIAGRAM




V_{CC} = Pin 16

GND = Pin 8

○ = Pin Numbers

LOGIC SYMBOL




V_{CC} = Pin 16

GND = Pin 8

CONNECTION DIAGRAM

DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L420

FUNCTIONAL DESCRIPTION — The 93L420 is a fully decoded 256-bit Random Access Memory organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE I – TRUTH TABLE

INPUTS			OUTPUT			MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}	$\overline{D_{OUT}}$	
H	X	X	X	X	HIGH Z	Not Selected
X	H	X	X	X	HIGH Z	Not Selected
X	X	H	X	X	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "0"
L	L	L	L	H	HIGH Z	Write "1"
L	L	L	H	X	$\overline{D_{OUT}}$	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = High Impedance

TABLE 2 – FUNCTION TABLE

FUNCTION	INPUTS		OUTPUT
	CHIP SELECT	WRITE ENABLE	
Write	L	L	HIGH Z
Read	L	H	Stored Data
Not Selected	H	X	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	-0.5 V to +5.5 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L420XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L420XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L420

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V	
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current	93L420XC	55	70	mA	T _A = 0°C to +75°C	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93L420XM	55	70		T _A = -55°C to +125°C	
V _{OH}	Output HIGH Voltage	93L420XC	2.4		V	I _{OH} = -10.3 mA	
		93L421XM	2.4		V	I _{OH} = -5.2 mA	
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93L420XC			93L420XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		20	25		20	40	ns	See Test Circuit and Waveforms Note 5
t _{ZRCS}	Chip Select to HIGH Z		25	30		25	40		
t _{AA}	Address Access Time		40	45		40	55		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		25	30		25	40	ns	See Test Circuit and Waveforms Note 6
t _{WR}	Write Recovery Time		45	50		45	55		
t _W	Minimum Write Pulse Width	35	15		40	15			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0			
t _{WSA}	Address Set-Up Time	5	0		10	0	ns		
t _{WHA}	Address Hold Time	5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0			
t _{WHCS}	Chip Select Hold Time	0	0		0	0			
C _{IN}	Input Capacitance		2.5	3.5		2.5	3.5	pF	
C _{OUT}	Output Capacitance		5	7		5	7		


NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.


FAIRCHILD ISOPLANAR TTL MEMORY • 93L420

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE



AC WAVEFORMS

INPUT PULSES




FAIRCHILD ISOPLANAR TTL MEMORY • 93L420


AC WAVEFORMS

READ MODE

PROPAGATION DELAY FROM CHIP SELECT




PROPAGATION DELAY FROM ADDRESS



(All time measurements referenced to 1.5 V)


WRITE MODE




(All time measurements referenced to 1.5 V)

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z




WRITE ENABLE TO HIGH Z DELAY




(All t_{ZXXX} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)


AC TEST LOAD



Load A



Load B



Load C

TTL ISOPLANAR MEMORY 93L421

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93L421 is a low power 256-bit Read/Write Random Access Memory organized 256 words by one bit. It is designed for scratchpad, buffer and distributed main memory applications requiring low power. The device has three Chip Select lines to simplify its use in larger memory systems. Address input locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

- 3-STATE OUTPUT
- ORGANIZATION – 256 WORDS X 1 BIT
- THREE HIGH-SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME – 45 ns
- ON-CHIP DECODING
- POWER DISSIPATION – 275 mW TYPICAL
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

PIN NAMES

$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$

Chip Select Inputs

$A_0 - A_7$

Address Inputs

D_{IN}

Data Input

D_{OUT}

Data Output

\overline{WE}

Write Enable

LOADING (Notes a, b)

0.5 U.L.

0.5 U.L.

0.5 U.L.


10 U.L.

0.5 U.L.


NOTES:

a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW

b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at $V_{OUT} = 0.45$ V, and will source a minimum of 10 mA at 2.4 V




LOGIC SYMBOL



V_{CC} = Pin 16

GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L421

FUNCTIONAL DESCRIPTION—The 93L421 is a fully decoded 256-bit Random Access Memory organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE 1 – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}	$\overline{D_{OUT}}$	
H	X	X	X	X	HIGH Z	Not Selected
X	H	X	X	X	HIGH Z	Not Selected
X	X	H	X	X	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "0"
L	L	L	L	H	HIGH Z	Write "1"
L	L	L	H	X	$\overline{D_{OUT}}$	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = High Impedance

TABLE 2 – FUNCTION TABLE

FUNCTION	INPUTS		OUTPUT
	CHIP SELECT	WRITE ENABLE	
Write	L	L	HIGH Z
Read	L	H	Stored Data
Not Selected	H	X	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	-0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L421XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L421XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L421

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{CC}	Power Supply Current	93L421XC	55	70	mA	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93L421XM	55	70		
V _{OH}	Output HIGH Voltage	93L421XC	2.4		V	I _{OH} = -10.3 mA
		93L421XM	2.4		V	I _{OH} = -5.2 mA
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93L421XC			93L421XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		30	40		35	50	ns	See Test Circuit and Waveforms Note 5
t _{ZRCS}	Chip Select to HIGH Z		30	40		30	50		
t _{AA}	Address Access Time		45	90		45	100		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		30	45		30	55	ns	
t _{WR}	Write Recovery Time		50	60		65	70		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms Note 6
t _W	Minimum Write Pulse Width	60	20		70	20			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0			
t _{WSA}	Address Set-Up Time	10	0		15	0			
t _{WHA}	Address Hold Time	10	0		10	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0			
t _{WHCS}	Chip Select Hold Time	0	0		0	0			
C _{IN}	Input Capacitance		2.5	3.5		2.5	3.5	pF	Measured with a pulse technique
C _{OUT}	Output Capacitance		5	7		5	7		


NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.


FAIRCHILD ISOPLANAR TTL MEMORY • 93L421

TYPICAL ELECTRICAL CHARACTERISTICS


**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT HIGH Z STATE)**




**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE
(OUTPUT LOW)**



**INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS TEMPERATURE**



**INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS SUPPLY VOLTAGE**



AC Test Load and Waveforms same as 93L420, see page 7-93, 7-94 & 7-95.

TTL ISOPLANAR MEMORY 93421/93421A

256 × 1 - BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93421 and 93421A are high-speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

- 3-STATE OUTPUT
- REPLACEMENT FOR 54/74S200 AND EQUIVALENT DEVICES
- ORGANIZATION — 256 WORDS X 1 BIT
- THREE HIGH-SPEED CHIP SELECT INPUTS
- TYPICAL READ ACCESS TIME

93421A	Commercial	30 ns
93421	Commercial	35 ns
93421	Military	35 ns
- ON CHIP DECODING
- POWER DISSIPATION — 1.8 mW/BIT
- POWER DISSIPATION DECREASES WITH TEMPERATURE
- INVERTED DATA OUTPUT

PIN NAMES




$\overline{CS}_1, \overline{CS}_2, \overline{CS}_3$	Chip Select Inputs
A ₀ - A ₇	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
WE	Write Enable

LOADING

(Notes a, b)	0.5 U.L.
	0.5 U.L.
	0.5 U.L.
	10 U.L.
	0.5 U.L.

NOTES:

- a. 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
 b. 10 U.L. is the output LOW drive factor. This output will sink a maximum of 16 mA at V_{OUT} = 0.45 V, and will source a minimum of 10 mA at 2.4 V.



FAIRCHILD ISOPLANAR TTL MEMORY • 93421/93421A

FUNCTIONAL DESCRIPTION—The 93421/93421A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Three Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 12). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at $\overline{D_{OUT}}$.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE 1 – TRUTH TABLE

INPUTS					OUTPUT	MODE
\overline{CS}_1	\overline{CS}_2	\overline{CS}_3	\overline{WE}	D _{IN}	$\overline{D_{OUT}}$	
H	X	X	X	X	HIGH Z	Not Selected
X	H	X	X	X	HIGH Z	Not Selected
X	X	H	X	X	HIGH Z	Not Selected
L	L	L	L	L	HIGH Z	Write "0"
L	L	L	L	H	HIGH Z	Write "1"
L	L	L	H	X	$\overline{D_{OUT}}$	Read inverted data from addressed location

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = High Impedance

TABLE 2 – FUNCTION TABLE

FUNCTION	INPUTS		OUTPUT
	CHIP SELECT	WRITE ENABLE	
Write	L	L	HIGH Z
Read	L	H	Stored Data
Not Selected	H	X	HIGH Z

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	-0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93421AXC, 93421XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93421XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93421/93421A

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.0	1.6		V	Guaranteed Input Logical HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.85	V	Guaranteed Input Logical LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-530	-800	μA	V _{CC} = MAX, V _{IN} = 0 V	
I _{IH}	Input HIGH Current		1.0	20	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current	93421XC	90	124	mA	T _A = +75°C	V _{CC} = MAX, WE Grounded, all other inputs @ 4.5 V, see Power Supply vs Temp. Curve
		93421AXC	100	135		T _A = 0°C	
		93421XM	90	117		T _A = +125°C	
			100	143		T _A = -55°C	
V _{OH}	Output HIGH Voltage	93421XC,AXC	2.4		V	I _{OH} = -10.3 mA	
		93421XM	2.4		V	I _{OH} = -5.2 mA	
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6


SYMBOL	CHARACTERISTIC	93421AXC			93421XC			93421XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES											
t _{ACS}	Chip Select Access Time		20	30		20	30		25	40	ns	See Test Circuit and Waveforms Note 5
t _{ZRCS}	Chip Select to HIGH Z		20	30		20	30		20	40		
t _{AA}	Address Access Time		30	40		35	50		35	60		
WRITE MODE	DELAY TIMES											
t _{ZWS}	Write Disable to HIGH Z	10	20	35	10	20	35	10	20	45	ns	
t _{WR}	Write Recovery Time		25	40		25	40		25	50		
	INPUT TIMING REQUIREMENTS											
t _W	Minimum Write Pulse Width	30	10		30	10		40	10		ns	See Test Circuit and Waveforms Note 6
t _{WSD}	Data Set-Up Time Prior to Write	0	0		0	0		0	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0			
t _{WSA}	Address Set-Up Time	0	0		0	0		0	0			
t _{WHA}	Address Hold Time	5	0		5	0		5	0			
t _{WSCS}	Chip Select Set-Up Time	0	0		0	0		0	0			
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0			
C _I	Input Capacitance		2.5	3.5		2.5	3.5		2.5	3.5		
C _O	Output Capacitance		5	7		5	7		5	7		

NOTES:


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WHA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTICS


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)




POWER SUPPLY CURRENT VERSUS TEMPERATURE




ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE



INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS SUPPLY VOLTAGE



AC Test Load and Waveforms same as 93L420, see page 7-93, 7-94 & 7-95.

TTL ISOPLANAR MEMORY 93L422

256×4-BIT FULLY DECODED RANDOM ACCESS MEMORY


DESCRIPTION – The 93L422 is a 1024-bit Read/Write Random Access Memory organized 256 words by four bits per word. The 93L422 has 3-state outputs, and is designed primarily for buffer control storage and high-performance main memory applications. The device has a typical address access time of 45 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION – 256 WORDS X 4 BITS
- 3-STATE OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- LOW POWER DISSIPATION – 0.27 mW/BIT TYP
- TYPICAL READ ACCESS TIME – 45 ns


PIN NAMES

A ₀ – A ₇	Address Inputs
D ₁ – D ₄	Data Inputs
CS ₁ , CS ₂	Chip Select Inputs
WE	Write Enable Input
O ₁ – O ₄	Data Outputs
OE	Output Enable

LOGIC DIAGRAM




LOGIC SYMBOL




CONNECTION DIAGRAMS

DIP (TOP VIEW)



FLATPAK (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93L422

FUNCTIONAL DESCRIPTION — The 93L422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 20). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and chip selected. Data in the specified location is presented at D_{OUT} and not inverted.

TRUTH TABLE

INPUTS				OUTPUTS		MODE
\overline{OE} PIN 18	\overline{CS}_1 PIN 19	\overline{CS}_2 PIN 17	\overline{WE} PIN 20	D ₁ - D ₄ PINS 9, 11, 13 15	3-STATE	
X	H	X	X	X	HIGH Z	Not Selected
X	X	L	X	X	HIGH Z	Not Selected
L	L	H	H	X	O ₁ - O ₄	Read Stored Data
X	L	H	L	L	HIGH Z	Write "0"
X	L	H	L	H	HIGH Z	Write "1"
H	L	H	H	X	HIGH Z	Output Disabled
H	L	H	L	L	HIGH Z	Write "0" (Output Disabled)
H	L	H	L	H	HIGH Z	Write "1" (Output Disabled)

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW); HIGH Z = High Impedance.

NOTE: Pin numbers specified for DIP only

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L422XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L422XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L422

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V_{OL}	Output LOW Voltage		0.3	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 8 \text{ mA}$	
V_{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V_{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I_{IL}	Input LOW Current		-150	-300	μA	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$	
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}, V_{IN} = 4.5 \text{ V}$	
				1.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 5.25 \text{ V}$	
V_{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{MAX}, I_{IN} = -10 \text{ mA}$	
I_{OFF}	Output Current (HIGH Z)			50	μA	$V_{CC} = \text{MAX}, V_{OUT} = 2.4 \text{ V}$	
				-50		$V_{CC} = \text{MAX}, V_{OUT} = 0.5 \text{ V}$	
V_{OH}	Output HIGH Voltage	2.4			V	$V_{CC} = \text{MIN}, I_{OH} = -5.2 \text{ mA}$	
I_{OS}	Output Current Short Circuit to Ground			-70	mA	$V_{CC} = \text{MAX}, \text{Note 7}$	
I_{CC}	93L422XC		55	75	mA	$T_A = +75^\circ\text{C}$ $T_A = 0^\circ\text{C}$ $T_A = +125^\circ\text{C}$ $T_A = -55^\circ\text{C}$	$V_{CC} = \text{MAX},$ All Inputs and Outputs Open
	93L422XC		60	80			
	93L422XM		50	70			
	93L422XM		65	90			

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93L422XC			93L422XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t_{ACS}	Chip Select Time		20	35		20	45	ns	See Test Circuit and Waveforms
t_{ZRCS}	Chip Select to HIGH Z		20	35		20	45		
t_{AOS}	Output Enable Time		20	35		20	45		
t_{ZROS}	Output Enable to HIGH Z		20	35		20	45		
t_{AA}	Address Access Time		45	60		45	75		
WRITE MODE	DELAY TIMES								
t_{ZWS}	Write Disable to HIGH Z		20	40		20	45	ns	
t_{WR}	Write Recovery Time		25	45		25	50		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms
t_W	Write Pulse Width (to guarantee write)	45	30		55	35			
t_{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t_{WHD}	Data Hold Time After Write	5	0		5	0			
t_{WSA}	Address Set-Up Time	10	0		10	0			
t_{WHA}	Address Hold Time	5	0		10	0			
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t_{WHCS}	Chip Select Hold Time	5	0		10	0			
C_I	Input Pin Capacitance		3	5		3	5		
C_O	Output Pin Capacitance		5	8		5	8		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L422

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt , Ceramic DIP; 65°C/Watt , Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt , Ceramic DIP; 110°C/Watt , Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25°C/Watt , Ceramic DIP; 25°C/Watt , Plastic DIP; 15°C/Watt , Flatpak.


- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_w measured at $t_{wSA} = \text{MIN}$, t_{wSA} measured at $t_w = \text{MIN}$.
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES


OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT LOW)




POWER SUPPLY CURRENT VERSUS TEMPERATURE



ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE




AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS




Load A




Load B

INPUT PULSES



WRITE MODE




(All above measurements referenced to 1.5 V unless otherwise indicated)


NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM OUTPUT ENABLE



PROPAGATION DELAY FROM ADDRESS INPUTS



TTL ISOPLANAR MEMORY 93422





256 × 4 - BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93422 is a 1024-bit Read/Write Access Memory organized 256 words by four bits per word. The 93422 has 3-state outputs, and is designed primarily for buffer control storage and high-performance main memory applications. The device has a typical address access time of 30 ns.

- ISOPLANAR TECHNOLOGY
- ORGANIZATION – 256 WORDS X 4 BITS
- 3-STATE OUTPUTS
- STANDARD 22-PIN DUAL IN-LINE PACKAGE
- TWO CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- POWER DISSIPATION – 0.475 mW/BIT TYPICAL
- TYPICAL READ ACCESS TIME – 30 ns

PIN NAMES

- A₀ – A₇ Address Inputs
- D₁ – D₄ Data Inputs
- CS₁, CS₂ Chip Select Inputs
- WE Write Enable Input
- O₁ – O₄ Data Outputs
- OE Output Enable



FAIRCHILD ISOPLANAR TTL MEMORY • 93422

FUNCTIONAL DESCRIPTION — The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Two Chip Select inputs are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of Chip Select, CS, from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 20). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is not inverted.

TRUTH TABLE

INPUTS				OUTPUTS		MODE
\overline{OE} PIN 18	\overline{CS}_1 PIN 19	\overline{CS}_2 PIN 17	\overline{WE} PIN 20	D ₁ - D ₄ PINS 9, 11, 13, 15	3-STATE	
X	H	X	X	X	HIGH Z	Not Selected
X	X	L	X	X	HIGH Z	Not Selected
L	L	H	H	X	O ₁ - O ₄	Read Stored Data
X	L	H	L	L	HIGH Z	Write "0"
X	L	H	L	H	HIGH Z	Write "1"
H	L	H	H	X	HIGH Z	Output Disabled
H	L	H	L	L	HIGH Z	Write "0" (Output Disabled)
H	L	H	L	H	HIGH Z	Write "1" (Output Disabled)

H = HIGH Voltage, L = LOW Voltage, X = Don't Care (HIGH or LOW); HIGH Z = High Impedance.

NOTE: Pin number specified for DIP only

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	-0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93422XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93422XM	4.5 V	5.0 V	5.5 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93422

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V _{OL}	Output LOW Voltage		0.3	0.45	V	V _{CC} = MIN, I _{OL} = 8 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-150	-300	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{OFF}	Output Current (HIGH Z)			50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
				-50		V _{CC} = MAX, V _{OUT} = 0.5 V
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -5.2 mA
I _{OS}	Output Current Short Circuit to Ground			-70	mA	V _{CC} = MAX, Note 7
I _{CC}	93422XC		95	130	mA	T _A = +75°C V _{CC} = MAX, All Inputs and Outputs Open
	93422XC			155		
	93422XM			120		
	93422XM			170		






AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93422XC			93422XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Time		20	30		20	45	ns	See Test Circuit and Waveforms
t _{ZRCS}	Chip Select to HIGH Z		20	30		20	45		
t _{AOS}	Output Enable Time		20	30		20	45		
t _{ZROS}	Output Enable to HIGH Z		20	30		20	45		
t _{AA}	Address Access Time		30	45		40	60		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		20	35		20	45	ns	
t _{WR}	Write Recovery Time		25	40		25	50		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms
t _W	Write Pulse Width (to guarantee write)	30	20		40	30			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0			
t _{WHD}	Data Hold Time After Write	5	0		5	0			
t _{WSA}	Address Set-Up Time	10	0		10	0			
t _{WHA}	Address Hold Time	5	0		10	0			
t _{WSCS}	Chip Select Set-Up Time	5	0		5	0			
t _{WHCS}	Chip Select Hold Time	5	0		10	0			
C _I	Input Pin Capacitance		3	5		3	5	pF	Measure with Pulse Technique
C _O	Output Pin Capacitance		5	8		5	8		

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt , Ceramic DIP; 65°C/Watt , Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt , Ceramic DIP; 110°C/Watt , Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt , Ceramic DIP; 25°C/Watt , Plastic DIP; 15°C/Watt , Flatpak.
5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_{w} measured at $t_{wSA} = \text{MIN}$, t_{wSA} measured at $t_w = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES



AC Test Load and Waveforms same as 93L422, see page 7-108.

TTL ISOPLANAR MEMORY 93L425

1024×1-BIT FULLY DECODED RANDOM ACCESS MEMORY




DESCRIPTION – The 93L425 is a low power 1024-bit Read/Write Random Access Memory organized 1024 words by one bit. It has a typical access time of 35 ns and is designed for buffer and control storage and high-performance main memory applications requiring low power.

The 93L425 has full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select line. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads. The 93L425 is fully compatible with standard DTL and TTL logic families.

- FULL MIL AND COMMERCIAL RANGES
- 3-STATE OUTPUT
- NON-INVERTING DATA OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- READ ACCESS TIME 35 ns TYPICAL
- CHIP SELECT ACCESS TIME 20 ns TYPICAL
- POWER DISSIPATION 250 mW TYPICAL
- TTL INPUTS AND OUTPUTS
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

\overline{CS}	Chip Select Input
$A_0 - A_9$	Address Inputs
\overline{WE}	Write Enable Input
D_{IN}	Data Input
D_{OUT}	Data Output



FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

FUNCTIONAL DESCRIPTION — The 93L425 is a fully decoded 1024 - Bit Random Access Memory organized 1024 words by one bit. Word selection is achieved by means of a 10 - bit address, A_0 through A_9 .

The Chip Select input allows memory array expansion. For large memories, the fast chip select access time permits decoding of the Chip Select (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , pin 14). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at D_{OUT} and is non-inverted. During writing, the output is held in the high impedance state.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

TABLE 1 – TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D_{IN}	D_{OUT}	
H	X	X	HIGH Z	Not Selected
L	L	L	HIGH Z	Write "0"
L	L	H	HIGH Z	Write "1"
L	H	X	D_{OUT}	Read

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care (HIGH or LOW)
 HIGH Z = High Impedance

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (output HIGH)	0.5 V to +5.50 V
Output Current (dc) (output LOW)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L425XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L425XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 4

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.35	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-150	-300	μA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V	
I _{OFF}	Output Current (HIGH Z)			50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7	
V _{OH}	Output HIGH Voltage	93L425XC	2.4		V	I _{OH} = -5.2 mA, V _{CC} = 5.0 V ±5%	
		93L425XM	2.4		V	I _{OH} = -5.2 mA, V _{CC} = 5.0 V ±10%	
V _{CD}	Input Clamp Diode Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current			55	mA	T _A ≥ 75°C	V _{CC} = MAX, All Inputs Grounded
			45	65	mA	T _A = 0°C	
				75	mA	T _A = -55°C	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges. Notes 1, 2, 4, 5, 6

SYMBOL	CHARACTERISTIC	93L425XC			93L425XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		20	40		20	45	ns	See Test Circuit and Waveforms
t _{ZRCS}	Chip Select to HIGH Z		20	40		20	50		
t _{AA}	Address Access Time		35	60		35	70		
WRITE MODE	DELAY TIMES								
t _{ZWS}	Write Disable to HIGH Z		20	45		20	45	ns	See Test Circuit and Waveforms
t _{WR}	Write Recovery Time		20	45		20	55		
t _W	INPUT TIMING REQUIREMENTS Write Pulse Width (to guarantee write)	45	25		50	25			
t _{WSD}	Data Set-Up Time Prior to Write	5	0		10	0			
t _{WHD}	Data Hold Time After Write	5	0		10	0			
t _{WSA}	Address Set-Up Time	10	0		10	0			
t _{WHA}	Address Hold Time	5	0		10	0			
t _{WSCS}	Chip Select Set-Up Time	5	0		10	0			
t _{WHCS}	Chip Select Hold Time	5	0		10	0			
C _I	Input Pin Capacitance		4	5		4	5		
C _O	Output Pin Capacitance		7	8		7	8		

FAIRCHILD ISOPLANAR TTL MEMORY • 93L425

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{ C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at minimum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50° C/Watt , Ceramic DIP; 65° C/Watt , Plastic DIP; NA, Flatpak.

θ_{JA} (Junction to Ambient) (still air) = 90° C/Watt , Ceramic DIP; 110° C/Watt , Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25° C/Watt , Ceramic DIP; 25° C/Watt , Plastic DIP; 10° C/Watt for Flatpak.


5. The MAX address access time is guaranteed to be t_{hw} "worst case" bit in the memory using a pseudo random testing pattern.
6. t_w measured at $t_{wSA} = \text{MIN}$, t_{wSA} measured at $t_w = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

AC TEST LOAD AND WAVEFORM

LOADING CONDITIONS



INPUT PULSES




(All time measurements referenced to 1.5 V)


AC WAVEFORMS

READ MODE


PROPAGATION DELAY FROM CHIP SELECT



PROPAGATION DELAY FROM ADDRESS INPUTS



WRITE MODE



(All time measurements referenced to 1.5 V)

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

TTL ISOPLANAR MEMORY 93425/93425A

1024 × 1 - BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION — The 93425 and 93425A are 1024-bit Read/Write Random Access Memories organized 1024 words by one bit. They are designed for buffer control storage and high-performance main memory applications. The devices have typical address times of 30 ns for the 93425 and 25 ns for the 93425A.



The 93425 and 93425A include full decoding on chip, separate Data Input and Data Output lines and an active LOW Chip Select and Write Enable. They are fully compatible with standard DTL and TTL logic families. A 3-state output is provided to drive bus organized systems and/or highly capacitive loads.

- 3-STATE OUTPUT
- ORGANIZED 1024 WORDS X 1 BIT
- TTL INPUTS AND OUTPUT — FULL 16 mA DRIVE CAPABILITY
- TYPICAL READ ACCESS TIME


93425A	Commercial	25 ns
93425	Commercial	30 ns
93425	Military	40 ns
- CHIP SELECT ACCESS TIME 15 ns TYPICAL
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION 0.5 mW/BIT TYPICAL
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES

\overline{CS}	Chip Select
$A_0 - A_9$	Address Inputs
\overline{WE}	Write Enable
DIN	Data Input
DOUT	Data Output



CONNECTION DIAGRAMS DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR TTL MEMORY • 93425/93425A

FUNCTIONAL DESCRIPTION — The 93425/93425A are fully decoded 1024-bit Random Access Memories organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A₀ through A₉.

The Chip Select (\overline{CS}) input provides for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable (\overline{WE} , Pin 14). With \overline{WE} and \overline{CS} held LOW, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and \overline{CS} held LOW. Data in the specified location is presented at D_{OUT} and is non-inverted.

The 3-state output provides drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high impedance state.

TABLE 1 — TRUTH TABLE

INPUTS			OUTPUT	MODE
\overline{CS}	\overline{WE}	D _{IN}	D _{OUT}	
H	X	X	HIGH Z	NOT SELECTED
L	L	L	HIGH Z	WRITE "0"
L	L	H	HIGH Z	WRITE "1"
L	H	X	D _{OUT}	READ

H = HIGH Voltage Level
 L = Low Voltage Level
 X = Don't care (HIGH or LOW)
 HIGH Z = High Impedance

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired.)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
* Input Voltage (dc)	-0.5 V to +5.5 V
* Input Current (dc)	-12 mA to +5.0 mA
** Voltage Applied to Outputs (Output HIGH)	-0.5 V to +5.5 V
Output Current (dc) (Output LOW)	+20 mA

* Either input voltage or input current limit is sufficient to protect the input.

** Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93425XC, 93425AXC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93425XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93425/93425A

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC		LIMITS			UNITS	CONDITIONS	
			MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage			0.3	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage		2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage			1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current			-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{IH}	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
					1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V	
I _{OFF}	Output Current (HIGH Z)				50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
I _{OS}	Output Current Short Circuit to Ground				-100	mA	V _{CC} = MAX, Note 7	
V _{OH}	Output HIGH Voltage	93425XC	2.4			V	I _{OH} = -10.3 mA, V _{CC} = 5.0 V ±5%	
		93425XM	2.4			V	I _{OH} = -5.2 mA	
V _{CD}	Input Diode Clamp Voltage			-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current			95	115	mA	T _A ≥ 75°C	V _{CC} = MAX, All Inputs Grounded
					130	mA	T _A = 0°C	
					145	mA	T _A = -55°C	

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1, 2, 4, 5, 6)

SYMBOL	CHARACTERISTIC	93425A XC			93425XC			93425XM			UNITS	CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
READ MODE		DELAY TIMES												
t _{ACS}	Chip Select Time		15	20		15	35		15	45	ns	See Test Circuit and Waveforms		
t _{ZRCS}	Chip Select to HIGH Z		15	20		20	35		20	50				
t _{AA}	Address Access Time		25	30		30	45		40	60				
WRITE MODE		DELAY TIMES												
t _{ZWS}	Write Disable to HIGH Z		15	20		20	35		20	45	ns	See Test Circuit and Waveforms		
t _{WR}	Write Recovery Time		20	25		25	40		45	50				
		INPUT TIMING REQUIREMENTS												
t _W	Write Pulse Width (to guarantee write)	20	15		35	25		40	25					
t _{WSD}	Data Set-Up Time Prior to Write	5	0		5	0		5	0					
t _{WHD}	Data Hold Time After Write	5	0		5	0		5	0					
t _{WSA}	Address Set-Up Time	5	0		5	0		15	0		ns			
t _{WHA}	Address Hold Time	5	0		5	0		5	0					
t _{WSCS}	Chip Select Set-Up Time	5	0		5	0		5	0					
t _{WHCS}	Chip Select Hold Time	5	0		5	0		5	0					
C _I	Input Pin Capacitance		4	5		4	5		4	5	pF	Measure with Pulse Technique		
C _O	Output Pin Capacitance		7	8		7	8		7	8				

- NOTES:
- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 - The specified LIMITS represent the "worst case" value to the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
 - Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
 - The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:

θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP, 65°C/Watt, Plastic DIP; NA, Flatpak.


θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.

θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.


- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_W measured at t_{WSA} = MIN, t_{WSA} measured at t_W = MIN.
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTICS


INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS TEMPERATURE




INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS SUPPLY VOLTAGE



INPUT THRESHOLD
VOLTAGE VERSUS
TEMPERATURE



POWER SUPPLY CURRENT
VERSUS TEMPERATURE



AC Test Load and Waveforms same as 93L425, see page 7-117.

93427

ISOPLANAR SCHOTTKY TTL MEMORY




256×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93427 is a fully decoded high-speed 1024-bit field Programmable ROM organized 256 words by four bits per word. The 93427 has 3-state outputs. The outputs are disabled when either \overline{CS}_1 or \overline{CS}_2 are in the HIGH state. The 93427 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZED 256 X 4 BITS PER WORD
- 3-STATE OUTPUTS
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS - FOR HIGH RELIABILITY

PIN NAMES

$A_0 - A_7$ Address Inputs
 $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs
 $O_1 - O_4$ Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93427

FUNCTIONAL DESCRIPTION – The 93427 is a bipolar field Programmable Read Only Memory (PROM) organized 256 words by four bits per word. The 93427 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING – The 93427 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-14.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
V_{CC}	–0.5 V to +7.0 V
Input Voltages	–0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	–0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V_{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93427XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93427XM	4.50 V	5.0 V	5.50 V	–55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V_{OL}	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}$, $I_{OL} = 16 \text{ mA}$, $A_0 = +10.8 \text{ V}$ A_1 through $A_7 = \text{HIGH}$
V_{OH}	Output HIGH Voltage	2.4			V	$V_{CC} = \text{MIN}$, $I_{OH} = -2.0 \text{ mA}$
I_{off}	Output Leakage Current for HIGH Impedance State			50 –50	μA μA	$V_{OH} = 2.4 \text{ V}$ $V_{OL} = 0.4 \text{ V}$ 0°C to +75°C
I_{off}	Output Leakage Current for HIGH Impedance State			100 –50	μA μA	$V_{OH} = 2.4 \text{ V}$ $V_{OL} = 0.4 \text{ V}$ –55°C to +125°C
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I_F	Input LOW Current					
	I_{FA} (Address Inputs) I_{FCS} (Chip Select Inputs)		–160 –160	–250 –250	μA μA	$V_{CC} = \text{MAX}$, $V_F = 0.45 \text{ V}$
I_R	Input HIGH Current					
	I_{RA} (Address Inputs) I_{RCS} (Chip Select Input)			40 40	μA μA	$V_{CC} = \text{MAX}$, $V_R = 2.4 \text{ V}$
I_{CC}	Power Supply Current		85	110	mA	$V_{CC} = \text{MAX}$, Outputs open Inputs Grounded and Chip Selected
C_O	Output Capacitance		7		pF	$V_{CC} = 5.0 \text{ V}$, $V_O = 4.0 \text{ V}$, $f = 1.0 \text{ MHz}$
C_{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 \text{ V}$, $V_O = 4.0 \text{ V}$, $f = 1.0 \text{ MHz}$
V_C	Input Clamp Diode Voltage			–1.2	V	$V_{CC} = \text{MIN}$, $I_A = -18 \text{ mA}$

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY •93427

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	45	ns	See Figure 1
t_{AA+}			25	45	ns	
t_{ACS-}	Chip Select Access Time		12	20	ns	
t_{ACS+}			12	20	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		25	60	ns	See Figure 1
t_{AA+}			25	60	ns	
t_{ACS-}	Chip Select Access Time		12	30	ns	
t_{ACS+}			12	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORMS



AC TEST OUTPUT LOAD




Fig. 1

93436

ISOPLANAR SCHOTTKY TTL MEMORY




512x4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93436 is a fully decoded high-speed 2048-bit field Programmable ROM organized 512 words by four bits per word. The 93436 has uncommitted collector outputs. The outputs are off when the \overline{CS} input is in the HIGH state. The 93436 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- **FAST ADDRESS ACCESS TIME** — 30 ns TYP
- **FULL MIL AND COMMERCIAL RANGES**
- **FIELD PROGRAMMABLE**
- **ORGANIZATION** — 512 WORDS X 4 BITS
- **UNCOMMITTED COLLECTORS** — 93436
- **FULLY DECODED** — ON-CHIP ADDRESS DECODER AND BUFFER
- **CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION**
- **WIRED-OR CAPABILITY**
- **STANDARD 16-PIN DUAL IN-LINE PACKAGE**
- **NICHROME FUSE LINKS FOR HIGH RELIABILITY**
- **REPLACES TWO 256 x 4 PROMS** — DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A ₀ - A ₈	Address Inputs
\overline{CS}	Chip Select Input
O ₁ - O ₄	Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93436

FUNCTIONAL DESCRIPTION - The 93436 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by four bits per word. Open collector outputs are provided on the 93436 for use in wired-OR systems. Chip Select is active LOW; i.e., a HIGH (logic "1") on the \overline{CS} pin will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_8 inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichchrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93436 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6 - 14.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current Into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93436XC,	4.75 V	5.0 V	5.25 V	0°C to +75°C
93436XM,	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current			50	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current			100	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA, A ₀ = +10.8 V A ₁ through A ₈ = HIGH
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current		-160	-250	μA	V _{CC} = MAX, V _F = 0.45 V
	I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160	-250	μA	
I _R	Input HIGH Current			40	μA	V _{CC} = MAX, V _R = 2.4 V
	I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40	μA	
I _{CC}	Power Supply Current		95	130	mA	V _{CC} = MAX, Outputs open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7.0		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4.0		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

7

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.



SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	50	ns	See Figure 1
t_{AA+}			30	50	ns	
t_{ACS-}	Chip Select Access Time		15	25	ns	
t_{ACS+}			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	60	ns	See Figure 1
t_{AA+}			30	60	ns	
t_{ACS-}	Chip Select Access Time		15	30	ns	
t_{ACS+}			15	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORM AND TEST OUTPUT LOAD



15 mA Load

Fig. 1

93438

ISOPLANAR SCHOTTKY TTL MEMORY




512×8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93438 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93438 has uncommitted collector outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93438 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION – 512 WORDS X 8 BITS
- UNCOMMITTED COLLECTORS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY

PIN NAMES

$A_0 - A_8$	Address Inputs
$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$	Chip Select Inputs
$O_1 - O_8$	Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93438

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93438XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93438XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93438 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. Open collector outputs are provided on the 93438 for use in wired-OR systems. Chip Select follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A_g inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedure in Chapter 6, page 6-14.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current			50	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current			100	μA	V _{CC} = MAX, V _{CEX} = 4.0 V, -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA A ₀ = +10.8 V, A ₁ - A _g = HIGH
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		130	175	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93438

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		35	55	ns	See Figure 1
t_{AA+}			35	55	ns	
t_{ACS-}	Chip Select Access Time		15	25	ns	
t_{ACS+}			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		35	70	ns	See Figure 1
t_{AA+}			35	70	ns	
t_{ACS-}	Chip Select Access Time		15	30	ns	
t_{ACS+}			15	30	ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORM



AC TEST OUTPUT LOAD



15 mA Load

Fig. 1

93446

ISOPLANAR SCHOTTKY TTL MEMORY




512×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION - The 93446 is a fully decoded high-speed 2048-bit field Programmable ROM organized 512 words by four bits per word. The 93446 has 3-state outputs. The outputs are off when the \overline{CS} input is in the HIGH state. The 93446 is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the field programming procedure.

- **FAST ADDRESS ACCESS TIME** - 30 ns TYP
- **FULL MIL AND COMMERCIAL RANGES**
- **FIELD PROGRAMMABLE**
- **ORGANIZATION** - 512 WORDS X 4 BITS
- **3-STATE OUTPUTS**
- **FULLY DECODED** - ON-CHIP ADDRESS DECODER AND BUFFER
- **CHIP SELECT INPUT PROVIDES EASY MEMORY EXPANSION**
- **WIRED-OR CAPABILITY**
- **STANDARD 16-PIN DUAL IN-LINE PACKAGE**
- **NICHROME FUSE LINKS FOR HIGH RELIABILITY**
- **REPLACES TWO 256 x 4 PROMS** - DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

A ₀ - A ₈	Address Inputs
\overline{CS}	Chip Select Input
O ₁ - O ₄	Data Outputs



FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93446

FUNCTIONAL DESCRIPTION - The 93446 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by four bits per word. The 93446 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select is active LOW; i.e., a HIGH (logic "1") on the CS pin will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A_g inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichchrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93446 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown in Chapter 6, page 6-14.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current Into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93446XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93446XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA, A ₀ = +10.8 V A ₁ through A _g = HIGH
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V 0°C to +75°C
I _{off}	Output Leakage Current for HIGH Impedance State			100 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V -55°C to +125°C
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		95	130	mA	V _{CC} = MAX, Outputs open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

7

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93446

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$.



SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	50	ns	See Figure 1
t_{AA+}			30	50	ns	
t_{ACS-}	Chip Select Access Time		15	25	ns	
t_{ACS+}			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-}	Address to Output Access Time		30	60	ns	See Figure 1
t_{AA+}			30	60	ns	
t_{ACS-}	Chip Select Access Time		15	30	ns	
t_{ACS+}			15	30	ns	

Note 1: Typical values are at $V_{CC} = 5.0\text{ V}$, $+25^\circ\text{C}$ and max loading.

AC WAVEFORM AND TEST OUTPUT LOAD



15 mA Load

Fig. 1

93448

ISOPLANAR SCHOTTKY TTL MEMORY


512×8-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93448 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93448 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93448 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.


- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION – 512 WORDS X 8 BITS
- 3-STATE OUTPUTS
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY
- REPLACES TWO 256 X 8 PROMs – DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES


$A_0 - A_8$	Address Inputs
CS_1, CS_2, CS_3, CS_4	Chip Select Inputs
$O_1 - O_8$	Data Outputs



LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93448

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93448XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93448XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93448 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. The 93448 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₈ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedures in Chapter 6, page 6-14.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA A ₀ = +10.8 V, A ₁ – A ₈ = HIGH
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA	V _{OH} = 2.4 V V _{OL} = 0.4 V 0°C to +75°C
I _{off}	Output Leakage Current for HIGH Impedance State			100 -50	μA	V _{OH} = 2.4 V V _{OL} = 0.4 V -55°C to +125°C
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		130	175	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		35 35	55 55	ns ns	See Waveforms and Test Circuits
t_{ACS-} t_{ACS+}	Chip Select Access Time		15 15	25 25	ns ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		35 35	70 70	ns ns	See Waveforms and Test Circuits
t_{ACS-} t_{ACS+}	Chip Select Access Time		15 15	30 30	ns ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, 5.0 V , $+25^\circ\text{C}$ and max loading.

SWITCHING WAVEFORMS



SWITCHING TEST OUTPUT LOAD



15 mA Load

Fig. 1

93450/93451

ISOPLANAR SCHOTTKY TTL MEMORY

1024 × 8 - BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION — The 93450 and 93451 are fully decoded 8192-bit field Programmable ROMs organized 1024 words by eight bits per word. The devices are identical except for the output stage. The 93450 has uncommitted collector outputs, while the 93451 has 3-state outputs. Either device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93450/51 is supplied with all bits stored as logic "1's" and may be programmed to logic "0's" by following the field programming procedure.



- **FAST ADDRESS ACCESS TIME** — 35 ns TYP
- **FULL MIL AND COMMERCIAL RANGES**
- **FIELD PROGRAMMABLE**
- **ORGANIZATION** — 1024 WORDS X 8 BITS
- **UNCOMMITTED COLLECTORS** — 93450
- **3-STATE OUTPUTS** — 93451
- **FULLY DECODED** — ON-CHIP ADDRESS DECODER AND BUFFER
- **CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION**
- **WIRED-OR CAPABILITY**
- **STANDARD 24-PIN DUAL IN-LINE PACKAGE**
- **NICHROME FUSE LINKS FOR HIGH RELIABILITY**

PIN NAMES


$A_0 - A_9$	Address Inputs
$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$	Chip Select Inputs
$O_1 - O_8$	Data Outputs

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65° C to +150° C
Temperature (Ambient) Under Bias	-55° C to +125° C
Vcc	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to +5.5 V



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.



GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93450XC, 93451XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93450XM, 93451XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpack, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION — The 93450 and 93451 are bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by eight bits per word. Open Collector outputs are provided on the 93450 for use in wired-OR systems. The 93451 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices follows the logic equation: $\overline{CS}_1 \bullet \overline{CS}_2 \bullet CS_3 \bullet CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₉ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined under the table of PROGRAMMING SPECIFICATIONS.

PROGRAMMING — The 93450 and 93451 are manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or purchase any of the commercially available programmers which meet these specifications.

PROGRAMMING SPECIFICATIONS

PARAMETER	SYMBOL	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
Address Input	V _{IH}	2.4	5.0	5.0	V	Do not leave inputs open
	V _{IL}	0	0	0.4	V	
Chip Select	$\overline{CS}_1, \overline{CS}_2$	2.4	5.0	5.0	V	Pin 20 or 21 or both
	CS ₃ , CS ₄	0	0	0.4	V	Pin 18 or 19 or both
Programming Voltage Pulse	V _{OP}	20	20.5	21	V	Applied to output to be programmed
Programming Pulse Width	t _{pw}	0.05	0.18	50	ms	All bits can be programmed in ≤ 8.2 s
Duty Cycle Programming Pulse			20	*	%	*Maximum duty cycle to maintain T _C < 85° C
Programming Pulse Rise Time	t _r	0.5	1.0	3.0	μs	
Number of Pulses Required		1	4	8		
Power Supply Voltage	V _{CC}	4.9	5.0	5.1	V	
Case Temperature	T _c		25	85	°C	
Programming Pulse Current Limit	I _{OP}			100	mA	If pulse generator is used, set current limit to this max value.
Low V _{CC} Read	V _{CC}		4.4	5.0	V	Programming Read Verify

PROGRAMMING SEQUENCE — The Fairchild 93450/93451 is programmed using the following method.

1. Apply the proper power, V_{CC} = 5.0 V, GND = 0 V.
2. Select the word to be programmed by applying the appropriate voltages to the address pins A₀ through A₉.
3. Enable the chip for programming by application of a HIGH (logic "1") to Chip Select \overline{CS}_1 , (Pin 21) or \overline{CS}_2 , (Pin 20), or by application of a LOW (logic "0") to Chip Select (CS₃), Pin 19 or (CS₄), Pin 18.

4. Apply the 20.5 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), i.e., 2.4 V to 4.0 V. Note that only one output may be programmed at a time.
5. To verify the logic "0" in the bit just programmed, remove the programming pulse from the output, lower V_{CC} to 4.4 V and sense the output after applying a logic "0" to Chip Selects \overline{CS}_1 and \overline{CS}_2 and a logic "1" to Chip Selects \overline{CS}_3 and \overline{CS}_4 .
6. The above procedure is then repeated to program other bits on the chip.

BOARD PROGRAMMING

1. Memories 1 through 4 are OR-tied and connected to the programmer as shown (Figure 1).
2. Connect \overline{CS}_3 (Pin 19) and \overline{CS}_4 (Pin 18) of all the memories to a HIGH (logic "1") or leave unconnected.
3. Connect \overline{CS}_2 (Pin 20) of all memories to ground.
4. Connect outputs of the TTL Decoder to \overline{CS}_1 s (Pins 21) of the four memories on the board.
5. To program a bit in one of the four memories, connect the decoder supply voltages to $V_{CC} = +12.6$ V and $V_{EE} = +7.6$ V and select an Address A_0, A_1 (HIGH = +10.6 V; LOW = +7.6 V).
6. Raise the programming voltage to 20.5 V; the memory whose \overline{CS}_1 is LOW at +7.8 V (Memory 4 in Figure 1) will program, all others with \overline{CS}_1 HIGH at +10.6 V will remain deselected.
7. To verify the logic "0" in the bit just programmed remove the programming pulse and sense the OR-tie after simultaneously lowering the decoder supplies to $V_{CC} = 4.4$ V, $V_{EE} = 0$ V and shifting the decoder address A_0, A_1 down to its normal levels (HIGH = 3.0 V; LOW = 0 V).
8. Repeat procedure for other bits following the normal programming sequence.
9. To select a different memory on the board change decoder address A_0, A_1 .




Fig. 1 Board Programming

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93450/93451

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
ICEX	Output Leakage Current (93450 only)			50	μA	$V_{CC} = 5.25, V_{CEX} = 4.95\text{ V}, 0^\circ\text{C to } +75^\circ\text{C}$ Address any HIGH Output
ICEX	Output Leakage Current (93450 only)			100	μA	$V_{CC} = 5.5, V_{CEX} = 5.2\text{ V}, -55^\circ\text{C to } +125^\circ\text{C}$ Address any HIGH Output
VOL	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 16\text{ mA}, A_0 = +10.8\text{ V}, A_9 = +10.8\text{ V}, A_1 - A_8 = \text{Don't Care}$
VOH	Output HIGH Voltage (93451 only)	2.4			V	$V_{CC} = \text{MIN}, I_{OH} = -2.0\text{ mA}$
I _{off}	Output Leakage Current for HIGH Impedance State (93541 only)			50 -50	μA μA	$V_{OH} = 2.4\text{ V}$ $V_{OL} = 0.4\text{ V}$ $0^\circ\text{C to } +75^\circ\text{C}$
I _{off}	Output Leakage Current for HIGH Impedance State (93451 only)			100 -50	μA μA	$V_{OH} = 2.4\text{ V}$ $V_{OL} = 0.4\text{ V}$ $-55^\circ\text{C to } +125^\circ\text{C}$
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	$V_{CC} = \text{MAX}, V_F = 0.45\text{ V}$
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	$V_{CC} = \text{MAX}, V_R = 2.4\text{ V}$
I _{CC}	Power Supply Current		130	175	mA	$V_{CC} = \text{MAX}, \text{Outputs Open}$ Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	$V_{CC} = 5.0\text{ V}, V_O = 4.0\text{ V}, f = 1.0\text{ MHz}$
C _{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0\text{ V}, V_O = 4.0\text{ V}, f = 1.0\text{ MHz}$
V _C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}, I_A = -18\text{ mA}$


AC CHARACTERISTICS: $T_A = 0^\circ\text{C to } +75^\circ\text{C}, V_{CC} = 5.0\text{ V} \pm 5\%$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t _A - t _A +	Address to Output Access Time		35 35	55 55	ns ns	See Figure 2A and 2B
t _{ACS} - t _{ACS} +	Chip Select Access Time		15 15	25 25	ns ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C to } +125^\circ\text{C}, V_{CC} = 5.0\text{ V} \pm 10\%$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t _A - t _A +	Address to Output Access Time		35 35	70 70	ns ns	See Figure 2A and 2B
t _{ACS} - t _{ACS} +	Chip Select Access Time		15 15	30 30	ns ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}, +25^\circ\text{C}$ and max loading.



AC TEST OUTPUT LOAD




Fig. 2A




Fig. 2B

PROM PROGRAMMING CIRCUIT (see Fig. 3)


This circuit will sequentially program all eight bits of a given word address of the 93450 or 93451. Selection of the word to be programmed is made by the address switches.

Until the program switch is depressed, the contents of the 93450 or 93451 at the address set in the address switch register is displayed on the eight FLV117 LEDs. If the content is a Logic "1" or the chip is deselected, the LED is turned on with current supplied by the 390 Ω resistors. If the content of the PROM is a logic "0" and the PROM is enabled, the output is Logic "0" turning the LEDs off. The 1N4002s isolate the LEDs from the 20.5 V programming pulse.

The 9601 is a one-shot continuous 1.0 ms oscillator. One-half of a 9024 is used as a switch debouncer while the other half is the "run" flip-flop. When the program is initiated by depressing the program switch, the first half of the 9024 (switch debouncer) is set and clocks the other half of the 9024 ("run" flip-flop) to the "run" state. This enables the counters to operate and disables the 93450. The counter is preset to 5 on the 9310 and 8 on the 9316. The counter provides the proper duty cycle and program timing.

To avoid overlap problems between the programming pulse, the chip enable and the scan, the 9316 advances when the 9310 goes from state 3 to state 4. When the last bit has been programmed, the counter presets itself and resets the "run" flip-flop. The programming sequence is now complete.

The bit to be programmed is decoded by the 9301 and ORed with the bit switch. The OR gate is a high voltage driver supplying the drive to the programming transistors.



PARTS LIST*

Device	Qty
9316	1
9310	1
9024	1
9N00	1
9601	1
9N32	2
FLV117	8
1N4002	8
2N2907A	8
FD777	1
1N966A	8
9301	1
ST 9P	1
ST 9P	1
SPDT	1

*All resistors are 0.25W

*470 Ω Resistor value should be adjusted to achieve a 1 μs rise time.

Fig. 3 Example Programmer Circuit



93452 / 93453

ISOPLANAR SCHOTTKY TTL MEMORY




1024×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION – The 93452 and 93453 are fully decoded high-speed 4096-bit field Programmable Read Only Memories organized 1024 words by four bits per word. The devices are identical except for the output stages. The 93452 has uncommitted collector outputs, while the 93453 has 3-state outputs. In either case, the outputs are enabled when \overline{CS}_1 and \overline{CS}_2 are LOW.

- FULL MIL AND COMMERCIAL RANGES
- FAST ADDRESS ACCESS TIME – 35 ns TYP
- ORGANIZATION – 1024 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS – 93452
- 3-STATE OUTPUTS – 93453
- FULLY DECODED – ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- 18-PIN DUAL IN-LINE PACKAGE
- REPLACES FOUR 256 X 4 PROMs

PIN NAMES

- A_0 to A_9 Address Inputs
- $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs
- O_1 to O_4 Data Outputs



FUNCTIONAL DESCRIPTION – The 93452 and 93453 are bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by four bits per word. Open collector outputs are provided on the 93452 for use in wired-OR systems. The 93453 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects for both devices are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_9 inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING – The 93452 and 93453 are manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or buy any of the commercially available programmers which meet these specifications.

PROGRAMMING SPECIFICATIONS

CHARACTERISTIC	SYMBOL	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
Address Input	V_{IH} V_{IL}	2.4 0	5.0 0	5.0 0.4	V V	Do not leave inputs open
Chip Select	$\overline{CS}_1, \overline{CS}_2$	2.4	5.0	5.0	V	Pin 8 or 10 or both
Programming Voltage Pulse	V_{OP}	20	21	21	V	Applied to output to be programmed
Programming Pulse Width	t_{pw}	0.05	0.18	50	ms	All bits can be programmed in ≤ 4.1 sec.
Duty Cycle, Programming Pulse			20	*	%	*Maximum duty cycle to maintain $T_C < 85^\circ C$
Programming Pulse Rise Time	t_r	0.5	1.0	3.0	μs	
Number of Pulses Required		1	4	8		
Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V	
Case Temperature	t_c		25	85	$^\circ C$	
Programming Pulse Current Max.	I_{OP}			100	mA	
Low V_{CC} Read	V_{CC}		4.4	5.0	V	Programming Read Verify

PROGRAMMING SEQUENCE – The Fairchild 93452/93453 may be programmed using the following method.

1. Apply the proper power, $V_{CC} = 5.0$ V, $GND = 0$ V.
2. Select the word to be programmed by applying the appropriate voltages to the address pins A_0 through A_9 .
3. Enable the chip for programming by application of a HIGH (logic "1") to Chip Select (\overline{CS}_1), pin 8 or (\overline{CS}_2), pin 10 or both.
4. Apply the 21 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), *i.e.*, 2.4 V to V_{CC} . Note that only one output may be programmed at a time.
5. To verify the logic "0" in the bit just programmed, remove the programming pulse from the output and sense it after applying logic "0"s to Chip Select inputs \overline{CS}_1 and \overline{CS}_2 .
6. The above procedure is then repeated to program other bits on the chip.
7. See Chapter 6 for further details.

BOARD PROGRAMMING – To program a single PROM out of a group of "OR" tied memories the following procedure is required. (See Figure 1)

1. Connect all \overline{CS}_2 pins to ground.
2. Connect the outputs of a TTL Decoder (supplied by $V_{CC} = +12.6\text{ V}$, $V_{EE} = +7.6\text{ V}$) to the \overline{CS}_1 pins of the memories on the board.
3. Address the decoder such that the particular decoder output connected to the \overline{CS}_1 pin of the memory to be programmed will be LOW at +7.8 V. All the other decoder outputs will be HIGH at +10.6 V.
4. Apply the 21 V programming pulse to one group of "OR" tied outputs selected for programming; only the addressed bit in the +7.8 V selected memory will program, all other memories remain deselected (those with $\overline{CS}_1 = +10.6\text{ V}$).
5. To verify the logic "0" in the bit just programmed remove programming pulse and sense the "OR" tie after lowering the decoder supplies to the conventional $V_{CC} = +5.0\text{ V}$, $V_{EE} = 0\text{ V}$.




Figure 1

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to +5.5 V

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY 93452 / 93453

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V_{CC})			TEMPERATURE
	MIN	TYP	MAX	
93452XC, 93453XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93452XM, 93453XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I_{CEX}	Output Leakage Current (93452 only)			50	μA	$V_{CC} = 5.25 V, V_{CEX} = 4.95 V, 0^\circ C$ to +75°C Address any HIGH Output
I_{CEX}	Output Leakage Current (93452 only)			100	μA	$V_{CC} = 5.5 V, V_{CEX} = 5.2 V, -55^\circ C$ to +125°C Address any HIGH Output
V_{OL}	Output LOW Voltage		0.30	0.45	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}$ $A_9 = +10.8 V, A_2 = 10.8 V$
V_{OH}	Output HIGH Voltage (93453 only)	2.4			V	$V_{CC} = \text{MIN}, I_{OH} = -2.0 \text{ mA}$
I_{off}	Output Leakage Current for HIGH Impedance State (93453 only)			50 -50	μA μA	$V_{OH} = 2.4 V$ $V_{OL} = 0.4 V$ 0°C to +75°C
I_{off}	Output Leakage Current for HIGH Impedance State (93453 only)			100 -50	μA μA	$V_{OH} = 2.4 V$ $V_{OL} = 0.4 V$ -55°C to +125°C
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I_F	Input LOW Current I_{FA} (Address Inputs) I_{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	$V_{CC} = \text{MAX}, V_F = 0.45 V$
I_R	Input HIGH Current I_{RA} (Address Inputs) I_{RCS} (Chip Select Input)			40 40	μA μA	$V_{CC} = \text{MAX}, V_R = 2.4 V$
I_{CC}	Power Supply Current		120	170	mA	$V_{CC} = \text{MAX}, \text{Outputs Open}$ Inputs Grounded and Chip Selected
C_O	Output Capacitance		7		pF	$V_{CC} = 5.0 V, V_O = 4.0 V, f = 1.0 \text{ MHz}$
C_{IN}	Input Capacitance		4		pF	$V_{CC} = 5.0 V, V_O = 4.0 V, f = 1.0 \text{ MHz}$
V_C	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}, I_A = -18 \text{ mA}$

AC CHARACTERISTICS: $T_A = 0^\circ C$ to +75°C, $V_{CC} = 5.0 V \pm 5\%$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		30 30	55 55	ns ns	See Waveforms and Test Circuits
t_{ACS-} t_{ACS+}	Chip Select Access Time		15 15	25 25	ns ns	


AC CHARACTERISTICS: $T_A = -55^\circ C$ to +125°C, $V_{CC} = 5.0 V \pm 10\%$

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		30 30	70 70	ns ns	See Waveforms and Test Circuits
t_{ACS-} t_{ACS+}	Chip Select Access Time		15 15	30 30	ns ns	


Note 1: Typical limits are at $V_{CC} = 5.0 V, +25^\circ C$ and max loading.

7

AC WAVEFORMS



AC TEST OUTPUT LOAD



93458/93459

ISOPLANAR SCHOTTKY TTL FPLA

16 × 48 × 8 FIELD PROGRAMMABLE LOGIC ARRAY

DESCRIPTION—The 93458 and 93459 are high-speed bipolar Field Programmable Logic Arrays organized with 16 inputs, 48 product terms and eight outputs. The 16 inputs and their complements are fuse linked to the inputs of 48 AND gates (48 product terms). Each of the 48 AND gates are fuse linked to eight 48-input OR gates (eight summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The 93458 has uncommitted collector outputs while the 93459 has 3-state outputs. In either case, the outputs are enabled when \overline{CS} is LOW.


- **FIELD PROGRAMMABLE (NICHROME FUSE LINKS)**
- **FULL MIL AND COMMERCIAL TEMPERATURE RANGES**
- **FAST CYCLE TIME — 25 ns TYP**
- **ORGANIZATION — 16 INPUTS x 48 PRODUCT TERMS x 8 OUTPUTS**
- **UNCOMMITTED COLLECTOR OUTPUTS — 93458**
- **3-STATE OUTPUTS — 93459**
- **CHIP SELECT PROVIDES EASY FUNCTIONAL EXPANSION**
- **STANDARD 28-PIN PACKAGE**

ABSOLUTE MAXIMUM RATINGS


Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current Into Output Terminal	100 mA
Output Voltages	-0.5 V to 5.5 V

PIN NAMES


A ₀ —A ₁₅	Address Inputs
\overline{CS}	Chip Select Input
O ₁ —O ₈	Data Outputs



LOGIC DIAGRAM (93458)



CONNECTION DIAGRAM DIP (TOP VIEW)



GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			TEMPERATURE
	MIN	TYP	MAX	
93458DC, 93459DC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93458DM, 93459DM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

LOGIC RELATIONSHIPS

Input Term A_n $n = 0, \dots, 15$, one of 16 inputs

Product Term $P_m = \prod_0^{15} (i_n A_n + j_n \bar{A}_n)$ $m = 0, \dots, 47$, one of 48 product terms
 where:
 a) $i_n = j_n = 0$ for unprogrammed input
 b) $i_n = j_n$ for programmed input
 c) $i_n = j_n = 1$ for don't care input

$F_r = \sum_0^{47} P_m$ $r = 1, \dots, 8$, the OR function of the 48 products terms

Summing Term $S_r = \sum_0^{47} k_m P_m$ where $k_m = 0$ for product term inactive (programmed)
 $k_m = 1$ for product term active (unprogrammed)

MODE	CS	F _r	S _r	OUTPUT	
				ACTIVE HIGH	ACTIVE LOW
READ	0	1	0	0	1
	0	1	1	1	0
	0	0	X	0	1
DISABLE	1	X	X	1 (93458)	1 (93458)
	1	X	X	HI Z (93459)	HI Z (93459)

Example — By programming, the eight outputs of an FPLA can be made to relate to the 16 inputs as given by the following example:

$$\begin{aligned}
 O_1 &= A_0 \bar{A}_6 A_{14} + \bar{A}_2 \bar{A}_{15} + \underbrace{\bar{A}_0 A_1 \dots A_{15} + \bar{A}_8 A_{10} \bar{A}_{13}}_{\substack{\text{16 input terms} \\ \text{max}}} \\
 &\quad \underbrace{\hspace{10em}}_{\substack{\text{48 product terms} \\ \text{max}}} \\
 O_2 &= \bar{A}_0 \bar{A}_6 A_{14} + \bar{A}_2 \bar{A}_{15} \text{ (Output polarity programmed, active high.)} \\
 &\quad \vdots \\
 O_8 &= (\bar{A}_8 A_{10} \bar{A}_{13} + \bar{A}_4 \bar{A}_7 \bar{A}_9 A_{11} A_{12}) \text{ (Output polarity not programmed, active low.)}
 \end{aligned}$$

8 outputs total

FUNCTIONAL DESCRIPTION — The 93458 and 93459 are bipolar Field Programmable Logic Arrays (FPLA) organized 16 inputs by 48 product terms by eight outputs. Open collector outputs are provided on the 93458 for use in wired-OR systems. The 93459 has 3-state outputs which provide active pull ups when enabled and high output impedance when disabled. Chip Select for both devices is active LOW; i.e., a HIGH (logic "1") on the CS pin will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₁₅ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

FAIRCHILD ISOPLANAR SCHOTTKY TTL FPLA • 93458/93459

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current (93458 only)			50	μA	V _{CC} = MAX, V _{CEX} = V _{CC} , 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current (93458 only)			100	μA	V _{CC} = MAX, V _{CEX} = V _{CC} , -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA V _P , \overline{CS} = 0 V; A ₀ –A ₅ , A ₁₃ , A ₁₅ = 5 V; and A ₆ –A ₁₂ , A ₁₄ = 10.8 V
V _{OH}	Output HIGH Voltage (93459 only)	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State (93459 only)			50 -50	μA	V _{OH} = 2.4 V V _{OL} = 0.4 V
I _{off}	Output Leakage Current for HIGH Impedance State (93459 only)			100	μA	V _{OH} = 2.4 V V _{OL} = 0.4 V
I _{OS}	Short Circuit Current	-10		-70	mA	V _{OUT} = 0V; Chip Enabled
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs)		-160	-250	μA	V _{CC} = MAX, V _F = 0.45 V
	I _{FCS} (Chip Select Inputs)		-160	-250	μA	
I _R	Input HIGH Current I _{RA} (Address Inputs)			40	μA	V _{CC} = MAX, V _R = 2.4 V
	I _{RCS} (Chip Select Input)			40	μA	
I _{CC}	Power Supply Current		105	140	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected (Note 2)
C _O	Output Pin Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _I	Input Pin Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

AC CHARACTERISTICS: T_A = 0°C to +75°C, V_{CC} = 5.0 V ±5%

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t _{AA-} t _{AA+}	Address to Output Access Time		25 25	45 45	ns	See Figure 1A and 1B
t _{ACS-} t _{ACS+}	Chip Select Access Time		15 15	25 25	ns	

AC CHARACTERISTICS: T_A = -55°C to +125°C, V_{CC} = 5.0 V ±10%


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t _{AA-} t _{AA+}	Address to Output Access Time		25 25	65 65	ns	See Figure 1A and 1B
t _{ACS-} t _{ACS+}	Chip Select Access Time		15 15	30 30	ns	

NOTES: 1. Typical values are at V_{CC} = 5.0 V, +25°C and max loading.

2. For programmed part, add .45 mA typical, .60 mA max per selected programmed product terms and add 2.9 mA typical, 3.9 mA max per enabled low output or 33 mA typical, 44 mA max for disabled states.

7

AC WAVEFORMS



AC TEST OUTPUT LOAD




Fig. 1A

Fig. 1B

PROGRAMMING — The 93458 and 93459 are delivered in an unprogrammed state, characterized by:

- all fuses intact
- all 8 output buffers in active LOW state
- all outputs read HIGH

Programming and verifying the Product Matrix, the Summing Matrix, and the Output Polarity are outlined below.

Program Product Matrix

All 48 AND gates of the product matrix are fuse linked to both the true and false lines of every input buffer in the initial unprogrammed state. The initial logic expression for the 48 unprogrammed AND gates is $A_0 \overline{A_1} \dots A_{15} \overline{A_{15}}$ (where A_n or $\overline{A_n}$ is defined to be an input term). Programming the fuse located by the selection of an input line, 'a_n', and the mth AND gate replaces the input term A_n with '1' in the logic expression for the mth AND gate.

1. Connect pin 28 (V_{CC}) to 5.0 V.
2. Connect pin 14 (GND) to ground.
3. Connect pin 19 (\overline{CS}) to a TTL HIGH level.
4. Apply TTL levels to pins 10 through 13, 15, and 16 (O_8 through O_3) to address an on-chip one of forty-eight decoder to select the AND gate to be programmed ($O_8 = \text{LSB}$ and $O_3 = \text{MSB}$).
5. Apply 10.8 V to all input pins (A_0 through A_{15}).

FAIRCHILD ISOPLANAR SCHOTTKY TTL FPLA • 93458/93459

6. Apply the proper TTL level to an Ax input pin as follows (program one input at a time):
 - a. If the product term to be programmed contains the input term Ax (where x = 0 through 15), lower the Ax pin to a TTL HIGH level.
 - b. If the product term to be programmed contains the input term $\bar{A}x$, lower the Ax to a TTL LOW level.
 - c. If the product term does not contain the input terms Ax or $\bar{A}x$ (i.e., Ax is a DON'T CARE input), perform steps 6a, 7, 6b, and 7.
 7. Apply an 18 V programming pulse to pin 1 (Vp) according to the programming specifications table.
 8. Repeat steps 5 through 7 for each input of the selected product term.
 9. Repeat steps 4 through 8 for all other product terms to be programmed.
- Program one input at a time.
 - All unused inputs of programmed product terms must be programmed as DON'T CARES.
 - Inputs of unused product lines are not required to be programmed.
 - Pin 18 (O₁) is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.

PROGRAMMING SPECIFICATIONS

SYMBOL	CHARACTERISTIC	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
V _{IH} V _{IL}	TTL Levels	2.4 0	5.0 0	5.0 0.4	V V	Apply to appropriate address and output pins. Do not leave pins open.
\overline{CS}	Chip Select	2.4	5.0	5.0	V	
V _{OP}	Programming Voltage Pulse	17.5	18.0	18.5	V	Apply to V _p or the appropriate output pin.
t _{pw}	Programming Pulse Width		0.18	50	ms	
	Duty Cycle, Programming Pulse		20	*	%	*Maximum duty cycle to maintain T _C < 85°C.
t _r	Programming Pulse Rise Time	0.5	1.0	3.0	μs	
	Number of Pulses Required	1	4	8		
V _{CC}	Power Supply Voltage	4.75	5.0	5.25	V	
t _c	Case Temperature		25	85	°C	
I _{VP}	Programming Pulse Current Max (V _p Pin)			200	mA	If pulse generator is used, set current limit to this max value.
I _{OP}	Programming Pulse Current Max (Any Output Pin)			100	mA	If pulse generator is used, set current limit to this max value.
V _{CC}	Low V _{CC} Read		4.4	5.0	V	Programming Read Verify.

7

Verify Product Matrix

1. Connect pin 28 (V_{CC}) to 5.0 V.
2. Connect pin 14 (GND) to ground.
3. Connect pin 19 (\overline{CS}) to a TTL HIGH level.
4. Apply TTL levels to pins 10 through 13, 15, and 16 (O_8 through O_3) to address an on-chip one of forty-eight decoder to select the AND gate to be verified ($O_8 = \text{LSB}$ and $O_3 = \text{MSB}$).
5. Apply 10.8 V to all input pins (A_0 through A_{15}).
6. Test the state of the A_x input as follows:
 - a. Lower the A_x pin to a TTL HIGH level and sense the voltage on pin 18 (O_1).
 - b. Lower the A_x pin to a TTL LOW and sense the voltage on pin 18 (O_1).
7. The state of the A_x input is determined as follows:

	$A_x =$ TTL HIGH	$A_x =$ TTL LOW	CONDITION OF A_x FOR SELECTED PRODUCT TERM
LEVEL AT OUTPUT 1	H	H	DON'T CARE
	H	L	$\overline{A_x}$ IN P-TERM
	L	H	A_x IN P-TERM
	L	L	UNPROGRAMMED

8. Repeat steps 5 through 7 for each input of the selected product term.
9. Repeat steps 4 through 8 for all other product terms.
10. Repeat steps 4 through 9 with V_{CC} at 4.4 V (low V_{CC} read).

NOTES: 1. O_1 in this mode functions as an open collector output, $H \geq 2.0$ V, $L \leq 0.8$ V.
 2. The table above is valid regardless of the polarity (active HIGH or active LOW) of O_1 .
 3. Pin 1 (V_p) should be either floating or grounded.

Program Summing Matrix

All eight OR gates of the summing matrix are fuse linked to the outputs of the AND gates in the initial unprogrammed state. The initial logic expression (sum of products) of the eight unprogrammed OR gates is $P_0 + P_1 + P_2 + \dots + P_{47}$ where P_m is the product term programmed into the m th AND gate. Programming the fuse located by the selection of the m th AND gate and the n th summing line replaces the product term P_m with '0' in the logic expression of the n th OR gate. The n th summing line is selected by the selection of the n th output buffer where $n = 1$ through eight.

1. Connect pin 28 (V_{CC}) to 5.0 V.
 2. Connect pin 14 (GND) to ground.
 3. Connect pin 19 (\overline{CS}) to a TTL HIGH level.
 4. Apply TTL levels to pins 4 through 9 (A_5 through A_0) to address an on-chip one-of-forty-eight decoder to select the AND gate to be programmed ($A_0 = \text{LSB}$ and $A_5 = \text{MSB}$).
 5. Apply a TTL HIGH level to pins 20 and 21 (A_{15} and A_{14}).
 6. Connect the remaining input pins to 10.8 V.
 7. Apply an 18 V programming pulse (see programming specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
- Program one output pin at a time.
 - All unused product lines are not required to be programmed.

Verify Summing Matrix

1. Connect pin 28 (V_{CC}) to 5 V.
2. Connect pin 14 (GND) to ground.
3. Connect pin 19 (\overline{CS}) to a TTL LOW level.
4. Apply TTL levels to pins 4 through 9 (A_5 through A_0) to address an on-chip, one-of-forty-eight decoder to select the AND gate to be verified (A_0 = LSB and A_5 = MSB).
5. Apply a TTL HIGH level to pins 20 and 22 (A_{15} and A_{13}).
6. Connect the remaining input pins to 10.8 V.
7. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

OUTPUT READS	FUSE LINK
L	BLOWN (INACTIVE)
H	UNBLOWN (ACTIVE)

8. Repeat steps 4 through 7 with V_{CC} at 4.4 V (low V_{CC} read).
 - The condition of the fuse link can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

Program Output Polarity

The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state proceed as follows:

1. Connect pin 28 (V_{CC}) to 5.0 V.
2. Connect pin 14 (GND) to ground.
3. Connect pin 19 (\overline{CS}) to a TTL HIGH level.
4. Apply a TTL HIGH level to pins 4 through 9 (A_5 through A_0).
5. Apply a TTL HIGH level to pin 20 (A_{15}).
6. Connect the remaining input pins to 10.8 V.
7. Apply an 18 V programming pulse (see programming specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

- Program one output at a time.

Verify Output Polarity

1. Connect pin 28 (V_{CC}) to 5.0 V.
2. Connect pin 14 (GND) to ground.
3. Connect pin 19 (\overline{CS}) to a TTL LOW level.
4. Apply a TTL HIGH level to pins 4 through 9 (A_5 through A_0).
5. Apply a TTL HIGH level to pins 21 and 22 (A_{14} and A_{13}).
6. Connect the remaining input pins to 10.8 V.
7. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

OUTPUT READS	OUTPUT STATE
H	ACTIVE LOW
L	ACTIVE HIGH

8. Repeat step 7 with V_{CC} at 4.4 V (low V_{CC} read).

The table given below summarizes the full programming and verifying procedures.

SUMMARY OF PIN VOLTAGES (VOLTS)

	Read	Program Product Matrix	Verify Product Matrix	Program Summing Matrix	Verify Summing Matrix	Program Output Polarity	Verify Output Polarity
Pin 1 (Vp)	***	18	***	***	***	***	***
Pin 2 (A7)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 3 (A6)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 4 (A5)	TTL	10.8*	10.8*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 5 (A4)	TTL	10.8*	10.8*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 6 (A3)	TTL	10.8*	10.8*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 7 (A2)	TTL	10.8*	10.8*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 8 (A1)	TTL	10.8*	10.8*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 9 (A0)	TTL	10.8*	10.8*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 10 (O8)	READ	TTL	TTL	****	READ	****	READ
Pin 11 (O7)	READ	TTL	TTL	****	READ	****	READ
Pin 12 (O6)	READ	TTL	TTL	****	READ	****	READ
Pin 13 (O5)	READ	TTL	TTL	****	READ	****	READ
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	GND
Pin 15 (O4)	READ	TTL	TTL	****	READ	****	READ
Pin 16 (O3)	READ	TTL	TTL	****	READ	****	READ
Pin 17 (O2)	READ	**	**	****	READ	****	READ
Pin 18 (O1)	READ	READ	READ	****	READ	****	READ
Pin 19 (CS)	TTL LOW	TTL HIGH	TTL HIGH	TTL HIGH	TTL LOW	TTL HIGH	TTL LOW
Pin 20 (A15)	TTL	10.8*	10.8*	TTL HIGH	TTL HIGH	TTL HIGH	10.8
Pin 21 (A14)	TTL	10.8*	10.8*	TTL HIGH	10.8	10.8	TTL HIGH
Pin 22 (A13)	TTL	10.8*	10.8*	10.8	TTL HIGH	10.8	TTL HIGH
Pin 23 (A12)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 24 (A11)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 25 (A10)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 26 (A9)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 27 (A8)	TTL	10.8*	10.8*	10.8	10.8	10.8	10.8
Pin 28 (VCC)	5.0	5.0	5.0	5.0	5.0	5.0	5.0

*For selection of input apply TTL HIGH or TTL LOW.

**Left open or TTL HIGH.

***Left open or grounded.

****Left open, TTL HIGH, or programming pulse.

16 X 48 X 8 FPLA PROGRAM TABLE

THIS PORTION TO BE COMPLETED BY FAIRCHILD CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____		PROGRAM TABLE ENTRIES																								
		INPUT VARIABLE						OUTPUT FUNCTION						OUTPUT ACTIVE LEVEL												
		A _n	$\overline{A_n}$	DON'T CARE				PROD. TERM PRESENT IN F _r			PROD. TERM NOT PRESENT IN F _r			ACTIVE HIGH	ACTIVE LOW											
		H	L	— (dash)				A			• (period)			H	L											
NOTE: Enter (—) for <i>unused</i> inputs of <i>used</i> P-terms						NOTES: 1) Entries independent of output polarity 2) Enter (A) for <i>unused</i> outputs of <i>used</i> P-terms						NOTES: 1) Polarity programmed once only 2) Enter (L) for all <i>unused</i> outputs														
PRODUCT TERM*																										
INPUT VARIABLE																										
NO.	1	1	1	1	1	1	INPUT VARIABLE							ACTIVE LEVEL												
	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	OUTPUT FUNCTION*									
																		7	6	5	4	3	2	1	0	
0																										
1																										
2																										
3																										
4																										
5																										
6																										
7																										
8																										
9																										
10																										
11																										
12																										
13																										
14																										
15																										
16																										
17																										
18																										
19																										
20																										
21																										
22																										
23																										
24																										
25																										
26																										
27																										
28																										
29																										
30																										
31																										
32																										
33																										
34																										
35																										
36																										
37																										
38																										
39																										
40																										
41																										
42																										
43																										
44																										
45																										
46																										
47																										

*Input and Output fields of *unused* P-terms can be left blank.



TTL ISOPLANAR MEMORY 93L470/93L471




4096 × 1 - BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION—The 93L470 and 93L471 are low power 4096-bit TTL Read/Write Random Access Memories organized 4096 words by one bit. The devices are identical except for the output stage. The 93L470 has an uncommitted collector output, while the 93L471 has a 3-state output. The devices have full decoding on chip, separate Data Input and Data Output lines and active LOW Chip Select lines. They are designed for high-performance main memory application requiring low power and can be used to replace four 1024-bit RAMs.

- FULL MIL AND COMMERCIAL TEMPERATURE RANGES
- ORGANIZATION—4096 WORDS X 1 BIT
- READ ACCESS TIME—40 ns TYPICAL
- CHIP SELECT ACCESS TIME—20 ns TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT—93L470
- 3-STATE OUTPUT—93L471
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION—0.09 mW/BIT TYPICAL
- REPLACES FOUR 1024 BY ONE RAMs

PIN NAMES

\overline{CS}	Chip Select Input
A ₀ -A ₁₁	Address Inputs
WE	Write Enable
DIN	Data Input
DOUT	Data Output



FAIRCHILD ISOPLANAR TTL MEMORY • 93L470/93L471

FUNCTIONAL DESCRIPTION—The 93L470 and 93L471 are fully decoded 4096-bit Random Access Memories organized 4096 words by one bit. Word selection is achieved by means of a 12-bit address, A₀ through A₁₁.

The Chip Select input is provided for logic flexibility. For larger memories, the fast Chip Select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (pin 15). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at the Data Output.

The 93L471 has 3-state outputs which provide drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

The 93L470 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93L470s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC(max)}}{I_{OL} - F.O. (1.6)} \leq R_L \leq \frac{V_{CC(min)} - V_{OH}}{N(I_{CEX}) + F.O. (0.04)}$$

R_L is in kΩ
 N = number of wired-OR outputs tied together
 F.O. = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node
 I_{OL} = Output Low Current

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TRUTH TABLE

INPUTS			OUTPUTS		MODE
\overline{CS}	\overline{WE}	D _{IN}	93L470 O.C.	93L471 3-STATE	
H	X	X	H	HIGH Z	Not Selected
L	L	L	H	HIGH Z	Write "0"
L	L	H	H	HIGH Z	Write "1"
L	H	X	D _{OUT}	D _{OUT}	Read

H = HIGH Voltage, L = LOW Voltage; X = Don't Care (HIGH or LOW)
 HIGH Z = High Impedance, OC = Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.5 V
Output Current (dc)	-20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93L470XC, 93L471XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93L470XM, 93L471XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93L470/93L471

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1-4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		MIN	TYP	MAX			
V _{OL}	Output LOW Voltage		0.3	0.50	V	V _{CC} = MIN; I _{OL} = 16mA	
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IIN} = 0.4 V	
I _{IH}	Input HIGH Current		1.0	40 1.0	μA mA	V _{CC} = MAX, V _{IIN} = 4.5 V V _{CC} = MAX, V _{IIN} = 5.25 V	
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CEX}	Output Leakage Current	93L470	1.0	100	μA	V _{CC} = MAX, V _{OUT} = 4.5 V	
I _{OFF}	Output Current (HIGH Z)	93L471		50 -50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V V _{CC} = MAX, V _{OUT} = 0.5 V	
V _{OH}	Output HIGH Voltage	93L471	2.4		V	V _{CC} = MIN, I _{OH} = -5.2 mA	
I _{OS}	Output Current Short Circuit to Ground	93L471		-100	mA	V _{CC} = MAX, Note 7	
I _{CC}	Power Supply Current	93L470/71XC		67		T _A = +75°C T _A = 0°C T _A = +125°C T _A = -55°C	V _{CC} = MAX, All Inputs and Outputs Open
		93L470/71XC		80			
		93L470/71XM		63			
		93L470/71XM		86			

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1-6)

SYMBOL	CHARACTERISTIC	93L470/71XC			93L470/71XM			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX			
READ MODE	DELAY TIMES									
t _{ACS}	Chip Select Access Time		20			20		ns	See Test Circuit and Waveforms	
t _{RCS}	Chip Select Recovery Time (93L470)		30			30				
t _{ZRCS}	Chip Select to HIGH Z (93L471)		30			30				
t _{AA}	Address Access Time		40			40				
WRITE MODE	DELAY TIMES									
t _{WS}	Write Disable Time (93L470)		30			30	ns			
t _{ZWS}	Write Disable to HIGH Z (93L471)		30			30				
t _{WR}	Write Recovery Time		30			30				
	INPUT TIMING REQUIREMENTS									
t _W	Write Pulse Width (to guarantee write)		25			25	ns	See Test Circuit and Waveforms		
t _{WSD}	Data Set-Up Time Prior to Write		5			5				
t _{WHD}	Data Hold Time After Write		0			0				
t _{WSA}	Address Set-Up Time		5			5				
t _{WHA}	Address Hold Time		0			0				
t _{WSCS}	Chip Select Set-Up Time		0			0				
t _{WHCS}	Chip Select Hold Time		0			0				
C _I	Input Pin Capacitance		4	5		4			pF	Measure with Pulse Technique
C _O	Output Pin Capacitance		7	8		7				


FAIRCHILD ISOPLANAR TTL MEMORY • 93L470/93L471

NOTES


- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at $V_{CC} = 5.0$ V, $T_A = 25^\circ\text{C}$, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = $50^\circ\text{C}/\text{Watt}$, Ceramic DIP; $65^\circ\text{C}/\text{Watt}$, Plastic DIP, NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = $90^\circ\text{C}/\text{Watt}$, Ceramic DIP; $110^\circ\text{C}/\text{Watt}$, Plastic DIP, NA, Flatpak.
 - θ_{JC} (Junction to Case) = $25^\circ\text{C}/\text{Watt}$, Ceramic DIP; $25^\circ\text{C}/\text{Watt}$, Plastic DIP; $15^\circ\text{C}/\text{Watt}$, Flatpak.
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_{W} measured at $t_{WSA} = \text{MIN}$, t_{WSA} measured at $t_{W} = \text{MIN}$.
- Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES

OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH) (93L470 ONLY)




OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUT HIGH Z STATE) (93L471 ONLY)




93L470/93L471


POWER SUPPLY CURRENT VERSUS TEMPERATURE



ADDRESS ACCESS TIME VERSUS LOAD CAPACITANCE




INPUT CURRENT VERSUS INPUT VOLTAGE VERSUS TEMPERATURE



AC TEST LOAD AND WAVEFORM


LOADING CONDITIONS




LOAD A

LOAD B

INPUT PULSES





WRITE MODE




(All above measurements referenced to 1.5 V unless otherwise indicated)

NOTE: Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.


READ MODE




WRITE ENABLE TO HIGH Z DELAY



Load C



PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



(All t_{zxxx} parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

TTL ISOPLANAR MEMORY 93470/93471




4096 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION – The 93470 and 93471 are 4096-bit TTL Read/Write Random Access Memories organized 4096 words by one bit. The devices are identical except for the output stage. The 93470 has an uncommitted collector output, while the 93471 has a 3-state output. The devices have full decoding on chip, separate Data Input and Data Output lines and active LOW Chip Select lines. They are designed for high-performance main memory application and can be used to replace four 1024-bit RAMs.

- FULL MIL AND COMMERCIAL RANGES
- ORGANIZATION—4096 WORDS X 1 BIT
- READ ACCESS TIME—30 ns TYPICAL
- CHIP SELECT ACCESS TIME—15 ns TYPICAL
- UNCOMMITTED COLLECTOR OUTPUT—93470
- 3-STATE OUTPUT—93471
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION—0.15 mW/BIT TYPICAL
- REPLACES FOUR 1024 X 1 RAMs

PIN NAMES

\overline{CS}	Chip Select Input
$A_0 - A_{11}$	Address Inputs
\overline{WE}	Write Enable
D_{IN}	Data Input
D_{OUT}	Data Output



FAIRCHILD ISOPLANAR TTL MEMORY • 93470/93471

FUNCTIONAL DESCRIPTION—The 93470 and 93471 are fully decoded 4096-bit Random Access Memories organized 4096 words by one bit. Word selection is achieved by means of a 12-bit address, A₀ through A₁₁.

The Chip Select input is provided for logic flexibility. For larger memories, the fast Chip Select access time permits the decoding of Chip Select, \overline{CS} , from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable, \overline{WE} (Pin 15). With \overline{WE} held LOW and the chip selected, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held HIGH and the chip selected. Data in the specified location is presented at the Data Output.

The 93471 has 3-state outputs which provide drive capability for higher speeds with high capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

The 93470 has uncommitted collector outputs to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93470s can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of value R_L must be used to provide a HIGH at the output when it is off. Any value of R_L within the range specified below may be used.

$$\frac{V_{CC(max)}}{I_{OL}-FO (1.6)} \leq R_L \leq \frac{V_{CC(min)} - V_{OH}}{N (I_{CEX}) + FO (0.04)}$$

R_L is in kΩ
 N = number of wired-OR outputs tied together
 FO = number of TTL Unit Loads (U.L.) driven
 I_{CEX} = Memory Output Leakage Current in mA
 V_{OH} = Required Output HIGH level at Output Node
 I_{OL} = Output Low Current

The minimum value of R_L is limited by output current sinking ability. The maximum value of R_L is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}.

TRUTH TABLE

INPUTS			OUTPUTS		MODE
\overline{CS}	\overline{WE}	D _{IN}	93470 O.C.	93471 3-STATE	
H	X	X	H	HIGH Z	Not Selected
L	L	L	H	HIGH Z	Write "0"
L	L	H	H	HIGH Z	Write "1"
L	H	X	D _{OUT}	D _{OUT}	Read

H = HIGH Voltage; L = LOW Voltage; X = Don't Care (HIGH or LOW)
 HIGH Z = High Impedance; OC = Open Collector

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93470XC, 93471XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93470XM, 93471XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93470/93471

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1-4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX		
V_{OL}	Output LOW Voltage		0.3	0.50	V	$V_{CC} = \text{MIN}, I_{OL} = 16 \text{ mA}$
V_{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V_{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I_{IL}	Input LOW Current		-250	-400	μA	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}, V_{IN} = 4.5 \text{ V}$
				1.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 5.25 \text{ V}$
V_{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	$V_{CC} = \text{MAX}, I_{IN} = -10 \text{ mA}$
I_{CEX}	Output Leakage Current 93470		1.0	100	μA	$V_{CC} = \text{MAX}, V_{OUT} = 4.5 \text{ V}$
I_{OFF}	Output Current (HIGH Z) 93471			50	μA	$V_{CC} = \text{MAX}, V_{OUT} = 2.4 \text{ V}$
				-50		$V_{CC} = \text{MAX}, V_{OUT} = 0.5 \text{ V}$
V_{OH}	Output HIGH Voltage 93471	2.4			V	$V_{CC} = \text{MIN}, I_{OH} = -5.2 \text{ mA}$
I_{OS}	Output Current Short Circuit to Ground 93471			-100	mA	$V_{CC} = \text{MAX}, \text{Note 7}$
I_{CC}	93470/71XC		110		mA	$T_A = 75^\circ\text{C}$ $T_A = 0^\circ\text{C}$ $T_A = 125^\circ\text{C}$ $T_A = -55^\circ\text{C}$ $V_{CC} = \text{MAX},$ All Inputs and Output Open
	93470/71XC		130	170		
	93470/71XM		100			
	93470/71XM		140	180		

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1-6)


SYMBOL	CHARACTERISTIC	93470/71XC			93470/71XM			UNITS	CONDITIONS
		MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX		
READ MODE	DELAY TIMES								
t_{ACS}	Chip Select Access Time		15	30		15	35	ns	See Test Circuit and Waveforms
t_{RCS}	Chip Select Recovery Time (93470)		25	35		25	45		
t_{ZRCS}	Chip Select to HIGH Z (93471)		25	35		25	45		
t_{AA}	Address Access Time		30	45		30	60		
WRITE MODE	DELAY TIMES								
t_{WS}	Write Disable Time (93470)		25	35		25	45	ns	
t_{ZWS}	Write Disable to HIGH Z (93471)		25	35		25	45		
t_{WR}	Write Recovery Time		25	35		25	45		
	INPUT TIMING REQUIREMENTS							ns	See Test Circuit and Waveforms
t_W	Write Pulse Width (to guarantee write)	30	20		45	20			
t_{WSD}	Data Set-Up Time Prior to Write	10	5		15	5			
t_{WHD}	Data Hold Time After Write	5	0		10	0			
t_{WSA}	Address Set-Up Time	10	5		15	5			
t_{WHA}	Address Hold Time	5	0		10	0			
t_{WSCS}	Chip Select Set-Up Time	5	0		10	0			
t_{WHCS}	Chip Select Hold Time	5	0		10	0			
C_I	Input Pin Capacitance		4	5		4	5		
C_O	Output Pin Capacitance		7	8		7	8		

NOTES:


1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_A = +25^\circ\text{C}$, and MAX loading.
4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range there is an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at minimum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt , Ceramic DIP; 65°C/Watt , Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt , Ceramic DIP; 110°C/Watt , Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt , Ceramic DIP; 25°C/Watt , Plastic DIP; 15°C/Watt , Flatpak.
5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_w measured at $t_{WSA} = \text{MIN}$, t_{WSA} measured at $t_w = \text{MIN}$.
7. Duration of short circuit should not exceed one second.

TYPICAL ELECTRICAL CHARACTERISTIC CURVES

**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE (OUTPUT HIGH)
(93470 ONLY)**




**OUTPUT CURRENT VERSUS
OUTPUT VOLTAGE (OUTPUT HIGH
Z STATE) (93471 ONLY)**




93470/93471


**POWER SUPPLY CURRENT
VERSUS TEMPERATURE**



**ADDRESS ACCESS TIME
VERSUS LOAD CAPACITANCE**



**INPUT CURRENT VERSUS
INPUT VOLTAGE
VERSUS TEMPERATURE**



AC Test Load and Waveforms same as 93L470/93L471, see page 7-162.

TTL ISOPLANAR MEMORY 93475

1024 × 4 - BIT FULLY STATIC RANDOM ACCESS MEMORY


GENERAL DESCRIPTION — The 93475 is a 4096-bit Read/Write Random Access Memory organized as 1024 4-bit words. This high-speed bipolar memory design utilizes Fairchild's advanced Isoplanar process to achieve a 35 ns typical access time. The 93475 is configured with common data I/O, 3-state outputs, and an active LOW Chip Select. Slow MOS (industry type #2114) pinning was chosen to facilitate speed improvement upgrade. The 93475 is packaged in a standard 18-pin Dual In-line Package and is designed for cache buffer and other high-performance memory applications.

- FULL MIL AND COMMERCIAL RANGES
- ORGANIZATION — 1024 x 4 BITS — INDUSTRY STANDARD (2114) PINOUTS
- READ ACCESS TIME — 35 ns TYPICAL
- CHIP SELECT TIME — 15 ns TYPICAL
- COMMON DATA I/O WITH 3-STATE CAPABILITY
- STANDARD 18-PIN DUAL IN-LINE PACKAGE
- NON-INVERTING DATA OUTPUT
- POWER DISSIPATION — 0.16 mW/BIT TYPICAL
- SINGLE 5 V POWER SUPPLY

PIN NAMES


A ₀ -A ₉	Address Inputs
$\overline{\text{CS}}$	Chip Select Input
$\overline{\text{WE}}$	Write Enable Input
I/O ₁ -I/O ₄	Data Input/Output

LOGIC SYMBOL




V_{CC} = Pin 18
GND = Pin 9

BLOCK DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



FAIRCHILD ISOPLANAR TTL MEMORY • 93475

FUNCTIONAL DESCRIPTION — The 93475, organized as 1024 words by four bits, is controlled by the Chip Select (\overline{CS}), Write Enable (\overline{WE}) and the 10 address inputs. When \overline{CS} goes HIGH the memory becomes deselected, the bidirectional input/output pins become high impedance, and the \overline{WE} input is ignored. Therefore no read or write operations may occur. This feature allows the I/O pins to be OR-tied directly to a data bus. When the memory is selected (\overline{CS} LOW) and the \overline{WE} pin is in the HIGH state, the 4-bit word stored at the memory location specified by the address inputs is gated through to the I/O pins after a delay equal to the access time. If the \overline{WE} is forced LOW, then the I/O pins become HIGH impedance inputs so that an externally supplied data word may be placed on them.

Truth Table

INPUTS		I/O ₁ -I/O ₄	MODE
CS	WE		
H	X	HIGH Z	Not Selected
L	H	D _{OUT}	Read
L	L	D _{IN} HIGH Z	Write

H = HIGH Voltage; L = LOW Voltage;

X = Don't Care (HIGH or LOW); HIGH Z = High Impedance

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65° C to +150° C
Temperature (Ambient) Under Bias	-55° C to +125° C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)*	-0.5 V to +5.5 V
Input Current (dc)*	-12 mA to +5.0 mA
Voltage Applied to Outputs (output HIGH)**	-0.5 V to +5.50 V
Output Current (dc)	+20 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

**Output Current Limit Required

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE Note 4
	MIN	TYP	MAX	
93475XC	4.75 V	5.0 V	5.25 V	0° C to +75° C
93475XM	4.50 V	5.0 V	5.50 V	-55° C to +125° C

X = package type, F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FAIRCHILD ISOPLANAR TTL MEMORY • 93475

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1-4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
V _{OL}	Output LOW Voltage		0.35	0.45	V	V _{CC} = MIN, I _{OL} = 8 mA
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs
I _{IL}	Input LOW Current		-250	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA
I _{OFF}	Output Current (HIGH Z)			50	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
				-400		V _{CC} = MAX, V _{OUT} = 0.5 V
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -5.2 mA
I _{OS}	Output Current Short Circuit to Ground			-100	mA	V _{CC} = MAX, Note 7
I _{CC}	Power Supply Current		140		mA	T _A = 0° C, V _{CC} = MAX All Inputs and Outputs Open

AC CHARACTERISTICS: Over Guaranteed Operating Ranges (Notes 1-6)


SYMBOL	CHARACTERISTIC	93475XC			93475XM			UNITS	CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
READ MODE	DELAY TIMES								
t _{ACS}	Chip Select Access Time		15			15		ns	See Test Circuit and Waveforms
t _{ZRCS}	Chip Select to HIGH Z		25			25			
t _{AA}	Address Access Time		35			35			
WRITE MODE	DELAY TIMES								
t _{SW}	Write Set-Up Time Prior to Chip Select Write		12			12		ns	See Test Circuit and Waveforms
t _{ZWS}	Write Disable to HIGH Z		12			12			
t _{WR}	Write Recovery Time		20			20			
	INPUT TIMING REQUIREMENTS								
t _{WH}	Write Enable Hold Time After Chip Deselect		5			5		ns	
t _w	Write Pulse Width (to guarantee write)		32			32			
t _{CSW}	Chip Select Write Pulse Width (Optional Write Mode)		20			20			
t _{WSD}	Data Set-Up Time Prior to Write		20			20			
t _{WHD}	Data Hold Time After Write		0			0			
t _{WSA}	Address Set-Up Time		5			5			
t _{WHA}	Address Hold Time		0			0			
C _i	Input Pin Capacitance		4			4		pF	Measure with Pulse Technique
C _o	Output Pin Capacitance		7			7			

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical values are at V_{CC} = 5.0 V, T_A = +25° C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) at 400 fpm air flow: = 50° C/Watt, Ceramic DIP; 65° C/Watt, Plastic DIP, NA, Flatpak
 θ_{JA} (Junction to Ambient) (still air): = 90° C/Watt, Ceramic DIP; 110° C/Watt, Plastic DIP, NA, Flatpak
 θ_{JC} (Junction to Case) = 25° C/Watt, Ceramic DIP; 25° C/Watt, Plastic DIP; 15° C/Watt, Flatpak
- The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t_w measured at t_{WSA} = MIN, t_{WSA} measured at t_w = MIN.
- Duration of short circuit should not exceed one second.

TIMING DIAGRAMS

WRITE MODE




(All above measurements reference to 1.5 V)

† this parameter is necessary to guarantee the output at high Z state during the write cycle using \overline{WE} as the write strobe and while \overline{CS} is LOW.


†† t_w is measured from the falling edge of either \overline{CS} or \overline{WE} (whichever is last to go LOW) to the rising edge of either \overline{CS} or \overline{WE} (whichever is the first to go HIGH).

FAIRCHILD ISOPLANAR TTL MEMORY • 93475

READ MODE




NOTE: \overline{WE} must remain HIGH during READ cycle




(All above measurements reference to 1.5 V)
 (All t_{zxxx} parameters are measured at a delta of 0.5 V from the logic level)

AC TEST LOAD AND WAVEFORM





LOADING CONDITIONS



INPUT PULSES

TYPICAL ELECTRICAL CHARACTERISTIC CURVES



ISOPLANAR INTEGRATED INJECTION LOGIC MEMORY 93481/93481A



4096 × 1-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION — The Fairchild 93481 and 93481A are address multiplexed fully decoded 4096 × 1 bipolar dynamic RAMs. The inputs and output are conventional TTL. The first five address inputs are latched with AE and the last seven are applied after AE and are used in conventional "ripple-through" fashion.


- 4096 X 1 BIT PER WORD
- FULLY TTL COMPATIBLE — NO SPECIAL CLOCK DRIVERS REQUIRED
- ADDRESS MULTIPLEXED
- ON-CHIP DATA LATCH
- STANDARD 16-PIN DUAL IN-LINE PACKAGE
- 32-LINE REFRESH — 2 ms REFRESH INTERVAL
- ACCESS TIME 120 ns MAX (93481), 100 ns MAX (93481A)
- CYCLE TIME 280 ns MIN (93481), 240 ns MIN (93481A)
- POWER DISSIPATION 45 mW STANDBY, 350 mW TYPICAL AT MIN CYCLE TIME
- 3-STATE OUTPUT
- TEMPERATURE RANGE 0°C — 70°C

PIN NAMES

A ₀ –A ₄	Multiplexed Address Inputs
A ₅ –A ₆	Non-multiplexed Address Inputs
CS ₁ , CS ₂	Chip Select Inputs
D _{OUT}	Data Output
LE	Output Latch Enable
D _{IN}	Data Input
AE	Address Enable
WE	Write Enable



**CONNECTION DIAGRAM
DIP(TOP VIEW)**



FUNCTIONAL DESCRIPTION

Addressing — The storage array is organized in 32 rows of 128 cells. Twelve bits of address information are required to uniquely define one storage cell out of 4096. To accomplish this within the constraints of a 16-pin package, the 93481/93481A operates in conjunction with external addressing logic to examine sequentially five bits (ROW address) and then seven bits (COLUMN) of address information. Signals on the A_0 – A_4 inputs must be in the desired state at least a set-up time t_{AS} before the AE signal goes HIGH and must then remain fixed for at least the hold time t_{AH} . These timing requirements insure that the positive-going AE signal latches the A_0 – A_4 information into the internal row addressing logic. To complete the addressing operation, the AE signal must remain HIGH and the external addressing logic must present the final seven bits of the address on the A_0 – A_6 inputs.

Read Operation — The Write Enable input \overline{WE} must be in the HIGH state for a read operation. After addressing a cell as outlined above, its content will exit via the output latch, which is transparent when the Latch Enable input LE is HIGH. The access delay t_{CAA} is measured from the time that the column address becomes valid, as is the latch input set-up time t_{ALS} . This latter parameter defines the earliest time that LE can go LOW and still insure that the desired data will be latched in. The latest time that LE can go LOW, for the purpose of retaining the data, is determined by two constraints. LE must go LOW no later than t_{ALH} , measured with respect to an address change. Also, LE must go LOW no later than t_{LH} , which is measured with respect to the negative-going edge of AE. If the LE signal timing satisfies these constraints, the latch will retain the data for as long as desired. A subsequent read or write operation will not affect the state of the latch so long as LE remains LOW. If LE subsequently goes HIGH while AE is LOW, the latch will no longer retain the data and its output will go to the high impedance state. It will then remain in this condition so long as AE remains LOW, regardless of the LE input signal.

If either or both Chip Select inputs are HIGH, D_{OUT} will be in the high impedance state.

Write Operation — After addressing a cell in the manner previously described, a LOW signal on \overline{WE} will cause the data on the D_{IN} input to be stored, provided that both Chip Select inputs are LOW. To avoid writing in the wrong cell, \overline{WE} should not go LOW before the column address set-up time t_{WSA} , and the address inputs should not be changed until after the address hold time t_{WHA} . Both the set-up time and hold time for D_{IN} are measured with respect to the trailing (i.e., positive-going) edge of the write pulse. If LE is HIGH during a write operation, D_{OUT} will go HIGH regardless of the state of D_{IN} . After \overline{WE} goes HIGH at the end of a write pulse, the D_{OUT} signal will be the same as the data just stored, assuming that the address remains constant and both Chip Select inputs remain LOW.

Refresh — A normal read or write cycle causes all cells in the addressed row to be refreshed. Also, cycling AE such that the t_{TA} and t_{TR} requirements are met refreshes all cells in the addressed row, regardless of the \overline{WE} and \overline{CS} input signals. Each row must be refreshed at intervals of 2 ms or less.

Power Dissipation — There are three distinct power states in the 93481/93481A. When AE is HIGH the I_{CC} current is typically 100 mA. When AE is LOW, I_{CC} is typically 20 mA if the output latch is retaining data or 10 mA if the latch is not retaining data. When AE goes from LOW to HIGH the resultant increase in I_{CC} is not accompanied by any significant overshoot above the quiescent value. In a cyclical mode corresponding to minimum cycle time the average I_{CC} is 65 mA. No significant current transients occur when inputs other than AE change state.

FAIRCHILD ISOPLANAR TTL MEMORY • 93481/93481A

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Input Current (dc)	-12 mA to +5.0 mA
Voltage Applied to Output (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA

GUARANTEED OPERATING RANGE

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
93481/93481A	4.75 V	5.0 V	5.25 V	0°C to +70°C

DC CHARACTERISTICS: Over Operating Temperature Ranges (Notes 1, 2, 4)

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS	
		MIN	TYP (Note 3)	MAX			
V _{OL}	Output LOW Voltage		0.3	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA	
V _{IH}	Input HIGH Voltage	2.1	1.6		V	Guaranteed Input HIGH Voltage for all Inputs	
V _{IL}	Input LOW Voltage		1.5	0.8	V	Guaranteed Input LOW Voltage for all Inputs	
I _{IL}	Input LOW Current		-100	-400	μA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{IH}	Input HIGH Current		10	40	μA	V _{CC} = MAX, V _{IN} = 4.5 V	
				1.0	mA	V _{CC} = MAX, V _{IN} = 5.25 V	
I _{OFF}	Output Current (HIGH Z)		10	100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
			-10	-50	μA	V _{CC} = MAX, V _{OUT} = 0.5 V	
I _{OS}	Output Current Short Circuit to Ground		-55	-100	mA	V _{CC} = MAX, Note 7	
V _{OH}	Output HIGH Voltage	2.4	3.0		V	I _{OH} = -5 mA, V _{CC} = MIN	
V _{CD}	Input Diode Clamp Voltage		-1.0	-1.5	V	V _{CC} = MAX, I _{IN} = -10 mA	
I _{CC}	Power Supply Current		65		mA	MIN CYCLE TIME	V _{CC} = MAX, All Remaining Inputs Grounded
			100		mA	AE = HIGH	
			9.0		mA	AE = LOW, LE = HIGH	

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
4. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 - θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 - θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
6. t_W measured at t_{WSA} = MIN, t_{WSA}, t_{WSE}, and t_{WHD} measured at t_W = MIN.
7. Duration of short circuit should not exceed one second.
8. Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.


FAIRCHILD ISOPLANAR TTL MEMORY • 93481/93481A

AC CHARACTERISTICS OVER GUARANTEED OPERATING RANGES (Notes 5, 6)


SYMBOL	CHARACTERISTICS	93481			UNITS
		MIN	TYP	MAX	
MULTIPLEX					
t_{AS}	Row Address Set-up Time	0			ns
t_{AH}	Row Address Hold Time	45			
t_{TA}	AE Active Time	140			
t_{TR}	AE Recovery Time	140			
READ CYCLE					
t_{CAA}	Column Address Access Time			75	ns
t_{CAH}	Output Valid Time After Column Address		10		
t_{CSA}	Chip Select Access Time		35		
t_{CSR}	Chip Select Recovery Time		30		
t_{TH}	Output Valid Time After AE		15		
DATA LATCH					
t_{ALS}	Address Set-up Time Before LE	75			ns
t_{ALH}	Address Hold Time After LE		0		
t_{LH}	AE Hold Time After LE		-10		
t_{LR}	Output Recovery from LE		35		
t_{DLA}	Output Valid Time After LE		10		
WRITE CYCLE					
t_W	Write Pulse Width	25			ns
t_{WSA}	Address Set-up Time	35			
t_{WHA}	Address Hold Time	5			
t_{WSCS}	Chip Select Set-up Time		0		
t_{WHCS}	Chip Select Hold Time		0		
t_{WHT}	AE Hold Time After \overline{WE}		40		
t_{WSDE}	Data In Set-up Time Before End of \overline{WE}	45			
t_{WHD}	Data In Hold Time After \overline{WE}	30			
t_{WS}	Output Disable Time After \overline{WE}		35		
t_{WR}	Output Recovery Time After \overline{WE}		40		
C_{IN}	Input Pin Capacitance		3.0		
C_{OUT}	Output Pin Capacitance		5.0		
USER TIMES					
t_{RC}	Row Column Address Change Time				ms
t_{MOD}	Data Modify Time				
t_{RFSH}	Refresh Period			2	

AC TEST LOAD AND WAVEFORMS

LOADING CONDITIONS



INPUT PULSES



FAIRCHILD ISOPLANAR TTL MEMORY • 93481/93481A

AC CHARACTERISTICS OVER GUARANTEED OPERATING RANGES (Notes 5, 6)


SYMBOL	CHARACTERISTICS	93481A			UNITS
		MIN	TYP	MAX	
MULTIPLEX					
t _{AS}	Row Address Set-up Time	0			ns
t _{AH}	Row Address Hold Time	35			
t _{TA}	AE Active Time	110			
t _{TR}	AE Recovery Time	130			
READ CYCLE					
t _{CAA}	Column Address Access Time			65	ns
t _{CAH}	Output Valid Time After Column Address		10		
t _{CSA}	Chip Select Access Time		35		
t _{CSR}	Chip Select Recovery Time		30		
t _{TH}	Output Valid Time After AE		15		
DATA LATCH					
t _{ALS}	Address Set-up Time Before LE	65			ns
t _{ALH}	Address Hold Time After LE		0		
t _{LH}	AE Hold Time After LE		-10		
t _{LR}	Output Recovery from LE		35		
t _{DLA}	Output Valid Time After LE		10		
WRITE CYCLE					
t _W	Write Pulse Width	25			ns
t _{WSA}	Address Set-up Time	35			
t _{WHA}	Address Hold Time	5			
t _{WSCS}	Chip Select Set-up Time		0		
t _{WHCS}	Chip Select Hold Time		0		
t _{WHT}	AE Hold Time After \overline{WE}		10		
t _{WSDE}	Data In Set-up Time Before End of \overline{WE}	35			
t _{WHD}	Data In Hold Time After \overline{WE}	30			
t _{WS}	Output Disable Time After \overline{WE}		35		
t _{WR}	Output Recovery Time After \overline{WE}		40		
C _{IN}	Input Pin Capacitance		3.0		pF
C _{OUT}	Output Pin Capacitance		5.0		
USER TIMES					
t _{RC}	Row Column Address Change Time				
t _{MOD}	Data Modify Time				
t _{RFSH}	Refresh Period			2	ms

READ-CYCLE – DATA NOT LATCHED

Addressing is accomplished by multiplexing the 5 bits of row address and 5 bits of the 7 bit column address on the same pins (A_0 through A_4 , pins 1, 2, 3, 4 and 13). Assume the 5 bits of row address are stable at time t_{10} (the beginning of the cycle). At time t_{11} (t_{AS} after t_{10}) the address has been internally set up and the AE signal rise strobes the row address and latches it into the memory. The row address must be held stable until t_{12} (t_{AH} after the AE rise) to assure proper operation. At time t_{12} , the address input lines can change and the 7 bit column address can be switched on to the address input lines A_0 through A_6 . The memory can tolerate an instantaneous change; however, the user circuitry will require some time (t_{RC}) to accomplish this change. Assuming this change is accomplished at t_{13} , the part now acts like a 128-bit static RAM. With the column address valid at t_{13} the output becomes valid at t_{15} with the data from the addressed cell. The time from t_{13} to t_{15} is t_{CAA} (column address access time). \overline{CS}_1 and \overline{CS}_2 must both be active low at t_{14} (t_{CSA} before t_{15}) for the output to be read at t_{15} . The chip selects can go low any time prior to t_{14} . The output will remain valid as long as the chip is selected, the column address is valid and AE remains high. The output will be in the high impedance state at time t_{CSR} after the chip select goes high. If the address is changed to a new column address with AE remaining high the same timing is applicable where the new address valid point corresponds to t_{13} .

If AE goes low at t_{16} , the output will remain valid until t_{18} (t_{TH} after t_{16}). The column address must be held valid until t_{17} (t_{CAH} prior to t_{18}) to guarantee the output is valid until t_{18} . AE goes low at t_{16} and is held low until t_{21} (at least t_{TR} after t_{16}). t_{21} corresponds to t_{11} in the first cycle.

Full Cycle Address Access Time is $t_{AS} + t_{AH} + t_{CAA} + t_{RC}$.




DATA LATCH OPERATION

When a column address is valid (t_{33}) either after a row address, as illustrated, or after a previous column address, the Data Latch may be used to hold the data read from the addressed cell. LE may be activated low at t_{ALS} after t_{33} or later (t_{3L1}). The address may change no less than t_{ALH} after (t_{37}). The AE signal must be retained active high until t_{36} (defined by $t_{3L1} + t_{LH}$). t_{LH} is guaranteed negative meaning the AE signal may go low before LE goes low (i.e., t_{36} may be earlier than t_{3L1}). A useful mode of operation is for LE and AE to be tied together. The output is controlled by the state of the data latch circuit and the chip select signals which can be activated at any time. The output will appear on the output pin t_{CSA} after chip select signal goes low. If the chip select signal goes low earlier in the cycle, the output data will be read t_{CAA} after t_{33} as


in the non-latched operation, but will remain valid until LE goes positive. If LE goes low while AE is low, an open is read at the output regardless of the state of \overline{CS}_1 and \overline{CS}_2 .

When AE is low and Data has been latched the Data Output can be returned to the open state by either returning \overline{CS}_1 , \overline{CS}_2 or LE to the high state. The output will be open at t_{3L6} , t_{CSR} after \overline{CS}_1 or \overline{CS}_2 is made high at t_{3L4} or t_{LR} after LE is made high at t_{3L5} . If AE is active high with data latched then \overline{CS}_1 or \overline{CS}_2 high will again cause the output to be open; or if LE alone is made high, the latched data will remain valid for time t_{DLA} on the output.




WRITE OPERATION

When a column address is valid (t_{53}) either after a row address as illustrated or after a previous column address, new data may be written into the addressed cell. The write signal may go low (t_{5W2}) t_{WSA} after the column address is valid (t_{53}). The write pulse must be at least t_W wide to assure writing. The \overline{CS}_1 and \overline{CS}_2 must both be low (t_{5W1}) at least t_{WSCS} before the fall of \overline{WE} (t_{5W2}) and must remain low until at least t_{WHCS} after the rise of \overline{WE} (t_{5W5}). AE must remain high until at least t_{WHT} after the rise of \overline{WE} (t_{54}). The column address must remain valid until at least t_{WHA} after the rise of \overline{WE} (t_{5W6}). Data In must be valid at least t_{WSDE} before the rise of \overline{WE} and remain valid until at least t_{WHD} after the rise of \overline{WE} . Note that Data In timing is independent of the fall of \overline{WE} (t_{5W2}).



EXAMPLE OF SUCCESSIVE COLUMN CYCLES


Successive operations at different column addresses on the same Row may be performed much more rapidly than a cycle requiring a new Row Address. This example illustrates a Read operation at Column Address 1 followed by a Write operation at Column Address 2. The Data Latch is used to hold the Output Data from Column Address 1 through the Write Cycle at Column Address 2. This kind of operation could be used to enter modified Data from Address 1 into the cell at Address 2.



READ-MODIFY-WRITE OPERATION

A Read-Modify-Write Cycle is performed by a normal Read followed by establishing D_{IN} and providing a \overline{WE} signal. Since there are no special timing signals required for column operation this cycle is like a normal static Bipolar RAM. The Data Output from the read cycle remains valid until t_{WS} after the \overline{WE} is brought low at which time it goes active high. If LE is high the output will again be valid t_{WR} after the \overline{WE} is brought high. If LE is low the Data output will remain valid with the latched Data throughout the write portion of the cycle.

Read-Modify-Write cycle time is: $t_{AS} + t_{AH} + t_{RC} + t_{CAA} + t_{MOD} + t_{WSDE} + t_{WHT} + t_{TR}$



9403




FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY

FAIRCHILD TTL MACROLOGIC

DESCRIPTION - The 9403 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9403 has 3-state outputs which provide added versatility and is fully compatible with all TTL families.

- 10 MHz SERIAL OR PARALLEL DATA RATE
- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL TTL FAMILIES
- SLIM 24-PIN PACKAGE



PIN NAMES

PIN NAME	DESCRIPTION	LOADING (Note a)		COMMENTS
		HIGH	LOW	
D ₀ - D ₃	Parallel Data Inputs	1.0 U.L.	0.23 U.L.	HIGH on PL enables D ₀ - D ₃ . Not edge triggered. Ones catching.
D _S	Serial Data Input	1.0 U.L.	0.23 U.L.	
PL	Parallel Load Input	1.0 U.L.	0.23 U.L.	
$\overline{\text{CPS}}\overline{1}$	Serial Input Clock	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.
$\overline{\text{IES}}$	Serial Input Enable	1.0 U.L.	0.23 U.L.	Enables serial and parallel input when LOW.
$\overline{\text{TTS}}$	Transfer to Stack Input	1.0 U.L.	0.23 U.L.	A LOW on this pin initiates fall through.
$\overline{\text{OES}}$	Serial Output Enable Input	1.0 U.L.	0.6 U.L.	Enables serial and parallel output when LOW.
$\overline{\text{TOS}}$	Transfer Out Serial Input	1.0 U.L.	0.23 U.L.	A LOW on this pin enables a word to be transferred from the stack to the output register. ($\overline{\text{TOP}}$ must be HIGH also for the transfer to occur). Not edge triggered.
TOP	Transfer Out Parallel Input	1.0 U.L.	0.23 U.L.	A HIGH on this pin enables a word to be transferred from the stack to the output register. ($\overline{\text{TOS}}$ must be LOW for the transfer to occur). Not edge triggered.
$\overline{\text{MR}}$	Master Reset	1.0 U.L.	0.23 U.L.	Active LOW.
$\overline{\text{EO}}$	Output Enable	1.0 U.L.	0.23 U.L.	Active LOW.
$\overline{\text{CPS}}\overline{0}$	Serial Output Clock Input	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.
Q ₀ - Q ₃	Parallel Data Outputs	130 U.L.	10 U.L.	(Note b)
Q _S	Serial Data Output	10 U.L.	10 U.L.	(Note b)
$\overline{\text{IRF}}$	Input Register Full Output	10 U.L.	5 U.L.	LOW when input register is full (Note b).
$\overline{\text{ORE}}$	Output Register Empty Output	10 U.L.	5 U.L.	HIGH when output register contains valid data.

NOTE: a 1 Unit Load (U.L.) 40 μ A HIGH, 1.6 mA LOW.
 b. Output fan-out with V_{OL} \approx 0.5 V

FUNCTIONAL DESCRIPTION - As shown in the block diagram the 9403 consists of three sections:

1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
2. A 4-bit wide, 14-word deep fall-through stack with self-contained control logic.
3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below:

Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output ($\overline{\text{IRF}}$). After initialization this output is HIGH.

Parallel Entry - A HIGH on the PL input loads the D₀ - D₃ inputs into the F₀ - F₃ flip-flops and sets the FC flip-flop. This forces the $\overline{\text{IRF}}$ output LOW indicating that the input register is full. During parallel entry, the $\overline{\text{CPS}}\overline{1}$ input must be LOW.




Fig. 1
CONCEPTUAL INPUT SECTION

Serial Entry - Data on the D_S input is serially entered into the F_3, F_2, F_1, F_0, F_C shift register on each HIGH-to-LOW transition of the $CPSI$ clock input, provided IES is LOW. During serial entry PL input should be LOW.

After the fourth clock transition, the four data bits located in the four flip-flops $F_0 - F_3$. The F_C flip-flop is set, forcing the IRF output LOW and internally inhibiting $CPSI$ clock pulses from effecting the register. *Figure 2* illustrates the final positions in a 9403 resulting from a 64-bit serial bit train. B_0 is the first bit, B_{63} the last bit.

Transfer to the Stack - The outputs of Flip-Flops $F_0 - F_3$ feed the stack. A LOW level on the TTS input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in *Figure 10*) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact that IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403, as in most modern FIFO designs, the MR input only initializes the stack control section and does not clear the data.




Fig. 2
FINAL POSITIONS IN A 9403 RESULTING FROM A 64-BIT SERIAL TRAIN

Output Register (Data Extraction) - The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status and control signals. *Figure 3* is a conceptual logic diagram of the output section.




Fig. 3
CONCEPTUAL OUTPUT SECTION

Parallel Data Extraction - When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, \overline{ORE} will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until a HIGH level at TOP permits the transfer of the next word (if available into the Output Register). During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, \overline{ORE} remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction - When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided \overline{TOS} is LOW and TOP is HIGH. As a result of the data transfer \overline{ORE} goes HIGH indicating valid data in the register. The 3-state Serial Data Output, Q_S , is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces \overline{ORE} output LOW and disables the serial output, Q_S (refer to *Figure 3*). For serial operation the \overline{ORE} output may be tied to the \overline{TOS} input, requesting a new word from the stack as soon as the previous one has been shifted out.

7

EXPANSION -

Vertical Expansion - The 9403 may be vertically expanded to store more words without external parts. The interconnections necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of $(15n + 1)$ words by four bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403's flexibility for serial/parallel input and output. For other expansion schemes, refer to the Macrologic/Bipolar Microprocessor Data Book.




Fig. 4
A VERTICAL EXPANSION SCHEME

Horizontal Expansion - The 9403 can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The $\overline{\text{IRF}}$ output of the right most device (most significant device) is connected to the $\overline{\text{TTS}}$ inputs of all devices. Similarly, the $\overline{\text{ORE}}$ output of the most significant device is connected to the $\overline{\text{TOS}}$ inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403's flexibility for serial/parallel input and output.

It should be noted that this form of horizontal expansion extracts a penalty in speed. A single FIFO is guaranteed to operate at 10 MHz; an array of four FIFOs connected in the above manner is guaranteed at 4.3 MHz. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of the Macrologic/Bipolar Microprocessor Data Book.

Horizontal and Vertical Expansion - The 9403 can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (15m + 1) words by (4n) bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row.

Figures 7 and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in *Figure 6*. The final position of data after serial insertion of 496 bits into the FIFO array of *Figure 6* is shown in *Figure 9*.




Fig. 5
A HORIZONTAL EXPANSION SCHEME




Fig. 8
SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6




Fig. 9
FINAL POSITION OF A 496-BIT SERIAL INPUT

Interlocking Circuitry - Most conventional FIFO designs provide status signals analogous to \overline{IRF} and \overline{ORE} . However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 9403 array of *Figure 6* devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its \overline{IES} input from a row master or a slave of higher priority.

In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes LOW and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.

The row master is established by connecting its \overline{IES} input to ground while a slave receives its \overline{IES} input from the \overline{IRF} output of the next higher priority device. When an array of 9403 FIFOs is initialized with a LOW on the \overline{MR} inputs of all devices, the \overline{IRF} outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the \overline{IES} input during initialization. *Figure 10* is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever \overline{MR} and \overline{IES} are LOW, the Master Latch is set. Whenever \overline{TTS} goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until \overline{IES} goes LOW. In array operation, activating the \overline{TTS} initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a \overline{TOS} or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and \overline{ORE} goes HIGH. If the Master Latch is reset, the \overline{ORE} output will be LOW until an \overline{OES} input is received.




Fig. 10
CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage, \overline{ORE} , \overline{IRF}	XM	2.4	3.4		V	V _{CC} = MIN, I _{OH} = -400 μ A
		XC	2.4	3.4			
V _{OH}	Output HIGH Voltage, Q ₀ -Q ₃ , Q _S	XM	2.4	3.4		V	I _{OH} = -2.0 mA I _{OH} = -5.7 mA
		XC	2.4	3.1			
V _{OL}	Output LOW Voltage, Q ₀ -Q ₃ , Q _S	XM		0.25	0.4	V	I _{OL} = 8.0 mA
		XC		0.35	0.5		
V _{OL}	Output LOW Voltage, \overline{ORE} , \overline{IRF}	XM		0.25	0.4	V	I _{OL} = 4.0 mA
		XC		0.35	0.5		
I _{OZH}	Output Off HIGH Current Q ₀ -Q ₃ , Q _S				100	μ A	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 2.0 V
I _{OZL}	Output Off LOW Current Q ₀ -Q ₃ , Q _S				-100	μ A	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 2.0 V
I _{IH}	Input HIGH Current			1.0	40	μ A	V _{CC} = MAX, V _{IN} = 2.7 V
					1.0		
I _{IL}	Input LOW Current, all except \overline{OES} Input LOW Current, \overline{OES}				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
					-0.96		
I _{OS}	Output Short Circuit Current Q ₀ -Q ₃ , Q _S , \overline{ORE} , \overline{OES}		-30		-130	mA	V _{CC} = MAX, V _{OUT} = 0, (Note 3)
I _{CC}	Supply Current	XM		115	155	mA	V _{CC} = MAX, Inputs Open
		XC		115	170		

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- Not more than one output should be shorted at a time.

AC CHARACTERISTICS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t _{PHL}	Propagation Delay, Negative-Going CP to \overline{IRF} Output		18	25	ns	Stack not Full, PL LOW, Figures 11 and 12
t _{PLH}	Propagation Delay, Negative-Going \overline{TTS} to \overline{IRF}		48	64	ns	
t _{PLH} , t _{PHL}	Propagation Delay, Negative-Going \overline{CPSO} to Q _S Output		30	40	ns	\overline{OES} LOW, TOP HIGH, Figures 13 and 14
			17	23	ns	
t _{PLH} , t _{PHL}	Propagation Delay, Positive-Going TOP to Outputs Q ₀ - Q ₃		40	56	ns	\overline{EO} , \overline{CPSO} LOW, Figure 15
			31	45	ns	
t _{PHL}	Propagation Delay, Negative-Going \overline{CPSO} to \overline{ORE}		32	42	ns	\overline{OES} LOW, TOP HIGH, Figures 13 and 14
t _{PHL}	Propagation Delay, Negative-Going TOP to \overline{ORE}		40	54	ns	Parallel Output, \overline{EO} , \overline{CPSO} LOW, Figure 15
t _{PLH}	Propagation Delay, Positive-Going TOP to \overline{ORE}		51	68		
t _{DFT}	Fall Through Time		450	600	ns	\overline{TTS} Connected to \overline{IRF} \overline{TOS} Connected to \overline{ORE} IES, OES, \overline{EO} , \overline{CPSO} LOW, TOP HIGH, Figure 16
t _{PLH}	Propagation Delay, Negative-Going \overline{TOS} to Positive-Going \overline{ORE}		41	53	ns	Data in stack, TOP HIGH, Figures 13 and 14

AC CHARACTERISTICS (Cont'd): $V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PHL}	Propagation Delay, Positive-Going PL to Negative-Going \overline{IRF}		33	44	ns	Stack not Full, Figures 17 and 18
t_{PLH}	Propagation Delay, Negative-Going PL to Positive-Going \overline{IRF}		20	28	ns	
t_{PLH}	Propagation Delay, Positive-Going \overline{OES} to \overline{ORE}		26	38	ns	
t_{PLH}	Propagation Delay, Positive-Going \overline{IES} to Positive-Going \overline{IRF}		31	40	ns	Figure 18
t_{PZL} , t_{PZH}	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		9.0	14	ns	Propagation Delay Out of the High Impedance State
t_{PHZ} , t_{PLZ}	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		7.0	14	ns	Propagation Delay Into the High Impedance State
t_{PZL} , t_{PZH}	Propagation Delay, Negative-Going \overline{OES} to Q_S		13	18	ns	Propagation Delay Out of the High Impedance State
t_{PLZ} , t_{PHZ}	Propagation Delay, Negative-Going \overline{OES} to Q_S		7.0	14	ns	Propagation Delay Into the High Impedance State
t_{AP}	Parallel Appearance Time, \overline{ORE} to $Q_0 - Q_3$		-12	-5.0	ns	Time elapsed between \overline{ORE} going HIGH and valid data appearing at output. Negative number indicates data available before \overline{ORE} goes HIGH.
t_{AS}	Serial Appearance Time, \overline{ORE} to Q_S		6.0	10	ns	

AC SET-UP REQUIREMENTS: $V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PWH}	\overline{CPSI} Pulse Width (HIGH)	25	19		ns	Stack not full, PL LOW,
t_{PWL}	\overline{CPSI} Pulse Width (LOW)	20	11		ns	Figures 11 and 12
t_{PWH}	PL Pulse Width (HIGH)	40	29		ns	Stack not full, Figures 17 and 18
t_{PWL}	\overline{TTS} Pulse Width (LOW) Serial or Parallel Mode	20	9.0		ns	Stack not full, Figures 11, 12, 17, 18
t_{PWL}	\overline{MR} Pulse Width (LOW)	25	13		ns	Figure 16
t_{PWH}	TOP Pulse Width (High)	20	13		ns	\overline{CPSO} LOW, data available in stack,
t_{PWL}	TOP Pulse Width (LOW)	30	17		ns	Figure 15
t_{PWH}	\overline{CPSO} Pulse Width (HIGH)	32	18		ns	TOP HIGH, data in stack,
t_{PWL}	\overline{CPSO} Pulse Width (LOW)	30	16		ns	Figures 13 and 14
t_s	Set-up Time, D_S to Negative \overline{CPSI}	28	17		ns	PL LOW, Figures 11 and 12
t_h	Hold Time, D_S to \overline{CPSI}	0	-6.0		ns	PL LOW, Figures 11 and 12
t_s	Set-up Time, \overline{TTS} to \overline{IRF} Serial or Parallel Mode	0	-20		ns	Figures 11, 12, 17, 18
t_s	Set-up Time Negative-Going \overline{ORE} to Negative-Going \overline{TOS}	0	-24		ns	TOP HIGH, Figures 13 and 14
t_{rec}	Recovery Time \overline{MR} to any Input	10	5.0		ns	Figure 16
t_s	Set-up Time, Negative-Going \overline{IES} to \overline{CPSI}	32	23		ns	Figure 12
t_s	Set-up Time, Negative-Going \overline{TTS} to \overline{CPSI}	76	58		ns	Figure 12
t_s	Set-up Time, Parallel Inputs to PL	0	-22		ns	Length of time parallel inputs must be applied prior to rising edge of PL.
t_h	Hold Time, Parallel Inputs to PL	0			ns	Length of time parallel inputs must remain applied after falling edge of PL.




Fig. 11
SERIAL INPUT, UNEXPANDED OR MASTER OPERATION
 Conditions: stack not full, \overline{IES} , PL LOW




Fig. 12
SERIAL INPUT, EXPANDED SLAVE OPERATION
 Conditions: stack not full, \overline{IES} HIGH when initiated, PL LOW




Fig. 13
SERIAL OUTPUT, UNEXPANDED OR MASTER OPERATION
 Conditions: data in stack, TOP HIGH, \overline{IES} LOW when initiated, \overline{OES} LOW




Fig. 14
SERIAL OUTPUT, SLAVE OPERATION
 Conditions: data in stack, \overline{TOP} HIGH, \overline{IES} HIGH when initiated




Fig. 15
PARALLEL OUTPUT, 4-BIT WORD OR MASTER IN PARALLEL EXPANSION
 Conditions: \overline{IES} LOW when initiated, \overline{EO} , \overline{CPSS} LOW; data available in stack




Fig. 16
FALL THROUGH TIME
 Conditions: \overline{TTS} connected to \overline{IRF} , \overline{TOS} connected to \overline{ORE} , \overline{IES} , \overline{OES} , \overline{EO} , \overline{CPSS} LOW, \overline{TOP} HIGH




Fig. 17
PARALLEL LOAD MODE, 4-BIT WORD (UNEXPANDED) OR MASTER IN PARALLEL EXPANSION
 Conditions: stack not full, \overline{IES} LOW when initialized




Fig. 18
PARALLEL LOAD, SLAVE MODE
 Conditions: stack not full, device initialized (Note 1) with \overline{IES} HIGH

NOTES:

1. Initialization requires a master reset to occur after power has been applied.
2. \overline{TTS} normally connected to IRF.
3. If stack is full, IRF will stay LOW.

9406

PROGRAM STACK

FAIRCHILD TTL MACROLOGIC

DESCRIPTION — The 9406 is a 16-word by 4-bit "push-down pop-up" Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 9406 executes 4 instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, PC is in the top location of the stack. As a new PC value is "pushed" into the stack (Call operation), all previous PC values effectively move down one level. The top location of the stack is the current PC. Up to 16 new Program Counter values can be stored, which gives the 9406 a 15 level nesting capability. "Popping" the stack (Return operation) brings the most recent PC to the top of the stack. The remaining two instructions affect only the top location of the stack. In the Branch operation a new PC value is loaded into the top location of the stack from the $\overline{D}_0 - \overline{D}_3$ Inputs. In the Fetch operation, the contents of the top stack location (current PC value) are put on the $X_0 - X_3$ bus and the current PC value is incremented.

The 9406 may be expanded to any word length without additional logic. 3-state output drivers are provided on the 4-bit address outputs ($X_0 - X_3$) and data outputs ($\overline{O}_0 - \overline{O}_3$); the X-Bus outputs are enabled internally during the Fetch instruction while the O-Bus outputs are controlled by an Output Enable (\overline{EO}_0). Two status outputs, Stack Full (\overline{SF}) and Stack Empty (\overline{SE}) are provided. The 9406 is fully compatible with all TTL families.

- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- 10 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADS FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- SLIM 24-PIN PACKAGE
- 3-STATE OUTPUTS


PIN NAMES

$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)
I_0, I_1	Instruction Inputs
\overline{EX}	Execute Input (Active LOW)
\overline{CP}	Clock Input
\overline{MR}	Master Reset Input (Active LOW)
\overline{CI}	Carry Input (Active LOW)
\overline{EO}_0	Output Enable Input (Active LOW)
$\overline{O}_0 - \overline{O}_3$	Output Data Outputs (Active LOW) (Note b)
$X_0 - X_3$	Address Outputs (Note b)
\overline{CO}	Carry Output (Active LOW) (Note b)
\overline{SF}	Stack Full Output (Active LOW) (Note b)
\overline{SE}	Stack Empty Output (Active LOW) (Note b)

LOADING (Note a)	
HIGH	LOW
1.0 U.L.	0.23 U.L.
130 U.L.	10 U.L.
130 U.L.	10 U.L.
10 U.L.	5 U.L.
10 U.L.	5 U.L.
10 U.L.	5 U.L.

NOTES:

- a. 1 unit load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.
- b. Output fan-out with $V_{OL} \leq 0.5$ V.



BLOCK DIAGRAM




TABLE 1
 INSTRUCTION SET FOR THE 9406

I ₁ I ₀	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH EO ₀ LOW)
L L	Return (Pop)	Decrement Stack Pointer	Disabled	Depending on the relative timing of \overline{EX} and CP, the outputs will reflect the current program counter or the new value while CP is LOW. When CP goes HIGH again, the output will reflect the new value.
L H	Branch (Load PC)	Load D-Bus into Current Program Counter Location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value.
H L	Call (Push)	Increment Stack Pointer and Load D-Bus into New Program Counter Location	Disabled	Depending on the relative timing of \overline{EX} and CP, the outputs will reflect the current program counter or the previous contents of the incremented SP location. When CP goes HIGH again, the outputs will reflect the newly entered PC value. See Figure 9 for details.
H H	Fetch (Increment PC)	Increment Current Program Counter if \overline{CI} is LOW	Current Program Counter while both CP and \overline{EX} are LOW, disabled while CP or EX is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value.

H = HIGH Level L = LOW Level

FUNCTIONAL DESCRIPTION — As shown in the block diagram, the 9406 consists of an Input Multiplexer, a 16 X 4 RAM with output latches addressed by the Stack Pointer (SP), an incrementor, control logic, and output buffers. The 9406 is organized around three 4-bit busses; the input data bus ($\overline{D}_0 - \overline{D}_3$), output data bus ($\overline{O}_0 - \overline{O}_3$) and the address bus ($X_0 - X_3$). The 9406 implements four instructions as determined by Inputs I_0 and I_1 (see *Table 1*). The O-Bus is derived from the RAM output latches and enabled by a LOW on the Output Enable (\overline{EO}_0) input. The X-Bus is also derived from the output latches; it is enabled internally during the Fetch instruction. Execution of instructions is controlled by the Execute (\overline{EX}) and Clock (CP) inputs.

Fetch Operation — The Fetch operation places the content of the current Program Counter (PC) on the X-Bus. If the Carry In (CI) is LOW, the current PC is incremented in preparation for the next Fetch. If CI is HIGH, the value of the current PC is unchanged, (Iterative Fetch).

The instruction code is set up on the I lines when CP is HIGH. The Execute (\overline{EX}) is normally LOW at this time. The control logic interprets I_0 and I_1 and selects the incrementor output as the data source to the RAM via the Input Multiplexer. The current PC value is loaded into the latches and is available on the O-Bus if \overline{EO}_0 is LOW. When CP is LOW the latches are disabled from following the RAM output, when both CP and \overline{EX} are LOW, buffers are enabled, applying the current PC to the X-Bus. The output of the incrementor is written into the RAM during the period when CP and \overline{EX} are LOW. If \overline{CI} is LOW, the value stored in the current PC, plus one, is written into the RAM. If \overline{CI} is HIGH, the current PC is not incremented. Carry Out (\overline{CO}) is LOW when the content of the current PC is at its maximum, i.e., all ones and the Carry In (\overline{CI}) is LOW. When CP or \overline{EX} goes HIGH, writing into the RAM is inhibited and the address buffers ($X_0 - X_3$) are disabled.

Branch Operation — During a Branch operation, the data inputs ($\overline{D}_0 - \overline{D}_3$) are loaded into the current program counter.

The instruction code and the \overline{EX} Input are set up when CP is HIGH. The Stack Pointer remains unchanged. When CP goes LOW (assuming \overline{EX} is LOW) the D-Bus Inputs are written into the current PC. The X-Bus drivers are not enabled during a Branch operation.

Call Operation — During a Call operation the content of the data bus is loaded into the top location of the stack and all previous PC values are effectively moved down one level.

The instruction code and the \overline{EX} input are set up when CP is HIGH. When \overline{EX} is LOW, a "one" is added to the Stack Pointer value thus incrementing the RAM address. Since the output latches go to the nontransparent or store mode when CP is LOW, the O-Bus outputs will reflect the RAM output at the CP negative-going transition. If \overline{EX} goes LOW considerably before CP goes LOW, the O-Bus will correspond to the previous contents of the incremented RAM address after CP goes LOW. If CP goes LOW a very short time after \overline{EX} , the O-Bus will remain unchanged until the LOW to HIGH transition of CP.

When CP is LOW (assuming \overline{EX} is LOW) the D-Bus inputs are written into this new RAM location. On the LOW-to-HIGH transition of CP, the incremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs reflect the newly entered data. When the RAM address is "1111" the Stack Full output (\overline{SF}) is LOW, indicating that no further Call operations should be initiated. If an additional Call operation is performed SP is incremented to (0000), the contents of that location will be written over, \overline{SF} will go HIGH and the Stack Empty (\overline{SE}) will go LOW.

The X-Bus drivers are not enabled during a Call operation.

Return Operation — During the Return operation the previous PC is "popped" to become the current PC.


The instruction is set up when CP is HIGH. When \overline{EX} is LOW, a "one" is subtracted from the Stack Pointer value, thus decrementing the RAM address. If \overline{EX} goes LOW considerably before CP goes LOW, the O-Bus will correspond to the new value after \overline{EX} goes LOW. If CP goes LOW a short time after \overline{EX} , the O-Bus will remain unchanged until the LOW-to-HIGH transition of CP.

On the LOW-to-HIGH transition of CP the decremented Stack Pointer value is loaded into the Stack Pointer and the O-Bus outputs correspond to the new "popped" value.

The X-Bus drivers are not enabled during a Return operation. When the RAM address is "0000", the Stack Empty output (\overline{SE}) is LOW, indicating that no further return operations should be initiated. If an additional Return operation is performed, SP is decremented to "1111", the \overline{SE} will go HIGH and the Stack Full output (\overline{SF}) will go LOW. A LOW on the Master Reset (\overline{MR}) causes the SP to be reset and the contents of that RAM location (0000) to be cleared. The Stack Empty (\overline{SE}) output goes LOW. This operation overrides all other inputs.

EXPANSION — The 9406 may be expanded to any word length in multiples of four without external logic. The connection for expanded operation is shown in *Figure 1*. Carry In (\overline{CI}) and Carry Out (\overline{CO}) are connected to provide automatic increment of the current program counter during Fetch. The \overline{CI} input of the least significant 9406 is tied LOW to ground.

If automatic increment during Fetch is not desired, the \overline{CI} input of the least significant 9406 is held HIGH.



*Tie to V_{CC} to disable automatic increment.

Fig. 1
16 BY 12 PROGRAM STACK

DC CHARACTERISTICS OVER OPERATION TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS (Note 1)
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V_{IL}	Input LOW Voltage	XM		0.7	V	Guaranteed Input LOW Voltage
		XC		0.8		
V_{CD}	Input Clamp Diode Voltage		-0.9	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage \overline{CO} , \overline{SE} , \overline{SF}	XM	2.4	3.4	V	$V_{CC} = \text{MIN}$, $I_{OH} = -400 \mu\text{A}$
		XC	2.4	3.4		
V_{OH}	Output HIGH Voltage $X_0 - X_3$, $\overline{O_0} - \overline{O_3}$	XM	2.4	3.4	V	$V_{CC} = \text{MIN}$
		XC	2.4	3.1		
V_{OL}	Output LOW Voltage \overline{CO} , \overline{SE} , \overline{SF}		0.25	0.4	V	$V_{CC} = \text{MIN}$, $I_{OL} = 4.0 \text{ mA}$
			0.35	0.5		
V_{OL}	Output LOW Voltage $X_0 - X_3$, $\overline{O_0} - \overline{O_3}$		0.25	0.4	V	$V_{CC} = \text{MIN}$, $I_{OL} = 8.0 \text{ mA}$
			0.35	0.5		
I_{OZH}	Output Off HIGH Current			100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 2.4 \text{ V}$, $V_E = 2 \text{ V}$
I_{OZL}	Output Off LOW Current			-100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0.5 \text{ V}$, $V_E = 2 \text{ V}$
I_{IH}	Input HIGH Current		1.0	40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				1.0		
I_{IL}	Input LOW Current			-0.36	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Output Short Circuit Current	-30		-100	mA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0 \text{ V}$ (Note 3)
I_{CCH}	Supply Current		100	160	mA	$V_{CC} = \text{MAX}$

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time.

7

AC SET-UP REQUIREMENTS – ALL MODES OF OPERATION: $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15\text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{CW}	Clock Period	100	70		ns	
t_{PWH}	Clock Pulse Width (HIGH)	60	40		ns	
t_{PWL}	Clock Pulse Width (LOW)	40	25		ns	
$t_s \overline{EX}$	Set-Up Time, \overline{EX} to CP		0		ns	
$t_h \overline{EX}$	Hold Time, \overline{EX} to CP		0		ns	Figure 2
$t_s I$	Set-Up Time, I_0, I_1 to Negative-Going Clock		20		ns	
$t_h I$	Hold Time, I_0, I_1 to Positive-Going Clock		0		ns	
$t_s \overline{CI}$	Set-Up Time, \overline{CI} to Negative-Going Clock		5		ns	
$t_h \overline{CI}$	Hold Time, \overline{CI} to Positive-Going Clock		0		ns	
$t_s \overline{D}$	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going Clock		20		ns	
$t_h \overline{D}$	Hold Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going Clock		0		ns	
$t_{PWL} \overline{MR}$	\overline{MR} Pulse Width (LOW)	40	25		ns	
t_{rec}	\overline{MR} to Negative-Going Clock	45	30		ns	




Fig. 2
WAVEFORMS FOR ALL OPERATIONS




Fig. 3
RESET OPERATION

Refer to individual timing diagrams for each operation to determine output response.

AC CHARACTERISTICS - FETCH OPERATION: $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Carry In (\overline{CI}) to Carry Out (\overline{CO})		11 7	16 12	ns	Figure 4
t_{PLH} t_{PHL}	Propagation Delay, Positive-Going CP to Carry Out (\overline{CO})		28 46	41 66	ns	Figure 5
t_{PLH} t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to Carry Out (\overline{CO})		34 38	45 60	ns	Figure 6




Fig. 4
CARRY-IN TO CARRY-OUT




Fig. 5
CLOCK TO CARRY-OUT






Fig. 6
EXECUTE TO CARRY-OUT

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - BRANCH (LOAD PC) OPERATION:

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Positive-Going CP to Outputs ($\overline{O_0} - \overline{O_3}$)		28 45	41 66	ns	$\overline{EO_0}$ LOW Figures 7 and 8
t_s	Set-Up Time, I_0, I_1 to Negative-Going \overline{EX}	30	20		ns	
t_h	Hold Time, I_0, I_1 to Positive-Going \overline{EX}	0	0		ns	\overline{EX} goes HIGH before CP, Figure 8
t_h	Hold Time, I_0, I_1 to Positive-Going CP	0	0		ns	CP goes HIGH before \overline{EX} , Figure 7
t_s	Set-Up Time, $\overline{D_0} - \overline{D_3}$ to Positive-Going CP	25	16		ns	Figures 7 and 8
t_h	Hold Time, $\overline{D_0} - \overline{D_3}$ to Positive-Going CP	0	0		ns	
t_{PWL}	\overline{EX} Pulse Width	45	30		ns	\overline{EX} Goes HIGH Before CP, Figure 8



AC CHARACTERISTICS AND SET-UP REQUIREMENTS - CALL (PUSH) OPERATION:

$V_{CC} = 5.0$ V, $T_A = 25^\circ$ C, $C_L = 15$ pF (Figure 9)

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Positive-Going CP to New Value of $\overline{O}_0 - \overline{O}_3$		25	40	ns	\overline{EO}_0 LOW
t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to Intermediate Value of $\overline{O}_0 - \overline{O}_3$		22	35	ns	\overline{EO}_0 LOW, Set-Up Requirements $t_{s1}\overline{EX}$ must be met
t_{PHL}	Propagation Delay, Negative-Going \overline{EX} to $\overline{SE}, \overline{SF}$		64	85	ns	
t_{PLH}	Propagation Delay, Negative-Going \overline{EX} to $\overline{SE}, \overline{SF}$		18	28	ns	
t_s	Set-Up Time, Negative-Going \overline{EX} to I_0, I_1	30	20		ns	
t_h	Hold Time, Positive-Going CP to I_0, I_1	0			ns	
$t_{s1}\overline{EX}$	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees Intermediate Data on $\overline{O}_0 - \overline{O}_3$ while CP is LOW	65	45		ns	
$t_{s2}\overline{EX}$	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees no Change in $\overline{O}_0 - \overline{O}_3$ While CP is LOW	0			ns	
$t_h\overline{EX}$	Hold Time, Positive-Going CP to Positive-Going \overline{EX}	0			ns	
t_s	Set-Up Time, $\overline{D}_0 - \overline{D}_3$ to Positive-Going CP	30	20		ns	
t_h	Hold Time, Positive-Going CP to $\overline{D}_0 - \overline{D}_3$	0			ns	




Fig. 9
CALL (PUSH) OPERATION

NOTES:

1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1}\overline{EX}$ is met).
2. Condition which occurs when \overline{EX} goes LOW slightly before CP goes LOW ($t_{s2}\overline{EX}$ is met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - RETURN (POP) OPERATION:

$V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15\text{ pF}$ (Figure 10)

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Positive-Going CP to		25	40	ns	$\overline{EO_0}$ LOW
t _{PHL}	New Value of $\overline{O_0} - \overline{O_3}$		103	130		
t _{PLH}	Propagation Delay, Negative-Going \overline{EX}		23	40	ns	$\overline{EO_0}$ LOW, Set-Up Requirements $t_{s1}\overline{EX}$ must be met
t _{PHL}	to New Value of $\overline{O_0} - \overline{O_3}$		101	130		
t _{PLH}	Propagation Delay, Negative-Going \overline{EX}		18	28	ns	
t _{PHL}	to $\overline{SE}, \overline{SF}$		43	59		
t _s	Set-Up Time, Negative-Going \overline{EX} to I_0, I_1	30	20		ns	
t _h	Hold Time, Positive-Going CP to I_0, I_1	0			ns	
t _{s1} \overline{EX}	Set-Up Time, \overline{EX} to Negative-Going CP which Guarantees the New Value on $\overline{O_0} - \overline{O_3}$ While CP is LOW	65	45		ns	
t _{s2} \overline{EX}	Set-Up Time, \overline{EX} to Negative-Going CP. Either $t_{s2}\overline{EX}$ or $t_{s3}\overline{EX}$ must be met for Proper Operation	0			ns	
t _{s3} \overline{EX}	Set-Up Time, EX to Positive-Going CP. Either $t_{s3}\overline{EX}$ or $t_{s2}\overline{EX}$ (Above) must be met for Proper Operation.	45	30		ns	




Fig. 10
RETURN (POP) OPERATION

NOTES:

1. Condition which occurs when \overline{EX} goes LOW considerably before CP goes LOW ($t_{s1} \overline{EX}$ is met).
2. Condition which occurs when \overline{EX} goes LOW slightly before or after CP goes LOW (either $t_{s2} \overline{EX}$ or $t_{s3} \overline{EX}$ are met).

AC CHARACTERISTICS AND SET-UP REQUIREMENTS - FETCH OPERATION:

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15 \text{ pF}$

SYMBOL	PARAMETERS	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay Positive-Going CP		22	30	ns	$\overline{EO}_0, \overline{CI}$ LOW, Figures 13 and 14
t_{PHL}	to Incremented Value of $\overline{O}_0 - \overline{O}_3$		59	80		
t_{PZL}	Turn-On Delay, from CP or \overline{EX}		13	18	ns	\overline{EO}_X LOW, Figures 11, 12, 13 and 14
t_{PZH}	Whichever goes LOW last to $X_0 - X_3$		12	17		
t_{PLZ}	Delay Going into HIGH		7	12	ns	
t_{PHZ}	Impedance State		10	16		
t_s	Set-Up Time, I_0, I_1 to Negative-Going \overline{EX}	30	20		ns	Figures 11, 12, 13 and 14
t_h	Hold Time, I_0, I_1 to CP or \overline{EX} whichever goes HIGH first	0				
t_s	Set-Up Time, Negative Going \overline{EX} to Positive-Going CP	40	25			
t_s	Negative-Going \overline{CI} to Positive-Going CP	30	20		ns	Fetch with Increment, Figures 13 and 14
t_h	Positive-Going \overline{CI} to Negative-Going \overline{EX}	0				Iterative Fetch, Figures 11 and 12




Fig. 11
ITERATIVE FETCH




Fig. 12
ITERATIVE FETCH

NOTES:

1. $X_0 - X_3$ Turn-On Delay measured from the time both \overline{EX} and CP go LOW.
2. $X_0 - X_3$ Turn-Off Delay measured from the time either EX or CP goes HIGH.




Fig. 13
FETCH WITH INCREMENT PC




Fig. 14
FETCH OPERATION WITH INCREMENT PC

NOTES:

1. $X_0 - X_3$ Turn-On Delay measured from the time both $\overline{E}X$ and CP go LOW.
2. $X_0 - X_3$ Turn-Off Delay measured from the time either $\overline{E}X$ or CP goes HIGH.

9410

REGISTER STACK • 16×4 RAM WITH 3-STATE OUTPUT REGISTER

FAIRCHILD TTL MACROLOGIC

DESCRIPTION - The 9410 is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 9410 is fully compatible with all TTL families.

- EDGE-TRIGGERED OUTPUT REGISTER
- TYPICAL ACCESS TIME OF 35 ns
- 3-STATE OUTPUTS
- OPTIMIZED FOR REGISTER STACK OPERATION
- TYPICAL POWER OF 375 mW
- 18-PIN PACKAGE

PIN NAMES

A ₀ -A ₃	Address Inputs
D ₀ -D ₃	Data Inputs
\overline{CS}	Chip Select Input (Active LOW)
\overline{EO}	Output Enable Input (Active LOW)
\overline{WE}	Write Enable Input (Active LOW)
CP	Clock Input (Outputs Change on LOW to HIGH Transition)
Q ₀ -Q ₃	Outputs


LOADING (Note a)

	HIGH	LOW
A ₀ -A ₃	1.0 U.L.	0.23 U.L.
D ₀ -D ₃	1.0 U.L.	0.23 U.L.
\overline{CS}	1.0 U.L.	0.23 U.L.
\overline{EO}	1.0 U.L.	0.23 U.L.
\overline{WE}	1.0 U.L.	0.23 U.L.
CP	1.0 U.L.	0.23 U.L.
Q ₀ -Q ₃	130 U.L.	10 U.L. (Note b)

NOTES:


- a) 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.
 b) 10 LOW Unit Loads measured at 0.5 V.

BLOCK DIAGRAM




V_{DD} = Pin 18
 V_{SS} = Pin 9
 ○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 18
 GND = Pin 9

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FUNCTIONAL DESCRIPTION

Write Operation - When the three control inputs: Write Enable (WE), Chip Select (CS), and Clock (CP), are LOW the information on the data inputs (D₀ - D₃) is written into the memory location selected by the address inputs (A₀ - A₃). If the input data changes while WE, CS, and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation - Whenever CS is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs (A₀ - A₃) is edge-triggered into the Output Register.

A 3-State Output Enable (EO) controls the output buffers. When EO is HIGH the four outputs (Q₀ - Q₃) are in a high impedance or OFF state; when EO is LOW, the outputs are determined by the state of the Output Register.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	XM	2.4	3.4		V	I _{OH} = -2.0 mA
		XC	2.4	3.1			I _{OH} = -5.2 mA
V _{OL}	Output LOW Voltage	XM & XC		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 8.0 mA
		XC		0.35	0.5	V	V _{CC} = MIN, I _{OL} = 16 mA
I _{OZH}	Output Off HIGH Current				100	μA	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 3 V
I _{OZL}	Output Off LOW Current				-100	μA	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 3 V
I _{IH}	Input HIGH Current			1.0	40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					1.0	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current		-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V (Note 3)
I _{CCH}	Supply Current			75	110	mA	V _{CC} = MAX, Inputs Open

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
3. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
READ MODE						
t_{PZH}	Enable Delay, Output Enable to Output		9	15	ns	Figure 1
t_{PZL}	Disable Time, Output Enable to Output		9	15	ns	
t_{PHZ}	Disable Time, Output Enable to Output		10	16	ns	Figure 1
t_{PLZ}			10	16	ns	
t_{PLH}	Propagation Delay, Clock to Output		14	20	ns	Figure 2
t_{PHL}			14	20	ns	
t_{sAR}	Set-up Time to Read from Address to Clock	38	25		ns	Figure 2
t_{hAR}	Hold Time to Read from Address to Clock	0			ns	Figure 2
WRITE MODE						
t_W	Write Enable, Chip Select, or Clock Pulse Width Required to Write (Note a)	21	12		ns	Figure 3
t_{sAW}	Set-up Time Address to Write Enable (Note b)	5			ns	Figure 3
t_{hAW}	Hold Time Address to Write Enable (Note b)	0			ns	Figure 3
t_{sDW}	Set-up Time Data to Write Enable (Note b)	16	9		ns	Figure 3
t_{hDW}	Hold Time Data to Write Enable	0			ns	Figure 3

NOTES:

- a) Writing occurs when \overline{WE} , \overline{CE} and CP are LOW.
- b) Assuming \overline{WE} is utilized as Writing Strobe.

READ MODE AC PARAMETERS





Fig. 1

**PROPAGATION DELAY
OUTPUT ENABLE TO DATA OUTPUTS**




Other Conditions: $\overline{CS} = \overline{OE} = \text{LOW}$

Fig. 2

**PROPAGATION DELAY CLOCK
TO DATA OUTPUTS, AND SET-UP
AND HOLD TIMES ADDRESS TO CLOCK TO READ**

WRITE MODE AC PARAMETERS



Other Conditions: $\overline{CS} = \text{CP} = \text{LOW}$

Fig. 3

**WRITE ENABLE PULSE
WIDTH, SET-UP AND HOLD
TIMES ADDRESS AND DATA TO WRITE ENABLE**

FUNCTIONAL DESCRIPTION

Write Operation - When the three control inputs: Write Enable (WE), Chip Select (CS), and Clock (CP), are LOW the information on the data inputs ($D_0 - D_3$) is written into the memory location selected by the address inputs ($A_0 - A_3$). If the input data changes while WE, CS, and CP are LOW, the contents of the selected memory location follows these changes, provided set-up time criteria are met.

Read Operation - Whenever CS is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs ($A_0 - A_3$) is edge-triggered into the Output Register.

A 3-State Output Enable (EO) controls the output buffers. When EO is HIGH the four outputs ($Q_0 - Q_3$) are in a high impedance or OFF state; when EO is LOW, the outputs are determined by the state of the Output Register.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS (Note 1)
			MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V_{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V_{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	XM	2.4	3.4			$I_{OH} = -2.0 \text{ mA}$
		XC	2.4	3.1			$I_{OH} = -5.2 \text{ mA}$
V_{OL}	Output LOW Voltage	XM & XC		0.25	0.4	V	$V_{CC} = \text{MIN}$, $I_{OL} = 8.0 \text{ mA}$
		XC		0.35	0.5	V	$V_{CC} = \text{MIN}$, $I_{OL} = 16 \text{ mA}$
I_{OZH}	Output Off HIGH Current				100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 2.4 \text{ V}$, $V_E = 3 \text{ V}$
I_{OZL}	Output Off LOW Current				-100	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0.5 \text{ V}$, $V_E = 3 \text{ V}$
I_{IH}	Input HIGH Current			1.0	40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
					1.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 5.5 \text{ V}$
I_{IL}	Input LOW Current				-0.36	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Output Short Circuit Current		-30		-100	mA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0 \text{ V}$ (Note 3)
I_{CCH}	Supply Current			75	110	mA	$V_{CC} = \text{MAX}$, Inputs Open

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$.
3. Not more than one output should be shorted at a time.

9423

FIRST-IN FIRST-OUT (FIFO) BUFFER MEMORY


FAIRCHILD μ L™

DESCRIPTION - The 9423 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disc or tape controllers and communication buffer applications. It is organized as 64 words by four bits and may be expanded to any number of words or any number of bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9423 has 3-state outputs which provide added versatility and is fully compatible with all TTL families.

- SERIAL OR PARALLEL INPUT
- SERIAL OR PARALLEL OUTPUT
- EXPANDABLE WITHOUT EXTERNAL LOGIC
- 3-STATE OUTPUTS
- FULLY COMPATIBLE WITH ALL TTL FAMILIES
- SLIM 24-PIN PACKAGE


BLOCK DIAGRAM



V_{CC} = Pin 24
GND = Pin 12


○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 24
GND = Pin 12

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

PIN NAMES

PIN NAME	DESCRIPTION	LOADING (Note a)		COMMENTS
		HIGH	LOW	
D ₀ - D ₃	Parallel Data Inputs	1.0 U.L.	0.23 U.L.	HIGH on PL enables D ₀ - D ₃ . Not edge triggered. Ones catching.
D _S	Serial Data Input	1.0 U.L.	0.23 U.L.	
PL	Parallel Load Input	1.0 U.L.	0.23 U.L.	
$\overline{\text{CPSI}}$	Serial Input Clock	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.
$\overline{\text{IES}}$	Serial Input Enable	1.0 U.L.	0.23 U.L.	Enables serial and parallel input when LOW.
$\overline{\text{TTS}}$	Transfer to Stack Input	1.0 U.L.	0.23 U.L.	A LOW on this pin initiates fall through.
$\overline{\text{OES}}$	Serial Output Enable Input	1.0 U.L.	0.46 U.L.	Enables serial and parallel output when LOW.
$\overline{\text{TOS}}$	Transfer Out Serial Input	1.0 U.L.	0.23 U.L.	A LOW on this pin enables a word to be transferred from the stack to the output register. ($\overline{\text{TOP}}$ must be HIGH also for the transfer to occur). Not edge triggered.
$\overline{\text{TOP}}$	Transfer Out Parallel Input	1.0 U.L.	0.23 U.L.	A HIGH on this pin enables a word to be transferred from the stack to the output register. ($\overline{\text{TOS}}$ must be LOW for the transfer to occur). Not edge triggered.
$\overline{\text{MR}}$	Master Reset	2.0 U.L.	0.46 U.L.	Active LOW.
$\overline{\text{EO}}$	Output Enable	1.0 U.L.	0.23 U.L.	Active LOW.
$\overline{\text{CPSO}}$	Serial Output Clock Input	1.0 U.L.	0.23 U.L.	Edge triggered. Activates on falling edge.
Q ₀ - Q ₃	Parallel Data Outputs	130 U.L.	10 U.L.	(Note b)
Q _S	Serial Data Output	10 U.L.	10 U.L.	(Note b)
$\overline{\text{IRF}}$	Input Register Full Output	10 U.L.	5 U.L.	LOW when input register is full (Note b).
$\overline{\text{ORE}}$	Output Register Empty Output	10 U.L.	5 U.L.	HIGH when output register contains valid data.

NOTE: a. 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW.
 b. Output fan-out with $V_{OL} \leq 0.5$ V.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired.)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
*Input Voltage (dc)	-0.5 V to +5.5 V
*Input Current (dc)	-12 mA to +5.0 mA
**Voltage Applied to Outputs (Output HIGH)	-0.5 V to +5.5 V
Output Current (dc) (Output LOW)	+20 mA

*Either input voltage or input current limit is sufficient to protect the input.
 **Output Current Limit Required.

GUARANTEED OPERATING RANGES

PART NUMBER	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE (T _A) (Note 4)
	MIN	TYP	MAX	
9423XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
9423XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION - As shown in the block diagram the 9423 consists of three sections:

1. An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
2. A 4-bit wide, 62-word deep fall-through stack with self-contained control logic.
3. An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below:




Fig. 1
CONCEPTUAL INPUT SECTION

Input Register (Data Entry):

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting the F3 flip-flop and resetting the other flip-flops. The Q-output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

Parallel Entry - A HIGH on the PL input loads the D₀ - D₃ inputs into the F₀ - F₃ flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the CPSI input must be LOW.

Serial Entry - Data on the D_S input is serially entered into the F₃, F₂, F₁, F₀, FC shift register on each HIGH-to-LOW transition of the CPSI clock input, provided IES is LOW. During serial entry PL input should be LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops F₀ - F₃. The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting CPSI clock pulsed from effecting the register. Figure 2 illustrates the final positions in a 9423 resulting from a 256-bit serial bit train. B₀ is the first bit, B₂₅₅ the last bit.

Transfer to the Stack - The outputs of Flip-Flops F₀ - F₃ feed the stack. A LOW level on the TTS input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.




Fig. 2
FINAL POSITIONS IN A 9423 RESULTING
FROM A 256-BIT SERIAL TRAIN

An RS Flip-Flop (the Request Initialization Flip-Flop shown in *Figure 10*) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the \overline{IRF} and \overline{TTS} may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9423, as in most modern FIFO designs, the \overline{MR} input only initializes the stack control section and does not clear the data.

Output Register (Data Extraction) - The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-state 4-bit parallel data bus or on a 3-state serial data bus. The output section generates and receives the necessary status and control signals. *Figure 3* is a conceptual logic diagram of the output section.




Fig. 3
CONCEPTUAL OUTPUT SECTION

Parallel Data Extraction - When the FIFO is empty after a LOW pulse is applied to \overline{MR} , the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the Transfer Out Parallel Input (TOP) is HIGH. As a result of the data transfer \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided the 3-state buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, \overline{ORE} will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until a HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. \overline{TOS} should be grounded for single slice operation or connected to the appropriate \overline{ORE} for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, \overline{ORE} remains LOW indicating that there is no valid data at the outputs.

Horizontal Expansion - The 9423 can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 64-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 64 words by $4n$ bits can be constructed, where n is the number of devices. The \overline{IRF} output of the right most device (most significant device) is connected to the \overline{TTS} inputs of all devices. Similarly, the \overline{ORE} output of the most significant device is connected to the \overline{TOS} inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9423's flexibility for serial/parallel input and output.

It should be noted that this form of horizontal expansion extracts a penalty in speed. An expansion scheme that provides higher speed but requires additional components is shown in the Applications section of the Macrologic/Bipolar Microprocessor data book.

Horizontal and Vertical Expansion - The 9423 can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 127-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of $(63m + 1)$ words by $(4n)$ bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. *Figures 7* and *8* show the timing diagrams for serial data entry and extraction for the 127-word by 16-bit FIFO shown in *Figure 6*.




Fig. 5
A HORIZONTAL EXPANSION SCHEME




Fig. 6
A 127 X 16 FIFO ARRAY




Fig. 7
SERIAL DATA ENTRY FOR ARRAY OF FIG. 6




Fig. 8
SERIAL DATA EXTRACTION FOR ARRAY OF FIG. 6




Fig. 9
FINAL POSITION OF A 2032-BIT SERIAL INPUT

Interlocking Circuitry - Most conventional FIFO designs provide status signals analogous to \overline{IRF} and \overline{ORE} . However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9423 incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 9423 array of *Figure 6* devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its \overline{IES} input from a row master or a slave of higher priority.

In a similar fashion, the \overline{ORE} outputs of slaves will not go HIGH until their \overline{OES} inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overline{IRF} output of the final slave in that row goes HIGH and that output data for the array may be extracted when the \overline{ORE} of the final slave in the output row goes HIGH.

The row master is established by connecting its \overline{IES} input to ground while a slave receives its \overline{IES} input from the \overline{IRF} output of the next higher priority device. When an array of 9423 FIFOs is initialized with a LOW on the \overline{MR} inputs of all devices, the \overline{IRF} outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the \overline{IES} input during initialization. *Figure 10* is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever \overline{MR} and \overline{IES} are LOW, the Master Latch is set. Whenever \overline{TTS} goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register is not initialized until \overline{IES} goes LOW. In array operation, activating the \overline{TTS} initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a \overline{TOS} or \overline{TOP} input initiates a load-from-stack operation and sets the \overline{ORE} Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and \overline{ORE} goes HIGH. If the Master Latch is reset, the \overline{ORE} output will be LOW until an \overline{OES} input is received.




Fig. 10
CONCEPTUAL DIAGRAM, INTERLOCKING CIRCUITRY

DC CHARACTERISTICS: Over Operating Temperature Range (Notes 1, 2, 3, 4)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage	XM			0.7	V	Guaranteed Input LOW Voltage
		XC			0.8		
V _{CD}	Input Clamp Diode Voltage			-0.9	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage, \overline{ORE} , \overline{IRF}	XM	2.4	3.4		V	V _{CC} = MIN, I _{OH} = -400 μ A
		XC	2.4	3.4			
V _{OH}	Output HIGH Voltage, Q ₀ -Q ₃ , Q _S	XM	2.4	3.4		V	V _{CC} = MIN
		XC	2.4	3.1			
V _{OL}	Output LOW Voltage, Q ₀ -Q ₃ , Q _S	XM		0.25	0.4	V	I _{OL} = 8.0 mA
		XC		0.35	0.5	V	I _{OL} = 16 mA
V _{OL}	Output LOW Voltage, \overline{ORE} , \overline{IRF}	XM		0.25	0.4	V	V _{CC} = MIN
		XC		0.35	0.5		
I _{OZH}	Output Off HIGH Current Q ₀ -Q ₃ , Q _S				100	μ A	V _{CC} = MAX, V _{OUT} = 2.4 V, V _E = 2.0 V
I _{OZL}	Output Off LOW Current Q ₀ -Q ₃ , Q _S				-100	μ A	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 2.0 V
I _{IH}	Input HIGH Current			1.0	40	μ A	V _{CC} = MAX, V _{IN} = 2.7 V
					1.0		mA
I _{IL}	Input LOW Current, all except \overline{OES} , \overline{MR}				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
	Input LOW Current, \overline{OES} , \overline{MR}				-0.72		
I _{OS}	Output Short Circuit Current Q ₀ -Q ₃ , Q _S , \overline{ORE} , \overline{OES}		-30		-130	mA	V _{CC} = MAX, V _{OUT} = 0, (Note 5)
I _{CC}	Supply Current	XM		150		mA	V _{CC} = MAX, Inputs Open
		XC		150			

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = +25°C, and MAX loading.
- The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JA} (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.
 θ_{JC} (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- Duration of short circuit should not exceed one second, not more than one output should be shorted at a time.

AC CHARACTERISTICS: V_{CC} = 5.0 V, C_L = 15 pF, T_A = 25°C (Note 3)

SYMBOL	PARAMETER		LIMITS			UNITS	COMMENTS
			MIN	TYP	MAX		
t _{PHL}	Propagation Delay, Negative-Going CP to \overline{IRF} Output			27		ns	Stack not Full, PL LOW, Figures 11 and 12
t _{PLH}	Propagation Delay, Negative-Going TTS to \overline{IRF}			62			
t _{PLH} , t _{PHL}	Propagation Delay, Negative-Going \overline{CPSO} to Q _S Output			39		ns	\overline{OES} LOW, TOP HIGH, Figures 13 and 14
				26			
t _{PLH} , t _{PHL}	Propagation Delay, Positive-Going TOP to Outputs Q ₀ Q ₃			73		ns	\overline{EO} , \overline{CPSO} LOW, Figure 15
				61			
t _{PHL}	Propagation Delay, Negative-Going \overline{CPSO} to \overline{ORE}			27		ns	\overline{OES} LOW, TOP HIGH, Figures 13 and 14
t _{PHL}	Propagation Delay, Negative-Going TOP to \overline{ORE}			40		ns	Parallel Output, \overline{EO} , \overline{CPSO} LOW, Figure 15
t _{PLH}	Propagation Delay, Positive-Going TOP to \overline{ORE}			70			
t _{DFT}	Fall Through Time			3.6		μ s	TTS Connected to \overline{IRF} TOS Connected to \overline{ORE} IES, \overline{OES} , \overline{EO} , \overline{CPSO} LOW, TOP HIGH, Figure 16
t _{PLH}	Propagation Delay, Negative-Going TOS to Positive-Going \overline{ORE}			70		ns	Data in stack, TOP HIGH, Figures 13 and 14

AC CHARACTERISTICS (Cont'd): $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PHL}	Propagation Delay, Positive-Going PL to Negative-Going IRF		34		ns	Stack not Full, Figures 17 and 18
t_{PLH}	Propagation Delay, Negative-Going PL to Positive-Going IRF		38		ns	
t_{PLH}	Propagation Delay, Positive-Going \overline{OES} to \overline{ORE}		31		ns	
t_{PLH}	Propagation Delay, Positive-Going \overline{IES} to Positive-Going IRF		28		ns	Figure 18
t_{PZL} , t_{PZH}	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		12		ns	Propagation Delay Out of the High Impedance State
t_{PHZ} , t_{PLZ}	Propagation Delay, \overline{OE} to Q_0, Q_1, Q_2, Q_3		14		ns	Propagation Delay Into the High Impedance State
t_{PZL} , t_{PZH}	Propagation Delay, Negative-Going \overline{OES} to Q_S		12		ns	Propagation Delay Out of the High Impedance State
t_{PLZ} , t_{PHZ}	Propagation Delay, Negative-Going \overline{OES} to Q_S		14		ns	Propagation Delay Into the High Impedance State
t_{AP}	Parallel Appearance Time, \overline{ORE} to $Q_0 - Q_3$		12		ns	Time elapsed between \overline{ORE} going HIGH and valid data appearing at output. Negative number indicates data available before \overline{ORE} goes HIGH.
t_{AS}	Serial Appearance Time, \overline{ORE} to Q_S		14		ns	

AC SET-UP REQUIREMENTS: $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	COMMENTS
		MIN	TYP	MAX		
t_{PWH}	\overline{CPSI} Pulse Width (HIGH)		10		ns	Stack not full, PL LOW,
t_{PWL}	\overline{CPSI} Pulse Width (LOW)		15		ns	Figures 11 and 12
t_{PWH}	PL Pulse Width (HIGH)		10		ns	Stack not full, Figures 17 and 18
t_{PWL}	\overline{TTS} Pulse Width (LOW) Serial or Parallel Mode		23		ns	Stack not full, Figures 11, 12, 17, 18
t_{PWL}	\overline{MR} Pulse Width (LOW)		22		ns	Figure 16
t_{PWH}	TOP Pulse Width (HIGH)		40		ns	\overline{CPSO} LOW, data available in stack, Figure 15
t_{PWL}	TOP Pulse Width (LOW)		24		ns	
t_{PWH}	\overline{CPSO} Pulse Width (HIGH)		10		ns	TOP HIGH, data in stack,
t_{PWL}	\overline{CPSO} Pulse Width (LOW)		16		ns	Figures 13 and 14
t_s	Set-up Time, D_S to Negative \overline{CPSI}		6		ns	PL LOW, Figures 11 and 12
t_h	Hold Time, D_S to \overline{CPSI}		3		ns	PL LOW, Figures 11 and 12
t_s	Set-up Time, \overline{TTS} to \overline{IRF} Serial or Parallel Mode		-22		ns	Figures 11, 12, 17, 18
t_s	Set-up Time Negative-Going \overline{ORE} to Negative-Going \overline{TOS}		0		ns	TOP HIGH, Figures 13 and 14
t_{rec}	Recovery Time \overline{MR} to any Input		23		ns	Figure 16
t_s	Set-up Time, Negative-Going \overline{IES} to \overline{CPSI}		17		ns	Figure 12
t_s	Set-up Time, Negative-Going \overline{TTS} to \overline{CPSI}		85		ns	Figure 12
t_s	Set-up Time, Parallel Inputs to PL		-16		ns	Length of time parallel inputs must be applied prior to rising edge of PL
t_h	Hold Time, Parallel Inputs to PL		10		ns	Length of time parallel inputs must remain applied after falling edge of PL

7




Fig. 11
SERIAL INPUT, UNEXPANDED OR MASTER OPERATION
 Conditions: stack not full, \overline{IES} , PL LOW




Fig. 12
SERIAL INPUT, EXPANDED SLAVE OPERATION
 Conditions: stack not full, \overline{IES} HIGH when initiated, PL LOW




Fig. 13
SERIAL OUTPUT, UNEXPANDED OR MASTER OPERATION
 Conditions: data in stack, TOP HIGH, \overline{IES} LOW when initiated, \overline{OES} LOW




Fig. 14
SERIAL OUTPUT, SLAVE OPERATION

Conditions: data in stack, TOP HIGH, \overline{IES} HIGH when initiated




Fig. 15
PARALLEL OUTPUT, 4-BIT WORD OR MASTER IN PARALLEL EXPANSION

Conditions: \overline{IES} LOW when initiated, \overline{EO} , \overline{CPSO} LOW; data available in stack




Fig. 16
FALL THROUGH TIME

Conditions: \overline{TTS} connected to \overline{IRF} , \overline{TOS} connected to \overline{ORE} , \overline{IES} , \overline{OES} , \overline{EO} , \overline{CPSO} LOW, TOP HIGH




Fig. 17
PARALLEL LOAD MODE, 4-BIT WORD (UNEXPANDED) OR MASTER IN PARALLEL EXPANSION
 Conditions: stack not full, \overline{IES} LOW when initialized





Fig. 18
PARALLEL LOAD, SLAVE MODE
 Conditions: stack not full, device initialized (Note 1) with \overline{IES} HIGH

NOTES:

1. Initialization requires a master reset to occur after power has been applied.
2. \overline{TTS} normally connected to \overline{IRF} .
3. If stack is full, \overline{IRF} will stay LOW.



INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 8

- Package Style
- Temperature Ranges
- Examples
- Device Identification/Marking
 - Package Information
- Package Information
- Hi-Rel Processing
- Hi-Rel Processing Flows
- Package Outlines

ORDER AND PACKAGE INFORMATION


Fairchild bipolar memories may be ordered by using a simplified purchasing code where the package style and temperature range is defined as follows:

PACKAGE STYLE

D = Dual In-line – Ceramic (hermetic)

P = Dual In-line – Plastic

F = Flatpak



In order to accommodate varying die sizes and numbers of pins (16, 18, 24, etc.), a number of different package forms are required. The Package Information list on the following pages indicates the specific package codes currently used for each device type. The detailed package outline corresponding to each package code is shown at the end of this section.

TEMPERATURE RANGES

Two basic temperature grades are in common use: C = Commercial-Industrial, 0°C to +75°C; M = Military, -55°C to +125°C. Exact values and conditions are indicated on the data sheets.

EXAMPLES:

- (a) 93415FM
This number code indicated a 93415 1024 x 1 RAM in a flatpak with military temperature rating.
- (b) 93421DC
This number code indicates a 93421 256 x 1 RAM in a ceramic dual in-line package with commercial temperature rating.
- (c) 93436PC
This number code indicates a 93436 512 x 4 PROM in a plastic package with a commercial temperature rating.

DEVICE IDENTIFICATION/MARKING

All Fairchild standard catalog bipolar memories will be marked as follows:



PACKAGE INFORMATION

DEVICE	Military (M) -55°C to +125°C		DEVICE	Commercial (C)/Industrial 0°C to +75°C		
	Ceramic DIP (D)	Flatpak (F)		Ceramic DIP (D)	Plastic DIP (P)	Flatpak (F)
F10145A	-	-	F10145A	6B, 4J	9B	4L
F10405	-	-	F10405	6D	-	3L
F10410	6D	3L	F10410	6D	9B	3L
F10411	-	-	F10411	6D	9B	3L
F10414	-	-	F10414	6D	-	3L
F100414	-	-	F100414	6D	-	3L, 4Q
F10415	6D	3L	F10415	6D	-	3L
F10415A	-	-	F10415A	6D	-	3L
F100415	-	-	F100415	6D	-	3L, 4Q
F10416	-	-	F10416	6D	-	3L
F100416	-	-	F100416	6D	-	3L
F10422	-	-	F10422	6Y	9U	4P
F100422	-	-	F100422	6Y	9U	4Q
F10470	-	-	F10470	7T, 8F	-	2F
F100470	-	-	F100470	7T, 8F	-	2F, 4Q
93410	6D	3L	93410	6D	9B	3L
93410A	-	-	93410A	6D	9B	3L
93411	6D	3L	93411	6D	9B	3L
93411A	-	-	93411A	6D	9B	3L
93L412	8T	4P	93L412	6S, 8T	-	4P
93412	8T	4P	93412	6S, 8T	-	4P
93L415	6D	3L	93L415	6D	9B	3L
93415	6D	3L	93415	6D	9B	3L
93415A	-	-	93415A	6D	9B	3L
93417	6D	3L	93417	6D	9B	3L
93419	7Y	-	93419	7Y, 8S	9Y	2E
93L420	6D	3L	93L420	6D	9B	3L
93L421	6D	3L	93L421	6D	9B	3L
93421	6D	3L	93421	6D	9B	3L
93421A	-	-	93421A	6D	9B	3L
93L422	8T	4P	93L422	6S, 8T	-	4P
93422	8T	4P	93422	6S, 8T	-	4P
93L425	6D	3L	93L425	6D	9B	3L
93425	6D	3L	93425	6D	9B	3L
93425A	-	-	93425A	6D	9B	3L
93427	6D	3L	93427	6D	9B	3L
93436	6D	3L	93436	6D	9B	3L
93438	7L	4P	93438	7L	9N	4P
93446	6D	3L	93446	6D	9B	3L
93448	7L	4P	93448	7L	9N	4P
93450	7L	-	93450	7L	9N	4P
93451	7L	-	93451	7L	9N	4P
93452	8F	-	93452	8F	9M	-
93453	8F	-	93453	8F	9M	-
93458	-	2E	93458	8S	9Y	2E
93459	-	2E	93459	8S	9Y	2E
93L470	7T	2D	93L470	7T, 8F	9M	2D
93470	7T	2D	93470	7T, 8F	9M	2D
93L471	7T	2D	93L471	7T, 8F	9M	2D
93471	7T	2D	93471	7T, 8F	9M	2D
93475	7T	2D	93475	7T, 8F	9M	2D
93481	-	-	93481	6E	9B	4B
93481A	-	-	93481A	6E	9B	4B
9403	6Y	4M	9403	6Y	9U	4M
9406	6Y	4M	9406	6Y	9U	4M
9410	8F	-	9410	8F	9M	-
9423	6Y	4M	9423	6Y	9U	4M

HI-REL PROCESSING

Fairchild's Bipolar Memory/ECL Products Division offers HI-REL processing for both military and commercial customers. Fairchild's UNIQUE 38510 program provides military customers an opportunity to purchase state-of-the-art LSI memory circuits processed to the latest version of MIL-M-38510/MIL-STD-883. The UNIQUE 38510 program is available for processing to specific customer drawings or may be ordered directly from the QB or QC processing flow.

For commercial customers, the reliability of standard product can be improved by requiring burn-in on all devices with the QP process flow.

All HI-REL TTL RAMs and ROM/PROMs may be purchased in dual in-line and flatpak ceramic packages, with the exception of the 93419 which is only available in the dual in-line package.

In addition to the HI-REL processing flows shown, these additional HI-REL steps are available upon request:

- State-side assembly
- Radiography MTD 2012
- SEM Analysis
- PROM Programming (single or multiple pulse)
- Special lead form
- Read and record critical parameters before and after burn-in

HI-REL PROCESSING FLOWS

MILITARY CUSTOMERS UNIQUE 38510

COMMERCIAL CUSTOMERS STD PRODUCT PLUS BURN-IN QP


MIL-STD-883A METHOD 5004.3


DESCRIPTION

QB

QC


QP





PACKAGE OUTLINES


18-Pin Flatpak 2D



NOTES:

- Pins are tin-plated alloy 42 or equivalent
- Cap is Al₂O₃
- Base is BeO
- Package weight is 0.7 gram

28-Pin Flatpak 2E




NOTES:

- Pins are tin-plated alloy 42 or kovar
- Cap and base are Al₂O₃
- Package weight is 1.0 gram

All dimensions in inches (bold) and millimeters (parentheses)


PACKAGE OUTLINES

18-Pin Flatpak 2F




NOTES:
 Pins are tin-plated alloy 42 or equivalent
 Cap and base are Al₂O₃
 Package weight is 0.7 gram

16-Pin Flatpak 3L



NOTES:
 Pins are tin-plated alloy 42 or kovar
 Cap and base are Al₂O₃
 Package weight is 0.4 gram

16-Pin Flatpak 4B




NOTES:
 Pins are tin-plated alloy 42 or kovar
 Cap is Al₂O₃
 Base is BeO
 Package weight is 0.4 gram

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


16-Pin Ceramic Dual In-line 4J



NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al_2O_3
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Broad-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams


16-Pin Flatpak 4L



NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al_2O_3
- Package weight is 0.4 gram

24-Pin Flatpak 4M




NOTES:

- Pins are tin-plated alloy 42
- Cap is Al_2O_3
- Base is BeO
- Package weight is 0.8 gram


All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


24-Pin Flatpak 4P



NOTES:
 Pins are tin-plated alloy 42
 Cap and base are Al₂O₃
 Package weight is ≈ 0.8 gram



24-Pin Flatpak 4Q




NOTES:
 Pins are tin-plated alloy 42 or equivalent
 Cap is Al₂O₃
 Base is BeO
 Package weight is 0.8 grams

All dimensions in inches (bold) and millimeters (parentheses)


PACKAGE OUTLINES

16-Pin Ceramic Dual In-line 6B




NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al₂O₃
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Broad-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams




16-Pin Ceramic Dual In-line 6D



NOTES:


- Pins are tin-plated kovar or alloy 42
- Cap and base are Al₂O₃
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 2.2 grams



All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


16-Pin Ceramic Dual In-line 6E (Metal Cap)



NOTES:

- Pins are gold-plated alloy 42
- Cap is gold-plated kovar
- Base is Al₂O₃
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams

22-Pin Ceramic Dual In-line 6S




NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al₂O₃
- Pins are intended for insertion in hole rows on .400" (10.16) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 2.2 grams

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


24-Pin Ceramic Dual In-line 6Y



NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al_2O_3
- Pins are intended for insertion in hole rows on .400" (10.16) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 6.0 grams

24-Pin Ceramic Dual In-line 7L




NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al_2O_3
- Pins are intended for insertion in hole rows on .600" (15.24) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 6.5 grams

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


18-Pin Ceramic Dual In-line 7T (Metal Cap)



NOTES:

- Pins are gold-plated kovar
- Cap is gold-plated kovar
- Base is Al₂O₃
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 1.3 grams

28-Pin Ceramic Dual In-line 7Y (Metal Cap)




NOTES:

- Pins are gold-plated kovar
- Cap is gold-plated kovar
- Base is Al₂O₃
- Pins are intended for insertion in hole rows on .600" (15.24) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight 4.0 grams

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


18-Pin Ceramic Dual In-line 8F



NOTES:

- Pins are tin-plated kovar
- Cap and base are Al_2O_3
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 3.0 grams

28-Pin Ceramic Dual In-line 8S




NOTES:

- Pins are tin-plated alloy 42
- Cap and base are Al_2O_3
- Pins are intended for insertion in hole rows on .600" (15.24) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Broad-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 7.5 grams

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


22-Pin Ceramic Dual In-line 8T (Metal Cap)



NOTES:

- Pins are gold-plated kovar
- Cap is gold-plated kovar
- Base is Al₂O₃
- Pins are intended for insertion in hole rows on .400" (10.16) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Broad-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 2.0 grams

16-Pin Plastic Dual In-line 9B




NOTES:

- Pins are tin-plated kovar or alloy 42
- Package material varies depending on the product line
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight is 0.9 gram

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


18-Pin Plastic Dual In-line 9M-2



NOTES:

- Pins are tin-plated kovar
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight 2.0 grams

24-Pin Plastic Dual In-line 9N-2




NOTES:

- Pins are tin-plated kovar
- Pins are intended for insertion in hole rows on .600" (15.24) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight 3.5 grams

All dimensions in inches (bold) and millimeters (parentheses)

PACKAGE OUTLINES


24-Pin Plastic Dual In-line 9U



NOTES:

- Pins are tin-plated alloy 42
- Pins are intended for insertion in hole rows on .400" (10.16) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight 2.5 grams


28-Pin Plastic Dual In-line 9Y-2




NOTES:

- Pins are tin-plated kovar, alloy 42 or copper
- Pins are intended for insertion in hole rows on .600" (15.24) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Package weight 4.0 grams

All dimensions in inches (bold) and millimeters (parentheses)





INTRODUCTION	1
NUMERICAL INDEX OF DEVICES	2
SELECTION GUIDES AND CROSS REFERENCE	3
GENERAL CHARACTERISTICS	4
RAMs	5
PROMs	6
PRODUCT INFORMATION/DATA SHEETS	7
ORDER AND PACKAGE INFORMATION	8
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	9

CHAPTER 9

- Fairchild Field Sales Offices,
Representatives and Distributors

Fairchild Semiconductor

Franchised Distributors

United States and Canada

Alabama

Hallmark Electronics
4900 Bradford Drive
Huntsville, Alabama 35807
Tel: 205-837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics
4692 Commercial Drive
Huntsville, Alabama 35805
Tel: 205-837-7210
Telex: None — use HAMAVELECB DAL 73-0511
(Regional Hq. in Dallas, Texas)

Arizona

Hamilton/Avnet Electronics
505 S. Madison Drive
Tempe, Arizona 85281
Tel: 602-275-7851 TWX: 910-951-1535

Kierulff Electronics
4134 East Wood Street
Phoenix, Arizona 85040
Tel: 602-243-4101

Wyle Distribution Group
8155 North 24th Ave.
Phoenix, Arizona 85021
Tel: 602-249-2232 TWX: 910-951-4282

California

Avnet Electronics
350 McCormick Avenue
Costa Mesa, California 92626
Tel: 714-754-6111 (Orange County)
213-558-2345 (Los Angeles)
TWX: 910-595-1928

Bell Industries
Electronic Distributor Division
1161 N. Fair Oaks Avenue
Sunnyvale, California 94086
Tel: 408-734-8570 TWX: 910-339-9378

Wyle Distribution Group
3000 Bowers Avenue
Santa Clara, California 95051
Tel: 408-727-2500 TWX: 910-338-0541

Hamilton Electro Sales
3170 Pullman Avenue
Costa Mesa, California 92636
Tel: 714-979-6864

Hamilton Electro Sales
10912 W. Washington Blvd.
Culver City, California 90230
Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics
1175 Bordeaux Drive
Sunnyvale, California 94086
Tel: 408-743-3355 TWX: 910-379-6486

Hamilton/Avnet Electronics
4545 Viewridge Avenue
San Diego, California 92123
Tel: 714-571-7527
Telex: HAMAVELECB SDG 69-5415

Anthem Electronics
1020 Stewart Drive
P.O. Box 9085
Sunnyvale, California 94086
Tel: 408-738-1111

Anthem Electronics, Inc.
4040 Sorrento Valley Blvd.
San Diego, California 92121
Tel: 714-279-5200

Anthem Electronics, Inc.
2661 Dow Avenue
Tustin, California 92680
Tel: 714-730-8000

Wyle Electronics
124 Maryland Street
El Segundo, California 90245
Tel: 213-322-8100 TWX: 910-348-7111

Wyle Distributor Group
17872 Cowan Avenue
Irvine, California 92714
Tel: 714-641-1600
Telex: 610-595-1572

**Sertech Laboratories
2120 Main Street, Suite 190
Huntington Beach, California 92647
Tel: 714-960-1403

Wyle Distribution Group
9525 Chesapeake
San Diego, California 92123
Tel: 714-565-9171 TWX: 910-335-1590

Colorado

Bell Industries
8155 West 48th Avenue
Wheatridge, Colorado 80033
Tel: 303-424-1985 TWX: 910-938-0393

Arrow Electronics
2121 South Hudson
Denver, Colorado 80222
Tel: 303-758-2100

Wyle Distribution Group
6777 E. 50th Avenue
Commerce City, Colorado 80022
Tel: 303-287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics
8765 E. Orchard Rd., Suite 708
Englewood, Colorado 80111
Tel: 303-740-1000 TWX: 910-935-0787

Connecticut

Arrow Electronics, Inc.
12 Beaumont Road
Wallingford, Connecticut 06492
Tel: 203-265-7741 TWX: 203-265-7741

Hamilton/Avnet Electronics
Commerce Drive, Commerce Park
Danbury, Connecticut 06810
Tel: 203-797-2800
TWX: None — use 710-897-1405
(Regional Hq. in Mt. Laurel, N.J.)

Harvey Electronics
112 Main Street
Norwalk, Connecticut 06851
Tel: 203-853-1515

Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: 203-792-3500

Florida

Arrow Electronics
1001 Northwest 62nd Street
Suite 402
Ft. Lauderdale, Florida 33309
Tel: 305-776-7790

Arrow Electronics
115 Palm Bay Road N.W.
Suite 10 Bldg. #200
Palm Bay, Florida 32905
Tel: 305-725-1408

Hallmark Electronics
1671 W. McNab Road
Ft. Lauderdale, Florida 33309
Tel: 305-971-9280 TWX: 510-956-3092

Hallmark Electronics
7233 Lake Ellenor Drive
Orlando, Florida 32809
Tel: 305-855-4020 TWX: 810-850-0183

Hamilton/Avnet Electronics
6800 N.W. 20th Avenue
Ft. Lauderdale, Florida 33309
Tel: 305-971-2900 TWX: 510-954-9808

Hamilton/Avnet Electronics
3197 Tech Drive, North
St. Petersburg, Florida 33702
Tel: 813-576-3930

Schweber Electronics
2830 North 28th Terrace
Hollywood, Florida 33020
Tel: 305-927-0511 TWX: 510-954-0304

Georgia

Arrow Electronics
2979 Pacific Drive
Norcross, Georgia 30071
Tel: 404-449-8252
Telex: 810-766-0439

Hamilton/Avnet Electronics
6700 Interstate 85 Access Road, Suite 1E
Norcross, Georgia 30071
Tel: 404-448-0800
Telex: None — use HAMAVELECB DAL 73-0511
(Regional Hq. in Dallas, Texas)

Illinois

Hallmark Electronics, Inc.
1177 Industrial Drive
Bensenville, Illinois 60106
Tel: 312-860-3800

Hamilton/Avnet Electronics
3901 N. 25th Avenue
Schiller Park, Illinois 60176
Tel: 312-678-6310 TWX: 910-227-0060

Kierulff Electronics
1536 Landmeier Road
Elk Grove Village, Illinois 60007
Tel: 312-640-0200 TWX: 910-227-3166

Schweber Electronics, Inc.
1275 Brummel Avenue
Elk Grove Village, Illinois 60007
Tel: 312-593-2740 TWX: 910-222-3453

Semiconductor Specialists, Inc.
(mailing address)
O'Hare International Airport
P.O. Box 66125
Chicago, Illinois 60666

(shipping address)
195 Spangler Avenue
Elmhurst Industrial Park
Elmhurst, Illinois 60126
Tel: 312-279-1000 TWX: 910-254-0169

Indiana

Graham Electronics Supply, Inc.
133 S. Pennsylvania St.
Indianapolis, Indiana 46204
Tel: 317-634-8486 TWX: 810-341-3481

Pioneer Indiana Electronics, Inc.
6408 Castle Place Drive
Indianapolis, Indiana 46250
Tel: 317-849-7300 TWX: 810-260-1794

Kansas

Hallmark Electronics, Inc.
11870 W. 91st Street
Shawnee Mission, Kansas 66214
Tel: 913-888-4746

Hamilton/Avnet Electronics
9219 Guivira Road
Overland Park, Kansas 66215
Tel: 913-888-8900
Telex: None — use HAMAVELECB DAL 73-0511
(Regional Hq. in Dallas, Texas)

Louisiana

Sterling Electronics Corp.
4613 Fairfield
Metairie, Louisiana 70002
Tel: 504-887-7610
Telex: STERLE LEC MRIE 58-328

Maryland

Hallmark Electronics, Inc.
6655 Amberton Drive
Baltimore, Maryland 21227
Tel: 301-796-9300

Hamilton/Avnet Electronics
(mailing address)
Friendship International Airport
P.O. Box 8647
Baltimore, Maryland 21240

(shipping address)
7235 Standard Drive
Hanover, Maryland 21076
Tel: 301-796-5000 TWX: 710-862-1861
Telex: HAMAVELECA HNVE 87-968

Pioneer Washington Electronics, Inc.
9100 Gaither Road
Gaithersburg, Maryland 20760
Tel: 301-948-0710 TWX: 710-828-9784

Schweber Electronics
9218 Gaither Road
Gaithersburg, Maryland 20760
Tel: 301-840-5900 TWX: 710-828-0536

**This distributor carries Fairchild die products only.

Fairchild Semiconductor

Franchised Distributors

United States and Canada

Massachusetts

Arrow Electronics, Inc.
96 D Commerce Way
Woburn, Massachusetts 01801
Tel: 617-933-8130 TWX: 710-393-6770

Arrow Electronics
85 Wells Avenue
Newton Centre, Massachusetts 02159
Tel: 617-964-4000

Gerber Electronics
128 Carnegie Row
Norwood, Massachusetts 02026
Tel: 617-329-2400

Hamilton/Avnet Electronics
50 Tower Office Park
Woburn, Massachusetts 01801
Tel: 617-273-7500 TWX: 710-393-0382

Harvey Electronics
44 Hartwell Avenue
Lexington, Massachusetts 02173
Tel: 617-861-9200 TWX: 710-326-6617

Schweber Electronics
25 Wiggins Avenue
Bedford, Massachusetts 01730
Tel: 617-275-5100

**Sertech Laboratories
1 Peabody Street
Salem, Massachusetts 01970
Tel: 617-745-2450

Michigan

Hamilton/Avnet Electronics
32487 Schoolcraft
Livonia, Michigan 48150
Tel: 313-522-4700 TWX: 810-242-8775

Pioneer/Detroit
13485 Stamford
Livonia, Michigan 48150
Tel: 313-525-1800

R-M Electronics
4310 Roger B. Chaffee
Wyoming, Michigan 49508
Tel: 616-531-9300

Schweber Electronics
33540 Schoolcraft
Livonia, Michigan 48150
Tel: 313-525-8100

Arrow Electronics
3921 Varsity Drive
Ann Arbor, Michigan 48104
Tel: 313-971-8220

Minnesota

Arrow Electronics
5230 West 73rd Street
Edina, Minnesota 55435
Tel: 612-830-1800

Hamilton/Avnet Electronics
7449 Cahill Road
Edina, Minnesota 55435
Tel: 612-941-3801
TWX: None — use 910-227-0060
(Regional Hq. in Chicago, Ill.)

Schweber Electronics
7402 Washington Avenue S.
Eden Prairie, Minnesota 55344
Tel: 612-941-5280

Missouri

Hallmark Electronics, Inc.
13789 Rider Trail
Earth City, Missouri 63045
Tel: 314-291-5350

Hamilton/Avnet Electronics
13743 Shoreline Ct., East
Earth City, Missouri 63045
Tel: 314-344-1200 TWX: 910-762-0684

*Minority Distributor

New Jersey

Hallmark Electronics, Inc.
Springdale Business Center
2091 Springdale Road
Cherry Hill, New Jersey 08003
Tel: 609-424-0880

Hamilton/Avnet Electronics
10 Industrial Road
Fairfield, New Jersey 07006
Tel: 201-575-3390 TWX: 710-994-5787

Hamilton/Avnet Electronics
#1 Keystone Avenue
Cherry Hill, New Jersey 08003
Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics
18 Madison Road
Fairfield, New Jersey 07006
Tel: 201-227-7880 TWX: 710-480-4733

Sterling Electronics
774 Pfeiffer Blvd.
Perth Amboy, N.J. 08861
Tel: 201-442-8000 Telex: 138-679

Wilshire Electronics
102 Gaither Drive
Mt Laurel, N.J. 08057
Tel: 215-627-1920

Wilshire Electronics
1111 Paulison Avenue
Clifton, N.J. 07015
Tel: 201-365-2600 TWX: 710-989-7052

New Mexico

Bell Industries
11728 Linn Avenue N.E.
Albuquerque, New Mexico 87123
Tel: 505-292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics
2450 Byalor Drive S.E.
Albuquerque, New Mexico 87119
Tel: 505-765-1500
TWX: None — use 910-379-6486
(Regional Hq. in Mt. View, Ca.)

New York

Arrow Electronics
900 Broadhollow Road
Farmingdale, New York 11735
Tel: 516-694-6800

Arrow Electronics
20 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-1000

*Cadence Electronics
40-17 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-6722

Arrow Electronics
P.O. Box 370
7705 Mallgrave Drive
Liverpool, New York 13088
Tel: 315-652-1000
TWX: 710-545-0230

Components Plus, Inc.
40 Oser Avenue
Hauppauge, L.I., New York 11787
Tel: 516-231-9200 TWX: 510-227-9869

Hamilton/Avnet Electronics
167 Clay Road
Rochester, New York 14623
Tel: 716-442-7820
TWX: None — use 710-332-1201
(Regional Hq. in Burlington, Ma.)

Hamilton/Avnet Electronics
16 Corporate Circle
E. Syracuse, New York 13057
Tel: 315-437-2642 TWX: 710-541-0959

Hamilton/Avnet Electronics
5 Hub Drive
Melville, New York 11746
Tel: 516-454-6000 TWX: 510-224-6166

Harvey Electronics
(mailing address)
P O Box 1208
Binghamton, New York 13902
(shipping address)
1911 Vestal Parkway East
Vestal, New York 13850
Tel: 607-748-8211

Rochester Radio Supply Co., Inc
140 W. Main Street
P O Box 1971 Rochester, New York 14603
Tel: 716-454-7800

Schweber Electronics
Jericho Turnpike
Westbury, L.I., New York 11590
Tel: 516-334-7474 TWX: 510-222-3660

Jaco Electronics, Inc
145 Oser Avenue
Hauppauge, L.I., New York 11787
Tel: 516-273-1234 TWX: 510-227-6232

Summit Distributors, Inc.
916 Main Street
Buffalo, New York 14202
Tel: 716-884-3450 TWX: 710-522-1692

North Carolina

Arrow Electronics
938 Burke Street
Winston Salem, North Carolina 27102
Tel: 919-725-8711 TWX: 510-922-4765

Hamilton/Avnet
2803 Industrial Drive
Raleigh, North Carolina 27609
Tel: 919-829-8030

Hallmark Electronics
1208 Front Street, Bldg. K
Raleigh, North Carolina 27609
Tel: 919-823-4465 TWX: 510-928-1831

Resco
Highway 70 West
Rural Route 8, P.O. Box 116-B
Raleigh, North Carolina 27612
Tel: 919-781-5700

Pioneer/Carolina Electronics
103 Industrial Drive
Greensboro, North Carolina 27406
Tel: 919-273-4441

Ohio

Arrow Electronics
7620 McEwen Road
Centerville, Ohio 45459
Tel: 513-435-5563

Hamilton/Avnet Electronics
4588 Emery Industrial Parkway
Cleveland, Ohio 44128
Tel: 216-831-3500
TWX: None — use 910-227-0060
(Regional Hq. in Chicago, Ill.)

Hamilton/Avnet Electronics
954 Senate Drive
Dayton, Ohio 45459
Tel: 513-433-0610 TWX: 810-450-2531

Pioneer/Cleveland
4800 E. 131st Street
Cleveland, Ohio 44105
Tel: 216-587-3600

Pioneer/Dayton
1900 Troy Street
Dayton, Ohio 45404
Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics
23880 Commerce Park Road
Beachwood, Ohio 44122
Tel: 216-464-2970 TWX: 810-427-9441

Arrow Electronics
6238 Cochran Road
Solon, Ohio 44139
Tel: 216-248-3990 TWX: 810-427-9409

***This distributor carries Fairchild die products only.

Fairchild Semiconductor

Franchised Distributors

United States and Canada

Ohio

Arrow Electronics
(mailing address)
P.O. Box 37826
Cincinnati, Ohio 45222
(shipping address)
10 Knollcrest Drive
Reading, Ohio 45237
Tel: 513-761-5432 TWX: 810-461-2670

Hallmark Electronics
6969 Worthington-Galena Road
Worthington, Ohio 43085

Oklahoma

Hallmark Electronics
5460 S. 103rd East Avenue
Tulsa, Oklahoma 74145
Tel: 918-835-8458 TWX: 910-845-2290

Radio Inc. Industrial Electronics
1000 S. Main
Tulsa, Oklahoma 74119
Tel: 918-587-9123

Pennsylvania

Pioneer/Delaware Valley Electronics
261 Gibraltar Road
Horsham, Pennsylvania 19044
Tel: 215-674-4000 TWX: 510-665-6778

Pioneer Electronics, Inc.
560 Alpha Drive
Pittsburgh, Pennsylvania 15238
Tel: 412-782-2300 TWX: 710-795-3122

Schweber Electronics
101 Rock Road
Horsham, Pennsylvania 19044
Tel: 215-441-0600

Arrow Electronics
4297 Greensburgh Pike
Suite 3114
Pittsburgh, Pennsylvania 15221
Tel: 412-351-4000

South Carolina

Dixie Electronics, Inc.
P.O. Box 408 (Zip Code 29202)
1900 Barnwell Street
Columbia, South Carolina 29201
Tel: 803-779-5332

Texas

Allied Electronics
401 E. 8th Street
Fort Worth, Texas 76102
Tel: 817-336-5401

Arrow Electronics
13715 Gamma Road
Dallas, Texas 75234
Tel: 214-386-7500 TWX: 910-860-5377

Hallmark Electronics Corp.
10109 McKalla Place Suite F
Austin, Texas 78758
Tel: 512-837-2814

Hallmark Electronics
11333 Pagemill Drive
Dallas, Texas 75243
Tel: 214-234-7300 TWX: 910-867-4721

Hallmark Electronics, Inc.
8000 Westglen
Houston, Texas 77063
Tel: 713-781-6100

Hamilton/Avnet Electronics
10508A Boyer Boulevard
Austin, Texas 78758
Tel: 512-837-8911

Hamilton/Avnet Electronics
4445 Sigma Road
Dallas, Texas 75240
Tel: 214-861-8661
Telex: HAMAVLECB DAL 73-0511

Hamilton/Avnet Electronics
3939 Ann Arbor
Houston, Texas 77042
Tel: 713-780-1771
Telex: HAMAVLECB HOU 76-2589

Schweber Electronics, Inc.
14177 Proton Road
Dallas, Texas 75240
Tel: 214-661-5010 TWX: 910-860-5493

Schweber Electronics, Inc.
7420 Harwin Drive
Houston, Texas 77036
Tel: 713-784-3600 TWX: 910-881-1109

Sterling Electronics
4201 Southwest Freeway
Houston, Texas 77027
Tel: 713-627-9800 TWX: 901-881-5042
Telex: STELECO HOUA 77-5299

Utah

Century Electronics
3639 W. 2150 South
Salt Lake City, Utah 84120
Tel: 801-972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics
1585 W. 2100 South
Salt Lake City, Utah 84119
Tel: 801-972-2800
TWX: None — use 910-379-6486
(Regional Hq. in Mt. View, Ca.)

Washington

Hamilton/Avnet Electronics
14212 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-746-8750 TWX: 910-443-2449

Wyle Distribution Group
1750 132nd Avenue N.E.
Bellevue, Washington 98005
Tel: 206-453-8300 TWX: 910-444-1379

Radar Electronic Co., Inc.
168 Western Avenue W.
Seattle, Washington 98119
Tel: 206-282-2511 TWX: 910-444-2052

Wisconsin

Hamilton/Avnet Electronics
2975 Moorland Road
New Berlin, Wisconsin 53151
Tel: 414-784-4510 TWX: 910-262-1182

Marsh Electronics, Inc.
1563 South 100th Street
Milwaukee, Wisconsin 53214
Tel: 414-475-6000 TWX: 910-262-3321

Canada

Cam Gard Supply Ltd.
640 42nd Avenue S.E.
Calgary, Alberta, T2G 1Y6, Canada
Tel: 403-287-0520 Telex: 03-822811

Cam Gard Supply Ltd.
16236 116th Avenue
Edmonton, Alberta T5M 3V4, Canada
Tel: 403-453-6691 Telex: 03-72960

Cam Gard Supply Ltd.
4910 52nd Street
Red Deer, Alberta, T4N 2C8, Canada
Tel: 403-346-2088

Cam Gard Supply Ltd.
825 Notre Dame Drive
Kamloops, British Columbia, V2C 5N8, Canada
Tel: 604-372-3338

Cam Gard Supply Ltd.
1777 Ellice Avenue
Winnipeg, Manitoba, R3H 0W5, Canada
Tel: 204-786-8401 Telex: 07-57622

Cam Gard Supply Ltd.
Rookwood Avenue
Fredericton, New Brunswick, E3B 4Y9, Canada
Tel: 506-455-8891

Cam Gard Supply Ltd.
15 Mount Royal Blvd.
Moncton, New Brunswick, E1C 8N6, Canada
Tel: 506-855-2200

Cam Gard Supply Ltd.
3065 Robie Street
Halifax, Nova Scotia, B3K 4P6, Canada
Tel: 902-454-8581 Telex: 01-921528

Cam Gard Supply Ltd.
1303 Scarth Street
Regina, Saskatchewan, S4R 2E7, Canada
Tel: 306-525-1317 Telex: 07-12667

Cam Gard Supply Ltd.
1501 Ontario Avenue
Saskatoon, Saskatchewan, S7K 1S7, Canada
Tel: 306-652-6424 Telex: 07-42825

Electro Sonic Industrial Sales
(Toronto) Ltd.
1100 Gordon Baker Rd.
Willowdale, Ontario, M2H 3B3, Canada
Tel: 416-494-1666
Telex: ESSCO TOR 06-22030

Future Electronics Inc.
Baxter Center
1050 Baxter Road
Ottawa, Ontario, K2C 3P2, Canada
Tel: 613-820-9471

Future Electronics Inc.
4800 Dufferin Street
Downsview, Ontario, M3H 5S8, Canada
Tel: 416-663-5563

Future Electronics Corporation
5647 Ferrier Street
Montreal, Quebec, H4P 2K5, Canada
Tel: 514-731-7441

Hamilton/Avnet International
(Canada) Ltd.
3688 Nashua Drive, Units 6 & H
Mississauga, Ontario, L4V 1M5, Canada
Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet International
(Canada) Ltd.
1735 Courtwood Crescent
Ottawa, Ontario, K1Z 5L9, Canada
Tel: 613-226-1700

Hamilton/Avnet International
(Canada) Ltd.
2670 Sabourin Street
St. Laurent, Quebec, H4S 1M2, Canada
Tel: 514-331-6443 TWX: 610-421-3731

R.A.E. Industrial Electronics, Ltd.
3455 Gardner Court
Burnaby, British Columbia V5G 4J7
Tel: 604-291-8866 TWX: 610-929-3065
Telex: RAE-VCR 04-54550

Semad Electronics Ltd.
620 Meloche Avenue
Dorval, Quebec, H9P 2P4, Canada
Tel: 604-2998-866 TWX: 610-422-3048

Semad Electronics Ltd.
105 Brisbane Avenue
Downsview, Ontario, M3J 2K6, Canada
Tel: 416-663-5670 TWX: 610-492-2510

Semad Electronics Ltd.
1485 Laperrriere Avenue
Ottawa, Ontario, K1Z 7S8, Canada
Tel: 613-722-6571 TWX: 610-562-8966

Fairchild Semiconductor

Sales Representatives

United States and Canada

Alabama

Cartwright & Bean, Inc.
2400 Bob Wallace Ave., Suite 201
Huntsville, Alabama 35805
Tel: 205-533-3509

California

Celtec Company
18009 Sky Park Circle Suite B
Irvine, California 92705
Tel: 714-557-5021 TWX: 910-595-2512

Celtec Company
7867 Convoy Court, Suite 312
San Diego, California 92111
Tel: 714-279-7961 TWX: 910-335-1512

Magna Sales, Inc.
3333 Bowers Avenue
Suite 295
Santa Clara, California 95051
Tel: 408-727-8753 TWX: 910-338-0241

Colorado

Simpson Associates, Inc.
2552 Ridge Road
Littleton, Colorado 80120
Tel: 303-794-8381 TWX: 910-935-0719

Connecticut

Phoenix Sales Company
389 Main Street
Ridgefield, Connecticut 06877
Tel: 203-438-9644 TWX: 710-467-0662

Florida

Lectromech, Inc.
399 Whooping Loop
Altamonte Springs, Florida 32701
Tel: 305-831-1577 TWX: 510-959-8063

Lectromech, Inc.
2280 U.S. Highway 19 North
Suite 155, Building K
Clearwater, Florida 33515
Tel: 813-797-1212
TWX: 510-959-8030

Lectromech, Inc.
17 East Hibiscus Blvd.
Suite A-2
Melbourne, Florida 32901
Tel: 305-725-1950
TWX: 510-959-8063

Lectromech, Inc.
1350 S. Powerline Road, Suite 104
Pompano Beach, Florida 33060
Tel: 305-974-6780 TWX: 510-954-9793

Georgia

Cartwright & Bean, Inc.
P.O. Box 52846 (Zip Code 30355)
3198 Cain's Hill Place, N.W.
Atlanta, Georgia 30305
Tel: 404-233-2939 TWX: 810-751-3220

Illinois

Micro Sales, Inc.
2258-B Landmeir Road
Elk Grove Village, Illinois 60007
Tel: 312-956-1000 TWX: 910-222-1833

Maryland

Delta III Associates
1000 Century Plaza Suite 224
Columbia, Maryland 21044
Tel: 301-730-4700 TWX: 710-826-9654

Massachusetts

Spectrum Associates, Inc.
109 Highland Avenue
Needham, Massachusetts 02192
Tel: 617-444-8800 TWX: 710-325-6665

Minnesota

PSI Company
5315 W. 74th Street
Edina, Minnesota 55435
Tel: 612-835-1777 TWX: 910-576-3483

Mississippi

Cartwright & Bean, Inc.
P.O. Box 16723
5150 Keele Street
Jackson, Mississippi 39206
Tel: 601-981-1368
TWX: 810-751-3220

Nevada

Magna Sales
4560 Wagon Wheel Road
Carson City, Nevada 89701
Tel: 702-883-1471

New Jersey

BGR Associates
3001 Greentree Executive Campus
Marlton, New Jersey 08053
Tel: 609-428-2440

Lorac Sales, Inc.
1200 Route 23 North
Butler, New Jersey 07405
Tel: 201-492-1050 TWX: 710-988-5846

New York

Lorac Sales, Inc.
550 Old Country Road, Room 410
Hicksville, New York 11801
Tel: 516-681-8746 TWX: 510-224-6480

Tri-Tech Electronics, Inc.
3215 E. Main Street
Endwell, New York 13760
Tel: 607-754-1094 TWX: 510-252-0891

Tri-Tech Electronics, Inc.
590 Perinton Hills Office Park
Fairport, New York 14450
Tel: 716-223-5720
TWX: 510-253-6356

Tri-Tech Electronics, Inc.
6836 E. Genesee Street
Fayetteville, New York 13066
Tel: 315-446-2881 TWX: 710-541-0604

Tri-Tech Electronics, Inc.
19 Davis Avenue
Poughkeepsie, New York 12603
Tel: 914-473-3880
TWX: 510-253-6356

North Carolina

Cartwright & Bean, Inc.
1165 Commercial Ave.
Charlotte, North Carolina 28205
Tel: 704-377-5673

Cartwright & Bean, Inc.
P.O. Box 18465
3948 Browning Place
Raleigh, North Carolina 27619
Tel: 919-781-6560

Ohio

The Lyons Corporation
4812 Frederick Road, Suite 101
Dayton, Ohio 45414
Tel: 513-278-0714
TWX: 810-459-1803

The Lyons Corporation
6151 Wilson Mills Road, Suite 101
Highland Heights, Ohio 44143
Tel: 216-461-8288
TWX: 810-459-1803

Oklahoma

Technical Marketing
9717 E. 42nd Street, Suite 221
Tulsa, Oklahoma 74145
Tel: 918-622-9984

Oregon

Magna Sales, Inc.
8285 S.W. Nimbus Ave., Suite 138
Beaverton, Oregon 97005
Tel: 503-641-7045
TWX: 910-467-8742

Tennessee

Cartwright & Bean, Inc.
P.O. Box 4760
560 S. Cooper Street
Memphis, Tennessee 38104
Tel: 901-276-4442
TWX: 810-751-3220

Cartwright & Bean, Inc.
8705 Unicorn Drive
Suite B120
Knoxville, Tennessee 37923
Tel: 615-693-7450
TWX: 810-751-3220

Texas

Technical Marketing
3320 Wiley Post Road
Carrollton, Texas 75006
Tel: 214-387-3601 TWX: 910-860-5158

Technical Marketing, Inc.
9027 North Gate Blvd.
Suite 140
Austin, Texas 78758
Tel: 512-835-0064

Technical Marketing
6430 Hillcroft, Suite 104
Houston, Texas 77036
Tel: 713-777-9228

Utah

Simpson Associates, Inc.
7324 South 1300 East, Suite 350
Midvale, Utah 84047
Tel: 801-566-3691
TWX: 910-925-4031

Washington

Magna Sales, Inc.
Benaroya Business Park
Building 3, Suite 115
300-120th Avenue, N.E.
Bellevue, Washington 98004
Tel: 206-455-3190

Wisconsin

Larsen Associates
10855 West Potter Road
Wauwatosa, Wisconsin 53226
Tel: 414-258-0529 TWX: 910-262-3160

Canada

R.N. Longman Sales, Inc. (L.S.I.)
1715 Meyerside Drive
Suite 1
Mississauga, Ontario, L5T 1C5 Canada
Tel: 416-677-8100 TWX: 610-492-8976

R.N. Longman Sales, Inc. (L.S.I.)
16891 Hymus Blvd.
Kirkland, Quebec
H9H 3L4 Canada
Tel: 514-694-3911
TWX: 610-422-3028

Alabama

Huntsville Office
500 Wynn Drive
Suite 511
Huntsville, Alabama 35805
Tel: 205-837-8960

Arizona

Phoenix Office
4414 N. 19th Avenue, Suite G
Phoenix 85015
Tel: 602-264-4948 TWX: 910-951-1544

California

Los Angeles Office*
Crocker Bank Bldg.
15760 Ventura Blvd., Suite 1027
Encino 91436
Tel: 213-990-9800 TWX: 910-495-1776

Santa Ana Office*

1570 Brookhollow Drive
Suite 206
Santa Ana 92705
Tel: 714-557-7350 TWX: 510-595-1109

Santa Clara Office*

3333 Bowers Avenue, Suite 299
Santa Clara 95051
Tel: 408-987-9530 TWX: 910-338-0241

Florida

Ft. Lauderdale Office
Executive Plaza, Suite 300-B
1001 Northwest 62nd Street
Ft. Lauderdale 33309
Tel: 305-771-0320 TWX: 510-955-4098

Orlando Office*

Crane's Roost Office Park
399 Whooping Loop
Altamonte Springs 32701
Tel: 305-834-7000 TWX: 810-850-0152

Illinois

Chicago Office
60 Gould Center
The East Tower, Suite 710
Rolling Meadows 60008
Tel: 312-640-1000

Indiana

Ft. Wayne Office
2118 Inwood Drive, Suite 111
Ft. Wayne 46815
Tel: 219-483-6453 TWX: 810-332-1507

Indianapolis Office

7202 N. Shadeland Castle Point
Room 205
Indianapolis 46250
Tel: 317-849-5412 TWX: 810-260-1793

Kansas

Kansas City Office
8609 West 110th Street, Suite 209
Overland Park 66210
Tel: 913-649-3974

Maryland

Columbia Office*
1000 Century Plaza, Suite 225
Columbia 21044
Tel: 301-730-1510 TWX: 710-826-9654

Massachusetts

Boston Office*
888 Worcester Street
Wellesley Hills 02181
Tel: 617-237-3400 TWX: 710-348-0424

Michigan

Detroit Office*
21999 Farmington Road
Farmington Hills 48024
Tel: 313-478-7400 TWX: 810-242-2973

Minnesota

Minneapolis Office*
4570 West 77th Street, Room 356
Minneapolis 55435
Tel: 612-835-3322 TWX: 910-576-2944

New Jersey

Wayne Office*
580 Valley Road, Suite 1
Wayne 07490
Tel: 201-696-7070 TWX: 710-988-5846

New Mexico

Albuquerque Office
North Building
2900 Louisiana N.E. South G2
Albuquerque 87110
Tel: 505-884-5601 TWX: 910-379-6435

New York

Melville Office
275 Broadhollow Road, Suite 219
Melville 11747
Tel: 516-293-2900 TWX: 510-224-6480

Poughkeepsie Office

19 Davis Avenue
Poughkeepsie 12603
Tel: 914-473-5730 TWX: 510-248-0030

Fairport Office

260 Perinton Hills Office Park
Fairport 14450
Tel: 716-223-7700

North Carolina

Raleigh Office
3301 Executive Drive, Suite 204
Raleigh 27609
Tel: 919-876-0096

Ohio

Dayton Office
4812 Frederick Road, Suite 105
Dayton 45414
Tel: 513-278-8278 TWX: 810-459-1803

Oregon

Fairchild Semiconductor
8285 S.W. Nimbus Avenue, Suite 138
Beaverton, Oregon 97005
Tel: 503-641-7871 TWX: 910-467-7842

Pennsylvania

Philadelphia Office*
2500 Office Center
2500 Maryland Road
Willow Grove 19090
Tel: 215-657-2711

Texas

Austin Office
9027 North Gate Blvd., Suite 124
Austin 78758
Tel: 512-837-8931

Dallas Office

13771 N. Central Expressway, Suite 809
Dallas 75243
Tel: 214-234-3391 TWX: 910-867-4757

Houston Office

6430 Hillcroft, Suite 102
Houston 77081
Tel: 713-771-3547 TWX: 910-881-8278

Canada

Toronto Regional Office
Fairchild Semiconductor
1590 Matheson Blvd., Unit 26
Mississauga, Ontario L4W 1J1, Canada
Tel: 416-625-7070 TWX: 610-492-4311

*Field Application Engineer

Australia

Fairchild Australia Pty Ltd.
Branch Office Third Floor
F.A.I. Insurance Building
619 Pacific Highway
St. Leonards 2065
New South Wales, Australia
Tel: (02)-439-5911
Telex: AA20053

Austria and Eastern Europe

Fairchild Electronics
A-1010 Wien
Schwedenplatz 2
Tel: 0222 635821 Telex: 75096

Benelux

Fairchild Semiconductor
Paradijslaan 39
Eindhoven, Holland
Tel: 00-31-40-446909 Telex: 00-1451024

Brazil

Fairchild Semicondutores Ltda
Caixa Postal 30407
Rua Alagoas, 663
01242 Sao Paulo, Brazil
Tel: 66-9092 Telex: 011-23831
Cable: FAIRLEC

France

Fairchild Camera & Instrument S.A.
121, Avenue d'Italie
75013 Paris, France
Tel: 331-584-55 66
Telex: 0042 200614 or 260937

Germany

Fairchild Camera and Instrument (Deutschland)
Daimlerstr 15
8046 Garching Hochbruck
Munich, Germany
Tel: (089) 320031 Telex: 52 4831 fair d

Fairchild Camera and Instrument
(Deutschland) GmBH
Oelzenstrasse 15
3000 Hannover
W. Germany
Tel: 0511 17844 Telex: 09 22922

Fairchild Camera and Instrument (Deutschland)

Poststrasse 37
7251 Leonberg
W. Germany
Tel: 07152 41026 Telex: 07 245711

Hong Kong

Fairchild Semiconductor (HK) Ltd.
135 Hoi Bun Road
Kwun Tong
Kowloon, Hong Kong
Tel: K-890271 Telex: HKG-531

Italy

Fairchild Semiconduttori, S.P.A.
Via Flaminia Vecchia 653
00191 Roma, Italy
Tel: 06 327 4006 Telex: 63046 (FAIR ROM)

Fairchild Semiconduttori S.P.A.

Via Rosellini, 12
20124 Milano, Italy
Tel: 02 6 88 74 51 Telex: 36522

Japan

Fairchild Japan Corporation
Pola Bldg.
1-15-21, Shibuya
Shibuya-Ku, Tokyo 150
Japan
Tel: 03 400 8351 Telex: 242173

Fairchild Japan Corporation

Yotsubashi Chuo Bldg.
1-4-26, Shinmachi,
Nishi-Ku, Osaka 550, Japan
Tel: 06-541-6138/9

Korea

Fairchild Semikor Ltd.
K2 219-6 Gari Bong Dong
Young Dung Po-Ku
Seoul 150-06, Korea
Tel: 85-0067 Telex: FAIRKOR 22705

(mailing address)
Central P.O. Box 2806

Mexico

Fairchild Mexicana S.A.
Blvd. Adolfo Lopez Mateos No. 163
Mexico 19, D.F.
Tel: 905-563-5411 Telex: 017-71-038

Scandinavia

Fairchild Semiconductor AB
Svartengsgatan 6
S-11620 Stockholm
Sweden
Tel: 8-449255 Telex: 17759

Singapore

Fairchild Semiconductor Pty Ltd.
No. 11, Lorong 3
Toa Payoh
Singapore 12
Tel: 531-066 Telex: FAIRSIN-RS 21376

Taiwan

Fairchild Semiconductor (Taiwan) Ltd.
Hsietsu Bldg., Room 502
47 Chung Shan North Road
Sec. 3 Taipei, Taiwan
Tel: 573205 thru 573207

United Kingdom

Fairchild Camera and Instrument (UK) Ltd.
Semiconductor Division
230 High Street
Potters Bar
Hertfordshire EN6 5BU
England
Tel: 0707 51111 Telex: 262835

Fairchild Semiconductor Ltd.

17 Victoria Street
Craigshill
Livingston
West Lothian, Scotland - EH54 5BG
Tel: Livingston 0506 32891 Telex: 72629

GEC-Fairchild Ltd.
Chester High Road
Neston
South Wirral L64 3UE
Cheshire, England
Tel: 051-336-3975 Telex: 629701

FAIRCHILD

Fairchild cannot assume responsibility for use of any circuitry described other than circuitry embodied in a Fairchild product.
Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260; other patents pending.

No other circuit patent licenses are implied.

Fairchild reserves the right to make changes in the circuitry or specifications at any time without notice.

Printed in U.S.A./292-12-0001-048/15M April 1979