APPLICATION NOTES




TABLE OF CONTENTS

7	١.	•			•	•	•	•		, •	•	Bit Manipulation
2	? .	•	•			•	•		•	•	•	Compare Instructions
3	3.	•	•	•		,	•	•		•		RAM Expansion
` 4		•	•	•			•	•	•	•		Multiplexing I/O Ports
5	•		•	•	•	,	•	•	•		•	Extending I/O Ports from the Data Bus
												Expanding Input Sources Through Memory
7	•	•		•	•	•	•	•	•	•	•	Extension of External Interrupt Levels
8	•	•	•	•	•			•	•	٠.	•	Double Precision Binary Add/Subtract Subroutine
												Binary Multiply Subroutine
10	•	•	•	•	•	•	,	•	•	•	•	Double Precision Binary Divide Subroutine
11	•,	÷	•	•		•		•	•	•	•	Decimal Add/Subtract Subroutine
12	•	•	•	• 1	•		•	•		•	•	Decimal Multiply Subroutine
13	•	•	•	•		•	•	,		•	•	Decimal Divide Subroutine
14				•	•				•		•	Bootstrap Program for Reading Paper Tapes

BIT MANIPULATION

Abstract

The following application note describes the testing of various conditions (or bit patern) in a register. It is hopeful that this will clarify the usage of bit testing in F8.

<u>Description</u>

There are four condition codes in F8, namely-positive, zero, overflow and carry. The user can test for any of the above four or any combination of the above four. The logical implication of these four bits are as follows:

- (a) Positive: set by the most significant bit of the result being zero.
- (b) Zero: set by the result being zero.
- (c) Carry: set by the carry coming out of the most significant bit.
- (d) Overflow: set by exclusive R the carry from the 7th bit and 8th bit.

 This is an indication of a change of sign in signed arithmetic.

The following are for testing bits and values of registers.

(a)	Test for 1 in 6th bit of register.	LR NI BNZ	A, R B'00100000'
(b)	Test for 1 in 6th or 4th bit.	LR NI BNZ	A,R B'00101000'
(c)	Test for 1 in 6th and 4th bit.	LR NI XI BZ	A, R B'00101000' B'00101000'
(d)	Test for 6th bit in register being 0.	LR NI BZ	A,R B'00100000'
(e)	Test for 1 in 6th or 4th bit.	LR NI XI BNZ	A',R B'00101000' B'00101000'

(f) Test for 0 in 6th and 4th bit.

LR A,R NI B'00101000' BZ

(g) Test to see if register is smaller than 128.

CI B'10000000'

(h) Test to see if register is greater than 254.

LR A,R CI B'111111110'

BNC

For 2s complement arithmetic, the testing involves both positive and overflow bit. (as shown in following examples).

(i) Test to see if reg R is greater than B'01110000' (+112).

LR A,R

CI B'01110000'

BM in this case, there is no need for testing overflow.

(j) Test to see if reg R greater than B'10000000' (-128)

LR A,R

CI B'10000000'

BM in this case, there is no need to test for overflow.

(k) Test to see if reg R is less than B'Clll0000' (+112).

LR A,R

CI B'01110000'

BNO Test 2

BM Loc

Test 2 BP Loc

(1) Test to see if reg R is less than B'10000000' (-128).

LR A,R

CI B'10000000'

BNC Test 2

BP Loc

Test 2 BM

The general relation in testing 2's complement values is such that

- (1) Acc \geq value if overflow and positive are the same.
- (2) Acc 🔬 value if overflow and P are different.
- (3) Overflow will not be generated unless a 2 different signed number are compared.

The following condition code table summarizes various comparisons.

Acc	<u>Value</u>	Result	<pre>Condition Code(OZCP)</pre>
+ve	+ve	A > B	0000
+ve	+ve	A = B	0111
+ve	+ve	A < B	C011
-ve	-ve	A > B	0000
-ve	-ve	A = B	0111
-ve	-ve	A < B	0011
+ve	-ve	A > B A > B	$\frac{0010}{1011}$ (depending on operand values)
-ve	+ve	A < B A < B	$\frac{0001}{1000}$ (depending on operand values)

COMPARE INSTRUCTIONS

Abstract

The following application note describes the use of the compare instructions "CM" and "CI" in performing magnitude or Algebraic comparison between two signed or unsigned numbers.

Description

F8 Microprocessor instruction set has two instructions for comparing two numbers: 'CM' and 'CI'. In 'CM' numbers compared are Memory content addressed by DC register and accumulator, while in 'CI' numbers compared are Immediate Data (second byte of instruction) and accumulator. For this discussion, accumulator content is noted by 'A' while memory content or immediate operand is noted by 'B'.

When "compare" instruction is being performed, condition codes are set of the result of following arithmetic operation: B is added with its complement of A, and 1 is added to the result.

Result =
$$B + A + 1$$

Compare instructions do not affect accumulator contents.

Example A =
$$45_{16}$$
B = 47_{16}

Result = $1011 \ 1010$

C "1"0000 0010

Hence the flags set would be OZCP 0011

(overflow is exclusive OR of carries from sixth and seventh stages). "O" in this example because a carry was present from the sixth and seventh stages.

As the eight bits of data in A and B can be treated as signed number (2's complement) or unsigned number (only positive numbers) it is important to know various combinations of condition codes set by different values of A and B. Following table summarizes such various combinations.

A B OZCP	
Pos. Pos. A > B A > B 0000	
Pos. Pos. $A = B$ $A = B$ 0111	
Pos. Pos. A < B A < B 0011	
Neg.* Neg.* A < B A < B 0011	
Neg. Neg. $A = B$ $A = B$ 0111	
Neg. Neg. A > B A > B 0000	
Pos. Neg. A \(B \) A > B without OVF 0010	
A < B A > B with OVF 1011	
Neg. Pos. A > B A < B without OVF 0001	
A > B $A < B$ with OVF 1000	

^{*}Negative numbers are with Bit 7 = 1

Following ovservations can be obtained from above table.

- 1. If two numbers are to be compared for equality only "Z" flag is to be checked irrespective of type of numbers.
- 2. If unsigned magnitudes to be compared between two numbers, carry bit indicates the difference in two numbers. If carry bit is set: $A \leq B$. If carry bit is not set: $A \geq B$.
- 3. If signed magnitudes to be compared between two numbers (any combination) both overflow and sign bits are to be checked.

A > B if both overflow and P are 1 or are zero (0
$$\oplus$$
 P = 0)
A \leq B if overflow and P are not equal (0 \oplus P = 1)

Programs for Comparisons

CI B compare with B
BZ Equal if zero flags set go to equal
----- unequal

2. For comparing A > B (unsigned)

CI B
BNC Y1 if A greater than B--go to Y1
----- A is either less than or equal to B

Y7

3. For comparing $A \geq B$ (unsigned)

Y]

A is greater than or equal to Yl

4. Comparing two numbers algebraically

As per previous discussion to compare two signed numbers, exclusive or function of sign and overflow bit is required, one method of doing such function is shown below.

CI A is in accumulator B is compared with A BF9 GRT If both OVF and POS are zero A > B hence branch to GRT **BNO Y**] To come to this inst--either overflow = 1 or Positive = 1. If overflow = \emptyset , positive is equal to 1 hence jump to Yl BN GRT Now overflow = 0, if positive =0, A > BAt this point either OVF = 1, or POS = 1 hence A < B

Υ]

GRT

Now OVF and Pos are both equal to zero or both equal to 1 Hence A \geqslant B.

<u>Abstract</u>

A Memory Interface Chip (3852 or 3853) may be used to expand the amount of read/write memory in an F8 system up to 64K bytes. Both MI chips minimize the number of additional external parts necessary to build a working RAM interface. This paper details two system designs; one using the 3852 MI with 4K dynamic RAM, and one using the 3853 with 1K static RAM.

Static RAM Interface

The 3853 Memory Interface Chip is designed for use in interfacing various types of static RAM with an F8 system. This chip provides the following signals:

16 Address Lines - allowing up to 64K bytes of RAM expansion
CPU READ - a signal for gating data from RAM onto the F8 Data Bus lines
RAM WRITE - a memory WRITE signal

 ${\sf REGDR}$ - a pin allowing external selection of the address space driven by the MI chip.

Figure 1 shows a typical system using the 3853 to connect 8K of static 2102 RAM to an F8 CPU which has 2K of F8 ROM (3851).

Connections between the 3853 and the CPU are the same as those between the F8 ROMs and CPU. Namely, 5 ROMC control lines, 8 Data Bus lines and two timing lines (Ø and WRITE) not shown on the Figure. Thus, the MI chip looks just like another ROM chip to the CPU.

Because the Data Bus lines in an F8 system are bi-directional, any chip driving this bus must be 3-state. The CMOS devices labeled 340097 on Figure 1 perform this function. Data coming from 2102 RAM is buffered through the 340097's which have an external control line for forcing them into a high output impedance state. This control line is, in turn, driven by the MI chip signal CPU READ which is ANDed with a PAGE SELECT signal derived externally. Thus, when the Data Bus Line is to be driven by RAM (during, say, an instruction fetch), the 3853

raises the CPU READ line and if the PAGE SELECT line is true, information from RAM is gated onto the Data Bus. In all other cases the CPU READ line holds the buffers in high impedance output state. Note that for RAMs which have externally controllable 3-state capability, these buffers may not be required provided the total line maximum capacitance of 100 pf. is not exceeded on the Data Bus. In this case the CPU READ signal would be connected directly to the RAM 3-state control input.

The CMOS buffers (34050) shown driving the Data Bus out to the RAM array in Figure 1 may or may not be required depending on the total line capacitance. If the capacitance on each Data Bus line can be held to under 100 pf. total, including ROM, MI, RAM inputs and interconnect, then these buffers may be eliminated.

The address space of RAM driven by the MI chip is defined externally with decoding logic. The low order ten bits of address coming from the MI are connected directly to address line inputs of the RAM chips. Drivers on the Memory Interface are designed to drive a 500 pf. load on each address line. Higher order address lines (ADDR 10 - 13) are then used in this design to determine memory pages. Each page is 1K bytes of memory. To do this, these lines are decoded by a 9315 (1 of 10 decoder) which directly generates Chip Enable signals for the RAM. Note that the first two pages of memory are used by F8 ROM (i.e. mask options have defined their ROM contents as occupying page zero and page one) and hence connot be assigned to a page of RAM.

All of the RAM chip enable signals are then effectively ORed together by the 9N3O and a PAGE SELECT signal is formed. This signal is true whenever a page of RAM is being addressed by the F8 system and is used with the CPU READ signal to gate Memory data onto the Data Bus. PAGE SELECT is also fed back into the MI chip thru an open collector buffer (shown as 9N17) tied to the REGDR pin. This pin is wire-ANDed internally (an internal pullup is also provided) with other signals and used to determine when the MI chip should be driving the Data Bus.

The system shown in Figure 1 is designed to operate at a maximum \emptyset clock rate of 2 MHz. To meet this, the 2102 RAM used must have a maximum access time of 650 nS.

Further RAM expansion than that shown here may be accomplished in any one of several ways. As long as the current and capacitance load driving capabilities of the various chips used is not exceeded, one simple way of further expansion is to perform more extensive decoding of the high order address lines from the MI (say perhaps with a l of 16 decoder, or several). RAM pages are then just stacked deeper. Another way of expanding would be to use more than one MI chip in a system. The only requirement when doing this is that the address space assigned to each MI (by the external address decoding logic) be different. In this case, each MI chip would have its own set of Data Bus buffers as well as address decoding logic and RAM array.

It should be noted here that in a system which mixes F8 ROM and Memory Interface chips, a great deal of care must be taken when using the second DC of the MI because the ROM contains only a single DC. This involves the use of the SWAP instruction which exchanges the contents of the two DC's on the MI but is a no-op to the F8 ROM since it does not have a second DC. (See the F8 Manual for further details). As a result, it may be desirable in some systems to use standard ROM chips to replace some RAM on the outside of an MI chip instead of using F8 ROMs. This gains the full advantages of the MI's dual DC but sacrafices the I/O ports, Internal timers and External Interrupt facilities of the F8 ROMs.

Dynamic RAM Interface


The 3852 Memory Interface Chip is designed for use in interfacing dynamic RAM with an F8 system. In addition to the signals generated by the 3853, the 3852 provides the following two signals:

CPU SLOT - used to divide a CPU instruction cycle in half. During the first half the CPU uses RAM; during the second half, RAM is refreshed.

CYCLE REQUEST - used to signal the beginning of a RAM access cycle. Each CPU cycle is divided into two sections by the CPU SLOT signal (except during execution of the ST instruction). The first section is always used for the CPU's access to RAM. The second section is then used every fourth or eighth time by the 3852 to refresh the dynamic RAM. The 3853, thus, internally multiplexes the low order Address lines between the correct RAM address (contents of the Program Counter) and an internal 6-bit refresh counter.

Figure 2 details a system design using the 3852 to connect 32K of Dynamic RAM (the 16 pin version - 4096) with an F8 CPU and 4K of F8 ROM. This design has a good deal in common with that shown in Figure 1 for static RAMs. Several other tasks must now be handled by the MI chip, however, because of the RAM refreshing requirements.


Since the 16 pin 4K RAMs are being used in this configuration it is necessary to multiplex the 12 address lines on 6 lines to be sent to the RAM chips. This may be simply accomplished using 3 9N51 (AOI) chips. The MI signal called CYCLE REQUEST is then used, thru a one-shot (9602) to generate the control gating signals for the multiplexing. CYCLE REQUEST is also used to generate the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ strobes for the RAM chips. The timing for these signals is as follows:




where a typical value for X is \approx 300 nS and is the address set-up time on the MI chip.

During a normal CPU cycle when information is being fetched from RAM, it is necessary for the information to be held on the Data Bus lines for the entire length of the cycle. This means that in order to divide a machine cycle in half (and use the second part for refreshing RAM) it is necessary to store the information fetched during the first part of the cycle. In the design of Figure 2,

FIGURE 1 2 K ROM + 8 K RAM CONFIGUR ATION USING ZIOZ'S



GURE 2 4 K ROM + 32 K RAM · CONFIGURATION USING MK4096



this is accomplished for the Data Bus lines by using the CPU SLOT signal and two levels of CMOS buffering (340097's). During the first part of a cycle, CPU SLOT is true and information from RAM is passed onto the node between the two buffers. When the second part of the cycle begins (during which time RAM will be refreshed), CPU SLOT goes low temporarily latching the RAM information onto the node between the two buffers. This allows the data to remain constant on the Data Bus lines for the entire length of the cycle. An ordinary latch may also be used instead of the second level CMOS buffer described here.

Page select information must also be latched since the address lines will be changing during the second part of the cycle. One latch from a 9314 used in D-mode performs the desired function.

The system shown in Figure 2 is designed to operate with a Ø clock rate of 2 MHz. A maximum RAM access time of 350nS is required to meet this design goal.

As with the 3853 system, further expansion of RAM in a 3852 interfaced system may be accomplished in any one of several ways (further address, decoding and RAM array stacking or use of multiple MI chips). Also, the necessity of the buffers (340050) driving the Data Bus to the RAM array is contingent upon the total capacitance on those lines.

Conclusions

The 3852 and 3853 Memory Interface Chips provide an easy means of expanding the amount of Read/Write memory in an F8 system. The chips provide all timing and control signals necessary for dynamic RAM interfacing and static RAM interfacing, respectively, of most common memory chips available today. This minimizes the number of additional external circuits required and hence minimizes the overall system cost and complexity. For detailed information on the electrical and timing characteristics of the Memory Interface chips, refer to the F8 manual.

MULTIPLEXING F8 I/O PORTS

Abstract

Each I/O Port in an F8 system is 8 bits wide. Although the F8 CPU and F8 ROM each offer two I/O ports per circuit, some applications may require an expansion of I/O capability. This may be easily accomplished with standard multiplexing techniques. Three cases of I/O expansion are examined. First, consideration is given to expanding output latches of an F8 system. Next, expanding the number of inputs into an F8 is discussed. Finally, expansion of both outputs and inputs in the same system is described. All of these techniques employ MSI circuits connected to the F8 I/O port externally.

Expanding F8 Output Latches

A simple expansion of F8 I/O ports may be accomplished using two F8 I/O ports. One port will be used as the selector while the other is needed for data transfer. Using this scheme, a total of 128 output latches may be realized. The cost of this is twofold; extra circuits and additional programming.

For the purpose of analysis, this paper will expand the number of F8 output latches to eight; considerations for higher and lower expansion will also be discussed. Two types of MSI circuits are needed to accomplish this expansion. Each 8-bit I/O port will be a dual 4-bit latch. The 8-bit output latch is realized using the 9388 Dual Four-Bit Latch. A 1 of 10 decoder, the 9301, is also required.

The expansion of F8 I/O to 8 output ports is shown in Figure 1. Three leads of I/O Port O of the CPU are used to select one of ten ports. A fourth lead, bit O4, is used as an enable line by the latches. This bit will be used to control data entry into the latches. Port 1 of the CPU transfers data from the microprocessor to the latches. Using this method of I/O expansion, a new sequence of instructions

are necessary to output an 8-bit byte from the accumulator of the CPU to the latches. Two types of F8 instructions are used. One of these is the Load Immediate Short (LIS) instruction.

LIS a

This instruction will load the low order four bits of the accumulator with the four bit operand "a". The upper four bits of the accumulator will be set to zero. The other instruction is the Output Short instruction (OUTS) which transfers the content of the accumulator to the port specified by the four bit operand "a".

OUTS a

Each eight bit transfer to an expanded I/O latch involves five instructions. First, the data must be transferred from the accumulator to I/O port 1 of the CPU. This may be accomplished with an OUTS 1 instruction. Next, the desired latch must be selected by loading CPU port 0 with the proper code. At this time, the enable line, bit 4, must be lowered. Performing this operation allows the data to be accepted by the desired latch. This operation requires two instructions.

LIS $1x_2x_1x_0$

OUTS 0

Note: $X_2X_1X_0$ is the three bit address of the output latch.

The LIS instruction will load the accumulator with the latch address and the enable bit; the OUTS instruction transfers the content of the accumulator to I/O port O. Finally, the enable line of the latches must be brought high, so that the contents of the latch may be maintained. This may be done by clearing port O as shown below:

LIS 0

OUTS 0

The sequence of instructions for an output transfer becomes:

OUTS 1	Put data on Port One
LIS $1X_2X_1X_0$	Select a latch, lower the enable line
OUTS O	Put the select bits on port 0
LIS O	Clear the accumulator
OUTS O	Raise the enable line port O

The first instruction makes the data available for all of the latches. The third instruction selects the desired latch and drops the enable line, allowing the desired latch to accept the data. The last instruction raises the enable line so that the output data is held. All five instructions are one byte each. The OUTS instruction require two cycles to execute while the LIS instruction only requires one. Thus, each output to an expanded latch is a five byte operation executing in eight cycles.

Output Macro

A macro may be developed to handle a data transfer to these external latches. Suppose that a byte of data is already in the accumulator. A suitable output macro would be:

MACRO

T II TOICO	
OUTPUT &SEL	Macro Name
OUTS 1	Output Data From Accumulator
LIS &SEL	Put Selection Code in Accumulator
OUTS O	Output Selection Code to Port O
LIS O	Clear Accumulator
OUTS O	Raise Latch Enable Line
MEND	

The argument, &SEL, is the selection code for the desired latch. When used within a program, this macro will transfer the accumulator into the latch designated by SEL. The content of the accumulator is cleared after this operation, as is the

content of I/O Port O. The data that was in the accumulator is stored in Port 1.

<u>Example</u>

Suppose an F8 system is configured with eight expanded output latches, as shown in Figure 1 and it is necessary to transfer the contents of scratchpad register one to latch six and scratchpad register two to latch three. The following sequence of instructions may be used.

LR A,1 Load R1 into the Accumulator
OUTPUT B'1110'
LR A,2 Load R2 into the Accumulator

OUTPUT B'1011'

Some cases may exist where the number of instructions per output may be reduced. For instance, in cases where all of the latches are to be loaded with identical data, only one output instruction to port number one is required. In another situation, where only one latch will experience data changes, that latch can be selected once, and the data in the latch may change by simply writing into I/O Port one. If all of the latches are to be cleared, the Master Reset (MR) line of these registers may be connected to a pin of port zero, the selector port. Thus, a pulse on this line will reset the latches.

Other Configurations

When a different number of latches are used in this type of output expanding technique, some system details may change. If, for instance, only seven latches or less are required, the need for a decoder is not necessary. The selector I/O port can use seven lines for latch selection and the eighth line for the enable strobe. If more than eight latches are employed, a larger decoder may be required. In addition, an extra instruction byte is required. LIS is a one byte instruction. However, if more than eight latches are used, the selection code will be at least four bits; add another bit for the enable bit and a five bit select word is require. The LIS instruction only has a four bit operand. Thus, the Load Immediate instruc-

tion (LI), a two byte instruction, will be required.

Expanding F8 Inputs

An input into the F8 system may be sampled from any F8 Port. Applications exist where it may become necessary to increase the number of input sources into an F8 system. This may be done using multiplexing techniques. Once again, two F8 I/O Ports will be required. One port, CPU Port 0, will be used to select one of many input sources. The other port, CPU Port 1, will pass the data from the source to the accumulator of the CPU.

During this discussion, a system expansion to sixteen input sources will be examined. Only one type of TTL MSI circuit is required. This is a 16-input Multiplexer, the 93150.

The implementation of input expansion is rather straightforward. A diagram of the circuit is shown in Figure 2. The two CPU Ports are used. The output of port zero is connected through buffers to the input of the sixteen multiplexer decoder inputs. A buffer is required because the F8 I/O Port can only drive one standard TTL load. (Designs employing another technology, Low Power TTL or CMOS, may eliminate the need for a buffer, at the expense of other design tradeoffs). The output of the F8 I/O Ports are inverted. Thus, the external buffer will invert the output to its original state. Once the data source has been selected, an 8-bit byte is available on CPU I/O Port 1.

The sequence of F8 instructions for reading one of the sources of data from the configuration in Figure 2 is:

LIS a Select a Data Source

OUTS 0

INS 1 Read the Data

The four bit operand of the LIS instruction selects one of 16 data sources. Once this code has been entered into the accumulator, an output instruction transfers it to CPU Port O. Thus, the select code will be issued to the multiplexers. The proper data is now available on Port 1 of the CPU. An input instruction, INS 1,

will transfer this data from I/O Port 1 to the accumulator. In most cases, each input to the accumulator from one of the expanded input sources requires the above three instructions. These instructions are each one byte long. The OUTS and INS instructions execute in two cycles while the LIS instruction requires only one cycle. Thus, each input from configuration of Figure 2 is three bytes long and executes in five machine cycles.

Input Macro

A macro may be written to perform an input operation into the F8. The argument, SEL, selects the source of data.

MACRO

INPUT &SEL

LIS &SEL Put Select Code into Accumulator

OUTS O Output Select Code to Port O

INS 1
Read Data into Accumulator

MEND

This macro will read data from the desired source and leave it in the accumulator. The original content of the accumulator are lost.

Example

Suppose it is necessary to read the data from sources two and nine in Figure 2 and store the data in scratchpad registers one and two respectively. The program to perform this operation would be:

INPUT B'0010'

LR 1,A Store Data in Regil

INPUT B'1001'

LR 2,A Store Data in Reg 2

First, a select code for data source two must be put in the accumulator and then transferred to I/O Port O. Then the data may be read into the accumulator and passed on to register one of the scratchpad. This sequence of operations is repeated

for the second byte of data.

If data is continuously read from the same source, it will not be necessary to update the select code. This will save two instructions per input.

Other Configurations

As a larger number of data sources are required, the amount of multiplexing will increase proportionally. The multiplexers may be stacked to allow a total of 256 sources of data using two I/O Ports.

Expanding Inputs and Outputs Simultaneously


The concept of expanding the inputs and the outputs may be combined. Still using just two F8 I/O ports, a system may be configured so that the number of output latches and input sources is increased. One I/O Port will be used as a selector. In addition to choosing the source or destination of the data, the selector port must also specify the direction of data flow. The other F8 I/O Port will be used to transfer the data.

In order to combine both the input and output simultaneously, it is necessary that the input lines do not affect the logic levels of the I/O Port during the output mode. Therefore, buffering is necessary. A three-state CMOS Hex non-inverting buffer has been selected for this task.

The full expanded system is shown in Figure 3. Bit 7 of CPU I/O Port 0 controls the direction of data transfer. When it is HIGH (LOGIC ONE), data may be transferred to the output latches. When this bit is zero, the input data from the multiplexers may be sampled.


Conclusion

The expansion of F8 I/O ports with external MSI circuits may be accomplished using multiplexing techniques. Although this expansion requires additional programming and additional circuits, it is indeed simple. Timing considerations are kept to a minimum, in addition, the users do not have to worry about other aspects of the F8 system. The external circuits are completely independent to the microprocessor.



Expanded Output OF F8 Latches
Fig. 1

Part No.	Quantity
9308	8
9301	/
9316	12
	!



From Input Multiplemes

EXTENDING I/O PORTS FROM THE DATA BUS

Hardware, external to the data bus, may be added to an F8 extending the I/O capability of the microprocessor system. Design of this external logic requires an understanding of the input and output instructions. The advantage of this technique is an economical increase of I/O capability without additional programming.

Input and Output Instructions

There are two F8 input instructions, IN and INS, and two F8 output instructions, OUT and OUTS. Each instruction requires three machine cycles to execute. The IN and OUT instructions are each two bytes long. The first byte is an 8-bit op code and the second byte, the operand, is an 8-bit port address. The INS and OUTS instructions are only one byte long. The first four bits are used for the op code and the remianing bits form the lower half byte of the port address. (The four high order bits of the port address for these instructions are set to be zero). Thus, the IN and OUT instructions may select one of 256 port address while the INS and OUTS only selects one of 16 ports.

All four I/O instructions require three machine cycles for execution. During the first cycle, the port address is available on the data bus. The second cycle is used to pass data to or from the accumulator while the third and final cycle is simply the next instruction fetch. The CPU dictates the state of the peripheral F8 circuits (F8 ROM, F8 MI, and F8 DMA) via five control lines. During an I/O transfer, the second cycle, these five lines will be at the following levels;


Control	1 7 10 0	
1.1.11111.7.11	1 1111	

Control Line	OUTS or OUT	INS or IN
ROMC4	1	.1
ROMC3	1	1
ROMC2	0	0
ROMC1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
ROMCO	0	1

For an output instruction the data will be passed f_{rom} the accumulator to the I/O port, while an input instruction transfers data to the accumulator from the port.

I/O Logic


A block diagram of the logic necessary for additional I/O ports is shown below. This circuit is connected to the F8 data bus.



Each new port in the system must be assigned a port number for the instructions to reference. This circuit must decode the data bus for the specific port address. If a match is found, it will flag the match in a flip flop. Next, the CPU control lines are decoded to the Input and Output states. If an input instruction is found, the transfer buffer connected to the data bus is opened. If an output instruction is detected, the external latch is enabled to retain the content of the data bus. If neither instruction is detected, no action is performed. The WRITE pulse, generated by the CPU on the control lines, performs the system timing. This pulse identifies the end of machine cycles as well as time slots when valid data is available on the Data Bus and control lines.

The Timing diagram for this system is shown below.

5



The latch pulse is used to open the external latches while the data bus drive line allows the input source data to be put onto the data bus.

A very important consideration in this system must be given to the load that the external logic places on the CPU generated signals. Within an F8 system, the data bus lines, the CPU control lines, and the timing signals are primarily intended as intrasystem; i.e. they originate from an F8-MOS circuit and drive one or more F8-MOS circuits. As such, they have very little drive capability. For this reason, it is recommended that CMOS circuits be used to interface with the F8 signals and the external logic. In addition, a CMOS three state circuit is required for driving the data bus.

Example

As an illustration of this technique, Figure 2 is an example of an F8 system with an expansion to eight additional I/O ports. They are assigned port addresses H'F8' through H'FF'. Note the use of CMOS circuits buffering the CPU signals.


Since eight additional ports are required, it is necessary not only to flag an I/O port address match from the data bus, but to retain the selected port number. This is implemented using four flip flops; one retains an address match while the other three select the port.

The eight input sources to this system are fed into eight multiplexers. The select lines of these multiplexers are obtained from the three select flip flops. The outputs of these devices are connected to CMOS three state non-inverting gates. The drive control signal for these gates originates from the decoding logic.

The eight output latches receive their input from the data bus through CMOS buffers. The enable lines are controlled by the decoding logic and the WRITE pulse. To select one of eight latches, the outputs of the three select flip flops are fed into a decoder. Eight outputs of this decoder are directly connected to the enable line of the latch.

Conclusion

It is possible to add external circuits to an F8 system to increase the number of available I/O ports. The example given requires 29 additional circuits to increase the number of ports by eight. Twelve of these circuits perform a control function while nine are required for eight output latches and eight are necessary for input sources. The advantage of this approach is that it requires no additional programming steps.



Expanding I/C From F8 Data Bus

Figure 2

Abstract

Data may be entered into an F8 system using memory locations. A minimum number of external components are required to decode the address lines, select an input source, and drive the data bus. This approach increases the number of instructions that may be used to transfer data into the accumulator while, simultaneously, drastically reducing the programming required in certain applications.

Description

The accompanying figure is an F8 system with the number of input sources expanded to 16. The 16 8-bit inputs are fed into eight multiplexers. Address lines, originating from the Memory Interface circuit, are decoded to memory locations FFFO through FFFF. (Of course, these lines may be used for other parts of the system not shown here). The lower four bits of the address are fed into the select lines of the multiplexers; thus, they may be used to select one of sixteen input sources. The decoding of the address lines enables the three state gates to drive the F8 data bus.

This method of input expansion offers a major advantage to the user. Instead of only having one instruction, IN or INS, to transfer data into the accumulator, a much larger set of instructions, the Memory Reference Instructions, may be used. Thus, the input data may be brought in and an arithmetic operation may be performed using only one instruction. For example, the XM (Exclusive OR with Memory) instruction may be used. The following operation will take place.

ACC ← (ACC) ⊕ INPUT DATA

This operation would have required two instructions if, instead, an I/O port was used.

Example

Suppose a system has 128 bits to poll. Each bit may be the service flag bit of a peripheral in the system. A logic zero in the flag means that the unit does not need attention while a one is a request for action. A routine may be


written to accomplish this.

	<u>Operation</u>	<u>Operand</u>	Comment
	DCI	H'FFFO ^F	Load the data counter with the address of the first input source
	LIS	H'F'	Put 1111 in the accumulator
ТОР	LR	1, A	Store 1111 in a counter
	LIS	0	Clear the accumulator
	СМ		Compare Input Source to zero
	BNZ	EXIT	Branch if Input is not zero
	DS	1	Decrement the counter
	BNZ	TOP	Branch if counter is not zero

This routine will first load the data counter with the input address. This is a 16-bit address because the memory space is being used for the data. Scratchpad register one is the loop counter. Next, the program clears the accumulator and, using the CM instruction, compares the input against zero. If the result is non-zero, a jump to EXIT will occur. For a zero result the counter will be decremented. The counter serves two purposes. First, it signals the end of the loop, when all sources have been polled. The counter also identifies which input byte was non-zero.

Conclusion

Placing input sources in memory provides a simple scheme for performing certain input tasks. Polling many inputs is one of these. The memory reference instructions offer much flexibility during input operations. This concept may also be expanded to output latches. In a similar fashion, the address lines may be decoded to load a latch using a Memory Reference instruction.




Abstract

The F8 2 chip (CPU-ROM) system has only 1 level of external interrupt. However, it takes only 1 additional gate to extend the levels to as many as up to 32 levels. The following description, however, is confined to an extension of up to 8 levels.

Description

Fig. 1 describes such a configuration




The Interrupt Line and the I/O Port Lines are all negative signals. The 'AND' gate is actually an 'OR' function of the negative signals.

Fig. 1

All the interrupt lines are 'AND'ed together to give a common interrupt signal to the ROM chip. However, each interrupt line is also tied to a line of an I/O port according to a priority basis. (e.g. the highest priority on the MSB line to the least priority on the LSB line).

Once the system is interrupted by 1 of the eight lines, the system will go into an interrupt scanning routine which will scan for the active line on the I/O port from left to right, the result from that interrupt scan will be a code indicating which interrupt is active and ought to be serviced.



Scanning routine

Scan	LIS LR INS LR	8 0,A PORT 1,A	Load a count of A Store in Register O Get the interrupt information Store in Register 1
Loop	AS BC LR DS BR	0UT 1,A 0 LOOP	Add REG 1 MSB is a '1' Put the left shifted result back to R1 Update the code Do it again.
OUT		• • •	

With the above scheme, a multi-level priority interrupt scheme is constructed. However, the user should also be aware of the timing of the interrupts responses since the scanning also takes time.

DOUBLE PRECISION BINARY ADD/SUBTRACT SUBROUTINE

Purpose

This subroutine will perform a 16-bit binary addition or subtraction and return to the user with the status of the 16-bit operation and the result of the operation.

Calling Sequence

Scratch Regs: 1,0 Contain AUGEND/SUBTRAHEND

3.2 Contain ADDEND/MINUEND

(bit 7 of SR1 and SR3 is the most significant bit and sign bit

of the 16-bit numbers). SR7 = 0 for add, SR7 ≠ for subtract.

PI DBA

(Calls subroutine to perform add or subtract

Upon Exit

The sum or difference is contained in SR3, SR2 with bit 7 of SR3 being the most significant bit and the sign bit.

The proper status is set in the W-Reg for the 16-bit operation.

Operation Performed


 $(SR3, SR2) + (SR1, SR0) \rightarrow (SR3, SR2)$

Registers Used

ACC, W, J, SRO-SR3, SR7-SR8

Calls to other Subroutines

None



* (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * SUM OR DIFF IS CONTAINED IN R2,R3. * H-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. 20D7 70 126 DBA LIS 0 20D8 C7 127 AS 7 2C09 B4 B 128 B2 ADD IF SR7=0, THEN GO DD ADD. 20D8 C0 129 LR A,0 20D6 40 129 LR A,0 20D6 18 130 COM 20D6 18 130 COM 20D6 18 130 LR A,0 20D7 18 131 INC 20D7 18 132 LR O,A COMPLEMENT FOR SUBTRACT. 20DF 1E 133 LR J,W 20DF 1E 135 COM 20DF 1B 136 LR W,J 20DF 1D 136 LR W,J 20DF 1D 136 LR W,J 20DF 1D 137 LNK 20DF 1D 138 LR 1,A 20DF 1D 139 ADD LR 1,A 20DF 1B 12B 12B 12B 12B 12B 12B 12B 12B 12B	** SUBTRACT SUBROUTINE. ** UPON.ENTRY! ** IF SR7 = 0 ADD, OTHERWISE SUBTRACT.** ** AUGEND = SCRATCH REGS 0 'AND 1(1 'M SB).** ** ADDEND, = SCRATCH REGS 2 AND 3(3 M SB).** ** (THESE DOUBLE REGISTERS ARE TREATED AS ** 16 BIT -SIGNED NUMBERS WITH BIT 7 OF ** REGS 1 AND 3 BEING THE SIGN BIT) ** (If SUBTRACT, THEN (R2,R3)-(R0,R1)).** ** UPON EXIT: ** SUM OR DIFF IS-CONTAINED IN-R2,R3.** ** M-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 2007 70 226 08A LIS 7 2008 40 127 LR A,0 2006 40 129 LR A,0 2006 41 134 LR A,1 2007 10 135 LR W,J 2007 11 135 COM 2008 11 130 COM 2009 12 131 SA LR J,W 2009 13 130 LR M,J 2009 14 SA LR A,1 2009 15 SA LR A,1 2009 17 SA COMPLEMENT FOR SUBTRACT. 2009 18 130 LR M,J 2009 19 130 ADD LR A,1 2009 19 130 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 140 ADD LR A,0 GET LSB OF AUGEND. 2009 19 141 ADD LR A,0 GET LSB OF AUGEND. 2009 19 141 ADD LR A,0 GET LSB OF AUGEND. 2009 19 141 ADD LR A,0 GET LSB OF AUGEND. 2009 19 141 ADD LR A,0 GET LSB OF AUGEND. 2009 19 141 ADD LR A,0 GET LSB OF AUGEND. 2009 19 141 ADD LR A,0 GET STATUS AND OR-IN-ALL-BITS	# SUBTRACT SUBROUTINE. # UPON.ENTRY! # 15 SR7 = 0 ADD, OTHERWISE SUBTRACT. # AUGEND = SCRATCH REGS 0 AND 1(1-MS). # ADDEND, = SCRATCH REGS 2 AND 3(3-MSB). # ADDEND, = SCRATCH REGS 2 AND 3(3-MSB). # (THESE DOUBLE REGISTERS-ARE TREATED-AS # 16 BIT-SIGNED NUMBERS-WITH-BIT-7 OF # REGS 1 AND 3 BEING THE SIGN BIT) # UPON EXIT: # UPON EXIT: # W-REG CONTAINS THEN (R2,R3)-(R0,R3)). # W-REG CONTAINS THE STATUS OF THE 16 # BIT ADD. 2007 70 126 DBA LIS 0 2008 67 127 AS THE STATUS OF THE 16 # BIT ADD. 2008 70 127 AS THE STATUS OF THE 16 2009 84 B 122 DL ADD IF SR7=0, THEN GO DD ADD. 2009 87 B 122 DL ADD IF SR7=0, THEN GO DD ADD. 2009 15 INDICATE OF THE SUBTRACT. 2006 10 130 CR ADD IF SR7=0, THEN GO DD ADD. 2007 10 131 INC 2008 10 132 LR OA COMPLEMENT FOR SUBTRACT. 2009 11 131 INC 2009 12 133 LR JAM 2009 12 133 LR JAM 2009 15 135 COM 2009 16 135 COM 2009 17 INSIDE OF THE SUBTRACT. 2009 18 135 COM 2009 19 137 LNC 2009 19 137 LNC 2009 19 137 LNC 2009 19 139 ADD LR AAD LSB DF AUGEND. 2009 19 137 LNC 2009 19 139 ADD LR AAD LSB DF AUGEND. 2009 19 139 ADD LR AAD SAVE PARTIAL SUM. 2009 19 142 LR AAD LR AAD SAVE PARTIAL SUM. 2009 19 144 DI HIB BUT ZERO. 2001 18 JAM LR AAD LR AAD SAVE PARTIAL SUM. 2009 19 144 DI HIB BUT ZERO.	LOC OBJECT CODE	STMT	SOURCE STATEMENT	PAG
* SUBTRACT SUBROUTINE. **** UPON.ENTRY!** ***** IF SRT = 0 ADD, OTHERWISE SUBTRACT.** ******* AUGEND = SCRATCH REGS 0 AND 1(1 MSB).** *********************************	*** SUBTRACT SUBROUTINE.** **** UPON.ENTRY!* **** IF SR7 = 0 ADD, OTHERNISE SUBTRACT.** **** AUGEND = SCRATCH-REGS 0 'AND 1(1"MSB).** **** ADDEND, = SCRATCH REGS 2 AND 3(3 MSB).** **** (THESE DOUBLE REGISTERS ARE TREATED AS **** REGS 1 AND 3 BEING THE SIGN BIT) **** REGS 1 AND 3 BEING THE SIGN BIT) **** UPON EXIT:** **** SUM OR DIFF IS-CONTAINED IN-R2,R3.** **** H-REG CONTAINS THE STATUS OF THE 16 **** BIT ADD.** 2007 70 226 DSA LIS 0.** 2008 C7 27 27 AS 7 2009 C7 2009 C8 B 128 BI ADD C9 2006 C7 B 129 LR A,0 2006 C9 B 129 LR A,0 2006 C9 B 129 LR A,0 2007 C9 B 130 CDM 2006 C9 B 129 LR A,0 2007 C9 B 120 LR A,0 2008 C9 B 120 LR A,0 2009 C9 B 120 LR A,0 2009 C9 B 120 LR A,0 2009 C9 B 120 LR A,0 2006 C9 B 120 LR A,0 2007 B 130 LR A,0 2008 B 120 LR A,0 2009 C9 B 120	# SUBTRACT SUBROUTINE. # UPON.ENTRY! # 1F SR7 = 0 ADD, OTHERHISE SUBTRACT. # AUGEND = SCRATCH REGS 0 AND 1(1-MS). # ADDEND, = SCRATCH REGS 2 AND 3(3-MSB). # (THESE DOUBLE REGISTERS-ARE TREATED-AS) # 16 BIT-SIGNED NUMBERS HITH-BIT 70 F # REGS 1 AND 3 BEING THE SIGN BIT) # (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). # UPON EXIT: # UPON EXIT: # N-REG CONTAINS THE STATUS OF THE 16 2007 70 126 08 LIS 0 2008 C7 127 AS TO ADD IF SR7=D, THEN GO DO ADD. 2008 C7 127 AS TO ADD IF SR7=D, THEN GO DO ADD. 2009 B4 B 122 02 ADD IF SR7=D, THEN GO DO ADD. 2009 B7 131 INC 2009 B7 132 INC 2009 B7 132 INC 2009 B7 133 LR J,M 2009 B7 133 LR J,M 2009 B8 133 LR J,M 2009 B9 134 LR A,1 2009 B9 135 COM 2009 B9 137 LR G,A COMPLEMENT FOR SUBTRACT- 2009 B9 138 LR J,M 2009 B9 139 LR G,A 2009 B9 139 LR A,1 2009 B9 139 LR A,1 2009 B9 139 LR A,1 2009 B9 137 LNC 2009 B9 139 LR A,1 2009 B9 139 LR A,2 2009 B9 140 LR B,2 2009 B9 140 LR B,2 2009 B9 140 BB LR BB			* DOUBLE PRECISION BINARY ADD (16 BIT) OR	
# UPON.ENTRY! # IF SR7 = O ADD, OTHERWISE SUBTRACT. # AUGEND = SCRATCH REGS O AND 1(1-MSB). # ADDEND.= SCRATCH REGS 2 AND 3(3-MSB). # (THESE DOUBLE REGISTERS ARE TREATED AS # 16 BIT SIGNED NUMBERS WITH BIT 7 OF # REGS 1 AND 3 BEING THE SIGN BIT) # (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). # UPON EXIT: # UPON EXIT: # WAREG CONTAINS THE STATUS OF THE 16 2007 70 126 DA LIS 0 2006 C7 127 AS 7 2009 B4 B 128 B2 ADD IF SR7=0, THEN GO DO ADD. 2006 C7 127 BA S 7 2006 LIS 130 COM 2006 LIS 131 INC 2006 S0 132 LR A+0 2007 TIS 133 LR J+H 2008 LIS 135 COM 2019 LIS 130 LR J+H 2019 LIS 131 LINC 2011 LIS 135 COM 2011 LIS 135 COM 2012 TD 136 LR M+J 2015 LIS 139 ADD LR A+1 GET LISS OF AUGEND.	### UPON ENTRY! ***IF SRT = O ADD, OTHERWISE SUBTRACT.** ***ADDEND.= SCRATCH REGS O AND 1(1-MSB).** ***ADDEND.= SCRATCH REGS 2 AND 3(3-MSB).** ***(THESE DOUBLE REGISTERS-ARE TREATED-AS** ***I6 BIT-SIGNED NUMBERS-WITH-BIT-70 OF** ***REGS 1 AND 3 BEING THE SIGN BIT) ***(IF SUBTRACT, THEN (R2,R3)-(R0,R1)).** ***UPON EXIT: ***UPON EXIT: ***********************************	### UPON.ENTRY! ###################################	and all the second sections of the second section of the second section of the second second second section of		* SUBTRACT SUBROUTINE.	Disputação de Cristia do Composição do Composição do Composição do Composição de Compo
* AUGEND = SCRATCH REGS O AND 1(1-MSB). * AUGEND = SCRATCH REGS O AND 3(3-MSB). * ADDEND = SCRATCH REGS 2 AND 3(3-MSB). * (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * UPON EXIT: * WARRE CONTAINS THE STATUS OF THE 16 * BIT ADD. 2005 C7 277 AS 7 2005 C7 127 AS 7 2006 C9 4 B 128 D2 ADD IF SR7=0, THEN GO DD ADD. 2006 C9 129 LR AyO 2006 C9 120 LR AyO 2006 C9 121 INC 2007 C0 132 LR OYA COMPLEMENT FOR SUBTRACT. 2007 T0 134 LR AyO 2007 T0 135 COM 2007 T0 139 LR AYO 2008 T1 130 COM 2008 T1 130 COM 2008 T1 130 COM 2009 T1 130 T1 130 COM 2009 T1 130 COM 2009 T1 130 T1 130 COM 2009 T1 130 COM 2009 T1	# AUGEND = SCRATCH REGS 0 AND 1(1 MSB). # ADDEND = SCRATCH REGS 2 AND 3(3 MSB). # (THESE DOUBLE REGISTERS ARE TREATED AS # 16 BIT SIGNED NUMBERS WITH BIT 7 OF # REGS 1 AND 3 BEING THE SIGN BIT) # (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). # UPON EXIT: # WARE CONTAINS THE STATUS OF THE 16 # ADDEND TO 126 DBA LIS 0 20D7 70 126 DBA LIS 0 20D8 C7 127 AS 7 7 20D9 04 B 128 B2 ADD IF SR7=0, THEN GO DD ADD. 20D6 C7 127 AS 7 7 20D7 18 130 CDM 20D6 19 130 CDM 20D7 19 10 CM 20D7 19 CM 20	* IF SRT = 0 ADD, OTHERWISE SUBTRACT. * AUGEND = SCRATCH REGS 0 AND 1(1 MSB). * ADDEND,= SCRATCH REGS 2 AND 3(3 MSB). * (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * UPON EXIT: * HAREG CONTAINS THE STATUS OF THE 16 * BIT ADD. 2007 70 126 DBA LIS 0 2006 C7 127 AS 7 2009 B B 128 B 2 ADD IF SR7=0, THEN GO DO ADD. 2006 C7 127 AS 7 2007 B 30 CON 2006 C9 129 LR A,0 2007 C9 B 130 CON 2006 LB 130 CON 2006 LB 130 CON 2007 LB 131 INC 2007 LB 131 INC 2007 LB 131 INC 2008 C9 1	وهمو مدافق المستواري والأرابي		* UPON ENTRY:	
* AUGEND = SCRATCH REGS 0 AND 1(1-MSB). * ADDEND.= SCRATCH REGS 2 AND 3(3 MSB). * (THESE.DOUBLE REGISTERS-ARE-TREATED-AS * 16 BIT-SIGNED NUMBERS WITH-BIT-7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * UPON EXIT: * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. * BIT ADD. 2005 C7 127 AS 7 2006 C7 127 AS 7 2006 C9 40 129 LR A,O 2006 C9 18 130 COM 2007 T0 TO	* AUGEND = SCRATCH REGS 0 AND 1(1 MSB). * ADDEND. = SCRATCH REGS 2 AND 3(3 MSB). ** (THESE DOUBLE REGISTERS ARE TREATED AS ** 16 BIT -SIGNED NUMBERS WITH BIT 7 OF ** REGS 1 AND 3 BEING THE SIGN BIT) ** UPON EXIT: ** UPON EXIT: ** UPON EXIT: ** HARROG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 20D7 70 126 DBA LIS 0 20D6 C7 127 A S 7 2009 B4 B 128 B2 ADD 1F SR7=0, THEN GD DD ADD. 20D6 17 L29 LR A,0 20D7 18 130 COM 20DC 18 130 COM 20DC 1F 131 INC 20DC 1F 131 INC 20DC 1F 131 INC 20DC 1F 133 LR J,W 20DC 41 134 LR A,1 20E1 18 135 COM 20E2 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 20E3 19 137 LNK 20E4 51 138 LR J,W 20E5 40 139 ADD LR A,0 GET LSB DF AUGEND. 20E6 C2 140 AS 2 ADD LSB DF AUGEND. 20E7 52 141 LR 2,4 A SAVE PRATIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET -STATUS AND OR IN ALL-BITS	* AUGEND = SCRATCH REGS 0 AND 1(1 MSB) =				
* ADDEND. = SCRATCH REGS 2 AND 3(3 MSB). * (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * SUM OR DIFF IS CONTAINED IN R2,R3. * WAREG CONTAINS THE STATUS OF THE 16 * BIT ADD. 2007 70 126 0BA LIS 0 2008 C7 127 AS 7 2009 B4 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2006 C7 127 AS 7 2006 40 129 LR A.0 2006 40 129 LR A.0 2006 130 COM 2006 150 132 LR J.W 2007 151 132 LR J.W 2007 152 LR J.W 2007 153 LR J.W 2007 154 LR A.1 2008 155 COM 2009 155 LSB OF AUGEND. 2009 156 LSB OF AUGEND. 2009 157 LNK LR A.0 2009 158 LSB OF AUGEND.	* ADDEND. = SCRATCH REGS 2 AND 3(3 MSB). * (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * UPON EXIT: * * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. 2007 70 126 DBA LIS 0 2008 C7 127 AS 7 2009 84 B 128 BZ ADD IF SR7=0, THEN GO DD ADD. 2006 18 130 CDM 2006 18 130 CDM 2006 1F 131 INC 2006 50 132 LR 0,A COMPLEMENT FOR SUBTRACT. 2007 18 133 LR J,W 2008 41 134 LR A,1 2011 18 135 COM 2020 19 137 LNK 2020 19 137 LNK 2020 19 137 LNK 2020 19 139 ADD LR A,0 GET LSB OF AUGEND. 2020 C2 140 AS 2 ADD LSB OF AUGEND. 2020 C2 141 LR 2,A SAY AS AND OR IN ALL-BITS	** ADDEND.= SCRATCH REGS 2 AND 3(3 MSB). ** (THESE DOUBLE REGISTERS ARE TREATED AS ** 16 BIT -SIGNED NUMBERS WITH BIT 7 OF ** REGS 1 AND 3 BEING THE SIGN BIT) ** (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). ** UPON EXIT: ** SUM OR DIFF IS CONTAINED IN R2,R3. ** H-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 20D7 70 126 DBA LIS 0 20D6 C7 127 AS 7 2009 84 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2000 C18 30 CDM 2000 LIP 131 INC 2000 IF 131 INC 2000 IF 131 INC 2000 IF 133 LR J,M 2001 IB 134 LR A,1 2001 IB 135 COM 2002 IB 136 LR W,J 2005 VI 137 LR N,C 2006 VI 138 LR J,M 2007 IB 139 LD LR A,0 2008 CI 130 LR N,L 2009 CI 150 LS DF ADDEND. 2009 CI 150 LS DF ADDEND.				
* (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * SUM OR DIFF IS CONTAINED IN R2,R3. * H-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. 20D7 70 126 DBA LIS 0 20D8 C7 127 AS 7 2C09 B4 B 128 B2 ADD IF SR7=0, THEN GO DD ADD. 20D8 C0 129 LR A,0 20D6 40 129 LR A,0 20D6 18 130 COM 20D6 18 130 COM 20D6 18 130 LR A,0 20D7 18 131 INC 20D7 18 132 LR O,A COMPLEMENT FOR SUBTRACT. 20DF 1E 133 LR J,W 20DF 1E 135 COM 20DF 1B 136 LR W,J 20DF 1D 136 LR W,J 20DF 1D 136 LR W,J 20DF 1D 137 LNK 20DF 1D 138 LR 1,A 20DF 1D 139 ADD LR 1,A 20DF 1B 12B 12B 12B 12B 12B 12B 12B 12B 12B	** (THESE DOUBLE REGISTERS ARE TREATED AS ** 16 BIT SIGNED NUMBERS WITH BIT 7 OF ** REGS 1 AND 3 BEING THE SIGN BIT) ** UPON EXIT: ** UPON EXIT: ** SUM OR DIFF IS CONTAINED IN R2,R3. ** H-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 2005 C7 127 AS 7 2006 C7 127 AS 7 2006 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2006 LB 130 COM 2006 IB 130 COM 2006 IF 131 INC 2006 IF 131 INC 2007 50 132 LR 0,A COMPLEMENT FOR SUBTRACT. 2007 18 133 LR J+W 2017 18 133 LR J+W 2018 18 135 COM 2019 19 137 LNK 2019 18 135 COM 2019 19 137 LNK 2019 19 137 LNK 2019 19 137 LNK 2019 19 137 LNK 2019 19 139 ADD LR A,O GET LSB OF AUGEND. 2019 C 2 140 AS 2 ADD LS OF ADDEND. 2019 11 LR 2,A SAYE-PARTIAL SUM. 2019 11 LR 2,A SAYE-PARTIAL SUM. 2019 11 LR 2,A SAYE-PARTIAL SUM.	* (THESE DOUBLE REGISTERS ARE TREATED AS * 16 BIT SIGNED NUMBERS WITH BIT 7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)).* * UPON EXIT: ** UPON EXIT: ** SUM OR DIFF IS CONTAINED IN R2,R3.* * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD.* 2007 70 126 DBA LIS 0 2008 C7 127 AS 7 2009 B4 B 128 BZ ADD IF SR7=0, THEN GO DD ADD. 2006 18 130 CDM 2006 1F 131 INC 2006 1F 131 INC 2006 50 132 LR 0,A COMPLEMENT FOR SUBTRACT. 2017 18 133 LR 1,A 2011 18 135 COM 2017 10 136 LR W,J 2018 13 COM 2019 117 LNK 2020 11 13 SE LR A,1 2041 134 LR A,1 2051 13 SE LR N,A 2052 40 139 ADD LR A,0 GET LSB DF AUGEND. 2056 C2 140 AS 2 ADD LSB DF AUGEND. 2057 12 LR 2,4 SAY EARLIAL SUM. 2058 19 137 LNK 2059 40 139 ADD LR A,0 GET LSB DF AUGEND. 2056 C2 140 AS 2 ADD LSB DF AUGEND. 2057 12 LR 2,4 SAYE PARTIAL SUM. 2058 40 139 ADD LR A,0 GET LSB DF AUGEND. 2059 52 141 LR 2,A SAYE PARTIAL SUM. 2059 40 143 LR A,9 GET STATUS AND OR IN ALL—BITS 2058 49 143 LR A,9 GET STATUS AND OR IN ALL—BITS 2058 49 144 DI H*18* BUT ZERO. 2059 58 145 SAYE IN SRB FOR CALC-OF-FINAL.			· · · · · · · · · · · · · · · · · · ·	
* 16 BIT-SIGNED NUMBERS-WITH-BIT-7 OF * REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT:	* REGS 1 AND 3 BEING THE SIGN BIT) ** REGS 1 AND 3 BEING THE SIGN BIT) ** UPON EXIT: ** UPON EXIT: ** SUM DR DIFF IS-CONTAINED IN-R2,R3. ** H-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 20D7 70 126 DBA LIS 0 20D8 C7 127 AS 7 20D9 04 B 128 DZ ADD IF SR7=0, THEN GO DO ADD. 20D6 40 129 LR A40 20D6 40 129 LR A40 20D6 130 COM 20D6 130 COM 20D6 15 130 COM 20D6 15 130 COM 20D6 15 130 COM 20D6 16 130 COM 20D6 17 121 INC 20D7 18 131 SIGN COM 20D8 130 COM 20D8 140 COM 20D8 150 COM 20D8 151 COM	** TEGS 1 AND 3 BEING THE SIGN BIT) ** REGS 1 AND 3 BEING THE SIGN BIT) ** UPON EXIT: ** UPON EXIT: ** PAREC CONTAINS THE STATUS OF THE 16 ** BIT ADD. 2007 70 126 0BA LIS 0 2008 C7 127 AS 7 2009 B B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2006 LB 130 CDM 2006 LB 130 CDM 2006 LB 130 CDM 2006 LB 130 CDM 2006 LF 131 INC 2006 LF 131 INC 2006 LF 131 INC 2006 LF 132 LR 0,A COMPLEMENT FOR SUBTRACT. 2007 LB 133 LR J,N 2008 LB 135 CDM 2009 LB 135 CDM 2009 LB 130 LR A,1 2011 LB 135 CDM 2012 LB 135 CDM 2013 LR A,1 2011 LB 135 CDM 2014 LB A,1 2015 LB 135 CDM 2017 LD 136 LR W,J 2018 SI 139 ADD LR A,0 GET LSB OF AUGEND. 2019 C2 140 AS 2 ADD LSB OF ADDEND. 2019 C2 140 LR 2,A SAVE-PARTIAL SUM- 2019 LB 142 LR J,N 2019 LB 144 LR A,9 GET STATUS-AND-OR-IN-ALL-BITS 2019 LB 144 OI H1B* BUT ZERO.			• •	
* REGS 1 AND 3 BEING THE SIGN BIT) * UPON EXIT:	* REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN {R2,R3}-{R0,R1}). * UPON EXIT: * SUM OR DIFF IS-CONTAINED IN-R2,R3. * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. 20D7 70 126 DBA LIS 0 20D8 C7 127 AS 7 2009 84 B 128 B2 ADD IF SR7=0, THEN GO DO ADD. 20D6 18 130 COM 20DC 18 130 COM 20DC 18 130 COM 20DC 1F 131 INC 20CC 50 132 LR 0,A COMPLEMENT FOR SUBTRACT. 20CF 16 133 LR J,H 20E0 41 134 LR A,1 20E1 18 135 COM 20E2 10 136 LR W,J 20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,0 GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E6 C2 141 LR -2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E8 1E 142 LR J,W 20E9 49 49 LR A,9 GET STATUS—AND—OR—IN—ALL—BITS	* REGS 1 AND 3 BEING THE SIGN BIT) * (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT: * SUM OR DIFF IS-CONTAINED IN-R2,R3. * H-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. 20D7 70 126 0BA LIS 0 2006 C7 127 AS 7 2009 8 B 128 02 ADD IF SR7=0, THEN GO DO ADD. 2006 40 129 LR A40 2006 18 130 COM 2006 18 130 COM 2006 18 130 COM 2006 1F 131 INC 2007 18 131 SINC 2008 19 132 LR O4A COMPLEMENT FOR SUBTRACT. 2017 18 133 LR J+W 2018 18 135 COM 2019 18 135 LR M+J 2019 18 135 LR M+J 2019 18 135 LR M+J 2019 18 135 COM 2019 19 137 LNK 2019 19 139 ADD LR A40 GET LSB OF AUGEND. 2019 2019 19 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET LSB OF AUGEND. 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS 2019 19 ADD LR A40 GET STATUS AND OR IN ALL-BITS				
* (IF SUBTRACT, THEN (R2,R3)-(R0,R1)). * UPON EXIT:	* (IF SUBTRACT, THEN {R2,R3}-{R0,R1}}. ** UPON EXIT:	# UPON EXIT: # UPON EXIT: # UPON EXIT: # W-REG CONTAINS THE STATUS OF THE 16 # BIT ADD. 20D7 70 126 0BA LIS 0 20D8 C7 127 AS 7 20D9 84 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 20D6 40 129 LR A,0 20D6 18 130 CDM 20D6 18 130 CDM 20D6 1F 121 INC 20D6 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 20LF 1E 123 LR J,W 20E0 41 134 LR A,1 20E0 41 135 CDM 20E1 18 135 CDM 20E2 1D 136 LR W,J 20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,0 GET LSB OF AUGEND. 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,0 GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR -2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS-AND-OR-IN-ALL-BITS 20E4 22 1B 144 OI H'11B BUT ZERO.			·	
** UPON EXIT: ** SUM OR DIFF IS-CONTAINED IN R2,R3.* ** W-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD.* 20D5	*** UPON EXIT: ***********************************	** UPON EXIT: ** SUM OR DIFF IS-CONTAINED IN R2,R3.* ** H=REG CONTAINS THE STATUS OF THE 16 ** BIT ADDO- 2005 C7 127 AS 7 2009 84 B 128 BZ ADD IF SR7=0, THEN GQ DD ADD.* 2006 L8 130 COM 2006 18 130 COM 2006 18 130 COM 2006 1F 131 INC 2006 50 132 LR A,0 2006 50 132 LR O,A COMPLEMENT FOR SUBTRACT.* 2007 18 123 LR J,W 2011 18 135 COM 2026 19 134 LR A,1 2021 18 135 COM 2026 10 136 LR W,J 2027 10 136 LR W,J 2028 19 137 LNK 2028 19 137 LNK 2029 40 139 ADD LR - A,0 GET LSB OF AUGEND.* 2026 10 139 ADD LR - A,0 GET LSB OF AUGEND.* 2026 11 LR - A,0 GET LSB OF ADDEND.* 2026 2026 12 LR J,W 2027 52 141 LR - A,0 GET LSB OF ADDEND.* 2028 12 LR J,W 2029 49 143 LR - A,0 GET STATUS AND OR IN ALL—BITS— 2029 49 143 LR - A,9 GET - STATUS AND OR IN ALL—BITS— 2029 49 143 LR - A,9 GET - STATUS AND OR IN ALL—BITS— 2020 2021 B 144 OI H'11B BUT ZERO.*				
** SUM OR DIFF IS-CONTAINED IN R2,R3. ** W-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 20D5 70 126 DBA LIS O 2006 C7 127 AS 7 2C09 84 B 128 BZ ADD IF SR7=0, THEN GO DD ADD. 20D6 40 129 LR A,O 20D6 18 130 CDM 20D6 18 130 CDM 20D6 1F 131 INC. 2C0E 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 20LF 1E 133 LR J,W 20LF 1E 133 LR J,W 20LF 1E 135 CDM 20LF 1E 135 CDM 20LF 1E 135 CDM 20LF 1E 135 CDM 20LF 1B 136 LR W,J 20LF 1B 136 LR W,J 20LF 1B 137 LNK 20LF 1D 136 LR W,J 20LF 1D 136 LR W,J 20LF 51 138 LR 1,A	** SUM UR DIFF IS-CONTAINED IN-R2,R3.* ** W-REG CONTAINS THE STATUS OF THE 16	** SUM OR DIFF IS-CONTAINED IN R2,R3. ** W-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD. 20D7 70			* (IF SUBTRACT, THEN (R2,R3)-(R0,R1)).	
# H-REG CONTAINS THE STATUS OF THE 16 # BIT ADD. 20D7 70	* W-REG CONTAINS THE STATUS OF THE 16 ** BIT ADD.** 2005	* W-REG CONTAINS THE STATUS OF THE 16	•			
2009 84 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2006 40 129 LR A,0 2007 18 . 130 CDM 2008 1F 131 INC 2008 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 2008 1E 133 LR J,W 2009 41 134 LR A,1 2009 41 135 COM 2009 18 . 135 COM 2009 2009 10 136 LR W,J 2009 10 136 LR W,J 2009 10 137 LNK 2009 51 138 LR 1,A 2009 50 ADD LR A,0 GET LSB OF AUGEND.	2CD9 84 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2ODE 40 129 LR A,0 2ODE 18 130 COM 2ODE 1F 121 INC 2ODE 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 2ODE 1E 133 LR J,W 2ODE 41 134 LR A,1 2ODE 18 135 2ODE 10 136 LR W,J 2ODE 10 136 LR W,J 2ODE 19 137 2ODE 51 138 LR 1,A 2ODE 51 138 LR 1,A 2ODE 52 140 AS 2 ADD LSB OF AUGEND. 2ODE 6 C2 140 AS 2 ADD LSB OF ADDEND. 2ODE 7 52 141 LR 2,A SAVE PARTIAL SUM. 2ODE 1E 142 LR J,W 2ODE 1F 143 LR A,9 GET STATUS AND OR IN ALL BITS	2CD9 84 B 128 BZ ADD IF SR7=0, THEN GO DO ADD. 2ODE 40 129 LR A,0 2ODE 18 130 CDM 2ODE 1F 131 INC 2CDE 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 2OE 1E 133 LR J,W 2OE 41 134 LR A,1 2OE 18 135 COM 2OE 2 1D 136 LR W,J 2OE 3 19 137 LNK 2OE 4 51 138 LR 1,A 2OE 4 51 138 LR 1,A 2OE 5 40 139 ADD LR A,0 GET LSB OF AUGEND. 2OE 6 C2 140 AS 2 ADD LSB OF ADDEND. 2OE 7 52 141 LR 2,A SAVE PARTIAL SUM. 2OE 8 1E 142 LR J,W 2OE 9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS 2OE 9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS 2OE 5 5			* UPON EXIT:SUM OR DIFF IS-CONTAINED IN R2,R3.	
20DC 18	200C 18	200C 1F 131 INC 200E 50 132 LR 0,A COMPLEMENT FOR SUBTRACT. 200F 1E 133 LR J,W 20E0 41 134 LR A,1 20E1 18 135 COM 20E2 1D 136 LR W,J 20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,0 GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E6 C2 141 LR 2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS 20E6 58 144 OI H*1B* BUT ZERO.	2007 70	126	-* UPON EXIT: *	
2CDE 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 2CDF 1E 123 LR J,W 2CDE 41 134 LR A,1 2CDE 1E 135 COM 2CDE 1B 136 LR W,J 2CDE 1D 136 LR W,J 2CDE 1D 137 LNK 2CDE 51 138 LR 1,A 2CDE 50 40 139 ADD LR A,O GET LSB OF AUGEND.	2CDE 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 2CDF 1E 123 LR J,W 2CDE 41 134 LR A,1 2CDE 1 18 135 COM 2CDE 1D 136 LR W,J 2CDE 1D 136 LR W,J 2CDE 1 19 137 LNK 2CDE 51 138 LR 1,A 2CDE 51 138 LR 1,A 2CDE 6 C2 140 AS 2 ADD LSB OF AUGEND. 2CDE 6 C2 140 AS 2 ADD LSB OF ADDEND. 2CDE 7 52 141 LR 2,A SAVE PARTIAL SUM. 2CDE 1E 142 LR J,W 2CDE 49 143 LR A,9 GET STATUS AND OR IN ALL BITS	2CDE 50 132 LR O,A COMPLEMENT FOR SUBTRACT. 2CDF 1E 123 LR J,W 2CDE 41 134 LR A,1 2CDE 18 135 COM 2CDE 1D 136 LR W,J 2CDE 1D 136 LR W,J 2CDE 51 138 LR 1,A 2CDE 51 138 LR 1,A 2CDE 540 139 ADD LR A,O GET LSB OF AUGEND. 2CDE 6 C2 140 AS 2 ADD LSB OF ADDEND. 2CDE 7 52 141 LR 2,A SAVE PARTIAL SUM. 2CDE 142 LR J,W 2CDE 143 LR A,9 GET STATUS AND OR IN ALL BITS 2CDE 144 OI H*1B* BUT ZERO.	20D7 70 20D8 C7	126 . 127	-* UPON EXIT: *	
20E0 41 134 LR A,1 20E1 18 135 COM	20EU 41 134 LR A,1 20E1 18 135 COM 20E2 1D 136 LR W,J 20E3 19 157 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,0 GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR 2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL-BITS	20E0 41 134 LR A,1 20E1 18 135 COM 20E2 1D 136 LR W,J 20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,0 GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR 2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN-ALL-BITS 20EA 22 1B 144 OI H*1B* BUT ZERO. 20EC 58 145 LR S,A SAVE IN SRB FOR CALC-OF-FINAL.	20D7 70 20D8 C7 20D9 84 B 20D5 40 20DC 18	126 - 127 - 128 129 130	-* UPON EXIT: *	
20E2 1D 136 LR W,J 20E319	20E2 1D 136 LR W,J 20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,O GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR 2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL-BITS	20E2 1D 136 LR W,J 20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,O GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR 2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS 20E4 22 1B 144 DI H*1B* BUT ZERO. 20E6 58 145 LR 8,A SAVE IN SRB FOR CALC OF FINAL.	20D7 70 20D8 C7 2009 84 B 20D5 40 20DC 18 20DC 1F 2CDE 50	126 127 128 	* UPON EXIT: * SUM OR DIFF IS CONTAINED IN R2,R3. * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. DBA LIS O AS 7 BZ ADD IF SR7=0, THEN GO DO ADD. LR A,O COM INC LR O,A COMPLEMENT FOR SUBTRACT.	
20E3 19 137 LNK 20E4 51 138 LR 1,A GET LSB OF AUGEND. 20E5 40 139 ADD LR - A,O GET LSB OF AUGEND.	20E3	20E3 19 137 LNK 20E4 51 138 LR 1,A 20E5 40 139 ADD LR A,O GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR 2,A SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS 20EA 22 1B 144 OI H*1B* BUT ZERO. 20EC 58 145 LR 8,A SAVE IN SRB FOR CALC OF FINAL.	20D7 70 20D8 C7 2609 84 B 20D6 40 20DC 18 26GC 1F 26DE 50 20DF 1E	126 127 128 	-* UPON EXIT:	
20E5 40	20E5 40 139 ADD LR - A,O - GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR 2,A - SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR A,9 GET STATUS AND OR IN ALL BITS	20E5 40 139 ADD LR - A,O - GET LSB OF AUGEND. 20E6 C2 140 AS 2 ADD LSB OF ADDEND. 20E7 52 141 LR - 2,A - SAVE PARTIAL SUM. 20E8 1E 142 LR J,W 20E9 49 143 LR - A,9 GET STATUS AND OR IN ALL BITS 20EA 22 1B 144 DI H*1B* BUT ZERO. 20EC 58 145 LR - 8,A - SAVE IN SRB FOR CALC OF FINAL.	20D7 70 20D8 C7 26O9 84 B 20D6 40 20DC 18 26GC 1F 2CDE 50 20CF 1E 20E0 41 20E1 18	126 	-* UPON EXIT:	
	20E7 52 141 LR 2, A SAVE PARTIAL SUM. 20E8 1E 142 LR J, W 20E9 49 143 LR A, 9 GET STATUS AND OR IN ALL BITS	20E7 52 141 LR 2, A SAVE PARTIAL SUM. 20E8 1E 142 LR J, W 20E9 49 143 LR A, 9 GET STATUS AND OR IN ALL BITS 20EA 22 1B 144 DI H*1B* BUT ZERO. 20EC 58 145 LR 8, A SAVE IN SRB FOR CALC OF FINAL.	20D7 70 20D8 C7 2CD9 84 B 2ODE 40	126 -127 -128 	* UPON EXIT: * SUM OR DIFF IS-CONTAINED IN R2,R3. * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. DBA LIS O AS 7 BZ ADD IF SR7=0, THEN GO DO ADD. LR A,O CDM INC LR O,A COMPLEMENT FOR SUBTRACT. LR J,W LR A,1 COM LR W,J LNK	
20E7 52 141 LR 2, A SAVE PARTIAL SUM.	20E9 49 143 LR A,9 GET STATUS AND OR IN-ALL-BITS	2CE9 49 143 LR A,9 GET-STATUS-AND-OR-IN-ALL-BITS 2CEA 22 IB 144 DI H*1B* BUT ZERO. 2CEC 58 145 LR 8,A SAVE IN SRB FOR CALC-OF-FINAL.	20D7 70 20D8 C7 20D9 84 B 20DE 40 20DC 18 20GC 1F 20DE 50 20DF 1E 20EU 41 20E1 18 20E2 1D 20E3 19 20E4 51 20E5 40	126 127 128 129 130 131 132 133 134 135 136 137 138	* UPON EXIT: * SUM OR DIFF IS-CONTAINED IN R2,R3. * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. DBA LIS O AS 7 BZ ADD IF SR7=0, THEN GO DO ADD. LR A,O COM INC LR O,A COMPLEMENT FOR SUBTRACT. LR J,W LR A,1 COM LR W,J LNK LR I,A ADD LR A,O GET LSB OF AUGEND.	
TOTAL CONTRACTOR AND OR THE ALL PLACE		20EA 22 1B 144 DI H*1B* BUT ZERO. 20EC 58 145 LR -8,A -SAVE IN SRB FOR CALC-OF-FINAL.	20D7 70 20D8 C7 20D9 84 B 20DE 40 20DC 18 20DC 1F 20DE 50 20DF 1E 20E0 41 20E1 18 20E2 1D 20E3 19 20E4 51 20E5 40 20E6 C2 20E7 52	126 127 128 	* UPON EXIT: * SUM OR DIFF IS-CONTAINED IN R2,R3. * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. DBA LIS O AS 7 BZ ADD IF SR7=0, THEN GO DO ADD. LR A,O COM INC LR O,A COMPLEMENT FOR SUBTRACT. LR J,W LR A,1 COM LR W,J LNK LR 1,A ADD LR - A,O GET LSB OF AUGEND. AS 2 ADD LSB OF ADDEND. LR - 2,A SAVE PARTIAL SUM.	
	CAUCITY COD FOR CALCINATION		20D7 70 20D8 C7 20D9 84 B 20D5 40 20DC 18 20DC 1F 20DE 50 20UF 1E 20E0 41 20E1 18 20E2 1D 20E3 19 20E4 51 20E5 40 20E6 C2 20E7 52 20E8 1E	126 127 128 129 130 131 132 133 134 135 136 137 138 139 140	-* UPON EXIT:	
20EA 22 IB 144 OI H*1B* BUT ZERO.		20ED 1D 146 LR W,J GET DRIG STATUS BACK IN W-REG. 20EE 41 LR A,1 GET-2ND-BYTE-OF-AUGEND.	20D7 70 20D8 C7 2609 84 B 20D6 40 20DC 18 26DE 50 20DF 1E 20E0 41 20E1 18 20E2 1D 20E3 19 20E4 51 20E5 40 20F6 C2 20F6 C2 20E7 52 20E8 1E 20E9 49 20EA 22 IB	126 -127 128 -129 130 -131 132 123 134 -135 -136 -137 -138 139 140 -141 -142 -143 -144	-*	
20E7 52	2CE9 49 143 LR A,9 GET STATUS AND OR IN-ALL-BITS	2CE9 49 143 LR A,9 GET STATUS AND OR IN-ALL-BITS 2CEA 22 1B 144 DI H*1B* BUT ZERO. 2CEC 58 145 LR -8,A — SAVE IN SRB FOR CALC OF FINAL.	20D7 70 20D8 C7 20D9 84 B 20D6 40 20DC 18 20DC 1F 20DE 50	126 127 128 	* UPON EXIT: * SUM OR DIFF IS CONTAINED IN R2,R3. * W-REG CONTAINS THE STATUS OF THE 16 * BIT ADD. DBA LIS O AS 7 BZ ADD IF SR7=0, THEN GO DO ADD. LR A,O COM INC LR O,A COMPLEMENT FOR SUBTRACT.	

	LOC .	- OBJECT CODE	STMT	SUIBCI	# 67170M	ENT THE STREET STREET STREET, STREET STREET, S		FBA VERSION	+C 1/14/75
	20EF			300VCC	STATEME	A IN Contraction to the second contraction of the second contraction o			PAGE -5-
• • •	20EF	19 /	148	LN	₁K	ADD 1 IF CARRY FROM PREV ADD.			
	20F0.	It	149	LR	J.W	SAVE STATUS, MAY BE OV OR CARRY. ADD LSB OF ADDEND. SAVE IN REG 1.		I department on continuous de tito con- interpretational control de through part top a le consideration	nia i makan akaranjan a kumia impirali.
	20F1	62	150	AS	7. • 3 •	ADD LSB OF ADDEND.	****		
	20F3	49	151	LR	3,A	SAVE IN REG 1.	1		the effect rate is represented to the control of th
	20F4	57	175-		(A , Y	MUVE STATUS SAVED FROM I TNK			
			153	LR	7,A	ADD TO SR 7.			-
	20F5	1E	154	LR	, J,W	A STATE OF THE PARTY OF THE PAR	-		
	2010	- 7	155	1.0) A O	CCT CTITUE Manie			
	20F7 .	F8	156	NS	8	AND IN ZERO STATUS FROM		· · · · · · · · · · · · · · · · · · ·	· · ·
			,	LR	8 , A	FIRST ADD.			
	20F9 - 20FA	59	158	LR		and the same of th			
		48	159	LR	9.4	MOVE STATUS CAUCO FOOM LT.			
	20FC	10	160-	LR	A • 8	BACK TO W-REG AND IN		<u></u>	•
-		92 4	101	LK	Wall	IN AND CAPPY DITC TO CTALLA			
	20FF	22 2	102	BNr	C DBA1-	STATUS.			
	2101_		.163		2		:		
	2102	98 3		LK-	W+J				
			165	DBA1 BNO	J DBAX				
	2106	59	167	70 I U I D	8				· ·
			201	DBAX LR	9•A	MOVE FINAL STATUS TO U.DES			
	2108	10		LR POP	W, J				
			107		P	RETURN.			
ω .		to a man the system of control and the system of the syste			-			anniana in any or disambanana and a single of the same	
			-						
									
		A Proposition of the second	*** ****				•		
						The second secon		production of the second decision of the second of the sec	the water than the same of the
***********	:	· - 							
		•							name a company of the same and
						**			
	* * * * *	The second state of the second second				and the state of t			
•••••••••••••••••••••••••••••••••••••••		condition and a partie of the first distribution and annual section of		•			<u>:</u>	•	
	-								
~ · · • · · · · · · · · · · · · · · · ·	****								
								•	
									
								Programme and the second	
-									
								· · · · · · · · · · · · · · · · · · ·	

BINARY MULTIPLY SUBROUTINE

Purpose

This subroutine performs a binary multiplication of two 8-bit numbers resulting in a 16-bit product. The multiplication is accomplished by testing bit positions of the multiplier and adding the corresponding value to a partial product (when a bit is set) until all of the bits have been tested.

Calling Sequence

SR1 Contains the multiplier

SR2 Contains the multiplicand

PI BMPY (Calls subroutine to perform the multiplication)

Upon Exit

The product is contained in SR7, SR6, with bit 7 of SR7 being the most significant bit of the 16-bit product.

Operation Performed


SR1 X SR2 -> (SR7, SR6)

Registers Used

ACC, J, W, SR1 - SR2, SR5 - SR7

Calls to Other Subroutines

None



DOUBLE PRECISION BINARY DIVIDE SUBROUTINE

Purpose

This subroutine performs the binary division of a 16-bit unsigned value by another 16-bit unsigned value, and returns with a 16-bit unsigned quotient. The division is performed by repetitively subtracting the divisor from the dividend until a "Carry" is not detected.

Calling Sequence

SR1,-SR0 Contain the divisor (bit 7 of SR1 is most significant bit)

SR3, SR2 Contain the dividend (bit 7 of SR3 is most significant bit)

PI BVD (Calls subroutine to perform the division)

Upon Exit

The quotient is contained in SR6, SR5, with bit 7 of SR6 being the most significant bit of the 16-bit quotient.

Operation Performed


 $(SR3, SR2) \div (SR1, SR0) \longrightarrow (SR6, SR5)$

Registers Used

ACC, K, W, SRO - SR3, SR5 - SR7

<u>Calls</u> to Other Subroutines

DBA is called to perform the double precision subtraction.



DECIMAL ADD/SUBTRACT SUBROUTINE

Abstract

This subroutine will perform a Floating Decimal ADD or SUBTRACT on two 14 Digit Signed Numbers.

Description

The two numbers are stored using one scratchpad location for every 2 BCD digits

The sign uses one half byte, scratchpad location. The exponent of the number uses

one scratchpad location. The following scratchpad locations are used in the

program example:

K REG	ISTER					_		. 1			1 1	1 1	1	n		. 1	1
Digit No.	Sign	Ò	1	2	3	4	5	6	7 .	.8	9	10	71	12	13	14	
Scratch Pad location	R2	27	R	26	R	25	R	2 4	R2	23	R	22	R2	.1	R2	20	
(Octal)																	

R27 Upper, Sign of Number "0" Positive "F" Negative

R27 Lower, overflow digit

R20 to R26 14 BCD digits, R26 upper - Most significant, R20 lower-Least Significant

The exponent of the number is stored in binary scratchpad location R60 (octal)

Binary "0" represent 10^{-1} Binary "1" represent 10^{0} Binary "2" represent 10^{1} Binary "3" represent 10^{2} etc...

A RE	GISTER									a 1		. 1	i i	. 1	1	. i
Digit No	Sign	0	1	2	3	4	5	6	7	8	9	10	. 11 .	12	13	14
Scratch Pad location (Octal)	R3	37	R	36	R	₹35	R3	34	R	33	R	32	R3	31	R3	30


R37 Upper, Sign of Number

R37 Lower, overflow digit

R30 to R36 14 BCD Digits

The exponent of the number is stored in binary in scratch pad location R61

The number in the K Register is Added to or Subtracted from the number in the A Register. The result is retained in the A Register.



			****** ADD	AUD , LISU	SUBTACT 6	SUBROUTINE *****
				LISL		SET ISAR
				LR	0	= 60
					A, I	LOAD K EXP. (ROO), INC ISA
				COM		GET 21S
				INC		COMPLEMENT
3 12			-	AS	S	SUB A(EX)-K(EX)
نا د				BZ	SIGN	EQUAL BRANCH
10		7		BM	RSAS	NEGATIVE BRANCH
		2		LR	K,P	
2	53			PI	and the second second	SAVE PC1
_					RSK	50 TO RIGHT SHIFT K(REG)
				LR	P • K	RETURN PC :
				LISU	- 6	SET ISAR
				LISL	O	=60
				LR	A+S	LOAD K(EX)
				INC		INC .K (EX)
				LR	S, A	
EB				5R		STORE K(EX)IN R60
			RSK		ĂDD	
			NO N	LISU	2	SET ISAR
				LISL	O	=20
			RSK1	LR	A,S	LOAD FROM R(XX)
				SR	4	SHIFT DIGIT RIGHT
				LR	I,A	STORE THE GLAND THE
				LR	A, D	STORE IN R(XX), INC ISAR
				SL		LOAD FROM R(XX)+1.LEC IS
					4	SHIFT DIGIT LEFT
				XS	S	COMBINE TWO DIGITS
F8				LR	I • A	STORE IN R(XX), INC ISAR
				BR7	RSK1	
FO				LI	H*FO*	CLEAR
				NS ·	S	K(0)
				LR	S,A	
				POP	5 y n	R27 LOWER
1			RSAS	LR	K • P	Cities
2	6F		,,,,,,	PI		SAVE PC1
					RSA	GO TO RIGHT SHIFT A(REG)
				LR	P, K	RETURN PCI
				LISU	6	SET ISAR
				LISL	1	=6 ₹
				LR	A & S	LOAD AND
				INC		INC A(EX)
			•	LR	S,A	CTORE THE ALL A
CF	~			BR	ADD	STORE IN KCI
			RSA			
			NO M	LISU	. 3	SET ISAR
			004	LISL	0	=30
			RSAI	LR	A , 5	RIGHT
•				SR	4	SHIFT
	•			LR	I,A	A REG.
				ĿŔ	A, D	
				SL	4	P30,36
						UNE
				XS	S	CIGIT
F8				LR	I • A	
				BR7	RSAT	
FO 🗀				LI	H*FU*	CLEAR
				NS	S	(O)
				LR	S,A	
				POP	₩7 M.	R37 LOWER
			SIGN		: 3	
				LISU	3	SET ISAR
			51 OIV			
-			31011	LISL	7	=37
~ 0			3101	LISL LI		=37
÷0			31011	LISL	7	

OBJECT CODE	SOURCE	STATEMEN	I T	
		хS	S	COMPARE WITH K(SIGN) R27
EC		BNZ	SUB	SIGNS DIFFERENT BRANCH
94 23		LISL	0	SIGNS EQUAL ADD
1. 6. 6 .6.	ADD1	LISU	2	
62	ADDI	LISO	H•66•	BEGIN DECIMAL ADD
20 66		AS	S	ADD 6,6 TO K DIGIT, R(XX)
cc		LISU	3	700
63		ASD	Š	ADD DECIMAL K TO A
DC .		LR	I • A	STORE SUM IN A.INC ISARL
5 D		LR	A, S	ADD CARRY
4C		LNK	M 9 3	IF PRESENT
19		LR	S,A	TO NEXT DIGIT
5C		BR7	ADDI	
8F F5		LIS		ISOLATE LOWER DIGIT
7 F		NS NS	\$	OF R37 , A(C)
FC		BNZ	ADD4	A(O) = 1 BRANCH
94 2		PCP	ADDT	RETURN .
1 C	A 53 F3 A		6	SET ISAR
66	ADD4	LISU	1	= 61
69		LISL LI	D•14•	LOAD 14
20 E		XS	5	TEST A(EX), R61
EC			OV ER	A(EX)=14, OVERFLOW
84 49		52	A.S	LOAD AND
4C		LR Trac	M + 3	INCREMENT A(EX)
16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		INC	S.A	STORE IN Rol
5C		LR	5 7 P	SAVE PC1
8		LR PI	RSA	GU TO RIGHT SHIFT A(REG)
28 2 6F		LR .	P ₂ K	RETURN PC1
9	60000	PUP	F y IX	RETURN
10	ADU5	LISL	O	THE POWER
68	SUB SUB	LISU	2	ISAP =20 TO 27
62	SUBI	LR LR	A,S	LOAD K DIGIT R(XX)
4C		COM	муз	1'S COMPLEMENT OF K DIGIT
18		LISU	3	
63		ASD	S	SUBTRACT DECIMAL K FROM A
DC		LR	I,A	STORE SUM IN A , INC. ISARL
5D		LR	J, W	SAVE STATUS OF CARRY
1 E		LR	A, 5	ADD CARRY
4C		LNK	7,7	1F PRESENT
19 19 m		LR	S • A	TO NEXT DIGIT
5C		6R7	SUB1	
8F F5		LISL	0	ISAR = 30
68		LI	H1671	ADD 1 TO A 14
20 67	SUB4	ASD	S	ADD DECIMAL CORRECTION
DC	2004	LR	Ĭ,A	
는 항소 5인 원하고 이 교육이다.		LR	A, S	ADD CARRY
4 C		LNK		IF PRESENT
19		LR	STA	TO NEXT DIGIT
5C		BR7	SUBS	NOT 7 CONTINUE
8F 3		88	SUB6	JUMP
90 5	and the second second	₩.	<u> </u>	

OBJECT CODE	SOURCE	STATEME	ENT	
20 66	SUB5	LI	H*66*	
90 F4		BR	SUB4	
1D	SUB6	LR	W.J	LOAD STATUS
82 1C	•	вc	SUB10	CARRY =1 RETURN
68		LISL	0	ISAR = 30
4C	SUB7	LR	A,S	LOAD A DIGIT FROM R(XX)
18		COM		1'S COMPLEMENT OF A DIGIT
<u>5C</u>		LR	S,A	STORE BACK DIGIT
70		LIS	O	CLEAR ACCUMULATUR
DC 50	:	ASD	S	SUBTRACT A DIGIT FROM ZERO
5D 8F F9		LR	I,A	STORE A DIGIT , INC ISARL
8F F9 68		BR 7	SUB7	
20 67		LISL	0	ISAR = 30
DC		LI	H#67#	ADD 1 TO A14
5D	SUBE	ASD	S	ADD DEC. CURECTION
4C		LR	Ι,Α	STORE & INC. ISAR
19		LR	A, S	ADD CARRY
5C	Marin Marine V	LNK		IF PRESENT
		LR	S, A	TO NEXT DIGIT
8F 3 90 5	Mint of Mint	BR 7	SUB9	CONTINUE
20 66	CURA	BR	SUB9A	ISAR=7 JUMP
90 F4	SUB9	LI	H#66#	
40	CHECA	BR	SUB8	
18	SUB9A	LR	A,S	SIGN OF A REG (R37)
21 F0	SUB 10	COM		CHANGE SIGN OF #
5C	20010	NI	H*FO*	CLEAR A(O) R37 LOWER
10		LR	S.A	STORE BACK DIGIT
29 1 11	OVER	PUP	F D D D D	
	UVEK	JMP	ERROR	GO TO ERRUR

DECIMAL MULTIPLY SUBROUTINE

Abstract

This subroutine will perform a Floating Decimal MULTIPLY on two 14 Digit Signed Numbers. The product is also a 14 Digit Signed Number.

Description

The two numbers (multiplicand and multiplier) as well as the product are stored using one scratch pad location for every 2 BCD digits. The sign uses one-half byte or one-half scratch pad location. The exponent of the numbers and product use one scratch pad location each. The following scratch pad locations are used in the program example:

	Firs	t Nu	ımbeı	r, Mu	ultip	olica	ind,	F R	egis	ter				•		
Digit No	Sign	0	1	2	3	4	5	6	7	8	9	10	.11	12	13	14
Scratchpad	R47		R4	46	R4	15	R4	14	R	43	R4	12	R ²	11	R4	10
location (Octal)	J		•		•	'										·

R47 Upper, Sign of Number "O" positive "F" negative
R47 Lower, Overflow digit
R40 to R46, 14 BCD digits, R46 upper - Most Significant, R40 lower Least Significant

The exponent of the number is stored in binary, in scratchpad location R62 (Octal).

	Sec	ond	Numb	er,	Mult	ipl	ier,	WR	egis	ter			! !	ı İ		,
Digit No	Sign	. 0	7	2	3	4	5	6	7	8	9	10	11	12	13	14
Scratchpad Location (Octal)	R5	7	R!	56	R	55	R	54	R	53	R!	52	R!	51	RS	50

R57 Upper, Sign of Number

R57 Lower, Overflow Digit

R50 to R56, 14 BCD Digits

The exponent of the number is stored in binary, in scratchpad location R63 (Octal)

			Pı	rodu	ct,	K Re	giste	er				.		•			
Digit No	Sign	0	1	2	3	4	5	6	7	8	9	10	77	12	13	14	
Scratchpad location (Octal)	R27	,	R2	26	R	25	R2	24	R	23	R2	22	R	21	R	20	


R27 Upper, Sign of Number

R27 Lower, Overflow digit

R20 to R26, 14 BCD digits

The exponent of the number is stored in binary, in scratchpad location R60.

The number in the F register is multiplied by the number in the W register, the result or Product is stored in the K register with the correct sign and exponent.



OBJE	СТС	ODE	SOURCE	STATEMEN	T	
			****	MULTIPLE	SU BROUT	INE *****
65			MPY	LISU	5	
6F				LISL	7	ISAR=57
20	FO				. H*FO*	ISOLATE SIGN
FC				NS	S	OF W(REG)
64				LISU	4	ISAR=47
EC				XS	S	XOR SIGNS OF F & W (REC)
62		•		LISU	. 2	ISAR=27
5 E				LR	D, A	LOAD SIGN OF K(REG)
70				LIS	0	CLEAR K(REG)
5E				LR	D+A	R26 TO R20
8F	FE			BR 7	*-1	N20 10 N20
66				LISU	6	1SAR
6B				LISL	3	=63
4E				LR .	A, D	LOAD W(EX)
CC				AS	S	ADD F(EX)
68				LISL	0	The state of the s
5C				LR	S.A	ISAR=60
3C				DS		STORE W(EX)+F(EX) IN K(EX)
24	F1		•		S	DEC .K (EX)
85	E6			AI	HIFI	
65	L. C			8 T	5. OVER	
48				LISU	5	ISAR =50
22	2			LR	A+3	SET EVEN FLAG
58				OI	2	R881 =1
8F	3			LR	€ • A	AND STORE
90	31		MI	BR 7	MS.	IS ISAR =7 ?
7 2	21			BR	ME [®]	YES JUMP
F8			M2	LIS	2	IS EVEN FLAG
84	~			NS	દ	= 1 ?
4C	7			BZ	M3	
21	F			LR	A . S	
55				NI	H*OF*	
90	,			LR	5 • A	STORE IN 85
	4		5 v. =	BR	M4	
4D			M3	LR	A,I	LUAD W(XX) LINC ISAR
14				SR	4	SHIFT UPPER DIGIT
55 30				LR	5 , A	LOAD MULTIPLIER DIGIT IN R5
72			M4	LIS	2	COMPLEMENT
E8				XS	8	EVEN FLAG
58				LR	8 , A	R881
A				LR	A,15	SAVE ISAR
54				LR	4 , A	IN R4
8	_			LR	K,P	SAVE PC1
28	2	53		PI	RSK	GO TO RIGHT SHIFT K(REG)

OBJECT	CODI	E	SOURCE	STATEMEN	T	
9				LR	P•K	RETURN PC1
20	FF		M5	LI	HIFF	TEST IF NUMBER
F 5		•		N5	5	IN R5 IS ZERO ?
.94	5			BNZ	M6	
44	-			LR ·	A • 4	LOAD R4
В				LR ·	IS,A	IN ISAR
50	סס			BR M1	,	
68			M6	LISL	0	ADD F(REG) TO K(REG)
64			M7	LISU	4	1SAR = 40
20	66			L1	H 66 F	BEGIN DECIMAL ADD
ÇČ				AS	S	ADD 6.6 TO F(XX)
62				LISU	2	
ūC				ASD	5	ADD DECIMAL F(XX) TO K(XX)
50				LR ×	1 , A.	STORE SUM IN K, INC ISAP
4C				LR	A,S	ADD CARRY
19				LNK		IF PRESENT
5 C				LR	S,A	TO NEXT DIGIT
8F	F5			BR 7	M7	
35				DS	5	DECREMENT NUMBER IN R5
	£8			8 8	M5	
62			Ma	LISU	2	ISAR =27
7F				LIS	H*F*	ISOLATE LOWER DIGIT
FC				NS	S	OF 827,K(G)
94	2			BNZ	M9	K(O) NOT ZERO . BRANCH
10				POP		K(O) =ZERO , RETURN
66			M9	LISU	6	SET ISAR
68				LISL	e	=60
40				LR	A+ S	LOAD AND
16				INC		INCREMENT K(EX)
5C				LR	S,A	STORE IN R 60
8				LR	K,P	SAVE PCT
28	2	53		PI	RSK	GO TO RIGHT SHIFT K(REG)
9				LR	P⋆K	RETURN PC1
10				PUP		END OF MPY

DECIMAL DIVIDE SUBROUTINE

Abstract

This subroutine will perform a Floating Decimal DIVIDE on two 14 Digit Signed Numbers. The quotient is also a 14 Digit Signed Number.

Description

The two numbers (dividend and divisor) as well as the quotient are stored using one scratchpad location for every 2 BCD digits. The sign uses one-half byte or one-half scratchpad location. The exponent of the numbers and quotient, one scratchpad location each. The following scratchpad locations are used in the program example:

First Number, Divisor, F Register

Digit No	Sign	0	1	2	3	4	5	6	7	8	9	10	ן דו	12	13	14
Scratchpad location (Octal)	R47		R	46	R4	15	R4	14	R ²	43	R4	12	R	47	R4	40

R47 Upper, Sign of Number "O" positive "F" negative

R47 Lower, Overflow digit

R40 to R46, 14 BCD digits, R46 upper - Most Significant, R40 lower - Least Significant

The exponent of the number is stored in binary, in scratchpad location R62 (Octal).

Second Number, Divident, W Register

Digit No	Sign	0]	2	3	4	5	6	7	8	9	10	11	12	13	14	
Scratchpad location (Octal)	R57		R!	56	R	55	R5	54	R!	53	R!	52	R5	51	R	50	

R57 Upper, Sign of Number

R57 Lower, Overflow Digit

R50 to R56, 14 BCD Digits

The exponent of the number is stored in binary, in scratchpad location R63 (Octal).

Quotient, K Register

Digit No	Sign	0	1 2	3 4	5 6	7	8	9	10	11	12	13	14
Scratchpad location (Octal)	R	27	R26	R25	R24	R2	23	R	22	R	21	R	20


R27 Upper, Sign of Number

R27 Lower, Overflow Digit

R20 to R26, 14 BCD digits

The exponent of the number is stored in binary, in scratchpad location R60.

The number in the W register is divided by the number in the F register, the result or quotient is stored in the K register with the correct sign and exponent.



```
***** DIVIDE SUBRUUTINE *****
                                          5
                                LISU
                      DVD
65
                                          7
                                                   ISAR=57
                                LISL
6F
                                          H.EG.
                                                   ISOLATE SIGN
                                 LI
20
    F0
                                                      OF W (REG)
                                          S
                                NS.
FC
                                                   ISAR=47
                                 LISU
                                          4
64
                                                   XOR SIGNS OF W & F (REG)
                                          S
                                 XS
EC
                                          Z
                                                   15AR=27
                                 LISU
62
                                                   LUAD SIGN OF K (REG)
                                          D,A
                                 LR
5E
                                                   CLEAR K(REG)
                                 LIS
                                          0
70
                                                        R26 TG R20
                                          D, A
                                 LR
5E
                                 BR7
                                          *-1
8F
     FΕ
                                          A,IS
                                                    STURE ISAR
                                 LR
Α
                                          4 , A
                                                        IN R4
                                 LR
54
                                                    SET ISAR
                                          4
                                 LISU
64
                                                       =46
                                 LISL
                                          6
6E
                                                    LOAD ZERO
                                          0
                                 LIS
70
                                                    TEST F(REG)
                                          D
                                 AS
CE
                                                    NOT ZERO BRANCH
                                          D1
                                 BNZ
94
      5
                                          *-3
                                 BR7
8F
     FC
                                          GV ER
                                                    F(REG)=0 ERROR
                                 BR
90
     83
                                          4
                      D1
                                 L1SU
64
                                                    ISAR=46
                                 LISL
                                          6
6E
                                                    TEST F(1)
                                          H*F0*
                                 LI
20
     FO
                                                    . IN R46 UPPER
                                           S
                                 NS
FC
                                          DIA
                                                    IF NOT ZERO JUMP
                                 BNZ
      F
94
                                                    LEFT
                                 LR
                                           A, I
40
                                                      SHIFT
                                 SR
                                           4
 14
                                                         F (REG)
                                           S
                                 XS
 EC
                                                           BY
                                 LR
                                           D, A
 5E
                                                            ONE
                                           A, S
                                 LR
 4 C
                                                               UIGIT
                                 SL
 15
                                           D.A
                                 LR
 5E
                                           4-7
                                 BR7
 8F
     F8
                                           6
                                 LISU
 66
                                                    ISAR=62
                                           2
                                 LISL
 6A
                                                    DECREMENT F(EX)
                                           S
                                 DS
 36
                                           UI
                                 BR
 90
     EC
                                           5
                                                    SET ISAR
                                 LISU
                       DIA
 65
                                                        =57
                                           7
                                 LISL
 ٥F
                                                    CLEAR W(O & SIGN)
                                 LIS
 70
```

1.						
						$(x,y) = (x,y) + \sum_{i=1}^{n} (x,y) = (x,y)$
OBJEC	CT CODE	SUIDLE	STATEME	N E TE		
		SOURCE	STATEME	V I		
5E			LR	D, A	R57	
CE			AS	D a	TEST WIREC)	
94	4		BNZ	DIB	NOT ZERO BRANCH	
8F	FC		BR7	*-3		
65		DIB	POP LISU	E	W(REG)=0 RETURN	
6E			LISL	5 6	T C 4 D = C 4	
20	F0		LI	H*F0*	ISAR=56 TEST W(1)	
FC			NS	s	IN R56 UPPER	
94	F		BNZ	D2	NOT ZERO JUMP	
4D			LR	A,I	LEFT	
14 EC			SR	4	SHIFT	
5 E			XS	S	W(REG)	
4C			LR LR	D.A A.S	BY	
15			SL	4	DIGIT	
5E			LR	D.A	01011	
8F	F8		BR7	* -7		
66 6B		•	LISU	6		
3C			LISL	3	1SAR=63	
90	EC		DS BR	S DIB	DECREMENT W(EX)	
70		D2	LIS	0		
55			LR	5, A	CLEAR TEMP. QUOT	TEAT DE
66			LISU	6	SET ISAR	
6A 4D	*		LISL	2	=6.2	
18			LR	A, I	LOAD F(EX)	
1 F	· •		COM INC		SEC CONS. CASE	
CC		1	AS	\$	2'S COMPLEMENT W(EX) - F(EX)	
68			LISL	Ö	ISAR= 60	
5 C		•	LR	, S, • A	STORE NEW K(EX)	
48 22	2		LR	A • 8	SET EVEN FLAG	
58	.	•	01	2	8881 =1	
45		D3	LR LR	8, A A, 5	AND STOPE	
1F			INC	A 9 D	INCREMENT	
55			LR	5,A	TEMP. QUOTIENT	IN F5
68			LISL	C		
64 40		D4	LISU	4	ISAR =40	
18			LR	A+S	LOAD F(XX)	
65			COM LISU	.	1 S COMPLEMENT	
DC			ASD	5 S	CHRIACT MEC FINE	Contract Contract
5D			LR	I,A	SUBTACT DEC.F(XX)	FRUM W(XX)
4C			LR	A,S	ADD CARRY	TAATTING ISAK
19			LNK		IF PRESENT	
5C 8F	£ ż		LR	S.A	STORE IN WIXX)+1
20	. F6 ∴ FF		BR7	D4		
20			LI	H*FF	SUBTACT 100 FROM	R57

					100	C	
	DC				ASD LR	S S+A	AND STORE
	5C				LR	J,W	SAVE STATUS OF CARRY
	1 E				LISL	0	SATE STATES OF THE STATES
	68				LISE	н•67•	AUD 1 TO W(14)
	20	υ7		DE	ASD	\$	ADD DECIMAL CURECTION
	DC			D5		I,A	AND STORE
	50				LR	A,S	AND STENC
	4C				LNK		ADD CARRY IF PRESENT
	19				LINE	S.A	AND STORE
	5 C	***			BR7	D6	. And the contract
	8.F	- 3				D 7	
	90	5		57.6	ВR	H*66*	
	20	66		D6	LI	D5	
	90	F4		r. =	BR	H	ADD *00* TO
	20	66		D 7	LI		R57
	DC				ASD	S	AND STORE
	5 C				LR	S+A	W(REG) = 0 BRANCH
	82	18	•		BC	D9 A	LOAD STATUS
	10				LR	W+J	RESULT NEGATIVE ADD F(REG) TO.W(RE(
		3			BNC	D8	KEROFI MERKITAL MAD LIMEAL TO MINE!
	90	92			BR	D3	DEC. TEMP. QUOTIENT
	35			D8	DS	5	DEC. IEMP. SOCITONI
	6 8				LISL	0	
	64			Ü9	LISU	4	
	20	66			LI	H*66*	ADD A A TO D DICITE ELVY
	CC	•			AS	S	ADD 6,6 TO F DIGITS F(XX)
	65				LISU	5	com protect tity) To Mily)
	DC				ASD	S	ADD DECIMAL F(XX) TO W(XX)
	5 D				LR	I • A	AND STORE
	4C				LR	A , S	TO COM TO COLOTE
	19				LNK		ADD CARRY IF PRESENT
	5C				LR	S • A	AND STORE
	8 F	F5			BR7	D9	
	50	66			LI		ADD 000
	DC				ASD	\$	TO RE7
	5C				LR	S, A	AND STORE
	44			D9 A	LR	A , 4	LOAD R4
	В				LR	15,A	IN ISAP
	72				LIS	2	IS EVEN FLAG
	F8				NS	8	=1 7
	84	7			37	D10	
	45				LP.	A + 5	LOAD QUOTIENT
•	EÇ				ХS	\$	1N
	5C				LR	S _* A	K(XX) EVEN
	34				ນ\$ ຸ	4,	DECREMENT DIGIT COUNTER
	90	4			BR	DII	
	45			010	LR	A,5	LOAD QUOTIENT
	15				SL	4	IN
						<i>~</i> ,	O LON CHIE
	5 C				LK	S • A	K(XX) ODD COMPLEMENT

```
OBJECT CODE
                         SOURCE STATEMENT
  E8
                                  XS
                                           8
                                                        EVEN FLAG
  58
                                  LR
                                           A . 8
                                                        (R8B1)
  7F
                                  LIS
                                           HIFF
                                                     LOAD 15 (OCTAL 17)
  E4
                                  XS
                                           4
  84
      10
                                  BZ
                                           012
                                                    R4=17 OCTAL , BRANCH
  70
                                  LIS
                                           0
  55
                                  LR
                                           5, A
                                                    CLEAR TEMP. QUUTIENT
  65
                        LSW
                                  LISU
                                           5
                                                     SET ISAR
  6E
                                  LISL
                                           6
                                                        =56
  40
                      - LSW1
                                  LR
                                           A, I
                                                    LEFT
  14
                                  SR
                                           4
                                                       SHIFT
  EC
                                  X.5
                                           S
                                                         W REG
  5E
                                  LK
                                           D.A
  4 C
                                  LR
                                           A . S
                                                          BY
  15
                                  SL
                                           4
                                                            CNE
  5E
                                  LR
                                           D.A
                                                             DIGIT
  8F
      F8
                                  bR7
                                           LSWI
  90
      9B
                                  BR
                                           D3
  62
                       D12
                                  LISU
                                           2
                                                    SET ISAR
  6F
                                  LISL
                                           7
                                                      =27
  7F
                                  LIS
                                           H*F*
  FC
                                  NS
                                           S
                                                    ISULATE K(U) , R27 LOWER
  94
       A
                                  BNZ
                                           013
  66
                                  LISU
                                                    SET ISAP
                                           6
 68
                                  LISL
                                           0
                                                       =6€
 70
                                  LIS
                                           O
                                                    TEST
 CC
                                           S
                                  AS
                                                       K(EX) F60
 91
                                  BM
                                           013
                                                    K(EX) NEG. BRANCH
  84
       2
                                  BZ
                                           613
                                                    K(EX) ZERC ERANCH
  10
                                  POP
  ક
                       D13
                                  LR
                                           K , P
                                                    SAVE PCT
  28
           53
                                  PΙ
                                         · RSK
                                                    GO TU PIGHT SMIFT K (EFC)
  9
                                 LR
                                           P.K
                                                    RETURN PCI
 66
                                 LISU
                                           6
                                                    SET ISAR
 68
                                 LISL
                                           0
                                                       =60
 4C
                                 LR
                                           A.S
                                                    LOAD K(EY)
 1 F
                                 INC
 5 C
                                 LR
                                           S,A
                                                    INC. K(EY) IN 860
 90
      Ë6
                                 BR
                                           012
```

BOOTSTRAP PROGRAM FOR READING PAPERTAPES

Abstract

This application note describes an F8 program that is used to load information from a paper tape into Read/Write memory. The tape may be read from either a serial teletype or a parallel device such as a tape reader; input routines for both type of devices are included. Program size is 250 bytes. Flow chart and operating instructions included.

This application note describes a program that reads a formatted paper tape into an F8 system. The system is assumed to include the F8 MI (Memory Interface) circuit and RAM memory. This program is designed for loading user's programs into an F8 Micromodule system - the program is supplied in two PROMs (256 X 4 each) and is able to load into RAM that occupies addresses H'0800' and H'0BFF' during loading.

The paper tape is typically produced as output from the F8 cross-assembler which resides in a time-sharing service. All information on the tape is in ASCII representation (i.e. the character 'A' is represented by one line of holes 11000y001 where y is the spocket hole). Each block on the tape begins with an X; the X is then followed by 16 characters from the hex set 0 - 9 and A - F. The 16 characters give 8 data bytes to be loaded into RAM memory. The 16 data characters are followed by a one character check sum; the checksum is used to check the validity of the input. The entire block is typically followed by a carriage return and line feed; other comments can also be inserted if "X"s and "S"s are not included. Since the tape is all ASCII, it can be understood when read and printed. Figure 1 is an example.

The checksum is included in each block of data. It consists of a single character. The checksum is calculated by performing a summation of all 16 half bytes of the block, using hex arithematic. The resulting sum is truncated to its least 4 binary digits; the checksum character is the ASCII representation of the resulting hex digit. When the program reads a paper tape it calculates an internally held




Figure 1

checksum using these same rules. If the internal checksum does not match the checksum read from the tape, the tape is immediatly stopped--which will be at the end of the bad block.

The paper tape format also includes provisions for setting an address that is to be used for loading data blocks that follow. The format is "SXXXX" where XXXX represents the 4 digit hex load address. There may be more than one load address on a tape--additional load addresses may be inserted between data blocks.


The paper tape may be read from either a serial or parallel device. I/O Port Ø is used for the serial device. If bit 3 of Port Ø is strapped to ground, the program will assume that a serial device is present and that input will be from it. The program sends READER ON, READER OFF control characters to control tape start and stop.

The serial routines use the 11 bit asynchronous format that is standard on teletypes; the 11 bits are 1 start, 8 data, and 2 stop bits. Parity is not checked on input. The teletype routines use software delay loops to set the character rate. The delay loops are set for characters/sec--30 characters/second on a 2usec system; however, the character rate is easily adjusted by changing the number that is loaded into the register "BAUD" at the start of the program.

The parallel input routine uses a generalized "handshaking" protocol that applies to many devices.


The program waits for the device to indicate ready before reading a character; the device waits for a command from the program before starting to move the tape to the character. Thus slow and fast readers can be used with equal ease. The parallel input could even accommodate a FIFO; the only requirement is that the device be able to operate in the step mode and that the character ready stay low after the step command is received for at least the minimum width of that command: 24usec with


a 2psec F8 system. The figure below shows the timing relationship of the step command and character ready status line.





OPERATING INSTRUCTIONS:


- 1. Disable the reader: for instance open the read head or set reader control to STOP or FREE.
- 2. Reset the system and start it running to initialize the I/O ports.
- 3. Load the tape into the reader anywhere before the start of the punching.
- 4. Again reset the system: the tape will begin moving as it is read into the system.
- 5. The system will "halt" at H'007C' when finished. A "halt" at H'0060' indicates a tape error; restart. A "halt" at H'0021' while using a parallel reader occurs if the reader is not ready. (The "halt" is a branch instruction branching to itself).

















CHARACTER & BIT COUNT AT PT A IF INPUT IS "E" = 0100 0101

	CHAR	BIT CNT	OUTPUT
START 0 1 2 3 4 5 6 7 STOP 1 STOP 2	0100 0101 1010 0010 1101 0001 1110 1000 1111 0100 1111 1010 1111 1110 1111 1111 1111 1111	11 10 9 8 7 6 5 4 3 2	0 1 0 1 0 0 0 1 0

		,
	منا المتعلق المستري وأكالمعالي الراب المتا مستري والراب	F8A VERSION 4D 2/18/75
03/05/75 13:46:06		PAGE 1
LOC OBJECT CODE STMT	T SOURCE STATEMENT	and the control of th
The second secon	A TOTAL CONTRACTOR OF THE CONT	en general de la companya de la com La companya de la co
PASS) COMPLETE 6.25 SEC	BOOT BROCKAM FOR	MMGD AND TTY OR READER AND FBA FORMAT****
		RIAL TTY UR PARALLEL TAPE KEADER ***
		Y WILL BE USED IF BIT 3 OF PORT O IS TIED LOW
	•	
	*** FILL ALLOCATION	O: TEMP STORE FOR CHAR
en e	·	1: CHK SUM CHARACTER
	*	2: CHARACTER COUNT 16 CHARACTERS PER LIN
	en e	3: HALF BYTE FLAG
	en e	4: TLMP STORE FOR 1ST HALF BYTE (UPPER)
	*	5: X DETECT FLAG
		ري دري و دري و دري و دري دري دري و دري دري دري و دري
and the second of the second o	**** PORT ALLOCATION	O: SERIAL TTY SIT O: PNTR OUTPUT MARK=OV
	• • • • • • • • • • • • • • • • • • •	
		BIT 3: THE LOW TO CHOOSE TTY
		BIT. 7: KEYBKD INPUT MARK=GV
to the second		4: PARALLEL BYTE INPUT
		5: BIT O STEP READER OV=DRIVE LEFT
Control of the second of the s	•	BIT 6== READER READY 5V=READY
ومدار متعلقتين ويعلمونيو والمتهيدي الرامية وما متمال الرام والمام والمتاركة والمتاركة والمتاركة والمتاركة والمتاركة		BIT 7 SPECKET 5V=CHAR READY
		the second control of
The second secon	The second of th	menter and the second of the s
		The second secon
	1 BASE HEX	
	1 BASE HEX	
	* GRG H*0000	
	2 GRG H*0000 3 EAUD EQU 0 4 CHRS EQU 1	
	* CRG H*6000 3 EAUD EQU 0	
	* CRG H*0000 3 EAUD EQU 0 4 CHRS EQU 1 5 BCNT EQU 2	

€ .									
	03/05/05					+ }			
	03/05/75 13	3:46:06							
C '	LOC OBJE	CT CODE	STMI	Coun	OCE CTATE			FEA VERSION 4D	2/18/75
^ -					CE STATEM	ENT			
₹			7 8	XFLG	EQU	4			PAGE 2
	and the same and t		9	CCNT HFLG	EQU EQU	5	A CONTRACTOR OF THE PARTY OF TH		:
*	0 71		10_	CKSM	EQU	7	•		
	1 BO		11 12	18	LIS	01			
Œ	2 20		13		LI	H 06 1	INITIALIZE ITY PORT TO MARK STATE		
	4 50	<u>-</u>	14_		LR_		SET_DELAY_TIME_FCR_TTY_ROUTINES	The second	The Contract of the Contract of Contract o
·					ā .				
(4.							3.3MS=30CPS. 9.09MS=10CPS		
	5 AO		16	*					the second of the second
(₹	6 15 7 81		16		INS SL	0	INPUT SERIAL PORT	ar principal and department of the second	
	7 81	E	17		- BP	4: PBDD	A STATE OF THE PARTY OF THE PAR		
•							AND CHK FOR SERIAL T	TY	
-	9 20	9 i	18	. ·· #	1.7		25.00	A A CONTRACTOR OF THE PARTY OF	
r	B -5]	6 56	19		L.R	CHR S • A	READER ON CHARACTER PASS IT	and the second section of the second section of the second section is a second section of the second section of the second section is a second section of the second section s	
	F 20	0 DD B2	2 <u>0</u> 21		PI				
·	11 7		22		LI LR	TTYI QL.A		The second secon	Anna com con contra con contra con contra con contra con contra c
	12 70 13 6	•	23		LIS		SET Q REG FOR SERIAL INPUT CALLS		
	14 90	E	<u>24</u>		LR	UU,A			
	and the second s			-	BR	BOTI	SKIP OVER PARALLEL CODE	THE RESERVE OF THE PARTY OF THE	THE PERSON NAMED IN BUILDING
	16 20	9E	24	*			and the second of the second o	and the same of th	
	18 7		27	PBOU	LR LR	PINP	and the second s		
	19 70 1A 6		28		LIS	QL + A	SET Q FOR PARALLEL INPUT CALLLS	The second secon	
	1B B8		29 30		LR	QU,A	Commence and the commence of t	en comme ca i i en lan ambiero de la comme les algents de la comme	
	1C 89		31		OUTS	8	INITIALIZE INPUT PORT		
	1D A9 1E 13		32		INS	9	INITIALIZE CONTROL PORT FOR READER O	JFF	The same of the same of the same
	IF81	3	33 34		SL	. 1	GET TO READER READY BIT	A COMMANDO CONTRACTOR OF THE PROPERTY OF THE P	
	21 90	FF	35	SLF1	BR	*+4 SLF1			
	the company of the second section of the second section is the second section of the section of the second section of the section of the second section of the section of th			للساء للمواطرة		JETA.	LOCK UP IN LOOP IF READER NOT READY	The state of the s	
				*					
	23			*			to compare and the second seco		
****	23 2A 26 70	<u> </u>	36 3 7	BOTI	DCI	H.0800	SET DC FOR LOADING ADDRESS		
	27 54		38		LIS LR				
						AFLD . A	CLEAR FIRST X DETECT FLAG	The state of the s	
-				**					
-				* .			And the same of th	manage of the contract of the second of the	
	28 28 28 1 3	0 9D	39	IDLE	PI	CHAR	GET HEADER CHARACTER		
			40		\$L	1	CLEAR PARITY BIT		
								The state of the s	
								The second state of the second	
. :					·		The second secon		
							The same file is a to the community of the same file in the community of the company of the company of the community of the c	and the second section of the second section section section is a section of the	The state of the s

orange spring springer (LES 1977)					F8A VERSION	4D 2/18/75
03/05/75	13:46:06				The state of the s	PAGE 3
LOC	OBJECT CODE	STMT SOU	RCE STATEMEN	T		
2C	12	41	SR	1	IS IT AN LOAD ADDRESS?	
20		42	CI	C'S'	IS II AN LUAD ADDRESS!	•
2F		43	BZ CI	SETA C * * *	IS IT THE END OF THE TAPE?	
31		44	BZ			
33		46	XI	C'X'	WELL. IF. IT . ISN. T. AN. X. THEN LET. S GO	
35 3 7		47	bNZ	IDLE		
31	,4 10					
		*				
		*				
			NAME WAVE TH	HE START OF		
	•	***	11 3VAN +++	ie Stant of	the state of the s	
		*	1.5	CK CM - V	INTIALIZE_CHK_SUM _ (ACC=0)	
39	57	48	LR LIS	148008		
3 A		50 <u> </u>	LR	. CCNT A	INITIALIZE BYTE COUNT TO 8	The state of the s
38		51	LR			
30					SHUW THAT X HAS DEEN DETECTED	
		*	~ 5.7	BVTC	STORE THE BYTE	and a contract the same and a second
30		52CON	T P1		STORE THE BYTE	
40		53	U.2	CCNT	STORE THE BYTE AND DECREMENT LATE COUNT	
41	35 94 FA	55	BNZ	CONT		
42	77 10				The first the transfer of the first terms of the fi	
	and the same and t	*				and the same and construction of the same and the same an
		***		NO	TIME FOR MAKING CKH SUM CHK GET_CHK_CHAR_EROM_TAPE	
. 44	28 0 9D	56	PI	CHAR	GET CHK CHAR FROM TAPE	
4-	7 21 3F	57	N1	H'3F'	MASK TO SIX BITS ASCII CONVERT—FIRST 0-9	والمراز المعطا والمستعوفون والوال
. 49	9 24 DO	58	AI	*+4	CARRY IF IT WAS THEEN A AND F	•
41		59.	BC A1	#+4 H+39+	FINISH CONVERSION DE A TO E	and the second of the second o
41		60 61	COM			
41		62	INC		The second secon	the same of the sa
		63	AS	CKSM	MAKE THE COMPARISON	
5	-	64	NI	H*OF*	MASK TO LSB & BITS	
5	4 84 D3	65	вZ	IDLE	IF OK , LET'S GET SOME MORE	Marie Carlos de Marie Partire Carlos de Carlos
					And the second s	
				CON CON EDD	DU HAIT **********	
		66	******* INS	CHK SUM ERR	CIC TIME I	and the second of the second of the second
	6 / A0	67	SL.	4	CHK FOR SER/PARALLEL	
	7 15 8 81 7	68'	BP	SLF2	CHK FOR SER/PARALLEL BIT IS NOT SET IF PARALLEL	
	8 81 7 A 20 93	69	LI	H1931	TURN READER OFF	
-	C 51	70	LR	CHRS.A	AND TYPE IT	-
	D 28 0 DD	71	PI	TTYO	AND THE AT	
	0 90 FF	72\$L	F2 BR	SLF2	The second of th	
	e de la companya de l		<u> </u>			
						
				· · · · ·		
		Ť				
and the second second						

	05/75 13:46:06				
(C)	LUC OBJECT CODE	STMT S	OURCE STATE	AATTA . T	F8A VERSION 4D 2/18/
^	or the second state of the second	J.,,	OOKCE STATE	MENI	PAGE
@		*			
	The second secon				
₹	62 28 0 7E	*			
in a second second	65 24 8	73 SE 74	IA PI	BYTE	GET NEW LOAD ADDRESS FROM TAPE
€ : .	67 5A 68 28 0 7E	75	LR	H-081	ADD IN DEESET TO GET TO RAM
The state of the s	68 28 0 7 E 68 58	76 77	PI	BYTE	The formation of the state of t
	6C 10	78	LR LR	11,A DC,H	Ser the
	6D 90 BA	79	BR	IDLE	SET THE ADDRESS INTO DC
4	Comment of the second s	*			
					Secretary Williams
	6F F4	* * * * * * * * * * * * * * * * * * *	X AIC	VELE	and the same and the
•	70 84 67	81	BZ	XFLG	MUST BE ONLY AT THE HEAD OF THE TARE
	The state of the s	er entre e conservation entre	mental and the transport of the same		THE TAPE
.	A CONTRACTOR OF THE PROPERTY OF THE	*			WAS 2A+0 UR 2A+8
	72 AO	***	*****	ALT LOOP FOR	WHEN FINISHED *****
	73 15		INS		
tine with	74 51 7 76 20 93	£4	BP BP	51 F 3	MAKE TEST FOR SERIAL OR PARALLEL
a	78 51	85	LI		SKIP UYER IF PARALLEL READER UFF CHARACTER
	79 28 0 00	87	LR PI	CHRS,A	PASS IT IN CHRS
<u> </u>	7C 90 FF	88 SLF		SLF3	The second secon
• · · · · · · · · · · · · · · · · · · ·	and a second control of the control	*		SLF3	
• · · · · · · · · · · · · · · · · · · ·		*		• • • • • • • • • • • • • • • • • • • •	
•		*			
• • • • • • • • • • • • • • • • • • •		*			
• · · · · · · · · · · · · · · · · · · ·				BYTE ****	***
		****		BYTE ****	***
	7E 8	**	** _GET A	BYTE ****	
	7E 8 7F 72		** _GET A	BYTE ***** GETS THE 6	***
	80 56	** 89 BY1F 90	LR LIS LR	8¥1E ***** GETS THE β Κ∗Ρ 2	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PC1
	. · · -	** 89 BY1F 90 91 92 AGAN	LR LIS LR PI	BYTE ***** GETS THE B K,P 2 HFLG,A CHAR	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PC1 SET THE HALF FLAG
	80 56 81 28 0 90 84 21 3F 66 24 00	** 89 BYTE 90 91 92 AGAN 93	LR LIS LR	8YTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H*3F*	**** YIE, CUNVERIS, AND ALDS TG CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS
	80 56 81 28 0 90 84 21 3F 66 24 00 88 62 3	## # 89 BY1F 90 91 92 AGAN 93 94	LR LIS LR PI NI AI BC	BYTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H*3F* H*00* *+4	**** YIE, CUNVERIS, AND ADDS TO CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS ASCII CUNVERIT= FIRSI 0-9
•	80 56 81 26 0 90 84 21 3F 66 24 00 86 62 3	** 89 BYTE 90 91 92 AGAN 93	LR LIS LR PI NI	BYTE ***** GETS THE B K*P 2 HFLG*A CHAR H*3F* H*DO*	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO & BITS ASCII CUNVERIT FIRSI 0-9 NEXT CLEAN UP A-F
E	80 56 81 28 0 90 84 21 3F 86 24 00 86 62 3 8A 24 39	** 89 BY1F 90 91 92 AGAN 93 94 95 96	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE B K,P 2 HFLG,A CHAR H'3F' H'DO' *+4 H'39'	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS ASCII CONVERT FIRSI 0-9 NEXT CLEAN_UP_A-F
E	80 56 81 28 0 90 84 21 3F 86 24 00 86 62 3 8A 24 39	** 89 BY1F 90 91 92 AGAN 93 94 95 96	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE B K,P 2 HFLG,A CHAR H'3F' H'DO' *+4 H'39'	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS ASCII CONVERT FIRSI 0-9 NEXT CLEAN_UP_A-F
	80 56 81 28 0 90 84 21 3F 66 24 00 88 62 3 6A 24 39	** 89 BYTE 90 91 92 AGAN 93 94 95 96	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H*3F* H*00* *+4 H*39*	**** YJE, CUNVERIS, AND ADDS TG CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS ASCII CUNVERIT— FIRSI 0-9 NEXT CLEAN_UP A-F
	80 56 81 28 0 90 84 21 3F 66 24 00 88 62 3 6A 24 39	** 89 BYTE 90 91 92 AGAN 93 94 95 96	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H*3F* H*00* *+4 H*39*	**** YJE, CUNVERIS, AND ADDS TG CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS ASCII CUNVERIT— FIRSI 0-9 NEXT CLEAN_UP A-F
	80 56 81 28 0 90 84 21 3F 66 24 00 88 62 3 8A 24 39	** 89 BYTF 90 91 92 AGAN 93 94 95	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H'3F' H'00' *+4 H'39'	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PCI SET THE HALF FLAG MASK TO 6 BITS ASCII CUNVERI FIRSI 0-9 NEXT CLEAN_UP A-F
	80 56 81 28 0 90 84 21 3F 66 24 00 88 62 3 8A 24 39	** 89 BYTF 90 91 92 AGAN 93 94 95	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H'3F' H'00' *+4 H'39'	**** YIE, CUNVERIS, AND ALDS TO CHK SUM SAVE PCI SET THE HALF FLAG MASK TO 6 BITS ASCII CUNVERI FIRSI 0-9 NEXT CLEAN_UP A-F
	80 56 81 28 0 90 84 21 3F 66 24 00 88 62 3 8A 24 39	** 89 BYTF 90 91 92 AGAN 93 94 95	LR LIS LR PI NI AI BC AI	BYTE ***** GETS THE 6 K,P 2 HFLG,A CHAR H'3F' H'00' *+4 H'39'	**** YJE, CUNVERIS, AND ADDS TG CHK SUM SAVE PC1 SET THE HALF FLAG MASK TO 6 BITS ASCII CUNVERIT— FIRSI 0-9 NEXT CLEAN_UP A-F

03/05/75	13:46:06				F6A VERSION	4D 2/18/75
		STAT	SOURCE STATEMENT			PAGE 5
80	15	97	SL	4	TEMP. STORE.IN.REG.CHRS	
	51 14	98	LRSR	4		
.8F	Č7	100	AS		ADD. NEW CHAR TO CHK SUM	
90	57	101 102	LR 0S	CKSM.A _HELG	DECREMENT. HALF COUNT.	
91 92	36 84 5	103	BZ	TWOD	HAVE BOTH HALVES	
	41	104	. LR	_A,CHRS	ONLY HAVE UPPER HALF MUST GO BACK	
95	53	105	· LR	TEMP .A	BUT FIRST SAVE THIS, HALF AWAY	
96	90 EA	106	BR	AGAN		
98	41	107	*	A, CHRS	GET THE LAST CHAR READ	
99	14	108	SR	4	AND SHIFT II IN ESB END	
9A 9B	C3	109 110	LR LR	P.K	RESTORE PC.1	and the state of t
9C	10	111	POP			
	Andrew Commission with the second of					
	n (d. 1974) e como e mando e como composar pagas e como contrata de como contrata de como como como como como como como com					
			and the second of the second of			
					The second secon	
						Wignest Committee Committee of the Commi
			with an experience of the control of		And waster that agreement of the select and designates are an addressed to the selection of the designation of the selection	and the second s
	and the second of the second o					
			The second secon			
				•	The state of the s	Community of the Commun
	e de la companya de La companya de la companya del la companya de		· Management and an extra contract of the cont		•	
	and the second second second second second		processors on an arrangement above the		and the second s	
	•	2-			and the second s	and the contract of the second of the contract
	the surveyor of the country designation in page 4444, which is not the		•			
						to the comment of the second of the second of
						
		- 1				
	the state of the s					

	FBA VERSION	4D 2/18/75
	LOC OBJECT CODE STMT: SOURCE STATEMENT	
	e	PAGE 6
	******* PARALLEL AND SERIAL INPUT ROUTINES ********	
	## #######	
	** COMMON CALL TO A DUCK	
	CONTION CALL 15 A PUSH TO CHAR	and the second of the second o
	← ** CHAR USES Q TO JUMP TO APPROPRIATE ROUTINE	and which the section will be the second contract of the second
	**	
	90 D 113 CHAR IR PG C 1440 To 1	
	90 D 113 CHAR LR PO.Q JUMP TO INPUT ROUTINE INDIRECTLY THRU Q RE*	
	the state of the s	
÷		
	White the transfer of the tran	The second secon
	The second secon	na na nasana mini waka kata kata ili ili ili ili ili ili ili ili ili il
	** PINP: GET A CHARACTER FROM PORT 4	· · · · · · · · · · · · · · · · · · ·
	The state of the s	
	** TYPICALLY HIGH SITH TARK	
r T	** TYPICALLY USED WITH TAPE READER, BUT HAS A HANDSHAKING	to the first of the second man in the second
	** DISCIPLINE THAT IS APPLICABLE TO UTHER DEVICES SUCH AS FIFCS	· · · · · · · · · · · · · · · · · · ·
	** . LOOKS FUR A CHARACTER READY INPUL, AND THEN GETS THE	
	CHARACTER. NEXT CPU GIVES AN ADVANCE PULSE THAT IS REMOVED	علين معمع د وماني
	** AFTER THE DEVICE READY INPUT GOES NOT READY.	<u>.</u>
	**	
	And the second s	
	9E A9 114 PINP INS 9 GET A CHAR FRUM 300CPS READER	
	A1 7E LUCK FUR SPOCKET= 6:166	we have a second of the
	AZ 18 117 COM	e e
	A3 1F 118 FDLY INC A4 94 FE 119 BNZ PDLY	e e e e e e e e e e e e e e e e e e e
	o transfer and the complete and the complete of the complete and the complete of the complete	
	A6 AB 120 INS B AND NOW GET THE DATA BYTE	
	•	
		*
		• • • • • • • • • • • • • • • • • • • •

03/05/75	13:46:06			• • • • • • • • • • • • • • • • • • • •		F8A VERSION 4D 2/18/75
LOC	OBJECT CODE	STMT	SOURCE	STATEMENT		PAGE 7
		121		COM		AND ADMINISTRAÇÃO DE PROPERTO DE COMPANION DE COMPANION DE CONTRACTOR DE COMPANION
A /	16 51	121 122		LR	CHRS .A.	TEMP. STORE CNEW CHAR
			*			The second secon
Α9	71	123	Inches and a second	LIS	H*03*	LET'S ADVANCE THE READER TO NEXT CHAR
AA. AB	89 A9	124	NOSP	OUTS 2M1	.9	GET READER STATUS
AC	81 FE	126		ьP	NOSP	AND LOOK FOR MOVING OFF SPOCKET
AE AF	70 89	127 128		LIS	0 9	REMOVE DRIVE PULSE NUM THAT IT IS MOVING
		• • · · · · · · · · · · · · · · · ·				
BÓ		129		LR	A,CHRS	PICK BACK UP THE NEH CHARACTER
81	10	130		POP		and the common of the control of the
			*			and the second of the control of the second
	The second second second					
			*			AND ARREST TO A SECURITION OF THE PROPERTY OF
			*			and the second of
	market with the control of the control				14.5.4.7	CHARACTER RETURNED IN ACC AND REGO
			*** TTY	I: SERIAL	TWEAT	
			*			The control of the co
	1					
			## R ==	G BONT HOL	DS BIT COU	NT REG CHRS HULDS CHARACTER
82	79	131		LIS	Ç	NT PEG CHRS. HOLDS .CHARACTER
82 83		132	TTYI	LIS LR	BCNT+A	SET_BIT_COUNT_FOR_@_DATA_BITS
82 83 84 85	AO			LIS	BCNT+A U START	LOOK FOR START BIT
84 85 87	A0 91 FE 40	132 133 134 135	TTYI	LIS LR INS BM LR	BCNT+A U START A+BAUD	SET_BIT_COUNT_FOR_@ DATA_BITS LOOK_FOR_START_BIT
84 85	A0 91 FE 40 28	132 133 134 135 136	TTYI	LIS LR INS BM	START A,BAUD	SET_BIT_COUNT_FOR_R DATA_BITS LOOK_FOR_START_BIT GET_DELAY_COUNT SILLY_BRANCH_FOR_DELAY
84 85 87	A0 91 FE 40	132 133 134 135 136 137	TTY1 START	LIS LR INS BM LR NOP BR	BCNT+A U START A+BAUD *+2 H*01*	SET_BIT_COUNT_FOR_@ DATA_BITS LOOK_FOR_START_BIT_ GET_DELAY_COUNT SILLY_BRANCH_FOR_DELAY
84 85 87	A0 91 FE 40 2B 90 1	132 133 134 135 136	TTY1 START	LIS LR INS BM LR NOP BR	START A,BAUD	SET_BIT_COUNT_FOR_R DATA_BITS LOOK_FOR_START_BIT GET_DELAY_COUNT SILLY_BRANCH_FOR_DELAY
84 85 87	A0 91 FE 40 2B 90 1	132 133 134 135 136 137	TTY1 START	LIS LR INS BM LR NOP BR	9 BCNT+A U START A+BAUD *+2 H*01* DLY3	SET_BIT_COUNT_FOR_R DATA_BITS LOOK_FOR_START_BIT_ GET_DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH_DELAY
84 85 87 88 89 88 80	AO 91 FE 40 2B 90 1 24 1 94 FB	132 133 134 135 136 137 138 139	TTY1 START	LIS LR INS BM LR NOP BR AI BNZ	9 BCNT+A U START A+BAUD *+2 H*01* DLY3	SET_BIT_COUNT_FOR_@ DATA_BITS LOOK_FOR_START_BIT_ GET_DELAY_COUNT SILLY_BRANCH_FOR_DELAY
84 85 87	AO 91 FE 40 2B 90 1 24 1 94 FB	132 133 134 135 136 137 138 139	TTY1 START	LIS LR INS BM LR NOP BR	9 BCNT+A U START A,BAUD *+2 H*01* DLY3 O START H*80*	SET_BIT_COUNT_FOR_R DATA_BITS LOOK_FOR_START_BIT_ GET_DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH_DELAY CHECK_START_BIT_VALIDITY
84 85 87 88 89 88 80 8F CO C2	A0 91 FE 40 28 90 1 24 1 94 FB	132 133 134 135 135 137 138 139 140 141 142 143	START DLY3	LIS LR INS BM LR NOP BR AI BNZ INS BM AI AS	START DLY3 O START A,BAUD *+2 H*01* DLY3 O START H*80* CHRS	SET_BIT_COUNT_FOR_R DATA BITS LOOK_FOR_START_BIT_ GET_DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK_START_BIT_VALIDITY NASK_TO_GET_INPUT_BIT_ONLY.
84 85 87 88 89 88 80 8F CO C2 C4	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32	132 133 134 135 136 137 138 139 140 141 142 143 144	START DLY3	LIS LR INS BM LR NOP BR AI BNZ	9 BCNT+A U START A,BAUD *+2 H*01* DLY3 O START H*80*	SET_BIT_COUNT_FOR_R DATA BITS LOOK_FOR_START_BIT_ GET_DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK_START_BIT_VALIDITY NASK_TO_GET_INPUT_BIT_ONLY (LD*G_START_BIT_WILL_CLR_GARDAGE) DROP_BIT_CNT; Q_IF_LAST_DATA_NEG_IF_STOP. NEG_TE_LOUKING_FOR_STOP_BIT
84 85 87 88 89 88 80 8F CO C2	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32	132 133 134 135 135 137 138 139 140 141 142 143	START DLY3 * LOOP	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS DS BM BZ	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2	LOOK FOR START BIT GET DELAY COUNT SILLY BRATCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT HILL CLR GARBAGE) DROP BIT CNT: Q IF LAST DATA; NEG IF STOP. NEG IF LOOKING FOR STOP BIT IF LAST BIT DO NOT SHIFT.
84 85 87 88 89 88 80 8F CO C2 C4 C5	A0 91 FE 40 28 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2	132 133 134 135 135 137 138 139 140 141 142 143 144 145 146	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM INS BM DS BM AS DS BM SR	START H'01' O START A,BAUD *+2 H'01' DLY3 O START H'80' CHRS BCNT STUP LUP2 1	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GAPBAGE) DROP BIT CNT: Q IF, LAST, DATA, NEG IF, STOP, NEG IF LOOKING FOR STOP BIT IF LAST, BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM
84 85 87 88 89 88 80 C2 C4 C5	A0 91 FE 40 28 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2	132 133 134 135 136 137 138 139 140 141 142 143 144 145	START DLY3 * LOOP	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS DS BM BZ	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GAPBAGE) DROP BIT CNT: Q IF, LAST, DATA, NEG IF, STOP, NEG IF LOOKING FOR STOP BIT IF LAST, BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM
84 85 87 88 89 88 80 C2 C4 C5	A0 91 FE 40 28 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2	132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS SS BM BZ SR LR	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2 1 CHRS,+A	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GAPBAGE) DROP BIT CNT: Q IF LAST DATA, NEG IF STOP. NEG IF LOOKING FOR STOP BIT IF LAST BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER.
84 85 87 88 89 88 80 60 62 64 65 68 68	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2 12 51	132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM INS BM DS BM AS DS BM SR	START H'01' O START A,BAUD *+2 H'01' DLY3 O START H'80' CHRS BCNT STUP LUP2 1	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GAPBAGE) DROP BIT CNT: Q IF, LAST, DATA, NEG IF, STOP, NEG IF LOOKING FOR STOP BIT IF LAST, BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM
84 85 87 88 89 88 80 8F CO C2 C4 C5 C6	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2 12 51	132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS OS BM BZ SR LR	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2 1 CHRS,+A	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GARBAGE) DROP BIT CNT: Q IF LAST DATA, NEG IF STOP. NEG IF LOOKING FOR STOP BIT IF LAST BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM STORE ASSEMBLED CHARACTER.
84 85 87 88 89 88 80 60 62 64 65 68 68	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2 12 51	132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS OS BM BZ SR LR	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2 1 CHRS,+A	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GARBAGE) DROP BIT CNT: Q IF LAST DATA, NEG IF STOP. NEG IF LOOKING FOR STOP BIT IF LAST BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM STORE ASSEMBLED CHARACTER.
84 85 87 88 89 88 80 60 62 64 65 68 68	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2 12 51	132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS OS BM BZ SR LR	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2 1 CHRS,+A	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GARBAGE) DROP BIT CNT: Q IF LAST DATA, NEG IF STOP. NEG IF LOOKING FOR STOP BIT IF LAST BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM STORE ASSEMBLED CHARACTER.
84 85 87 88 89 88 80 60 62 64 65 68 68	A0 91 FE 40 2B 90 1 24 1 94 FB A0 91 F3 21 80 C1 32 91 11 84 2 12 51	132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148	START DLY3 LOOP LOP3	LIS LR INS BM LR NOP BR AI BNZ INS BM NI AS OS BM BZ SR LR	9 BCNT+A U START A+BAUD *+2 H*01* DLY3 O START H*80* CHRS BCNT STUP LUP2 1 CHRS,+A	LOOK FOR START BIT GET DELAY COUNT SILLY BRANCH FOR DELAY THIS LOOP IS HALF AS MUCH DELAY CHECK START BIT VALIDITY NASK TO GET INPUT BIT ONLY (LD*G START BIT WILL CLR GARBAGE) DROP BIT CNT: Q IF LAST DATA, NEG IF STOP. NEG IF LOOKING FOR STOP BIT IF LAST BIT, DO NOT SHIFT. SHIFT ASSEMBLED CHARACTER TO MAKE ROOM STORE ASSEMBLED CHARACTER.

	3/05/75	· · · · · ·					F8A VERSION 4D 2/18/
(a)	LOC	DEJECT CUDE	STMT	SOURCE	E STATEMENT	. 1	7 07 VERSION 4D 2/18/
*	CE	ВВ	151	ULY4			PAGE
	ĊF	· BB	152	- DC 1 4	OUTS.	H*0B*	NOP FOR DELAY
•	00 D1		153		OUTS	HOB.	Statement and the part of the state of the s
· 🙉	03	24 1 94 FA	154 155		IA	H*01.	INCR HITH A SUS INST
****					BNZ	DLY4	The state of the s
R :	05	AO	• • • •	*			Empression of the control of the con
	D6	90 EB	156 157		. INS BR	0	GET NEW BIT
					DN.	LOOP	
•	30	AO	166	*			The second secon
	D9	41	15 <u>8</u> 159	STOP	INS	_0	GET STOP UIT
	DA	81 EF	160			A,CHRS LUP3	GET CHAR. IN ACC
							THE RESERVE TO BE IN UP INPUT IS 0
	DC	îc	161		POP		The second of the second secon
* *****							
(*			restance of the second contract of the second of the secon
******							the control of the co
a		e egenemenjaga -					
							The state of the s
•		A CONTRACTOR AND A STATE OF THE					A COMMENTAL CONTRACTOR OF THE
				·····			
							The state of the s
•						3	الحيال المراجع في المراجع في المحتول المراجع المراجع المراجع المراجع المراجع المراجع المحتول المراجع المحتجد ا المراجع المراجع في المراجع في المراجع المحتول المراجع المراجع المراجع المراجع المراجع المحتجد المراجع المحتجد
**************************************	•••						to additional temporal representation of the second second
a		the second transfer of					The second secon
							meren andere men met de la respective de la companya de la companya de la companya de la companya de la company
		*					
•		• • • • • • • • • • • • • • • • • • •				-:	Company to the control of the contro
•		·		· • • .		-:	and the second
<i>e</i>				· · · · · · · · · · · · · · · · · · ·	enter a la l		
6			· · · · · · · · · · · · · · · · · · ·	**************************************			
6							
a							
6							
e							
e							
6							
e							
e							
					•		
					•		
C .				and the second second second second			
C .							
<u> </u>							

03/05/75 13:46:06	. محمدون بالشوران				and the second s
LOC OBJECT CODE	STMT	SOURCE STATEMEN			PAGE 9
	:				
entre de la companya br>La companya de la co		**			and the second s
		**			
The many and the second of the contract of the		***** SERIAL O	JIPUT ROUTS	NE ********	
en e				The second control of	man in the second secon
				and a summand of the same and t	Control of the Contro
		*		STOP. USES PORT O, BITS O AND 7	and the second s
and the second of the second o	*	** GAUD RATE IS	SET BY A C	ELAY COUNT IN REG BAUD	
والمستشفر والأواليسي المساد		** CALL BY PUT	TING CHAR I	N REG CHRS. AND SETTING DELAY IN RAUD	
		•		LL 1°S IN REG CHRS, REG BAUD INTACT	<u>. 1908 yang merupakan dianggaran kecamatan dianggaran kecamatan dianggaran kecamatan dianggaran kecamatan dia</u>
and the second s		CONTRACTOR CONTRACTOR			the state of the s
		**		The second secon	الأنفار فالمرابعة والمعارضة بساط والمرابية
	•	## 7740 176	H•08•		and the second s
DD 78 DE 52	165 164	TTYO LIS	BCNT , A	SET BIT COUNT FOR 11 BITS	•
DF 70 E0 B0	165 166	LIS		DUTPUT START BIT	and the state of the second se
EU DU	100			The second secon	<u> </u>
the second control of		*			
The state of the s		*** DELAY ROUT	INE 3.3M	FOR 300 BAUD, 9 MS FOR 110 BAUD	
namen er der gen det i namer i grand it de i blivde grände i de bladd denden di dende denden beste i d	The second secon	*		A CONTRACTOR OF THE PROPERTY O	
E1 40	167 168	DLY1 LR	A.BAUD	GET DELAY COUNT	
E2 28 E3 BB	169	DLY2 OUTS	H*08*	NOP FOR DELAY	and the second s
E4 BB	170 171	OUTS OUTS	H+08+		responsibility for the first proposition for the proposition of the first continue of th
E5 BB E6 24 1	172	IA	H*01*	INCR WITH A SUS INST	
E8 94 FA.	173	BNZ	DLY2		
The state of the s	174	* DS	BCNT	DECREMENT BIT COUNT	
EA 32 EB 84 C	174 175	. BZ	DONE	The state of the s	the second secon
ED 41	176	LR NI	A,CHRS H 01	GET CHARACTER MASK OFF ALL BUT BIT O	
EE 21 1 FO BO	177 178	OUTS	0	OUTPUT THE NEW DATA BIT	
		*			
	179	LR	A.CHRS	NOW SHIFT THE CHARACTER FOR NEXT BLI	
F1 41	180	SR AI	1 H*80*	FILL WITH 1.S FOR STOP BITS	
F2 12					
	181 182	LR	CHRS . A		
F2 12 F3 24 80	181	LR	CHRS • A		

G .	03/05/75	13:46:66						*		,	* * * * * * * * * * * * * * * * * * *
Ú.		BJECT CODE	STMT	Smilere	STATEMENT					FEA VERSION	4D 2/18/
	F6		183		BR		GU WAIT OUT	Tille 0-5	e de la marca de la compansión de la compa		PAGE
•	F.	1C	•	*		* * *	e e e e e e e e e e e e e e e e e e e				
€			184	FONF	PUP	· - · · ·	ALL FINISHE	D	e ere e eregene e a .		
€				*	*			Anna Color de General Casa Color			
•		· · · · · · · · · · · · · · · · · · ·	16.6	*	END				•	era Santa de La Caración de Ca	
_	PASS 2 COMP	LETE 9.17		• · · · · · · · · · · · · · · · · · · ·	END -						
•		N ABOVE ASSEMBL									in the contract of the contrac
r i	•	ry et la eve establish		-							
	en e									en e	g same and a second
		to the second of			**	+ 2					
7		er e e e e e e e e e e e e e e e e e e	** · · · · · · · ·				**			er e	
ξ.					The company of		t description of		***		
,	· 						**			the second second	
	n er til mann i mann man man man man man man	The manager of the second of the	** = 3 (**)***					· · · · · · · · · · · · · · · · · · ·		the state of the state of	
	****								* * * * * *	er a verbane en la	Contract company of the
									**		
	to the section of the	en de en	e is a segment of the	·	ere e der er er		The second second second	Mark ar var			
							· '- · · · · · · · · · · · ·				•
•	Professional Control				*** ** ***	* * * * * * * * * * * * * * * * * * * *		•			- N -
	Marin Grand, and St.	Commence Control of the Control of t			n da in in the grander of the second of the		The state of the s	e e en de la como	en e	termination of the second	• • • • • •
					*** **** ****		•	**			
•	With the second contract of the contract of	we have summer to be and a service and a service of						A Committee of the Comm	* * * * * * * * *	** · · · · · · · · · · · · · · · · · ·	
•	the same of the same of the	e in the second of the second			The state of the s		tioner brief a committee of committee of the committee of		The American contracts	eriam i eriam i manara i e	The statement of the statement
, - .			n man endere en en			-					

)