FAST TRACK TO SCSI

Product Guide

Fujitsu Microelectronics, Inc. Copyright® 1989 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, 95134–1804; U.S.A.

Application Notes are provided by the Applications Engineering Department of Fujitsu Microelectronics, Inc.

Printed in the U.S.A.

Edition 1.0

NOTICE TO THE READER

In response to your request for literature on our SCSI product line, please find enclosed a preliminary copy of our SCSI User Manual. We apologize for not being able to supply you with a final printed version of the document and hope this interim copy is temporarily acceptable. The technical contents are correct and future versions will simply include additions such as background information, Table of Content, and an Index. The final version will be completed by the end of September.

Thank you for your understanding.

•

Chapter 1

PRODUCT OVERVIEW

The following section is a detailed description of the SCSI Protocol Controller (SPC) registers.

Please note the SPCs individual bit functions within the registers use positive logic i.e., to turn a function on or assert a condition, write a 1 to the respective bit location within the register. To turn a condition off or to deassert, write a 0 to the bit location.

Fujitsu SPCs share a common architecture consisting of 16 directly-addressable registers. All products are 100% software compatible with one another, making migration within the product line a relatively simple process. Accessed via a unique 4-bit address (A3 - A0), the register set is laid out in a logical and straight forward manner to simplify the job of firmware design. Many critical functions such as arbitration, phase sensing handshake, and data transfer count are all handled in hardware, thus reducing software overhead and development time while increasing performance. All products feature an 8-byte first-in first-out (FIFO) to ease timing requirements between the system bus and the SCSI bus.

Fujitsu SPCs can be driven using hardware interrupts or they may operate in a polled mode with interrupts disabled. An implementation requiring a combination of polled and hardware interrupts can also be accommodated.

The three operating modes of the Fujitsu SPCs include a Manual Transfer Mode, where total control of the SCSI bus signals is possible; i.e., direct control of the REQ/ACK handshake. The designer will find this operating condition useful for testing and debugging software and hardware.

The other two operating modes are designed for automated data transfers. The Program Transfer Mode is designed for non-direct memory access (DMA) transfers with complete hardware handshake. This mode is useful for short data transfers. The DMA Mode is used for large block transfers. On-chip DMA interface logic simplifies hardware connection to commercially available DMA controllers.

Product Overview Fast Track to SCSI

In addition to the aforementioned transfer modes Fujitsu SPCs also feature a Diagnostic Mode for simulating events on the SCSI bus. This mode can be used to check the software and the SPC hardware interface without actually connecting it to the SCSI bus.

The Fujitsu SPC family consists of general-purpose controllers. The four products can be grouped into two product categories; asynchronous and synchronous (data transfer method). Within each of these groups we offer a version with on-chip single ended drivers and a version optimized for differential drive (to be used with off-chip drivers).

The optimization for differential drive consists of the separation of SCSI Out and SCSI In ports (see Figure 1–1). If these buses were combined, 3-state logic would be required between the driver/receiver and the SPC to support the arbitration feature of SCSI. The following explanation is offered to help clarify this point.

According to the ANSI X.131-1986 document defining SCSI, when SCSI devices arbitrate for control of the SCSI bus, each must assert their individual ID bit (bits 0 through 7 are available with bit 7 awarded the highest priority). While asserting one bit, the SPC must concurrently read the other seven lines to determine if arbitration was won or lost. Simultaneous assertion of one bit while reading others necessitates the use of 3-state logic.

The complexity and added connections required for differential drivers makes the addition of 3-state logic significant. Fujitsu SPCs eliminate the need by allowing the SPC to read incoming IDs on the SCSI In bus while asserting the ID bit on the SCSI Out bus.

In a single-ended environment the number of connections is relatively low so using 3-state logic does not add a significant amount of logic to the board. Those SPCs that contain on chip single-ended drivers feature a single SCSI I/O port and on-chip 3-state circuitry.

As stated earlier, the Fujitsu SPCs are based on a common architecture so the functional and operational descriptions found in Chapters 3 and 4 respectively apply to all products (except where noted). The following descriptions and tables are provided as a means of highlighting the distinguishing features of each SPC.




Figure 1–1. Bus Structures in Relation to Chip Features (asynchronous vs. synchronous and on chip driver vs. off-chip drivers)

This matrix illustrates the various bus structures and how they relate to the chip features.

MB87030CR and MB87031PF

These designs are best suited for high performance applications requiring differential drivers and synchronous transfer capability. Separate control and data buses allow uninterrupted access to the SPC. This is particularly critical during synchronous data transfer operations. A combined bus structure would require the transfer to stop while the MPU is accessing the chip.

MB87033B

The MB87033B is also intended for high performance systems requiring synchronous data transfer. However, the MB87033B includes on-chip single ended drivers allowing direct connection to a single-ended SCSI bus. Separate control and data buses permit the central processing unit (CPU) to monitor the SPC during high-speed synchronous-burst data transfers.

Product Overview Fast Track to SCSI

MB89351

The MB89351 is based on the MB87030 except the synchronous logic has been removed. Intended for lower cost applications, the MB89351 combines the data and control buses as a means of reducing pin count, external parts count, and cost.

The MB898351 features separate SCSI In and Out buses similar to the MB87030/31. This configuration simplifies the interface to differential drivers by eliminating the need for 3-state logic.

MB89352

This device is functionally the same as the MB89351 except the single-ended drivers are on-chip. Because the device is used only in single-ended applications, the SCSI In and SCSI Out buses are combined.

Table 1–1 highlights the salient features of each device.

Table 1-1. Device Features

	MB87033	MB87030 MB87031	MB89352	MB89351
Single Ended Driver/Rcvr	On Chip	No	On Chip	No
Differential Driver/Rcvr	No	External	No	External
Synchronous Transfer	Yes	Yes	No	No
Transfer Byte Counter	28-bit	24-bit	24-bit	24-bit
Arbitration Fail Interrupt	Yes	No	No	No
Atn Condition Detect Interrupt	Yes	No	No	No
FIFO Full/Empty Interrupt	No	No	Yes	Yes
Interrupt Signal Line Count	2	1	1	1
MPU Bus Parity Generator	Yes	No	Yes	Yes
DMA Bus	Separate From CPU BUS	Separate From CPU BUS	Common To CPU BUS	Common To CPU BUS
Process	CMOS	CMOS	CMOS	CMOS
Package	QFP-80P LCC-84P	PGA-88C QFP-100P	DIP-48P QFP-48P	SDIP-64P QFP-64P

4

Chapter 2

ARCHITECTURE

Addressing

A unique address is assigned to each internal register, and a particular register is identified by address bits A0 to A3. Table 2–1 shows internal register addressing.

Internal Register Assignments

Table 2–2 shows the bit assignment to each internal register. When accessing an internal register (in read/write), remember the following:

- (1) The internal register block includes read-only/write-only registers.
- (2) Some registers serve two functions depending on whether the register is being written to or read.
- (3) A write to a read-only register is ignored.
- (4) If a write-only register is read out, the data and parity bit are undefined.
- (5) At bit positions indicating "——" for a write in Tables 2–1 and 2–2 indicate either 1 or 0, and may be written.

Table 2-1. Internal Register Addressing

cs	АЗ	A2	A 1	A0	ОР	Register Name	Abbr.
0	0	0	0	0	R W	Bus Device ID	BDID
0	0	0	0	1	R W	SPC Control	SCTL
0	0	0	1	0	R W	Command	SCMD
0	0	0	1	1	R W	Transfer Mode	TMOD
0	0	1	0	0	R W	Interrupt Sense Reset Interrupt	INTS
0	0	1	0	1	R	Phase Sense	PSNS
L	·		·	•	W	SPC Diagnostic Control	SDGC
0	0	1	1	0	R	SPC Status	SSTS
		·			W		
0	0	1	1	1	R	SPC Error Status	SERR
L	Ů	'	'		W	_	
0	1	0	0	0	R W	Phase Control	PCTL
0	1	0	0	1	R	Modified Byte Counter	MBC
U	'	U	٥	'	W		
0	1	0	1	0	R W	Data Register	DREG
0	1	0	1	1	R W	Temporary Register	TEMP
0	1	1	0	0	R W	Transfer Counter High	ТСН
0	1	1	0	1	R W	Transfer Counter Middle	ТСМ
0	1	1	1	0	R W	Transfer Counter Low	TCL
0	1	1	1	1	R W	External Buffer	EXBF

Table 2-2. Internal Register Bit Assignment

HEX Address	Name (Abbr.)	OP	7	6	5	4	3	2	1	0	Р
0	Bus Device ID (BDID)	R	#7	#6	\$(#5	CSI Bus De	evice ID #3	#2	#1	#0	,0,
	(,	w	#/	#0	1 #5		#0		us Device		Ť
1	SPC Control	R	Reset and	Control Reset	Diag Mode	ARBIT Enable	Parity Enable	Select Enable	Reselect Enable	INT En-	Р
·	(SCTL)	W	Disable							abel	
2	Command (SCMD)	R	Command	d Code		RST	Inter-	Trans	fer Modifie	r	P
	(GOMB)	W				Out	cept xfer	PRG Xfer	,0,	Term. Mode	
3	Transfer Mode	R	Sync. Xfer	Max. Ti			Min. Trai		,0,	٠٥٠	Р
	(TMOD)	W		Off:	set 2	1	Perio 2	a 1			
4	Interrupt Sense (INTS)	R	Selected	Resel- ected	Discon- nected	Com mand Com plete	Service Required	Time Out	SPC Hard Error	Reset Con dition Reset	Р
		W				Reset Inte	rrupt				_
5	Phase Sense	R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	1/0	Р
	(PSNS)	W						West and the second			
5	SPC Diagnostic	R									_
	Control (SDGC)	W	Diag. REQ	Diag. ACK			Diag. BSY	Diag. MSG	Diag. C/D	Diag. I/O	
6	SPC Status (SSTS)	R	Conn INIT	ected TARG	SPC Busy	Xfer in Pro- gress	SCSI RST	TC=0	DREG FULL	Status EMPTY	Р
		W									_
7	SPC Error Status	R	Data SCS	Error SPC	,0,	,0,	TC P- Error	Phase Error	Short Period	Offset Error	Р
	(SERR)	W									
8	Phase Control	R	Bus Free					Tra	nsfer Phas	е	Р
	(PCTL)	W	Omter Write Enable		'0'			MSG Out	C/D Out	I/D Out	
9	Modified Byte	R		,0,		apon a series de la companya de la c	Bit 3	MB 2	C I 1	l 0	Р
	Counter (MBC)	W				_					

Fast Track to SCSI

Table 2–2. Internal Register Bit Assignment (Continued)

HEX Address	Name (Abbr.)	OP	7	6	5	4	3	2	1	0	P
Α	Data Register	R			Internal D	ata Registe	er (8 Byte F	IFO)			
	(DREG)	W	Bit 7	6	5	4	3	2	1	0	Р
					Tempora	ry Data Inp	ut From SC	SI)			Р
В	Temporary	R	Bit 7	6	5	4	3	2	1	0	
	Register (TEMP)				l Temporary	Data (Out	put From S	CSI)			Р
		W	Bit 7	6	5	4	3	2	1	0	
С	Temporary Counter	R			 Transf	 er Counter	 High (MSB	 		1	Р
	High (TCH)	W	Bit 23	22	21 	20	19	18	17	16 	
D	Temporary Counter	R			Transfor	Counter Mi	ddle (2nd B	vto)			Р
	Mid (TCM)	W	Bit 15	14	13	12 	11 	10 	17	8	
E	Temporary Counter	R			Trans	fer Counte	Low (LSB	1			Р
	Low (TCL)	W	Bit 7	6 	5	4	3	2	1 [0	
E	Temporary Counter	R				External E	luffer				Р
	Low (TCL)	w	Bit 7	6	5	4	3	2	1	0	

Fast Track to SCSI Functions

Functional Blocks

Figure 2–1 shows the SPC functional block diagram. SPC mainly consists of the following functional blocks:

- (1) Internal register block
- (2) MPU interface control block
- (3) Bus phase control block
- (4) Arbitration/selection sequence control block
- (5) Transfer sequence control block
- (6) Transfer byte counter block
- (7) Data buffer register block




Figure 2–1. SPC Functional Block Diagram

Fast Track to SCSI Functions

Operation or Block Diagram Description

MPU Interface Control Block

The MPU Interface Control Block selects a specified internal register and controls a read/write operation.

(This is done to report the result status of the SPC internal operation, and the detection of an error, if encountered.)

Bus Phase Control Block

The bus phase control block generates a specified bus phase for SCSI and controls its sequence of execution. Also, this block supervises SCSI status, and responds to the bus phase being executed if necessary.

Arbitration/Selection Sequence Control Block

The sequence control block executes the ARBITRATION phase with the SCSI-specified timing and obtains permission to use the SCSI bus. Then, it carries out the SELECTION/RESELECTION phase and checks the response from the selected/reselected device. Also, this block detects the SELECTION/RESELECTION phase on SCSI, and checks the bus device ID specified in the internal register against that specified on the SCSI data bus. Then, if this block finds that SPC has been selected by another SCSI bus device, it executes the response sequence for the SELECTION/RESELECTION phase.

Transfer Sequence Control Block MB87030/1/3

This sequence control block controls the DATA IN/OUT, COMMAND, STATUS, and MESSAGE IN/OUT phases to be executed in SCSI. The following two modes are available for execution of these transfer phases:

(1) Manual Transfer Mode

In Manual Transfer Mode, the MPU interface is used for transferring data and sending/receiving/checking the REQ/ACK signals on SCSI.

(2) Hardware Transfer Mode

In Hardware Transfer Mode, SPC controls the SCSI transfer sequence according to the transfer mode and transfer byte count specified in the internal registers, and reports the end result of transfer. In the asynchronous mode transfer operation, the REQ and ACK signals are controlled by the interlock protocol. In the synchronous mode transfer operation, a maximum of 8-byte offset is available for the DATA TRANSFER phases. The hardware transfer mode is subdivided into two modes according to the data routing:

a) Program Transfer Mode

Data is routed via MPU interface in the following data paths: $SCSI \leftrightarrow Data$ buffer register $\leftrightarrow Data$ bus lines D7 to D0 and DP.

b) DMA Mode

Data is routed using DREQ and DRESP signals for DMA control in the following data paths:

 $SCSI \leftrightarrow Data$ buffer register \leftrightarrow Data bus lines HDB7 to HDB0 and HDBP.

Transfer Sequence Control Block MB89351 and MB89352

This sequence control block controls the DATA IN/OUT, COMMAND, STATUS, and MESSAGE IN/OUT phases to be executed in SCSI. The following two modes are available for execution of these transfer phases:

(1) Manual Transfer Mode

In Manual Transfer Mode, the MPU interface is used for transferring data and sending/receiving/checking the REQ/ACK signals on SCSI.

(2) Hardware Transfer Mode

In Hardware Transfer Mode, SPC controls the SCSI transfer sequence according to the transfer mode and transfer byte count specified in the internal registers, and reports the end result of transfer. In the asynchronous mode transfer operation, the REQ and ACK signals are controlled by the interlock protocol. The hardware transfer mode is subdivided into two parts according to the following data routing:

a) Program Transfer

Data transfer between the MPU and SCSI is executed using DREG. The DREG status is acknowledged by the MPU with one of the following methods.

- The MPU reads the SSTS register at any time and controls data transfer according to the results.
- INTR (interrupt signal) is sent to the MPU to acknowledge the DREG needs data or has data as a result of reading from or writing in SCSI.

b) DMA Transfer

In this mode, the SPC executes data transfer with the MPU via DMAC by sending the DREQ signal.

When requesting memory access, the SPC makes the DREQ signal active.

During an input operation, DREQ is sent when the SPC internal data buffer register contains data received from SCSI. During an output operation, DREQ is sent when all bytes specified by the transfer byte counter have not yet been fetched and the internal data buffer contains empty bytes.

DREQ is not a 1-byte transfer request. DREQ is kept active while the SPC is in the conditions explained above.

Also, the DACK signal may be kept active if the response can be continuously issued. It does not have to be pulsed for each byte.

Transfer Byte Counter Block

The transfer byte counter indicates the number of bytes to transfer to/from SCSI for hardware transfer mode operation. It is 24-bits long. MB87033B transfer byte counter is 28-bits. Except for execution of a special transfer operation (padding), the transfer byte counter is decreased by one each time one byte of data is transferred on SCSI. The transfer byte counter is also used as a timer for supervising the waiting time for a response to be returned from the selected SCSI bus device during execution of the selection/reselection phase. The three 8-bit registers, TCH, TCM, and TCL, make up the 24-bit counter.

Data Buffer Register Block

The data buffer register block is used in execution of a Hardware Transfer Mode operation in SPC. It has a capacity of eight bytes, and operates on the FIFO principle for each byte. In an input operation (from SCSI to SPC), data received from SCSI is loaded into the buffer register. In DMA mode, transfer request signal DREQ is generated to the external buffer memory. Also, in program transfer mode data can be read out from this buffer register. In an output operation (from SPC to SCSI), data supplied from the MPU interface (program transfer mode) or external buffer memory (DMA mode) is loaded into the buffer register and then sent to SCSI. In this case, a maximum of eight bytes of data is prefetched into the SPC. The eight byte FIFO appears as a single register (DREG) to the MPU interface. In an input operation, the byte locations holding valid data are selected in succession for reading out. In an output operation, the empty byte locations are selected in succession for writing in.

Chapter 3

OPERATIONAL DESCRIPTION



BDID Register – Bus Device Identifier Register

ОР	7	6	5	4	3	2	1	0	P
В	Bit Significant Bus Device ID								
R	#7	#6	#5	#4	#3	#2	#1	#0	,0,
w						scs	l Bus Devi	ce ID	
						ID4	ID2	ID1	

Write Operation (Bits 2 to 0):

The BDID register specifies the SCSI bus device identifier of the SPC (ID) as a three-bit binary number. This setting must be completed before resetting the SCTL register's bit 7 (Reset & Disable). Bits 2 to 0 are cleared during a power-on reset only.

Read Operation:

The BDID register indicates the SCSI physical device ID of the SPC. The SCSI physical device address is decoded from the values of bits 2 to 0 as specified in a write operation to the BDID register described above. One of the bits is 'one', the others are all 'zeros'. The SCSI bus usage priority is assigned in descending order from bit 7 to bit 0. Using a bus device ID indicated in this register, the SPC executes the ARBITRATION phase. Also, if a SELECTION/RESELECTION phase condition occurs in SCSI, the value of the SCSI data bus is checked against the contents of this register to see whether the SPC has been selected/reselected or not.

Examples: Writing hex 03 to this register will result in hex 08 being read.

Writing hex 07 to this register will result in hex 80 being read.



SCTL Register — SPC Control Register

ОР	7	6	5	4	3	2	1	0	P
R	Reset	Control	Diag	ARBIT	Parity	Select	Reselect		Р
W	Disable	Reset	Mode	Enable	Enable	Enable	Enable	Enable	

Bit 7: Reset and Disable

Bit 7 generates a reset instruction to the internal registers and control circuits in the SPC. When this bit is 1, the SPC is reset and logically disconnected from SCSI (put in the disable state). Execution of the hardware reset (\overline{RST} input = T) causes this bit to be 1. To enable the SCSI operation, bit 7 must be made zero to enable SPC operation.

Bit 6: Control Reset

The data transfer control circuit is reset when this bit is 1. Even if the control reset is executed by this bit while the SPC is connected to the SCSI bus, the SPC maintains the connection with SCSI. This bit should be used for resetting the data transfer control circuit while it is connected with SCSI. More specifically, it should be used when an error is indicated by bit 1 (SPC Hardware Error) of the INTS register during execution of the SCSI transfer phase or when a timeout occurs before completion of Transfer command execution (supervised by the MPU program). Bit 1 (SPC Hardware Error) of the INTS register and the SERR register are cleared by this bit.

Note: This reset function initializes the SPC transfer control circuits. So, when the SPC serves as an INITIATOR, the following consideration is required:

 Since the REQ signal may be active during control reset, the first byte should be transferred in manual mode after resetting.

Bit 5: Diagnostic Mode

When bit 5 is 1, the SPC enters a diagnostic mode and is disconnected from SCSI. The diagnostic mode allows pseudo-execution of the SCSI operation using the SDGC register (to be explained later).

Bit 4: Arbitration Enable

Bit 4 indicates whether the ARBITRATION phase is executable in SCSI or not.

- 1 ARBITRATION phase executable
- 0 ARBITRATION phase nonexecutable

With this bit set to 1, the Select command causes the SPC to execute the ARBITRATION phase. If the SPC wins the arbitration, it executes the SELECTION/RESELECTION phase. With this bit set to 0, the Select command causes the SPC to execute the SELECTION phase without the ARBITRATION phase. As long as bit 4 is 0, the SPC will not respond to a reselection request from other SCSI bus devices. No response is made even if bit 1 (Reselect Enable) of this register is set to 1. Remember that bit 4 must be set correctly before clearing bit 7 (Reset and Disable) of the SCTL register. Note also that this bit should not be changed in other than a diagnostic mode after clearing bit 7 of the SCTL register.

Bit 3: Parity Enable

Bit 3 indicates whether the parity of data received from the SCSI data bus is to be checked or not.

- 1 Parity of the data received from the SCSI data bus is checked.
- 0 Parity of the data received from the SCSI data bus is not checked.

Regardless of the value of this bit, the parity of the data to be sent to the SCSI data bus is ensured. Also, the parity of the data on the SPC internal data bus is always checked.

Note: While the SPC is connected with SCSI, this bit should not be changed.

A parity check is carried out in the following cases:

- (1) When checking an ID value placed on the data bus upon detection of the SELECTION/RESELECTION phase in SCSI detection of a parity error causes no response to the SELECTION/RESELECTION phase even if the SCSI bus device ID has been matched.
- (2) If a parity error is detected in a data byte, when receiving data from SCSI in an input transfer sequence, the relevant parity bit value is corrected and the data byte with the corrected parity is sent to the MPU/DMA data bus.

Bit 2: Select Enable

- 1 The SPC responds as a TARGET device to the SELECTION phase in SCSI.
- 0 The SPC does not respond to the SELECTION phase in SCSI.

Note: If the SPC has already detected the SELECTION phase during an attempt to set this bit to 0, the SPC responds to the SELECTION phase as a TARGET device. In this case, the 0 setting is effective for the subsequent SELECTION phase (with no response).

Bit 1: Reselect Enable

- 1 SPC responds as an INITIATOR to the RESELECTION phase in SCSI.
- SPC does not respond to the RESELECTION phase in SCSI.

Note: If SPC has already detected the RESELECTION phase during an attempt to set this bit to 0, SPC responds to the RESELECTION phase as an INITIATOR. In

this case, the 0 setting is effective for the subsequent RESELECTION phase (with no response).

Bit 0: Interrupt Enable

Bit 0 serves as a mask for enabling/disabling the hardware interrupt (INTR) output from the SPC.

- 1 Interrupt enabled
- 0 Interrupt disabled

A hardware interrupt due to a RESET condition detected in SCSI cannot be masked.

Regardless of the value of this bit, an interrupt event is always indicated in the INTS register. This allows poll-mode operation when the hardware interrupt (INTR) is disabled.



SCMD Register — SPC Command Register

OP	7	6	5	4	3	2	1	0	P
R	Con	nmand Co	da	RST	Inter-		nsfer Mod l '0'		Р
w	Con	nmano Co	ue	Out	cept Xfer	PRG Xfer	U	Term. Mode	

Register Functions

The SCMD register is used for issuing a command to the SPC. Writing into this register causes the SPC to initiate the command specified with bits 7 to 5.

Bit 7 to 5: Command Code

Bit	7	6	5	Command
	0	0	0	Bus Release
	0	0	1	Select
	0	1	0	Reset ATN
	0	1	1	Set ATN
	1	0	0	Transfer
	1	0	1	Transfer Pause
	1	1	0	Reset ACK/REQ
	1	1	1	Set ACK/REQ

Bit 4: RST Out

If bit 7 (Reset and Disable) of the SCTL register is 0, setting bit 4 to 1 asserts the SCSI RST signal. When bit 4 is set to 1, a command being executed or waiting for execution in the SPC is cleared and all signals to SCSI other than RST are deactivated. To ensure for the SCSI timing requirements, the MPU must maintain this bit at 1 for more than 25 microseconds.

Note: If the RST signal is received from the SCSI bus with this bit set to 0, the operation sequence is as follows:

- (1) A command being executed or waiting for execution in the SPC is cleared
- (2) All signals to the SCSI bus are deactivated
- (3) An interrupt condition (non-maskable) is generated

Whenever bit 7 (Reset and Disable) of the SCTL register is 0, the SPC always accepts the RST signal from the SCSI bus.

Bit 3: Intercept Transfer

Bit 3 specifies the special data transfer mode. It is valid only when SPC serves as an IN-ITIATOR.

This bit should be set to 1 together with the Set ATN. Set ACK/REQ, or Bus Release command (Bus Release command has no effect when the SPC has been connected with SCSI as an INITIATOR). This bit should be reset together with the Reset ACK/REQ command. (When two or more bytes are transferred using the Set ACK/REQ and Reset ACK/REQ commands, this bit must be reset on issuance of the Reset ACK/REQ command for the

last byte.) With bit 3 of SCMD register set to 1, executing manual transfer (MPU-controlled transfer using the Set ACK/REQ and Reset ACK/REQ commands) does not change the contents of the eight-byte data buffer register in the SPC. Therefore, if a TAR-GET changes bus phase (i.e., it changes to MESSAGE IN during execution of the DATA OUT phase), this intercept transfer mode makes it possible to optionally restart the DATA OUT phase at the end of the interrupting phase. The phase change during transfer execution is reported by a 'service required' interrupt. To execute this intercept transfer mode, bit 3 of SCMD register must be set to 1 prior to the resetting of an interrupt (an interrupt must be reset after bit is set to 1). Even when not using the intercept transfer mode, bit 3 may be specified for resetting a 'service required' interrupt. In this case, bit 3 must be set/reset together with the Bus Release command. For more details, see the description of bit 3 (Service Required) of the INTS register.

Bits 2 to 0: Transfer Modifier

Bits 2 to 0 are used as a field for specifying the execution mode of the information transfer phase. A value must be set in this field when the Transfer command is issued. If any of the following commands are issued during execution of the Transfer command, this field's value must not be changed.

- Set ATN
- Transfer Pause
- Reset ACK/REQ

Bit 2: Program Transfer

- 1 Data are transferred between the MPU and the data buffer register in SPC.
- Data are transferred in the DMA mode in which the SPC signals a transfer request to the external buffer memory.

Bit 1: Unused

Bit 1 must always be set to 0.

Bit 0: Termination Mode

Bit 0 provides different functions depending on the SPC operating mode. When SPC serves as an INITIATOR, bit 0 specifies the following operations:

- Even after the transfer byte counter reaches 0 during execution of the Transfer command, data transfer will continue if the REQ signal arrives from a TARGET within the same phase. If an output operation is in progress, all 0 bits (with a parity bit set to 1) are transmitted as data. During an input operation, the received data is ignored. But parity is checked if it is enabled (Parity Enable). The above data transfer is referred to as padding transfer, which is effective only when the DATA IN or DATA OUT phase is executed. Padding transfer is executed only within SPC, and a transfer request is not signaled to the external buffer memory even if the DMA transfer mode is specified. Padding transfer is maintained until a TARGET changes the bus phase. In the padding transfer mode, if the Transfer command is issued with the initial value of the transfer byte counter set to 0, execution of padding transfer is started with the first byte. To carry out an output operation in this case, the TEMP register must be set to X'00' prior to issuance of the Transfer command.
- Transfer command execution terminates when the transfer byte counter reaches 0. The Transfer command must be reissued to receive the next REQ signal from a TARGET.

When the SPC serves as a TARGET, bit 0 specifies the following operations:

- If a parity error is detected in the received data during execution of the
 Transfer command for input, the current transfer sequence is immediately stopped to terminate Transfer command execution.
- 0 Even if a parity error is detected in the received data during execution of the Transfer command for input, the current transfer sequence continues until the transfer byte counter reaches 0.

Command Functions

Bus Release command

When the SPC acts as a TARGET, the Bus Release command instructs a transition to the BUS FREE phase. During execution of the information transfer phase, the Transfer Pause command must be issued to halt the data transfer operation prior to this command. Otherwise, the SCSI bus sequence is not ensured. The Bus Release command may also be used to cancel the Select command waiting for the bus to

become free. Note that the Bus Release command is ignored if the SPC has already started the ARBITRATION or SELECTION phase.

Select command

The Select command requests the SELECTION/RESELECTION phase to be started. It shall be issued only when the SPC is not connected with SCSI. When the SPC receives this command, it carries out the following operation upon detection of the BUS FREE phase is SCSI.

- (1) When bit 4 (Arbitration Enable) of the SCTL register is set to 1:
 - After the BUS FREE phase has been detected, the SPC executes the ARBITRATION phase to try to obtain bus usage permission. If the SPC has lost the arbitration, the Select command terminates its execution. If the SPC has won the arbitration, the SPC executes the SELECTION or RESELECTION phase. The SELECTION phase is executed when bit 0 (I/O Out) of the PCTL register is set to 0, and the RESELECTION phase is executed when it is set to 1.
- (2) When bit 4 (Arbitration Enable) of the SCTL register is set to 0: After the BUS FREE phase has been detected, the SPC executes the SELECTION phase.

Before the select command is issued, the following settings must be made in either of the above cases:

PCTL register

Specify the phase to be executed at bit 0 (I/O Out).

- 0 SELECTION phase to be executed
- 1 RESELECTION phase to be executed

Note that whenever bit 4 (Arbitration Enable) of the SCTL register is set to 0, the SELECTION phase is executed regardless of the value of bit 0 in the PCTL register.

(2) Set ATN command

Issue the Set ATN command if it is required to assert an ATN signal at the SELECTION phase.

(3) TEMP register

In the TEMP register, specify a value to be sent to the SCSI data bus during execution of the SELECTION/RESELECTION phase.

(4) TCH and TCM register

Specify a response (BSY signal) waiting supervisory time for execution of the SELECTION/RESELECTION phase. The supervisory time T_{SL} should be calculated as follows:

Assuming that the value of TCH and TCM is N (MSB: TCH; LSB: TCM): When N does not equal 0, $T_{SL} = (N \times 256 + 15) \times TT_{CLF} \times 2$. When N equals 0, T = infinite. Where T_{CLF} is a cycle time of the clock signal supplied to the \overline{CLK} pin of the SPC.

(5) TCL register

Specify a period of time (T_{WAIT}) from the moment when both BSY and SEL signals become inactive on SCSI (upon detection of the BUS FREE phase) to the moment when the SPC initiates the ARBITRATION/SELECTION phase. Parameters (X'00') to (X'OF') can be specified in the TCL register.

The average value can be derived using the following equation:

TWAIT =
$$[(T_{CL}) + 6] \times T_{CLF}$$
 to $[(T_{CL}) + 7] \times T_{CLF}$

Where,

(T_{CL}) equals the value in the TCL register.

 T_{CLF} : equals the cycle time of the clock signal supplied to the \overline{CLK} pin of the SPC.

Table 3–1 lists the recommended values for the TCL register.

Table 3–1. TCL Register Recommended Values for Use of Select Command

T _{CLF} (ns)	T _{CL}	T _{wait} (average) (ns)
124 – 180	(04) ₁₆	1,250 – 1,980
140 – 200	(03) ₁₆	1,260 – 2,000

In ARBITRATION phase execution by the Select command, the bus device identifier (ID) which is sent to the SCSI data bus is the value specified in the BDID register. The following equation can be used to obtain the period of time (T_{ARB}) required from the moment when the arbitration is started (BSY signal assertion) to the moment when the bus usage priority is examined:

$$T_{ARB} = 32 \times T_{CLF}$$

Where, T_{CLF} indicates a cycle time of the clock signal supplied to the CLK pin of the SPC. After the SELECTION/RESELECTION phase execution is started, a time-out interrupt occurs if no response is acknowledged within the supervisory time specified in the TCH and TCM registers. When a time-out interrupt occurs, the SPC holds the current execution state of SELECTION/RESELECTION phase for SCSI. However, until the time-out interrupt condition is reset, the SPC executes "no operation" to the response from the bus device being selected. Either of the following procedures can be used for a time-out interrupt:

• Restart of SELECTION/RESELECTION phase:

After specifying a new supervisory time in the TCH, TCM and TCL registers, reset the time-out interrupt condition. Then, the SPC will restart the SELECTION/ RESELECTION phase in progress. At this time, changing the TEMP register contents can alter the value being sent to the SCSI data bus. New supervisory time T_{SL} is expressed as follows:

Assuming TCH, TCM and TCL value to be N (MSB: TCH, LSB: TCL);

$$TSL = N \times T_{CLF} \times 2 (N \neq 0)$$

Where

T_{CLF} indicates a cycle time of the clock signal supplied to the CLK pin of the SPC.

Termination of SELECTION/RESELECTION phase:

When a time-out interrupt occurs, the values of TCH, TCM and TCL registers are 0. Resetting the time-out interrupt condition in this state causes the SPC to deactivate all signals to SCSI and terminate the SELECTION/RESELECTION phase unless the BSY signal is returned. If the BSY signal is returned when the interrupt condition is being reset, then the SPC executes the normal sequence to complete the Select command. To reset a time-out interrupt condition, set bit 2 of the INTS register and TCM registers, and the time-out interrupt will not occur. However, the above time-out interrupt resetting procedure must be carried out to terminate the

SELECTION/RESELECTION phase in progress. If the SPC recognizes a response from the selected/reselected device during the SELECTION/RESELECTION phase execution, the SPC executes an interface sequence to serve as an INITIATOR (at SELECTION phase) or TARGET (at RESELECTION phase). When the Select command is issued, the SPC status is indicated in the SSTS register. Figure 3–1 shows the status transitions.




Figure 3-1. Status Transition in Select Command Execution

Notes:

- *1: Check the SPC status after the elapsed time (shown below) following issuance of the Select command:
 - (1) If Arbitration Enable bit is set to 0 the minimum waiting time is $22 \times (Clock cycle: T_{CLF})$
 - (2) If Arbitration Enable bit is set to 1 the minimum waiting time is $(55 + \text{Set value in TCL}) \times (\text{Clock cycle: T}_{\text{CLF}})$
- *2: The Select command waiting for BUS FREE phase can be canceled using the Bus Release command. However, if the bus becomes free simultaneously with issue of the Bus Release command, the Select command remains valid to execute the ARBITRATION and SELECTION/RESELECTION phases. The MPU program must make sure that the Select command has been canceled after more that four clock cycles pass from the time the Bus Release command (write to SCMD register) was issued.
- *3: If the SPC lost the arbitration, the Select command terminates automatically (a command complete interrupt does not occur). In this case, note that the register contents are unpredictable. When issuing the Select command again, be sure to specify the relevant value (see (2)-e, TCL register.

Note: the MB87033 can be configured to issue a command complete interrupt if the SPC loses the arbitration.

Set ATN command

The Set ATN command is valid only when the SPC is acting as an initiator. If this command is issued prior to the Select command, the ATN signal is sent to SCSI during the execution of the SELECTION phase. If the Set ATN command is issued while the SPC is connected with SCSI as an INITIATOR, the ATN signal is sent to SCSI immediately. When the parity checking for the SCSI data bus is enabled and the SPC detects a parity error in the data received from SCSI (during execution of the input transfer operation in hardware transfer mode), the ATN signal is sent automatically to SCSI regardless of the Set ATN command (see Figure 3–2) The assertion of ATN signal is retained until the condition described in the following subsection, Reset ATN command, is satisfied. However, the ATN signaling condition held in SPC, by the Set ATN command issued prior to the Select command, is cleared, if on of the following conditions is met:

- The Select command is canceled by the Bus Release command
- A selected/reselected interrupt occurs before execution of the selection phase




Figure 3-2. ATN Signal Generation in Data Transfer

Reset ATN command

The Reset ATN command is used to reset the ATN signal being sent to SCSI. If the SPC generates an ATN signal (due to a parity error in the received data) during execution of the Hardware Transfer Mode operation, do not issue this command to reset the ATN signal until execution of the current Transfer command is complete. Also, to reset the ATN signal in manual transfer mode, execute the Reset ATN command before the ACK signal is sent to SCSI. In the following cases, the SPC will automatically reset the ATN signal without the Reset ATN command:

- On occurrence of a disconnected interrupt
- On sending the last byte during execution of the MESSAGE OUT phase in hardware transfer mode (see Figure 3–3)




Figure 3-3. ATN Signal Resetting in MESSAGE OUT Phase

Transfer command

The Transfer command executes the following information transfer phases in SCSI:

- DATA IN/OUT phase
- STATUS phase
- COMMAND phase
- MESSAGE IN/OUT phase

The transfer operation initiated by this command is referred to as a hardware transfer operation, the sequence of which is controlled by the SPC. Before issuing the Transfer command, be sure to set up the following:

- (1) Transfer byte counter (TCH, TCM, TCL)
 Set the byte count of the data to be transferred (MSB: TCH, LSB: TCL)
- (2) Bits 2 to 0 of the PCTL register
 Set a pattern indicating the phase to be executed
- (3) TMOD register
 Set detailed transfer mode

When the SPC serves as a TARGET, it executes the information transfer phase specified in the PCTL register and terminates the Transfer command when any of the following conditions is encountered:

- The number of bytes specified in the transfer counter have been transferred.
- Receipt of the Transfer Pause command.
- Detection of a parity error in the received data during an input operation with bit 0 (Termination Mode) of the SCMD register set to 1 (when the parity checking is enabled).

When the SPC serves as an INITIATOR, it starts the transfer operation as follows:

- (1) If the REQ signal is received before the Transfer command is issued, the SPC compares the phase requested by the SCSI with that specified in the PCTL register at receipt of this command. Then, if they march, the SPC starts the transfer operation.
- (2) If the REQ signal has not been received when the Transfer command is issued, the SPC will wait to execute this command. When the phase specified in the PCTL register matches that requested by SCSI on receipt of the REQ signal, the SPC will start the transfer operation. In the above phase comparison, if a phase mismatch occurs, the Transfer command is nullified, and the SPC generates a service required interrupt. On occurrence of this interrupt, check the PSNS register for the phase requested by the SCSI bus, and issue the Transfer command again or carry out manual transfer.

When the SPC serves as an INITIATOR, Transfer command execution terminates when any of the following conditions is encountered:

- In other than the padding transfer mode, Transfer command execution terminates when the transfer of data of the byte count specified in the transfer byte counter is completed.
- When another information transfer phase is requested by the TARGET.
- In the padding transfer mode, Transfer command execution terminates when another information transfer phase is requested by the TARGET.
- Transfer command execution terminates when disconnected interrupt occurs.

Transfer Pause command

The Transfer Pause command prematurely halts a hardware transfer operation initiated by the Transfer command when the SPC serves as a TARGET. (Note that the Transfer Pause command cannot be used when the SPC serves as an INITIATOR). On receipt of this command, the SPC performs the following:

- (1) Stops sending another REQ signal to SCSI, in an input operation.
- (2) Stops sending a transfer request (DREQ) signal to the external buffer memory, (in a DMA mode output operation).

Note: For an output operation in program transfer mode, a write to the data buffer register is not allowed after this command has been issued.

Finally, the hardware transfer operation terminates when the internal data buffer register in the SPC becomes empty.

Set ACK/REQ command

The Set ACK/REQ command is used to set ACK or REQ signals for SCSI during execution of manual transfer. When the SPC acts as an INITIATOR, this command causes the ACK signal to be sent. When SPC acts as a TARGET, it causes the REQ signal to be sent. In manual transfer mode, data is transferred via the TEMP register. In this case, the pattern (type) of the information transfer phase to be executed must be preset in bits 2 to 0 of the PCTL register. During execution of manual transfer, the transfer byte counter remains unchanged. Figures 3–4 and 3–5 show the manual transfer procedures.

Reset ACK/REQ command

The Reset ACK/REQ command is used to reset the ACK or REQ signals to the SCSI bus. When the SPC acts as an INITIATOR, this command resets the ACK signal. When the SPC acts as a TARGET, it resets the REQ signal. Use this command for execution of manual transfer. See Figure 3–4 and 3–5 for the manual transfer procedures. Also, reset the ACK signal for the last byte in the MESSAGE IN phase of the hardware transfer mode. In the MESSAGE IN phase, the end of the Transfer command is reported with the ACK signal for the last byte being asserted. The MPU program checks the validity of the received message first, then issues this command. In this case, the ATN signal, if necessary, may be sent out using the Set ATN command prior to this command.




Figure 3-4. Manual Transfer Procedure (SPC serving as a TARGET)




Figure 3–5. Manual Transfer Procedure (SPC serving as an INITIATOR)

Command Termination Report

(1) Immediate commands

The following are immediate type commands which terminate operations immediately after being issued. For these commands, the SPC does not report termination.

- Set ATN
- Reset ATN
- Set ACK/REQ
- Reset ACK/REQ

(2) Interrupt commands

For the following commands, an interrupt occurs at the end of execution. The interrupt cause is indicated in the INTS register.

- Select
- Transfer

(3) Non-interrupt commands

The following commands terminate with different timings depending on the SPC operation being executed. Check the termination status according to the status information in the SSTS register.

	Termination status (SSTS register)										
	Bit 7 6 5 4 INIT TARG SPC Busy Xfer in Prg.										
Transfer Pause	0	1	0	0							
Bus Release*1	0	0	0	0							

Note: If a selected/reselected interrupt condition is detected immediately after termination of the Bus Release command, an interrupt occurs and either the INIT or TARG bit is set.

Command Issuance Timing

Issuance of a command requires a write to the SCMD register. The SPC synchronizes a write to the SCMD register with a clock supplied from the $\overline{\text{CLK}}$ pin, and then starts executing the command specified at bits 7 to 5. Figure 3–6 shows the command execution timing. When issuing commands successively, leave an interval between them for more than the sync-loss period (four clock cycles) in the SPC.




Figure 3-6. Command Execution Timing



TMOD Register (MB87030/31/33 only)

TRANSFER MODE REGISTER

OP	7	6	5	4	3	2	1	0	P
R / W	Sync. Xfer	MAX.	Transfer (Offset	MIN. T Pe	ransfer riod	,0,	,0,	Р
VV		4	2	1	2	1			

Register Functions

Bit 7: Synchronous Transfer

1 – Indicates that the DATA IN/OUT phase is executed in synchronous transfer mode. The COMMAND, STATUS, and MESSAGE IN/OUT phases are executed in asynchronous transfer mode regardless of this bit value. 0 - Indicates that the DATA IN/OUT phase is executed in asynchronous transfer mode.

Bit 6 to 4: Maximum Transfer Offset

Bits 6 to 4 indicate a maximum value of the REQ/ACK offset to be used in synchronous transfer mode.

Bit 6	Blt 7	Bit 4	Maximum offset value
0	0	0	8
0 – 1	0 – 1	1 – 1	1 – 7

When the SPC serves as a TARGET, it sends the REQ signal in advance within the specified maximum offset value. When the SPC serves as an INITIATOR, it can receive the REQ signal and input data within the specified maximum offset value. If the maximum offset value is exceeded in reception of the REQ signal, an error condition is detected at bit 0 (Transfer Offset Error) of the SERR register.

Bit 3 and 2: Transfer Period

Bits 3 and 2 indicate a parameter for determining the minimum repeat cycle of the REQ and ACK signals in synchronous transfer mode. Specify a period between the trailing edge of the REQ (ACK) signal and the leading edge of the next REQ (ACK) signal in multiples of a clock signal cycle (T_{CLF}) supplied at the CLK pin of the SPC. Figure 3–7 shows an example of a transfer period setting. In synchronous transfer mode, the REQ (ACK) signal pulse width (Typical) equals a cycle of the clock signal (T_{CLF}) supplied to the CLK pin.

Transfer Mode Setting Timing

The TMOD register value determines the way the DATA IN/OUT phase is executed. When SPC serves as a TARGET, specify the DATA IN/OUT phase (C/D, MSG = 00) in the PCTL register. And, before issuing the Transfer command, be sure to complete the TMOD register setting. When the SPC acts as an INITIATOR, be sure to specify a correct value before the target initiates the DATA IN/OUT phase. A TARGET's phase changing

time and the period from it, until transmission of the first REQ signal, are unpredictable; therefore, set the transfer mode with the following timing:

- (1) After completion of SELECTION phase
 - (a) Before issuing the Transfer command for execution of the COMMAND phase
 - (b) Before resetting the ACK signal for the last byte in the MESSAGE IN phase (before issuing the Reset ACK command) if a SYNCHRONOUS DATA TRANSFER REQUEST message is transmitted at the end of the command phase.
- (2) After reselected interrupt

Before issuing the Reset ACK command in the MESSAGE IN phase (IDENTIFY MESSAGE).




Figure 3-7. Transfer Period Setting



INTS Register – Interrupt Status Register

ОР	7	6	5	4	3	2	1	0	P
R	Sele- cted	Resele- cted	Dis- Connected	Command Complete	Service Required	Time Out	SPC Hardware Error	Reset Condi– tion	Р
W				Reset Into	errupt				

Register Functions

The INTS register is used to indicate the cause of an interrupt and reset it. An interrupt issued by the SPC (INTR pin) can be masked by bit 0 (INT Enable) of the SCTL register (except an interrupt whose cause is indicated at bit 0 [RESET condition]). To clear an interrupt, set 1 at the corresponding bit position in this register. Note that only the interrupt condition specified by 1 is reset. The bit positions having 0s remain unchanged (corresponding interrupt conditions are maintained). In this register, two or more interrupts may be reset at the same time.

Interrupt Processing

(1) Selected interrupt (Bit 7)

Bit 7 indicates that the SELECTION phase in SCSI has resulted in the SPC being selected from another bus device (INITIATOR). When the SELECTION phase is detected, the SPC checks the contents of the SCSI data bus. If the following conditions are satisfied, the SPC executes a response sequence on SCSI, then generates a selected interrupt.

- a) The ID specified in the BDID register is selected.
- b) Not more than two bits are set on the SCSI data bus (excluding the parity bit).
- c) When parity checking is enabled, the parity bit value is correct. In the SELECTION phase, the TEMP register holds the value of SCSI data bus. The SPC serves as a TARGET from the occurance of this interrupt until the Bus Release command is issued or the RESET condition is detected in SCSI. During this period the SPC asserts the BSY signal to SCSI. Before issuing the Bus Release command, be sure to reset the cause of this interrupt.

(2) Reselected interrupt (Bit 6)

Bit 6 indicates that the RESELECTION phase in SCSI has resulted in the SPC being reselected from another bus device (TARGET). When the RESELECTION phase is detected, the SPC checks the contents of the SCSI data bus. If the following conditions are satisfied, the SPC executes a response sequence on SCSI, then generates a reselected interrupt.

- a) The ID specified in the BDID register is selected.
- b) Not more than two bits are set on the SCSI data bus (excluding the parity bit).
- c) When parity checking is enabled, a parity bit value is correct.
 - In the RESELECTION phase, the TEMP register holds the value of the SCSI data bus. The SPC serves as an INITIATOR from when this interrupt occurs until when the disconnected interrupt occurs or the RESET condition is detected in SCSI. Before starting the transfer operation in SCSI, be sure to reset the cause of this interrupt. If the disconnected interrupt is indicated together with the reselected interrupt, reset both of these interrupts simultaneously.

(3) Disconnected interrupt (Bit 5)

Bit 5 indicates that the BUS FREE phase has been detected in SCSI when bit 7 (Bus Free Interrupt Enable) of the PCTL register is set to 1. Also, when the SPC serves as an INITIATOR, bit 5 indicates transition to the BUS FREE phase in SCSI. After this interrupt condition has occurred, the next SELECTION/RESELECTION phase may be executed in SCSI. However, the SPC does not respond to SCSI until this interrupt condition is reset. If the disconnected interrupt condition is detected during hardware transfer (Transfer command) execution with the SPC serving as an INITIATOR, the SCSI operation stops, but the SPC internal transfer sequence continues until one of the following events is encountered:

- The internal data buffer register becomes empty in an input operation.
- The data prefetch sequence to the internal data buffer register is completed in an output operation.

When a disconnected interrupt occurs, check the SSTS register to confirm if the transfer operation has been completed.

(4) Command complete interrupt (Bit 4)

Bit 4 indicates that the Select command/Transfer command operation has been completed.

Completion of Select command

This interrupt indicates that the SPC has acknowledged a response (BSY signal) from the selected bus device in SELECTION/RESELECTION phase execution. It indicates that the SELECTION /RESELECTION phase has completed in SCSI. The SPC serves as an INITIATOR after the SELECTION phase has been executed, and it serves as a TARGET after the RESELECTION phase has been executed.

Completion of Transfer command (when the SPC serves as a TARGET)

This interrupt indicates that the number of bytes transferred equals the byte count specified in the transfer byte counter. Or, in an input operation with bit 0 (Termination Mode) of the SCMD register set to 1, this interrupt indicates transfer stop due to parity error being detected in the data received from SCSI. In either case, this interrupt occurs after checking that the ACK signal for the REQ signal of the last byte is inactive on SCSI during asynchronous mode transfer. This interrupt also occurs after checking that the number of ACK signals received

matches the number of REQ signals transmitted during synchronous mode transfer.

Completion of Transfer command (when the SPC serves as an INITIATOR)

When padded transfer mode is not specified, this interrupt indicates the byte count specified in the transfer byte counter has been completed. When padding mode transfer is performed, this interrupt indicates that the current transfer operation has been terminated due to another transfer phase requested in SCSI. In this case, the service required interrupt occurs at the same time. In the MESSAGE IN phase, this interrupt occurs while the ACK signal to the last byte is held active. Before resetting this interrupt, be sure to issue the Reset ACK/REQ command.

(5) Service required interrupt (Bit 3)

This interrupt indicates a request for MPU program intervention and only occurs if the SPC serving as an INITIATOR is put in either of the following conditions:

- SPC has received the Transfer command, but cannot start the transfer operation because the transfer phase specified by bits 2 to 0 of the PCTL register does not match that requested in SCSI.
- The SPC has stopped the current hardware transfer operation (Transfer command) because of a request for another transfer phase in SCSI. In this case, the transfer operation in SCSI stops immediately, but the SPC internal transfer sequence continues until one of the following events is encountered:
 - Input operation
 The internal data buffer register becomes empty.
 - Output operation
 The data prefetch sequence to the internal data buffer register is completed.

Therefore, when this interrupt occurs, read out the SSTS register and check if the SPC internal transfer operation is completed. If the service required interrupt occurs during an output operation, the data prefetched in the SPC internal data buffer register may remain (not sent to SCSI). To determine how to handle the remaining data (up to eight bytes), see the interrupt processing procedure described below. When the service required interrupt occurs, the MPU program examines a transfer phase request from SCSI and proceeds to execute the transfer operation using one of the following procedures: (Figures 3–8 and 3–9 show examples of interrupt processing procedure.)

• Hardware transfer

The MPU program specifies the transfer phase pattern requested by SCSI as bit 2 to 0 of the PCTL register, and reissues the Transfer command.

Manual transfer

If this interrupt occurs during an output operation, the remaining data in the SPC internal data buffer register may have to be preserved. In this case, with bit 3 (Intercept Transfer) of the SCMD register set to 1, perform manual transfer and interrupt resetting. When the interrupted original transfer phase (output) is requested again after manual transfer by the above processing procedure, the suspended transfer operation can be restarted using the remaining data held in the data buffer register.




Figure 3–8. Service Required Interrupt Processing Procedure (Output)




Figure 3-9. Service Required Interrupt Processing Procedure (Input)

• Time-out interrupt (Bit 2)

This interrupt indicates that the selected bus device has not responded within the predetermined supervisory time after the SPC initiates the

SELECTION/RESELECTION phase. (See 3–2 Select command for details of the supervisory time setting procedure and the interrupt processing procedure.)

(7) SPC hardware error interrupt (Bit 1)

This interrupt indicates that the SPC has detected one of the following error indications in the SERR register:

- TC parity error
- · Phase error
- Short transfer period
- Transfer offset error

See the SERR register for details of these errors. When this interrupt occurs, the SPC does not stop the operation being executed (for any error cause). Since the normal operational sequence and end report cannot always be guaranteed in this case, the MPU program must be used for SPC control and bus phase control of SCSI.

Figures 3–10 to 3–12 show examples of error control processing.




Figure 3-10. Example Of Control Processing For SPC-Detected Error (1)




Figure 3-11. Example Of Control Processing For SPC-Detected Error (2)




Figure 3–12. Example Of Control Processing For SPC-Detected Error (3)

(8) Reset condition interrupt (Bit 0)

This interrupt indicates that the RESET condition has been detected in SCSI. Note that this interrupt cannot be masked. The reset condition persists for an unpredictable period of time. After making sure that bit 3 (Reset In) of the SSTS register becomes 0, the MPU must reset this interrupt condition. The reset condition interrupt may occur regardless of whether the SPC is connected with SCSI or not. When the SPC is connected with SCSI, occurrence of this interrupt causes the SPC to immediately deactivate a signal being sent to SCSI. Then the SPC proceeds to the BUS FREE phase. When the SPC is executing a command, occurrence of this interrupt causes the SPC to terminate its operation and reset its internal state. However, the following internal registers hold the control information unchanged:

- BDID register
- SCMD register
- PCTL register
- SCTL register
- TMOD register
- Transfer byte counter

Until this interrupt is reset, the SPC internal reset state is maintained even if the RESET condition is released in SCSI. Therefore, the SPC does not respond even when a new bus phase (e.g., SELECTION) is executed in SCSI.

PSNS/SDGC Address #5

PSNS Register – Phase Sense Register

ОР	7	6	5	4	3	2	1	0	P
R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	1/0	Р

When bit 5 (Diagnostic Mode) of the SCTL register is set to 0, the PSNS register indicates the control signal status on SCSI (input signals to the SPC).

Bit	Signal	SPC input pins
7	REQ	REQI
6	ACK	ACKI
5	ATN	ATNI
4	SEL	SELI
3	BSY	BSYI
2	MSG	MSGI
1	C/D	C/DI
0	I./O	1/01

A read from this register is allowed at any time regardless of the SPC condition. Bit 5 (ATN) of this register indicates the ATN signal status on SCSI. When the SPC serves as a TARGET, receipt of the ATN signal is indicated in this register but does not have any effect on other operations. The MPU program examines the ATN signal status at the following times in sequence and responds to the ATTENTION condition from SCSI:

- (1) When a selected interrupt occurs
- (2) When the RESELECTION phase has been completed
- (3) When the Transfer command has been completed
- (4) During execution of the Transfer command
 - When the ATN signal is detected, the Transfer Pause command can halt the transfer operation for transition to the MESSAGE OUT phase.
- (5) During execution of manual transfer

When bit 5 (Diagnostic Mode) of the SCTL register is set to 1, the PSNS register indicates the status of control signals sent from the SPC to SCSI. In the pseudo SCSI operation using the SDGC register, the PSNS register can be used to check the SCSI control signal status.

PSNS/SDGC Address #5

SDGC Register – SCSI Diagnostic Control Register

ОР	7	6	5	4	3	2	1	0	Р
w	Diag REQ	Diag ACK	*xfer enable	_	Diag BSY	Diag MSG	Diag C/D	Diag I/O	_

Note: *This bit is valid only for the MB89351/352 parts.

The SDGC register is used to operate the SPC in the diagnostic mode (with bit 5 Diagnostic Mode of the SCTL register set to 1). To simulate the SCSI operation, the SDGC register bits are used as having alternative SCSI control signal lines. In diagnostic mode, the SDGC register is used to check SPC internal operation. The Diagnostic Mode stops signaling to the physical SCSI bus and nullifies input signals from the SCSI bus except the data bus signals. The SPC internal operation can be performed in the ordinary manner. To check SPC internal operation, the MPU can manipulate the SDGC register bits to generate input signals to and from SCSI.

The following bus phases can be simulated:

- BUS FREE
- ARBITRATION (Always win)
- SELECTION (For INITIATE operation)
- RESELECTION (For TARGET operation)
- Information transfer (Input data manipulation not allowed in an input operation).
 Bit 5 is used as an enable bit for issuing interrupt signal (INTR) when the SPC FIFO needs servicing.

Bit 5 is set to enable a hardware interupt (INTR) when the SPC FIFO needs to be serviced. During an SCSI input operation, an interrupt will occur when the SPC has data to be read. During an SCSI ouput operation, an interrupt will occur when the SPC needs a byte to be written into the FIFO. Bit 5 can be SET/RESET during NORMAL and DIAGNOSTIC mode of SPC operation. This bit is write only, it will be read back as '0' regardless of its setting.

INITIALIZATION

The SPC is in the reset state when the input to RST pin is low (hardware reset) or bit 7 (Reset and Disable) of the SCTL register is set to 1. SPC-SCSI operation is disabled until the SPC reset state is released. The MPU program shall release the reset state after initializing the SPC internal registers. The following SPC internal registers remain unchanged even in the SPC reset state:

- BDID register
- TMOD register
- Transfer byte counter
- SCMD register
- PCTL register
- TEMP register (for sending)

At the moment power is turned on, the contents of these internal registers are unpredictable even though hardware reset (\overline{RST} input = low) is executed. After \overline{RST} input is released, the MPU program shall initialize the SPC as shown in Figure 3–13.




Figure 3-13. SPC Initialization (at power-up)

Fast Track to SCSI



SSTS Register – SPC Status (Register)

OP	7	6	5	4	3	2	1	0	Р
R	CONN	ECTED TARG		Xfer in Progress	1	TC=0	DREG FULL	Status EMPTY	Р

Register Functions

The SSTS register indicates the SPC internal status, which can be read out at any time.

Bit 7 and 6: Connected (INIT, TARG)

These bits indicate the connecting status between the SPC and SCSI.

Bit 7: INIT	Bit 6: TARG	State
0	0	Not connected with SCSI
1	0	 SPC serves as an INITIATOR: During execution of the SELECTION phase and after its completion. After a reselected interrupt
0	1	 SPC serves as a TARGET: During execution of the RESELECTION phase and at its completion. After a selected interrupt
1	1	Undefined

Bit 5: SPC Busy

Bit 5 indicates that a command is being executed or is waiting to be executed.

Bit 4: Transfer in Progress

Bit 4 indicates that a hardware transfer operation is being executed or the SCSI is requesting an information transfer phase.

Bit 3: SCSI Reset In

Bit 3 indicates that the SCSI RST signal is active.

Bit 2: TC = 0 (Transfer Counter Zero)

Bit 2 indicates that the transfer byte counter (TCH, TCM, TCL) has reached 0.

Bits 1 and 0: DREG Status (Full, Empty)

These bits indicate the status of the internal data buffer register. When executing a hard-ware transfer operation in program transfer mode, determine the data buffer register access timing by using these bit values.

Bit 1: FULL	Bit 0: EMPTY	Data buffer register status
0	0	Holds 1 to 7 bytes of data
0	1	Empty
1	0	Holds 8 bytes of data, leaving no free space
1	1	Undefined

SPC Status

SPC status is represented by combinations of status bits 7 to 4 of this register. Table 3–4 lists the combination of these bits and SPC status.

Table 3-4. SPC Operating Status Indications

	SSTS re	gister		
Bit 7: INIT	Bit 6: TARG	Bit 5: SPC Busy	Bit 4: Xfer in Progress	SPC operating status
0	0	0	0	SPC is not connected with SCSI. SPC does not hold a command waiting to be executed.
0	0	1	0	SPC is not connected with SCSI. But SPC holds the Select command, which is waiting for BUS FREE phase. Or it is executing ARBITRATION phase.
0	1	0	0	SPC serves as a TARGET. No operation is being executed in SCSI. Manual transfer is not being executed.
0	1	1	0	SPC is executing RESELECTION phase on SCSI.
0	1	1	1	SPC serves as a TARGET. Hardware transfer operation (Transfer command) is being executed.
1	0	0	0	SPC serves as an INITIATOR. No operation is being executed in SCSI. Manual transfer is not being executed.
1	0	0	1	SPC serves as an INITIATOR. Although SPC has received a REQ signal from SCSI, it is not ready to start transfer operation because no Transfer command has been issued or transfer phase does not match.
1	0	1	0	SPC is executing the SELECTION phase on SCSI.
1	0	1	1	SPC serves as an INITIATOR. Hardware transfer operation (Transfer command) is being executed.



SERR Register – SPC Error Status Register

ОР	7	6	5	4	3	2	1	0	Р
R	Data SCSI	Error SPC	'0'* xfer out**	'0'	TC Parity Error	Phase Error	Short Xfer Period	Xfer Offset Error	Р

Note: * MB87030/31/33

**MB89351/52

Note: **MB89351/352

This bit can only be reset (including the INTR signal) by satisfying the data request by writing or reading to the SPC FIFO (DREG).

Register Functions

The SERR register provides details of an error detected in the SPC. An SPC hardware error interrupt occurs if an error is indicated at any of bits 3 to 0.

Bits 7 and 6: Data Error

These bits indicate that a parity error has been detected in the transferred data during transfer phase execution in SCSI. Table 3–5 lists the data error indication bit patterns and the relevant SPC operations. When changing the transfer phase in SCSI, these error indication bits must be reset.

Table 3-5. Data Error Indication Bit Patterns In Transfer Phase

Bit 7	Bit 6	
Data Error		SPC operations
SCSI	SPC	·
0	1	No parity error was detected in the transferred data.
0	1	During execution of an output operation in hardware transfer mode, a parity error was detected in the data to be sent to SCSI. The parity is checked regardless of the value of bit 3 (Parity Enable) of the SCTL register. The erroneous data (parity bit value) is corrected and then sent to SCSI.
1	1	A parity error was detected in the data received from SCSI during an input operation. The parity is checked only when bit 3 (Parity Enable) of the SCTL register is set to 1. After an error is detected, the parity bit is corrected. If the SPC serving as an INITIATOR detects this error during hardware transfer execution, it generates an ATN signal to SCSI. (See Figure 3–2) In this case, the MPU program must reset this error condition before the ATN signal is reset. If the SPC serving as a TARGET detects this error during hardware transfer execution, it follows the specification at bit 0 (Termination Mode) of the SCMD register See SCMD register for details.
1	0	Undefined

Bit 5: Xfer Out

When bit 5 of SDGC is one (1) in program transfer mode, interrupt signal, INTR, is output for a data request. This bit is a flag indicating the data request.

In the MPU, this bit is referenced in the interrupt routine to perform data transfer according to the data requests.

Bit 3: TC Parity Error

Bit 3 indicates that a parity error occurred while the transfer byte counter (TCH, TCM, TCL) was being decremented.

Bit 2: Phase Error

When the SPC serves as an INITIATOR, the transfer phase has been changed in SCSI during hardware transfer mode operation (service required interrupt occurs). In this case, bit 2 indicates that:

- The new phase is a synchronous transfer mode DATA IN phase.
- The REQ signal has been received two or more times before the MPU program completed interrupt processing and issued the Transfer command for the new phase. In this case, the SPC cannot receive data and return the ACK signal normally.

Bit 1: Short Transfer Period

Bit 1 indicates that the REQ/ACK signal (input signal to REQI/ACKI pin) has a cycle exceeding the specified input range see Figure 3–14). If this error occurs, the transfer sequence executed by the SPC is not guaranteed.




Figure 3–14. Specified Input Cycle Of REQ/ACK Signal

Bit 0: Transfer Offset Error

Bit 0 indicates that one of the following errors has been detected during synchronous transfer mode. (The offset value referred to below denotes the REQ/ACK maximum offset value specified in the TMOD register).

- When SPC serves as a TARGET:
- The number of ACK signals received exceeds that of REQ signals transmitted.
- The number of REQ signals transmitted exceeds the offset value (SPC malfunction).
- When SPC serves as an INITIATOR
- The number of REQ signals received exceeds the offset value.
- The number of ACK signals transmitted exceeds that of REQ signals received (SPC malfunction). If this error occurs, the transfer sequence executed by the SPC is not guarantee.

Error Reset

To reset an error indication in the SERR register, do one of the following:

- Generate SCSI RESET condition (X10 → SCMD)
- Reset and disable (Bit 7 of SCTL register)
- Control reset (Bit 6 of SCTL register)
- Interrupt (SPC hardware error) reset (X02 → INTS)
 Bits 7 and 6 (Data Error) of this register do not cause an interrupt, but can be reset by this means.



PCTL Register - Phase Control Register

ОР	7	6	5	4	3	2	1	0	Р
R / W	Bus Free Interrupt Enable		1	0'		MSG Out	C/D Out	I/O Out	Р

Bit 7: Bus Free Interrupt Enable

With bit 7 set to 1, detection of the BUS FREE phase on the SCSI causes a disconnected interrupt to occur. To prevent an undesired interrupt from occurring, be sure to set bit 7 to 0 in the following cases:

- When issuing the Select command
- When resetting a 'disconnected' interrupt

Bit 2: MSG Out

Bit 1: C/D Out

Bit 0: I/O Out

When the SPC serves as a TARGET, specify the information transfer phase to be executed in SCSI. These bit values are sent to SCSI as MSG, C/D and I/O signals.

When the SPC acts as an INITIATOR, specify the pattern indicating the transfer phase to be executed. Before executing the transfer operation, the specified transfer phase pattern is compared with a bus phase actually requested by the TARGET. If they match, the transfer operation is initiated. Table 3–6 shows how to set a transfer command.

Also, use bit 0 (I/O OUT) to specify SELECT or RESELECT operation when the select command is issued to the SPC. See SELECT command for details.

Table 3-6. Transfer Phase Setting

Bit 2 MSG Out	Blt 1 C/D Out	Bit 0 I/O Out	SCSI transfer phase
0	0	0	Data Out
0	0	1	Data In
0	1	0	Command
0	1	1	Status
1	0	0	Unused
1	0	1	Unused
1	1	0	Message Out
1	1	1	Message In



MBC Register - Modified Byte Control Register

OP	7	6	5	4	3	2	1	0	P	
R		•	0,			MBC				
					Bit 3	2	1	0	Р	

The MBC register controls the data count during transfer between the SPC internal data buffer register and the MPU (Program Transfer mode) or external buffer memory (DMA mode). When data are written into the TCL register, its four low-order bits are set as an initial value for the MBC register. In an output operation, data are prefetched into the SPC internal data buffer register. Each time one byte is prefetched, the MBC register is decreased by one.

Operational Description Fast Track to SCSI

Data prefetch stops when the transfer byte counter is decreased below 15 and the MBC register reaches 0. In an input operation, data received from SCSI is stored in the internal data buffer register. Each time data is sent to the MPU or external buffer memory, the MBC register is decreased. The difference between the transfer byte counter and the MBC register corresponds to the byte count of data remaining in the internal data buffer register.

While the SPC is executing a DMA mode transfer operation, this register must not be read.



DREG Data Buffer Register

OP	7	6	5	4	3	2	1	0	P
R/	D: -	l .	Internal Data Register (8 Bytes FIFO)						_
W	Bit 7	6	5	4	3	2	1	0	Р

The SPCs internal data buffer register consists of eight bytes and operates on the FIFO principle. When executing the Transfer command in Program Transfer Mode, MPU transfers data using this register. Figure 3–15 shows the DREG access procedure to be taken in Program Transfer Mode. Therefore, never repeat accessing more than the number of times required.




Figure 3–15. DREG Access Procedure In Program Transfer Mode



TEMP REGISTER – Temporary Register

ОР	7	6	5	4	3	2	1	0	P
			Tempora	ary Data (I	nput: From	SCSI)			
K	Bit 7 6 5 4 3 2 1 0								
w	Temporary Data (Output: To SCSI)								
**	Bit 7	6	5	4	3	2	1	0	Р

The TEMP register is used for controlling the SCSI data bus except when hardware transfer is executed. It consists of two bytes, each of which is dedicated exclusively to receiving/sending data.

- Data receiving element (read only)
 - a) When a SELECTION/RESELECTION phase is detected in SCSI, the contents on the SCSI data bus are saved in the TEMP register. If a selected/reselected interrupt occurs, a bus device can be identified by the TEMP register

- contents. Read this register before resetting the selection or reselection interrupt status bit.
- b) For a manual transfer input operation, the contents on the SCSI data bus are saved in the timing sequence shown in Figure 3–16.




Figure 3-16. Data Bus Save In Manual Transfer Input Operation

- (2) Data sending element (write only)
 - a) Before issuing the Select command, set the contents to be sent to the SCSI data bus in the SELECTION/RESELECTION phase.
 - b) For a manual transfer output operation, set the data to be sent out.

TCH, TCM, TCL Address #OC, OD, OE

(TCH, TCM, TCL) – Transfer Byte Counter, High, Middle, and Low

ОР	7	6	5	4	3	2	1	0	P
R/W			TCH	: Transfer	Counter (N	MSB)			
U AA	Bit 23	22	21	20	19	18	17	16	Р
R/W			TCM:	ransfer C	ounter (2n	d Byte)	_		
U AA	Bit 15	14	13	12	11	10	9	8	Р
R/W	TCL: Transfer Counter (LSB)								
11. At	Bit 7	6	5	4	3	2	1	0	Р

The transfer byte counter consists of three bytes and functions as a down counter. In execution of a hardware transfer operation, it is decreased by one each time one byte of data is transferred over SCSI. It indicates the remaining byte count of data to be transferred. In the Select command execution, this counter operates as a response waiting time supervisory timer and sequence control counter. See Select command and Transfer command for transfer byte counter initialization. While the transfer byte counter is operating, do not carry out a read/write.

Note: Do not read/write these registers while a transfer operation is occuring. If necessary, use the "TC = 0" bit in the SSTS register to determine when the transfer count has reached zero.

EXBF Address #OF

EXBF - External Buffer Register MB87030, 31, 33 only

ОР	7	6	5	4	3	2	1	0	Р
R/			_	External	Buffer				Р
W	Bit 7	6	5	4	3	2	1	0	

This register's address is reserved for access from the MPU data bus (D7 to D0, DP) to the DMA data bus (HDB7 to HDBO, HDBP). It does not not exist as an internal register in SPC but provides a pathway between buses. As shown in Figure 3–17, the MPU program can execute a write/read to/from the external buffer memory by using this virtual register.




Figure 3–17. Access From MPU to External Buffer Memory

Devices without a separate DMA data bus do not have this register (MB89351/2).

This register is normally used by the MPU to load/unload an external memory buffer before/after (write to SCSI/read from SCSI) a DMA transfer.

Chapter 4

EXAMPLES OF EXTERNAL CIRCUIT CONNECTIONS

Figure 4–1 shows the external circuit blocks that can be connected with this LSI circuit. The external circuit configuration depends on the application environment, intended purpose, and required performance. Application examples for this circuit are given below.




Figure 4–1. Examples of External Circuit Connections

SCSI Driver/Receiver Circuits

Single-Ended Type

Table 4–1 lists the major components of this SCSI driver/receiver circuit. Figure 4–2 shows a example of a connection of the SPC and the SCSI single-ended type driver/receiver circuits.

Table 4–1. Major Components of Single-Ended Type SCSI Driver/Receiver Circuit (example)

Component	Part No.	Manufacturer	Characteristics	Q'ty
REQ/ACK signal driver	MB412 *	Fujitsu	3-state buffer circuit) 2 circuits/DIP 14	1
REQ/ACK signal receiver	MB413 * Resistor Resistor Capacitor	Fujitsu — — —	4 circuits/DIP 16 390W +2% 1/4 W 200W +2% 1/4 W 0.1mF/50 V Ceramic	1 1 1
Other signal driver	MB463 *	Fujitsu	(Open-collector buffer circuit) 4 circuits/DIP 14	4
Other signal receiver	74LS240	Fujitsu TI	(Schmitt trigger inverter) 8 circuits/DIP 20	2
Terminator (Required only when the driver/receiver is located at either end of SCSI)		_	(Signal) +5 220 W 330 W	18 ele- ments

Notes

The MB412 is compatible with the SN7519.

The MB413 is compatible with the Am26LS32.

The MB463 is compatible with the SN7438.




Figure 4-2. Example of Single-Ended Type SCSI Driver/Receiver Circuit




Figure 4–2. Example of Single-Ended Type SCSI Driver/Receiver Circuit (continued)

Differential Type

Table 4–2 lists the major components of this SCSI driver/receiver. Figure 4–3 shows a example of the connection of the SPC and the SCSI differential type driver/receiver circuit.

Table 4–2. Major Components of Differential Type SCSI Driver/Receiver Circuit (example)

Component	Part No.	Manufacturer	Characteristics	Q'ty
Driver/receiver (Common to all signals)	SN75176	TI	(Differential transceiver 1DV +1RV/Dip 8	18
Terminator (Required only when the driver/receiver is located at either end of SCSI)	-	_	(Positive signal) $+5$ 330Ω (Negative signal) $+5$ 150Ω 330Ω	18 ele- ment




Figure 4–3. Example of Differential Type SCSI Driver/Receiver Circuit




Figure 4–3. Example of Differential Type SCSI Driver/Receiver Circuit (continued)

External Data Buffer

To provide a buffer area for high-speed data transfer or a temporary storage for data to be transferred, the external data buffer memory can be connected to the SPC as shown in Figure 4-1. In this case, a buffer control circuit is required to control the timing of data transfer between the SPC and external buffer memory. To execute the transfer phase on SCSI, specify DMA Transfer Mode for the SPC. The SPC accesses the external buffer memory with the timing sequences shown in Figures 4-4 and 4-5. Data is transferred via the DMA data bus lines HDB7 to HDBO, HDBP. The transfer direction must be specified externally using the HIN signal. When requesting access to the external buffer memory, the SPC makes the DREQ signal active. In an input operation, the DREQ signal is sent out when the SPC internal data buffer register holds data received from SCSI. In an output operation, the DREQ signal is sent out when data corresponding to the byte count specified in the transfer byte counter is not all prefetched, and when the internal data buffer register has free byte locations available. The external buffer control circuit must return the DRESP signal in response to the DREQ signal on completion of transferring each byte. DRESP is a pulse signal whose trailing edge is used to indicate the end of transfer. The DREQ signal is held active as long as the above conditions exist in the SPC (this signal is not a transfer request signal for each byte). The access interface signals (DREQ, DRESP, HIN, HDB7 to HDBO, HDBP) to the external memory are asynchronous with an SPC clock signal supplied to the CLK pin.





Figure 4-4. Transfer with External Data Buffer (input operation)



Notes:

- (1) As long as the HIN signal is low, the DMA data bus (HDB7 to O, P) is in an input mode.
- (2) A transfer request (DREQ) signal is issued when the SPC internal data buffer register has free byte locations available for prefetching data.
- (3) The external buffer control circuit puts data onto the DMA data bus and also sends the DRESP signal in response. On the trailing edge of the DRESP signal, the SPC loads data from the DMA bus into the internal data buffer register.
- (4) When no free location is available in the SPC internal data buffer register, the DREQ signal becomes inactive. Then, transfer from the external buffer memory is stopped until the next data prefetch becomes available.

Figure 4–5. Transfer to External Data Buffer (output operation)

MB87030 MB87031 SCSI Protocol Controller (SPC)

GENERAL DESCRIPTION

The MB87030 and MB87031 SCSI Protocol Controller (SPC) are CMOS LSI circuits specifically designed to control a Small Computer Systems Interface (SCSI). In terms of features, functional operation, and electrical specifications, the two devices are identical. However, the MB87030 is housed in an 88-pin ceramic pin grid array package, whereas, the MB87031 is designed for surface mounting and is housed in a 100-pin plastic flat package.

To achieve optimum performance and interface flexibility, the SPC contains an 8-byte First In First Out (FIFO) data buffer register and a 24-bit transfer byte counter. Independent data busses for the CPU and the DMA controller plus separate input/output pins for all control signals greatly enhances performance. Data transfers can be executed in either the asynchronous or synchronous mode with a maximum offset of 8-bytes.

SCSI Compatibility

- Supports all of SCSI Specification (ANSI X3.131/1986)
- Serves as either INITIATOR or TAR-GET
- Both synchronous and asynchronous operation
- Software compatible with MB87033

Data Buses

 Independent busses for CPU and DMA transfer

Transfer Modes

- Asynchronous data transfers with programmable offset of up to 8 bytes
- Synchronous data transfers with programmable offset of up to 8 bytes

Data Transfer Speed

 Up to a maximum of 4 megabytes persecond (sustained).

Operating Modes

- DMA transfer
- Manual transfer
- Program transfer
- Diagnostic

Interface Connections

- Single-ended or differential options
- TTL compatible I/O

Clock Requirements

 8 MHz clock with 33% to 66% duty cycle

Technology/Power Requirements

- Silicon-gate CMOS
- Single +5 V power supply

Available Packaging

- 88-pin ceramic repeated quad-in-line
- 100-pin plastic flat package

ABSOLUTE MAXIMUM RATINGS1


		Val	Values				
Rating	Symbol	Min.	Max.	Unit			
Supply Voltage	V_{DD}	V _{SS} ² 05	7.0	V			
Input Voltage	Vı	V_{SS}^205	V _{DD} + .05	V			
Output Voltage ²	Vo	V _{SS} ² 05	V _{DD} + .05	V			
Storage Temperature (Ceramic)	T _{STG}	-65	+150	°C			
Temperature Under Bias (Ceramic)	T _{BIAS}	-40	+125	°C			
Output Current ³	I _{cs}	-40	+70	mA			

Notes: 1. Permanent device damage may occur if the above absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Expsosure to absolute maximum rating conditions for extended periods may affect device reliability.

- 2. V_{SS} = oV.
- 3. Not more than one output may be shorted at a time for a maximum duration of one second.


RECOMMENDED OPERATING CONDITIONS

Parameter	Designator		Unit			
	Designator	Min.	Тур.	Max.	Oint	
Supply Voltage	V_{DD}	4.75	5.0	5.25	V	
Input High Voltage	V _{IH}	2.2			V	
Input Low Voltage	V _{IL}			0.8	٧	
Operating Temperature	TA	0		70	°C	



PIN ASSIGNMENTS


PGA-88C-A01



Pin No.	1/0	Designator	Pin No.	1/0	Designator	Pin No.	1/0	Designator	Pin No.	<i>V</i> O	Designator
1	1	нім	23	0	SDBOP	45	1	A1	67	0	SDBE5
2	1/0	HDBO0	24	0	SDBE7	46	1	A2	68	0	SDBE4
3	1/0	HDBO1	25	1	SDB17	47	1 .	А3	69	1	SDB14
4	1/0	HDBO2	26	0	SDBE6	48	1/0	D4	70	0	SDB03
5	1/0	HDBO3	27	0	SDBO5	49	1/0	D5	71	1	SDB12
6	1/0	HDBO4	28	1	SDBI5	50	1/0	D6	72	0	SDBO1
7	1/0	HDBO5	29	0	SDBO4	51	1/0	D7	73	0	SDBE0
8	1/0	HDBO6	30	0	SDBE3	52	1/0	DP	74	1	SDBIO
9	1/0	HDBO7	31		SDB13	53	0	INTR	75	ı	RST
10	1/0	HDBOP	32	0	SDBO2	54	1	VOI	76	0	DREQ
11	0	INIT	33	0	SDBE2	55	ı	C/DI	77	1	₩T
12	0	TARG	34	1	SDBI1	56	1	SELI	78	1	WTG
13	0	1/00	35	0	SDBE1	57	1	MSG1	79	Ю	D2
14	0	C/DO	36	0	SDBO0	58		REQI	80	1/0	D3
15	0	SELO	37	1	CS	59	1	RSTI	81	Power Supply	
16	0	MSGO	38	1	CEK	60	1	ACKI	82	Power Supply	
17	0	REQO	39	1	RD	61	١ ١	BSYI	83	Power Supply	
18	0	RSTO	40	1	RGD	62	1	ANTI	84	Power Supply	
19	0	ACKO	41	1	DRESP	63		SDBIP	85	Power Supply	
20	0	BSYO	42	1/0	D0	64	0	SDB07	86	Power Supply	
21	0	ATNO	43	1/0	D1	65	0	SDBO6	87	Power Supply	
22	0	SDBEP	44	1	A0	66	1	SDB16	88	Power Supply	

PIN ASSIGNMENTS (Continued)

FPT-100P-M01



Pin	In Jun 1 n										
No.	1/0	Designator	Pin No.	10	Designator	Pin No.	I/O	Designator	Pin No.	VO	Designator
1	-	DRESP	26	1/0	D2	51	0	TARG	76	0	SDBE5
2	0	DREQ	27	vo	D3	52	0	INIT	77	0	SDBO5
3	-	V _{DD}	28	-	V _{DD}	53	_	V _{DD}	78	_	V _{DO}
4	-	V _{SS}	29	-	V _{SS}	54	_	V _{SS}	79	_	V _{SS}
5	ı	HIN	30	1/0	D4	55	1	ACKI	80	-	N/C
6	1/0	HDB0	31	1/0	D5	56	0	ACKO	81	t	SDB14
7	1/0	HDB1	32	1/0	D6	57	_	N/C	82	0	SDBE4
8	1/0	HDB2	33	1/0	D7	58	_	N/C	83	0	SDBO4
9	1/0	HDB3	34	vo	DP	59	1	BSYI	84	1	SDBI3
10	1/0	HDB4	35	1	AO	60	0	BSYO	85	0	SDBE3
11	1/0	HDB5	36	1	A1	61	1	ATNI	86	0	SDBO3
12	1/0	HDB6	37	1	A2	62	0	ATNO	87	1	SDB12
13	1/0	HDB7	38	1	A3	63	i	RSTI	88	0	SDBE2
14	1/0	HDBP	39	1	RST	64	0	RSTO	89	0	SDBO2
15	-	V _{ss}	40	-	V _{SS}	65	-	V _{ss}	90	_	Vss
16	1	CLK	41	1	REQI	66	1	SDBIP	91		SDBE1
17	1	टड	42	0	REQO	67	0	SDBEP	92	0	SDBE1
18	1	WΤ	43	1	VOI	68	0	SDBOP	93	0	SDBO1
19	1	wrg	44	0	1/00	69	- 1	SDB17	94	ı	SDBIO
20	1	RD	45	1	C/DI	70	0	SDBE7	95	0	SDBE0
21		RDG	46	0	C/DO	71	0	SDB07	96	0	SDB00
22	0	INTR	47	1	SELI	72	1	SDBI6	97	_	N/C
23	-	N/C	48	0	SELO	73	0	SDBE6	98	_	N/C
24	1/0	D0	49	1	MSG1	74	0	SDBO6	99	_	N/C
25	1/0	D1	50	0	MSG0	75	1	SDBI5	100		N/C

PIN DESCRIPTIONS

MB87030	in No. MB87031	Designator				Fun	ction		
1	5	HN	Indicates direction of transmission along data bus lines HDB0–HDB7 and HDBP in the DMA transfer mode. to be executed, Direction of transmission must be properly coordinated with internal operation of the SPC. When HIN is low, the data bus lines are placed in the high-impedence state (input mode). When HIN is high, all bus lines are switched to the output mode.						
2–9 10	6–13 13	HDB0-HDB7 HDBP	3-state bidirectional data bus for transferring data to or from the external buffer memory in the DMA mode. As shown below, the direction of data transmission diepends on the HIN input signal. HIN HDBn Operation L Input Mode Output						
			These two:		out Mode cate operating		put PC: they are	also available	as control
			signals for t		iver/receiver o				
11 12	51 INIT 51 TARG		Initiator L L H	Target L H L	Status SPC is not connected to SCSI. SPC is executing reselection phase or is operating as a target. SPC is executing selection phase or is operating as an initiator.				١١ ٠
13 14 15 16 17 18 19 20	44 46 48 50 42 64 56 60 62	VOO C/DO SELO MSGO REQO RSTO ACKO BSYO ATNO	Used to output SCSI control signals. REQ0, MSG0, C/D0, and I/O0 are active high only when the SPC serves as a target. ACKO and ATNO are active high only when the SPC services as an initiator.						
22 24 26 67	67 70 73 76	SDBEP SDBE7 SDBE6 SDBE5	Drive enable signals (corresponding to respective bit positions) when a 3-state buffer is used for the SCSI data bus. SDBE-7SDBE0 and SDBEP correspond to SDBO7-SDBO0 and SDBOP, respectively. Relationships with respect to the SCSI bus are shown below.						
68 30	82 85	SDBE4 SDBE3	SC	SCSI BUS STATUS			DOn		BEn
33 35 73	88 92 95	SDBE2 SDBE1 SDBE0		Reselection on Transfer SCSI SPC . *ID inc device		ates the	other bit p		L L H H L

PIN DESCRIPTIONS (Continued)

Pin No.			
MB87031	MB87031	Designator	Function
25 66 28 69 31 71 34 74 63	69 72 75 81 84 87 91 94	SDB17 SDB16 SDB15 SDB14 SDB13 SDB12 SDB11 SDB10 SDB1P	Inputs for the SCSI data bus. Most significant bit (MSB) is SDB17; least significant bit (LSB) is SDB10. SDB1P is an odd parity bit; parity checking for the SCSI data bus is programmable.
64 65 27 29 70 32 72 36 23	71 74 77 83 85 89 93 96 68	SDB07 SDB06 SDB05 SDB04 SDB03 SDB02 SDB01 SDB00 SDB00 SDB0P	Outputs for the SCSI data bus. (MSB is SDBO7; SDBO0. SDBOP is an odd parity bit. If the bus driver is an open collector device, these signals should be applied directly to the driver circuit. If the new bus driver is a 3-state device, these signals are used as data and SDBO7–SDBO0 and SDBOP are used as drive-enable signals.
37	17	CS	Selection enable signal for accessing an internal register in SPC. When CSis active, input/output signals RD, RDG, WT, WTG, DP, A0-A3, and D0-D7 are active.
38	16	CLK	Input clock for controlling internal operation and data transfer speed of SPC.
39 40	20 21	rd rdg	Input strobes used for reading out contents of internal register; strobes are effective only when CS is active low. When RDG is active low, the contents of an internal register selected buy address inputs A0–A3 are placed on data bus lines D0–D7 and DP. For a data transfer cycle in the program transfer mode, the trailing edge of RD is used as a timing signal to indicate the end of data read.
41	1	DRESP	During a data transfer cycle in the DMA mode, DRESP is a response signal to the data transfer request signal DREQ. The DRESP pin must be refreshed with an applied pulse after each byte of data is transferred to output operations, the falling edge of DRESP is used for sampling data on HDB0-HDB7 and HDBP bus lines; in input operations, the SPC holds data to be transferred onto HDB0-HDB7 and HIDBP until the falling edge of DRESP occurs.

PIN DESCRIPTIONS (Continued)

Pin	Pin No.		
MB87031	MB87031	Designator	Function
51 50 49 48 80 79 43 42 52	33 32 31 30 27 26 25 24	D7 D6 D5 D4 D3 D2 D1 D0 DP	Used for writing or reading data into or from an internal register in SPC; these bus liens are 3-state and bidirectional. The (MSB) is D7; the LSB is D0. DP is an odd parity bit. When the CS and RDG inputs are active Low, contents of the internal register are output to the data bus (read operation). In operations other than read, these bus lines are kept in a hgh-impedence state.
44-47	35–38	80–83	Address input signals for selecting an internal register in the SPC. The MSB is A3; the LSB is A0. When CS is active low, read/write is enabled and an internal register is selected by these address inputs via data bus lines D0-D7 and DP.
53	22	INTR	Requests an interrupt to indicate completion of an SPC internal operation or the occurrence of an error. Interrupt masking is allowed except for an interrupt caused by the RSTI input (reset condition of SCSI). When an interrupt is permitted, the INTR signal remains active until the interrupt is cleared.
56 61 58 60 57 55 54 62 59	27 59 41 55 49 45 43 61 63	SELI BSYI REQI ACKI MSGI C/DI I/OI ATNI RSTI	Used for receiving SCSI control signals; outputs of the SCSI receiver can be directly connected. (Waveform distortion or any other disturbance should not occur in the REQI and ACKI signals which are used as timing control signals for sequencing data transfers.)

PIN DESCRIPTIONS (Continued)

Pin	Pin No.		
MB87031	MB87031	Designator	Function
76	2	DREQ	When executing a data transfer cycle in the DMA mode, DREQ is used to indicate a request for data transfer between the SPC and external buffer memory. In the DMA mode, routing of data is as shown below. Output Operations: From external buffer memory to HDB0-HDB7/HDBBP to SPC internal data buffer register (8 Bytes) to SDB00-SDB07/SDB0P to SCSI. Input Operations: From SCSI to SDBI9-SDBI7/SDBIP to SPC internal data buffer register (8 bytes) to HDB0-HDB7/DHDBP to external buffer memory. In an output operation, DREQ becomes active to request a data transfer from the external buffer memory when the SPC internal data buffer register has free space available. In an input operation, DREQ becomes active to request a data transfer to the external buffer memory when the SPC internal buffer memory contains valid data.
77	18	WT	Input strobe used for writing data into an SPC internal register; this signal is asserted only when CS is active Low. On the trailing edge of WT, data placed on data bus lines D0-D7/DP is loaded into the internal register selected by address inputs A0-A3, except when all address lines are High (A0-A3 = H). For a data transfer cycle in the program transfer mode, the trailing edge of WT is used as a timing signal to indicate a data-ready state.
78	19	WTG	When WTG is active low, data appearing on data bus lines D0-D7/DP is output to HDB0-HDB7/HDBP if the following input conditions are satisfied. CS = L A0-A3 = H HIN = H
81, 84 85, 88	4, 15, 29 40, 54, 65, 79,90	V _{SS}	Power supply ground.
82. 83 86, 87	3, 28 53, 78	V _{DD}	+5V Power Supply
_	23, 57, 58, 80, 97, 98, 99, 100		Not used.

ADDRESSING OF INTERNAL REGISTERS

Both the MB87030 and the MB87031 contain16 byte-wide registers that are externally accessible. These registers are used to control internal operations of the SPC and also to indicate processing/result status. A unique address, identified by address bits A3-A0, is assigned to each of the sixteen registers. These addresses are defined in Table 1. (Note: The phase sense (PSNS) and SPC diagnostic (SDGC) registers have the same hexadecimal address; however, depending upon whether a read or write command is executed, the registers provide two separate functions.)

Table 1. Internal Register Addressing

Register	Mnemonic	Operation	Chip Select (CS)	А3	Addre A2	ss Bits A1	A0
Bus Device ID	BDID	R	0	0	0	0	0
		W					
SPC Control	SCTL	R	0	Ô	0	0	1
31 0 0011801	3012	W				Ů	
Command	SCMD	R	o	0	0	1	0
Command	SOND	W	0	U			U
Transfer Mode	TMOD	R	0	0	0	1	1
rransier wode	TIVIOD	W	U				
Interrupt Sense	INTO	R	o	0	1	0	0
Reset Interrupt	INTS	W					
Phase Sense	PSNS	R	0	0	1	0	1
SPC Diagnostic Control	SDGC	W					
SPC Status	SSTS	R	0	0			0
		W	0	0	1	1	0
SPC Error Status	SERR	R					
		W	0	0	1	1	1
Dhara Oastal	PCTL	R				0	0
Phase Control	POIL	0 W		1	Ů	U	0
Modified Byte Counter	MBC	R					_
		W	0	1	0	0	1
D . D	2220	R					
Data Register	DREG	W	0	1	0	1	0
Tomason, Bosista	TEMP	R		1	0	1	1
Temporary Register	TEMP	W	0			<u> </u>	

Fast Track to SCSI MB87030/31

Table 1. Internal Register Addressing (Continued)

Register	Mnemonic	Operation	Chip Select (CS)	A 3	Addre A2	ss Bits A1	A 0
Transfor Country Ligh	тсн	R	0	4		0	0
Transfer Counter High	1011	W	0	•	_	١	
Tuanatas Carratas Middela	Transfer Counter Middle TCM R 0			0	4		
Transfer Counter Middle		.W	U			Ů	<u>'</u>
Transfer Counter Law	sfer Counter Low TCL R 0	0	4	,		0	
Transfer Counter Low		•	'	'			
External Buffer EXBF	R	0				4	
	EXBF	W	0	1	'	1 1	

BIT ASSIGNMENTS

Table 2 lists the bit assignments for the seventeen internal registers defined in Table 1. During read/write access of an internal register, the following rules are invoked:

- Internal registers include only those registers identified in Table 1.
- A write command to a read—only register is ignored.
- For write operations, all bit positions with a "--" (blank) designator can be written as a "0" or as a "1".
- All bit positions with an assigned "0" are always read as a zero (0).

Table 2. Bit Assignments For Internal Registers

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
0	Bus Device ID	R	#7	#6	#5	#4	#3	#2	#1	#0	0
ŭ	(BDID)	W						SCSI Bus	Device I	D ID1	
1	SPC Control	R	Reset & Dis-	Con- trol	Diag	ARBIT	Parity	Select	Re- select	INT	Р
'	(SCTL)	W	able	Reset	Mode	Enable	Enable	Enable	Enable		•
	Command (SCMD)	R	C===	mand Co	مام	RST	Inter- cept	Transfer PRG	Modife	Term Mode	Р
2	`	W	Com	nano Co	de	Out	Xfer	Xfer	0		'
3	Transfer Mode (TMOD) Command (SCMD)	R W	Sync. Xfer	Max. TO	Transfer 2	١,	Min. Tr Period 2	ansfer	0	0	Р
4	Interrupt Sense (INTS)	R	Selec- ted	Resel- ected	Discon- nect	Com- mand Comp- plete	Ser- vice Re- quired	Time Out	SPC Hard Error	Reset Condi- tion	Р
		W			Re	eset Inter	rrupt				_
	Phase Sense	R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	1/0	Р
_	(PSNS)	W									
5	SPC Diag Control	R									
	(SDGC)	٧	Diag. REQ	Diag. ACK	XFER Enable		Diag. BSY	Diag. MSG	Diag. C/D	Diag. I/O	
	SPC Status	R	Conne	cted	SPC	XFER In Pro-	SCSI	TC=0	DREG	Status	Р
6	(SSTS)		INIT	TARG	BSY	gress	RST		Full	Empty	
		W									
7	SPC Error Status	R	Data I SCSI	Error SPC	0 XFER Out	0	TC Parity Error	Phase Error	Short Period	Offset Error	Р
	(SERR)	W									

Table 2. Bit Assignments For Internal Registers (Continued)

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
	Phase Control	R	Bus Free					Trans	fer Phase	9	
8	(PCTL)	W	Inter- rupt Enable			0		MSG Out	C/D Out	I/O Out	Р
9	Modified Byte	R			0		Bit3	MB Bit2	C Bit1	Bito	
9	Counter (MBC)	w								_	
	Data	R			Intern	al Data I	Register (8 Byte FIF	- O)		_
А	Register (DREG)	W	Bit7	6	5	4	3	2	1	0	P
В	Temporary Register	R	Bit7	6		orary Da	ita (Input:	From SC	SI)	1 0	P
	(TEMP)	W				orary Da	ta (Outpu	t: to SCS			Р
	Transfer	R	Bit7	6		4	3	2	1	0	
С	Counter High (TCH)	W	Bit23	22	1 rans 21 1	ter Cour 20	nter High (19	18 	17	16 I	Р
D	Transfer Counter	R	1		Trans	for Cour	tor High	Ond Buto			Р
	Mid. (TCM)	W	Bit15	14	13 1	12 1	11 11	(2nd Byte) 10	9 I	8	P
_	Transfer	R	ı		_	· ^		1.00			,
E	Counter Low (TCL)	W	Bit7	6	Frans 5	ter Cour 4	nter High (3	2 2	1	0	Р
F	External Buffer	R			Euta-	nal Buffe					Р
Г	(EXBF)	W	Bit7	6	5	4	3	2	1	0	Г

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise specified)

				Values		
Parameter	Designator	Condition	Min	Тур	Max	Unit
Power Supply Current	t _{DS}	Steady State ¹			100	mA
Power Dissipation	P _D			300		mW
Output High Voltage	V _{OH}	$I_{OH} = -0.4$ mA	4.2		V _{DD}	٧
Output Low Voltage	V _{OL}	I _{OL} = 3.2mA	V _{SS}		0.4	V
Input High Voltage	VIH		2.2			V
Input Low Voltage	V _{IL}				0.8	V
Input Leakage Current	l _{Li}	V _I = 0 -	-10		10	mA
Input Leakage Current	l _{LZ}	3-state V _I = 0 - V _{DD}			10	mA


1.
$$V_{IH} = V_{DD} = V_{IL} = V_{SS}$$

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

MPU INTERFACE


Clock Signal					
Doromotor	Designator -		Values		Unit
Parameter		Min.	Тур.	Max.	Oill
Clock Cycle	t _{CLF}	125		200	ns
Clock High	t chcl	50			ns
Clock Pulse Width (Low)	‡CLCH	40			ns




Reset Signal					
Poremeter	Designator		Unit		
Parameter	Designator	Min.	Тур.	Max.	Oilit
Reset Pulse Width	trstw	50			ns




Parameter	Decimates			Unit	
raiailleter	Designator	Min.	Тур.	Max.	Unit
ddress Setup	t _{AWS}	40			ns
ddress Hold	tawh	5			ns
S Setup	t _{cws}	25			ns
S Hold	t _{cwH}	10			ns
ata Bus Setup	t _{DWS}	25			ns
ata Bus Hold	t _{DWH}	20			ns
VT Pulse Width	t _{WT}	50			ns




Parameter	Dani		Unit			
Parameter	Designator -	Min.	Тур.	Max.	Unit	
Address Setup	tAWSE	40			ns	
Address Hold	t _{AWHE}	5			ns	
S Setup	t _{CWSE}	25			ns	
S Hold	t _{CWHE}	10			ns	
WTG Low to DMA Data Bus HDB7-HDB0, HDBP	twlHD		40	60	ns	
NTG High to DMA Data Bus HDB7-HDB0, HDBP	t _{WHHD}	10	30		ns	
MPU Data Bus (D7-D0, DP) DMA Data Bus HDB7-HDB0, HDBP)	t _{DHD}	5	25	50	ns	
HIN High to DMA Data Bus (HDB7-HDB0, HDBP)	thinz	10		40	ns	



Read Cycle (Registe	rs other than	EXBF)			
Parameter	Designator		Values		Unit
Parameter	Designator	Min.	Тур.	Max.	Onit
Address Setup	t _{ARS}	40			ns
Address Hold	t _{ARH}	5			ns
CS Setup (RD)	t _{CRS}	10			ns
CS Hold	tcrH	5			ns
RD Pulse Width	t _{RD}	50			ns
RDG Low to Data Output	t _{RLNZ}	10		45	ns
RDG High to D7-D0, DP High Z	t _{RHHZ}			40	ns
RD Low to Data Establish	t _{RLD}			85	ns
RD High to Data Hold	t _{RHD}	10			ns
CS Setup (RDG)	t _{CRGS}	5			ns




Da	B		Unit		
Parameter	Designator	Min.	Тур.	Max.	Unit
Address Setup	tARSE	40			ns
Address Hold	tARHE	5			ns
CS Setup	t _{CRSE}	10			ns
CS Hold	tCRHE	10			ns
RDG Low to Data Output	t _{RLNZ}	10		45	ns
RDG High to D7-D0, DP High Z	t _{RHHZ}			40	ns
DMA Data Bus (HDB7-HDB0 HDBP) to MPU Data Bus (D7-D0, DP)	t _{HDD}	5		50	ns
HIN Low to HDB7-HDB0, HDBP High	t _{HINZ}			40	



Note: 1. These two signals may be applied simultaneously.

Parameter			11		
	Designator	Min.	Тур.	Max.	Unit
CER High to INTR High	t _{CHIR}	5		55	ns
WT High to INTR Low (Interrupt Reset) Interrupt Reset Cycle Time ²	t _{whin}	t _{CLF} 1 + 10		2t _{CLF} + 80	ns ns
	twacy	4t _{CLF}			

- 1. Refer to "Clock Signal" timing for definition of t_{CLF}.
- 2. Cycle time for WT when interrupt is continuous.




DMA Interface

Access Timing					
Parameter	Designator		Values		Unit
		Min	Тур	Max	Unit
DREQ High to DRESP High	t _{DRRP}	t _{CLF} (Note)			ns
DRESP High to DREQ Low	t _{RPDR}	10	45	80	ns
DREQ Low to DREQ High	t _{DLDH}	0			ns
DRESP Pulse Width	t _{RPSW}	50			ns
DRESP Cycle Time (1)	t _{RPCY}	2 t _{CLF}			ns
DRESP Cycle Time (2)	t _{RLRH}	3t _{CLF}			ns


Note:

Refer to "Clock Signal" timing for definition of t_{CLF}



Input Operation (SPC to External Data Buffer)									
_			_						
Parameter	Designator	Min.	Тур.	Max.	Unit				
HIN High to HDB7-HDB0, HDBP Data Output	t _{HINZ}	10		40	ns				
DREQ High to Data Establish	t _{DRDV}			60	ns				
DRESP Low to Data Change	t _{RPDV}	15	15	90	ns				
REQI or ACKI High to DREQ High→	t _{RADR}		55	3t _{CLF2} + 70	ns				


- When SPC receives REQ (Initiator) or ACK (Target) with an empty FIFO during DMA (hardware) transfer.
 Refer to "Clock Signal" timing for definition of CLF



Parameter	Designator		Values		Unit
rarameter	Designator	Min	Тур	Max	Onit
HIN Low to HDB7-HDB0, HDBP (High Z)	t _{HIHZ}			40	ns
Data Bus Setup	t _{HDBS}	20			ns
Data Bus Hold	t _{HDBH}	20			ns
DREQ Low to DRESP (Note)	t _{DLRP}			5t _{CLF} 1	ns
DRESP Low to REQO or ACKO High ²	t _{DRRA}			4t CLF2 + 115	ns

Notes:

- 1. Refer to "Clock Signal" timing for definition of tol F
- The indicated timing is invoked if SPC receives DRESP when the internal data buffer is empty during a DMA (hardware) transfer. The timing parameter is waived for ACKO when the last byte is transferred with the SPC serving as an initiator.




Note: In the following cases,the DREQ signal becomes inactive asynchronously with the DRESP signal to stop refetching data during an output operation:

- The Transfer Pause command is issued when the SPC is serving as a TARGET
- The Transfer Phase is changed when the SPC is serving as an INITIATOR
 In these cases, the last DRESP signal response must not exceed t DLRP

SCSI Interface (Selection Phase)

D	Designator				
Parameter		Min.	Тур.	Max.	Unit
Bus Free Time	t _{BFR}	4t _{CLF} + 50			ns
BSYI Low to BSYO High (Start of arbitration)	t _{BFBO}	(6 + n) x t _{CLF} + 5		(7 + n) x t _{CLF} + 65	ns
BSYO High to ID Bit High	t _{BHID}	CLÐ	20	55	ns
BSYO High to Prioritize	t _{ARB}	32t _{CLF} -40	_		ns
Data Bus Valid (High Priority Bit) to Prioritize	t _{AIDV}	70			ns
Data Bus Valid (Low Priority Bit) to Prioritize	-AIDV	5			ns
Bus Usage Permission Granted to SELO High	t _{AWSO}	0		45	ns
SELO High to Data Bus (ID) Send	t _{SOID}	11t _{CLF} 30	11t _{CLF} +15	11t _{CLF} +45	ns
SELO High to INIT High	t _{SOIT}	11t _{CLF} 30	11t _{CLF} 10	11t _{CLF} + 40	ns
INIT High to ATNO High	t _{ITAT}		5	5	ns
Data Bus (ID) Send to BSYO Low	t _{IDBL}	2t _{CLF} 50	2t _{CLF} 10	2t _{CLF} +25	ns
BSYO Low to BSYI Low	t _{BOBI}	0		t _{CLF}	ns
BSYI High to SELO Low	t _{BISO}	2t _{CLF} +5			ns
BSYI High to Data Bus (ID) Hold	t _{BIDH}	2t _{CLF} +5			ns
SELO Low to INTR High	t _{SCIR}		0	35	ns
SELI High to BSYO, ID Bit Low	t _{SBCR}			3t _{CLF} + 115	ns
Prioritize to BSYO, ID Bit Low	t _{PBCR}			125	ns


Refer to "Clock Signal" timing for definition of t_{CLF}.
 n = TCL register set value



Parameter	Danismatas		Values		Unit
	Designator	Min. ^{1,2}	Тур.	Max.	Unit
Bus Free to Data Bus (ID) Send	t _{FRID}	(6 + n) x t CLF + 5		(7 + n) x t CLP- 85	ns
ID Send to SELO High	t _{IDSO}	11t _{CLF} 50	11t _{CLF} 15	11t _{CLF} + 25	ns
ID Send to INIT High	t _{IDIT}	11t _{CLF} 50	11t _{CLF}	11t _{CLF} + 40	ns
INIT high to ATNO High	t _{ITAT}	- 5	5	25	ns
BSYI High to SELO Low	t _{BISO}	2t _{CLF} + 5			ns
BSYI High to Data Bus (ID) Hold	t _{BIDH}	2t _{CLF} + 5			ns
SELO Low to INTR High	t _{SCIR}		0	35	ns


Notes: 1. Refer to "Clock Signal" timing for definition of t_{CLF}.

2 n = TCL register set value




TARGET with Arbitration					
Deservator	Daniem stan				
Parameter	Designator	Min.	Тур.	Max.	Unit
SELI High to BSYI Low	t _{SIBI}	0			ns
Data Bus (ID) Valid to BSYI Low	t _{IDBI}	0			ns
I/OI Low to BSYI Low	t _{IIBI}	0			ns
BSYI Low to BSYO High (Response time)	t _{SLBO}	4t _{CLF} 1+5		5t _{CLF} + 60	ns
BSYO High to Data Bus (ID) Hold	t _{BOID}	20		·	ns
BSYO High to SELI Low	t _{BOSI}	0			ns
ATNI High to SELI Low	t _{ATSI}	0			ns
SELI Low to TARG High	t _{SLTG}	3 t _{CLF} + 5		4t _{CLF} + 60	ns
TARG High to Phase Signal Output	t _{TGPH}	- 5	10	30	ns
I/OO High to Data Bus Enable ²	t _{IODE}	4t _{CLF} -30	4 t _{CLF} + 20	4t _{CLF} + 70	ns
SELI Low to INTR High	t _{SLIR}			3t _{CLF} + 65	ns

- Refer to "Clock Signal" timing for definition of t_{CLF}
 In case of bit 0 (I/O out) of PCTL register is set in advance.



TARGET without Arbitration					
Parameter	Designator			Unit	
rarameter	Designator	Min.	Тур.	Max.	Oilit
Data Bus (ID) Valid to SELI High	t _{IDSI}	0			ns
I/OI Low to SELI High	t _{ilSi}	0			ns
SELI High to BSYO High (Response time)	t _{SLBO}	2t _{CLF} 1+5		3t _{CLF} + 65	ns
BSYO High to Data Bus (ID) Hold	t _{BOID}	20			ns
BSYO High to SELI Low	t _{BOSI}	0			ns
ATNI High to SELI Low	t _{ATSI}	0		·	ns
SELI Low to TARG High	t _{SLTG}	3t _{CLF} + 5		4t _{CLF} + 60	ns
TARG High to Phase Signal Output ²	t _{TGPH}	- 5	10	30	ns
I/OO High to Data Bus Enable	t _{IODE}	4t _{CLF} 30	4t _{CLF} + 20	4t _{CLF} + 70	ns
SELI Low to INTR High	t _{SLIR}			3t _{CLF} + 65	ns


- Refer to "Clock Signal" timing for definition of t_{CLF}
 In case bit 0 (I/O) of PCTL register is set in advance.



SCSI Interface (Reselection Phase)


_		Values				
Parameter	Designator	Min. ^{1,2}	Тур.	Max.	Unit	
Bus Free Time	t _{BFR}	4t _{CLF} + 50			ns	
BSYI Low to BSYO High (Start of arbitration)	t _{BFBO}	(6 + n) x t _{CLF} + 5		(7 + n) x t _{CLF} + 65	ns	
BSYO High to ID Bit High	t _{BHID}	0	20	55	ns	
BSYO High to Prioritize	t _{ARB}	32 _{CLF} -40			ns	
Data Bus Valid (High Priority Bit) to Prioritize	t	70			ns	
Data Bus Valid (Low Priority Bit) to Prioritize	^t AIDT	5			ns	
Bus Usage Permission Grant to SELO High	t _{AWSO}	0		45	ns	
SELO High to Data Bus (ID) Send	t _{SOID}	11t _{CLF} - 30	11t _{CLF} + 15	11t _{CLF} + 45	ns	
SELO High to TARG High	t _{sотс}	11t _{CLF} - 30	11t _{CLF} + 5	11t _{CLF} + 30	ns	
TARG High to Phase Signal Send	t _{TGPH}	- 5	10	30	ns	
I/OO High to BSYO Low	tiobl	2t _{CLF} - 40	2t _{CLF} - 10	2t _{CLF} + 20	ns	
Data Bus (ID) Send to BSYO Low	t _{IDBL}	2t _{CLF} - 50	2t _{CLF} - 10	2t _{CLF} + 25	ns	
BSYO Low to BSYI Low	t _{BOBI}	0		t _{CLF}	ns	
BSYI High to SELO Low	t _{BISO}	3t _{CLF} +5			ns	
BSYI High to Data Bus (ID) Hold	t _{BIDH}	3t _{CLF} + 5			ns	
SELO Low to INTR High	t _{SCIR}		0	35	ns	
SELI High to BSYO, ID Bit Low	t _{SBCR}			3t _{CLF} + 115	ns	
Prioritize to BSYO, ID Bit Low	t _{PBCR}			125	ns	
BSYI High to BSYO High	t _{BIBO}	2t _{CLE} +5			ns	

- 1. Refer to "Clock Signal" timing for definition of t_{CLF}
- 2. n = TCL register set value



INITIATOR					
Parameter	Designator		Values		Unit
raiameter	Deorginator	Min.	Тур.	Max.	Oilik
SELI High to BSYI Low	t _{SIBI}	0			ns
Data Bus (ID) Valid to BSYI Low	t _{IDBI}	0			ns
I/OI Low to BSYI Low	t _{IIBI}	0			ns
BSYI Low to BSYO High (Response time)	t _{SLBO}	4t _{CLF} + 5 (Note)		5t _{CLF} + 60	ns
BSYO High to Data Bus (ID) Hold	t _{BOID}	20			ns
BSYO High to SELI Low	t _{BOSI}	0			ns
SELI Low to BSYO Low	t _{SIBO}	2t _{CLF} + 5		3t _{CLF} + 60	ns
SELI Low to I/OI Hold	tsiiH	4t _{CLF} + 20			ns
SELI Low to INTR High	t _{SLIR}			3t _{CLF} + 65	ns
SELI Low to INIT High	t _{SLIT}	3t _{CLF} +5		4t _{CLF} + 65	ns
INIT High to Data Bus Enable (With I/Ol at low level)	t _{ITDE}	10			ns


Note: 1. Refer to "Clock Signal" timing for definition of t_{CLF}.



SCSI Interface (Transfer Phase)


Parameter	Designator		Values			
Parameter	Designator	Min.	Тур.	Max.	Unit	
I/OO High to Data Bus Enable	t _{IODE}	3t _{CLF}		4t _{CLF} + 100	ns	
Data Bus Valid to REQO High	t _{DVRQ}	2t _{CLF} 80			ns	
ACKI High to Data Bus Hold	t _{AKDV}	15	55		ns	
REQO High to ACKI High	t _{RHAH}	20			ns	
ACKI High to REQO Low	t _{AHRL}	10	30	55	ns	
REQO Low to ACKI Low	t _{RLAL}	0			ns	
ACKL Low to REQO High	t _{ALRH}		0	35	ns	
ACKI High to REQO High	t _{AHRH}	2t _{CLF} + 5			ns	

Note: 1. Refer to "Clock Signal" timing for definition of t_{CLF}.



Asynchronous Transfer Input (TARGET)								
Parameter	Designator		Unit					
rarameter	Designator	Min.	Тур.	Max.] Olik			
I/OO Low to Data Bus Disable	t _{IODD}		20	5 5	ns			
Data Bus Valid to ACKI High10	t _{DVAK}				ns			
REQO Low to Data Bus Hold	t _{RLDV}	25			ns			
REQO High to ACKI High	t _{RHAH}	20		*	ns			
ACKI High to REQO Low	t _{AHRL}	10	30	55	ns			
REQO Low to ACKI Low	t _{RLAL}	0			ns			
ACKI Low to REQO High	t _{ALRH}	0	35		ns			
ACKI High to REQO High	t _{AHRH}	2t _{CLF} + 5			ns			


Note: 1. Refer to "Clock Signal" timing for definition of t_{CLF}



Asynchronous Transfer	Output (INI	TIATOR)			
Parameter	Designator-			Unit	
raiametei	Designator	Min.	Тур.	Max.]
I/OI Low to Data Bus Enable	tIIDE	10	50	90	ns
Phase Specify to REQI High	t _{PHRQ}	100		·	ns
ACKO Low to Phase Change	tALPH	10			ns
REQI High to ATNO Low1	t _{RATL}	2t _{CLF2+} 5			ns
ATNO Low to ACKO High ¹	tatla	t _{CLF} 20			ns
Data Bus Valid to ACKO High	t _{DVAK}	2t _{CLF} 80			ns
REQI Low to Data Bus Hold	t _{RLDV}	20	60		ns
REQI High to ACKO High	t _{RHAH}	20	45	75	ns
ACKO High to REQI Low	tAHRL	0			ns
REQI Low to ACKO Low3	t _{RLAL}	10	45	75	ns
ACKO Low to REQI High	t _{ALRH}	10			ns
REQI Low to ACKO High	t _{RLNA}	2t _{CLF} + 5			ns

With these timing parameters, the ATNO signal is reset only when the last byte is sent at the MESSAGE OUT phase.


Refer to "Clock Signal" timing for definition of t_{CLF} Except for the last byte. Notes: 1.



Parameter	Input (INITIA		Values		Unit
	Designator	Min.	Тур.	Max.	Onit
I/OI High to Data Bus Disable	t _{IIDD}		45	75	ns
Phase Specify to REQI High	t _{PHRQ}	100			ns
ACKO Low to Phase Change	t _{ALPH}	10			ns
Data Bus Valid to REQI High	t _{DVRQ}	10			ns
ACKO High to Data Bus Hold	t _{AKDV}	15			ns
REQI High to ACKO High	t _{RHAH}	15	40	70	ns
ACKO High to REQI Low	t _{AHRL}	0			ns
REQI Low to ACKO Low	t _{RLAL}	10	45	75	ns
ACKO Low to REQI High	t _{ALRH}	10			ns
REQI Low to ACKO High	t _{RLNA}	t _{CLF} 1 + 5	t _{CLF} 1 + 15		ns
ATNO High to ACKO Low ²	tATAL	t _{CLF} - 20			ns


Notes: 1.

Refer to "Clock Signal" timing for definition of t_{CLF}
With these timing parameters, the ATNO signal is sent only when parity checking is enabled and a parity error is detected in the input data.



Synchronous Transfer Output (TARGET)					
Parameter	D		Unit		
	Designator	Min. ^{1,2}	Тур.	Max.	Unit
I/OO High to Data Bus Enable	^t IODE	3t _{CLF}		4t _{CLF} + 100	ns
Data Bus Valid to REQO High	t _{DVRQ}	t _{CLF}			ns
REQO Assertion Period	t _{RQAP}	t _{CLF} - 10	t _{CLF}		ns
REQO Nonassertion Period	t _{RNAP}	nt _{CLF} - 10	n t _{CLF}		ns
REQO Low to Data Bus Hold	t _{RLDH}	0	5		ns
REQO High to ACKI High	t _{RHAH}	0			ns
ACKI cycle time (1)	t _{AKF1}	t _{CLF}			ns
ACKI cycle time (2)	t _{AKF2}	3t _{CLF}			ns
ACKI Assertion Period	tAKAP	50			ns
ACKI Nonassertion Period	tanap	50			ns


Notes: 1. Refer to "Clock Signal" timing for definition of t_{CLF} . 2. n = TMOD register set value



Parameter		Values			11-14
	Designator	Min. ^{1,2}	Тур.	Max.	Unit
I/OO Low to Data Bus Disable	t _{IODD}		20	55	ns
REQO Assertion Period	t _{RQAP}	t _{CLF} 10	t _{CLF}		ns
REQO Nonassertion Period	trnap	nt _{CLF} 10	n t _{CLF}		ns
REQO High to ACKI High	t _{RHAH}	0			ns
ACKI Assertion Period	t _{AKAP}	50			ns
ACKI Nonassertion Period	tanap	50			ns
ACKI Cycle time (1)	t _{AKF1}	t _{CLF}			ns
ACKI Cycle time (2)	t _{AKF2}	3 t _{CLF}			ns
Data Bus Valid to ACKI High	t _{DVAK}	10			ns
ACKI High to Data Bus Hold	t _{AKDH}	40			ns


Notes: 1. Refer to "Clock Signal" timing for definition of t_{CLF} 2. n = TMOD register set value






Synchronous Transfer (Output (INIT	IATOR)			
Parameter	Designator	Values			Unit
	Designator	Min. ^{1,2}	Тур.	Max.	O IIII
I/OI Low to Data Bus Enable	tIIDE	10	50	90	ns
Phase Specify to REQI High	t _{PHRQ}	100			ns
ACKO Low to Phase Change	tALPH	10			ns
REQI Assertion Period	tRQAP	50			ns
REQI Nonassertion Period	t _{RNAP}	50			ns
REQI Cycle time (1)	t _{RQF1}	tclf			ns
REQI Cycle time (2)	t _{RQF2}	3 t _{CLF}			ns
REQI High to ACKO High	t _{RHAH}	3 t _{CLF}			ns
ACKO Assertion Period	takap	t _{CLF} 10	t _{CLF}		ns
ACKO Nonassertion Period	tanap	n t _{CLF} 10	n t _{CLF}		ns
Data Bus Valid to ACKO High	t _{DTAK}	t _{CLF}			ns
ACKO Low to Data Bus Hold	t _{ALDH}	0	5		ns

Notes: 1. Refer to "Clock Signal" timing for definition of t_{CLF}.
2. n = TMOD register set value




Synchronous Transfer Input (INITIATOR)					
Parameter	Danimatas	Values			Unit
	Designator	Min. ^{1,2}	Тур.	Max.	Onit
I/OI High to Data Bus Disable	t _{IDD}		45	75	ns
Phase Specify to REQI High	t _{PHRQ}	100	3		ns
ACKO Low to Phase Change	t _{ALPH}	10			ns
Data Bus Valid to REQI High	t _{DVRQ}	10			ns
REQI High to Data Bus Hold	t _{RQDH}	40			ns
REQI Assertion Period	t _{RQAP}	50			ns
REQI Nonassertion Period	t _{RNAP}	50			ns
REQI Cycle time (1)	t _{RQF1}	t _{CLF}			ns
REQI Cycle time (2)	t _{RQF2}	3t _{CLF}			ns
REQI High to ACKO High	t _{RHAH}	6t _{CLF} + 5			ns
ACKO Assertion Period	t _{AKAP}	t _{CLF} - 10	t _{CLF}		ns
ACKO Nonassertion Period	tanap	nt _{CLF} - 10	n t _{CLF}		ns
REQI High to ATNO High ³	t _{RATH}	3t _{CLF} + 5	4 t _{CLF} - 30		ns

- 1. Refer to "Clock Signal" timing for definition of t_{CLF}.
- 2. n = TMOD register set value
- With these timing parameters, the ATNO signal is sent only when parity checking is enabled and a parity error is detected in the input data.




Transfer Phase Change (TARGET)					
Parameter	Values				Unit
	Designator	Min	Тур	Max	Onit
WT High to MSGO, C/DO, I/OO (PCTL register)	t _{PHCH}	10	40	65	ns



MANUAL TRANSFER ¹					
Parameter	Designator	Values			Unit
		Min²	Тур.	Max.	Oint
WT High to Data Bus Valid (TEMP register output)	t _{WTDV}		40	60	ns
WT High to REQO, ACKO High (Set ACK/REQ command)	t _{STRA}	2t _{CLF} + 5		3t _{CLF} + 80	ns
WT High to REQO, ACKO Low (Reset ACK/REQ command)	t _{RTRA}	2t _{CLF} + 5		3t _{CLF} + 80	ns


Notes: 1. Timing sequences not shown here conform to the asynchronous transfer timing sequence. Refer to "Clock Signal" timing for definition of t_{CLF} .



Attention Condition (INITIATOR)					
Parameter	Values		Values		
	Designator	Min.	Тур.	Max.	Unit
WT High to ATNO High/Low (Set ATN command and Reset ATN command)	t _{ATNO}	2 t _{CLF} + 5 (Note)		3t _{CLF} + 90	ns

Note:

Refer to "Clock Signal" timing for definition of t_{CLF}.




SCSI Interface (Bus Free)

Parameter	Designator		Values		Unit
	Designator	Min.	Тур.	Max.	Unit
BSYI Low to INIT Low	t _{BLIT}			5 t _{CLF} + 70 (Note)	ns
INIT Low to Bus Clear	tITCR		20	50	ns
BSYI Low to INTR High	t _{BLIR}			6 t _{CLF} + 75	ns

Note:


Refer to "Clock Signal" timing for definition of t_{CLF}.



Parameter	Decimates	Values				
	Designator	Min.	Тур.	Max.	Unit	
WT High to BSYO Low (SCMD register)	twals			3t _{CLF} + 80 (Note)	ns	
WT High to TARG Low (SCMD register)	twrgL			3t _{CLF} + 80	ns	
TARG Low to Bus Clear	tTGCR		20	50	ns	

Note:


^{1.} Refer to "Clock Signal" timing for definition of t_{CLF}.



Parameter	Designator	Values			
rarameter	Designator	Min.	Тур.	Max.	Unit
WT High to SELO Low (INTS register)	t _{wsL}			3 t _{CLF} + 80 (Note)	ns
WT High to Data Bus Disable (INTS register)	t _{WDBL}			3t _{CLF} + 105	ns
WT High to TARG or INIT Low (INTS register)	t _{WTIL}			3 t _{CLF} + 80	ns
TARG Low to I/OO Low	t _{TGIO}		10	30	ns
WT High to INTR Low (INTS register)	t _{WIRL}			3t _{CLF} + 105	ns


Note:

1. Refer to "Clock Signal" timing for definition of t_{CLF}




SCSI Interface (Reset Condition))

RST Signal Sending							
Parameter	Docimator		Unit				
	Designator	Min.	Тур.	Max.	Unit		
WT High (bit 4 of to RSTO	of SCMD register)	t _{RSTO}	5	35	55	ns	
Reset Delay		t _{RSOD}		70	115	ns	



Parameter	Designator	Values				
	Designator —	Min.¹	Тур.	Max.	Unit	
RSTI Pulse Width	t _{SRIW}	3 t _{CLF}			ns	
Reset Delay	t _{RSID}			4t _{CLF} + 115	ns	

1. Refer to "Clock Signal" timing for definition of tolk.





CAPACITANCE (T = 25° C_A , V_{DD} = 0V, f_I = 1 MHz)

Parameter	Decimates		Unit		
	Designator	Min	Тур	Max	Onit
Input Pin Capacitance	C _{IN}			9	pF
Output Pin Capacitance	C _{OUT}			9	pF
I/O Pin Capacitance	C _{I/O}			11	pF

GRID ARRAY

88-Lead Ceramic Pin Grid Array





GRID ARRAY (Continued) 100-Lead Plastic Flat Package FPT-100P-M01 100-LEAD PLASTIC FLAT PACKAGE (CASE NO.: FPT-100P-MO1)

MB87033B SCSI Protocol Controller (SPC) with On-Chip Drivers/Receivers

GENERAL DESCRIPTION

The MB87033 SCSI Protocol Controller (SPC) is a CMOS LSI circuit specifically designed to control a Small Computer Systems Interface (SCSI). The MB87033 rounds out Fujitsu's SPC family of protocol controllers by providing software enhancements and other functional features that will meet all facets of the SCSI specification (ANSI X 3.131-1986).

To achieve optimum performance and interface flexibility, the MB87033 provides an 8-byte First-In First-Out (FIFO) data buffer register and a 28-bit transfer byte counter which allows burst transfers of up to 256 megabytes. To improve programming requirements, "Attention Detect" and "Arbitration Fail" interrupts are provided and on-chip driver/receiver circuits simplify interface connections. Data transfers can be executed in either the asynchronous or synchronous mode with a maximum offset of 8-bytes.

SCSI Compatibility

- Supports all commands.
- Software compatible with MB87030/31
- Serves as either INITIATOR or TAR-GET

Data Bus

Independent buses for CPU and DMA controller

Transfer Modes

- Asynchronous
- Synchronous mode transfers with programmable offset of up to eight bytes (8-Byte FIFO)

Data Transfer Speed

Up to a maximum of 5-megabytes/sec

Selectable Operating Modes

- DMA transfer
- Program transfer
- Manual transfer
- Diagnostic

Interface

- On-chip single ended Drivers/Receivers
- Guaranteed to sink 48mA regardless of the number of outputs simultaneously asserted.

Enhancements

- On-chip parity generation
- Attention condition detect interrupt
- Arbitration fail interrupt
- 8 byte FIFO
- 28 bit counter

Clock Requirements

• 10 MHz clock

Technology/Power Requirements

- Silicon-gate CMOS
- Single +5V power supply

Available Packaging


- 84-pin plastic leadless chip carrier
- 80-pin plastic flat package

ABSOLUTE MAXIMUM RATINGS1

Rating	Combal	Value	Unit	
	Symbol	Min	Max	Onit
Supply Voltage	V _{DD}	V _{SS} 2-0.3	6.0	V
Input Voltage	V _I	V _{SS} 2-0.3	V _{DD} + 0.3	V
Output Voltage ²	Vo	V _{SS} 2-0.3	V _{DD} + 0.3	٧
Storage Temperature (Ceramic)	T _{STG}	-65	+125	°C


NOTES:

- Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded.
 Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. $V_{SS} = 0V$.
- 3. Not more than one output may be shorted at a time for a maximum duration of one second.




Transfer PIN ASSIGNMENTS

80-Pin Plastic Flat Package



PIN ASSIGNMENTS

84-Pin Plastic Leadless Chip Carrier



PIN DESCRIPTIONS

Pin Nu	mber		
FPT	PLCC	Designator	Function
1	73	RESET	When set to the active-low state, an asynchro- nous reset signal that clears all internal circuits of the SPC.
2.7, 12,13 18,23 42,47 52,53 58,63	1,2 8,13 32,36 43,44 50,55 74,78	V _{SS}	Power supply ground.
3,43		Open	Reserved. (Note: Do not make external connections to these pins.)
4,5 20,21 44,45 60,61	4,10 11,12 33,34 39,41 46,52 53,75 76,81,83	NC	No internal connection. (Note: These pins must be open connections at all times.)
8 9 10 14 15 16 17 19	79 80 82 3 5 6 7 9 77	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DBP	Inputs/outputs for the SCSI data bus; these I/O pins connect directly to the SCSI connector. DB7 is the MSB; DB0 is the LSB. DBP is an odd parity bit.
11,33 51,73	2,21,22,42 44,63,65,84	VDD	+5V power supply.
22		TEST	Reserved for test functions. (Note. Do not make external connections to these pins.)
24	14	DRESP	DRESP is a response signal to the data transfer request signal DREQ. The DRESP pin must be refreshed with an applied pulse after each byte of data is transferred. In the DMA mode, DRESP is used as a timing signal for completion of a data-byte transfer.

PIN DESCRIPTIONS

Pin Nu	mber	Danismata	Function
FPT	PLCC	Designator	Function
25	15	DREQ	When executing a data transfer cycle in the DMA mode, DREQ is used to indicate a request for a data transfer between the SPC and external buffer memory. In the DMA mode, routing of data is as shown below. Output Operation: External buffer memory to SPC to SCSI bus. Input Operation: SCSI bus to SPC to external buffer memory. In an output operation, DREQ becomes active to request a data transfer to the external buffer memory when the FIFO contains valid data.
26	16	HIN	Indicates direction of transmission along data bus lines HDB0-HDB7 and HDBP in the DMA transfer mode. To be executed, direction of transmission must be properly coordinated with internal operation of the SPC. When HIN is low (inactive), the data bus lines are placed in the high-impedance state (input mode). When HIN is high (active) all bus lines are switched to the output mode.
35 34 32 31 30 29 28 27 36	25 24 22 21 20 19 18 17 26	HDB7 HDB6 HDB5 HDB4 HDB3 HDB2 HDB1 HDB0 HDB0	3-state bidirectional data bus for transferring data to or from the external buffer memory in the DMA mode. As shown below, the direction of data transmission depends on the HIN input signal. HIN HDBn Operation L Input Mode Output H Output Mode Input
37–40	30–27	A3-A0	Address input signals for selecting an internal register in the SPC. The MSB is A3; the LSB is A0. When CS is active low, read/write is enabled and an internal register is selected by these address inputs via data bus lines D0-D7 and DP.
41	31	CLK	Input clock for controlling internal operations and data-transfer speeds of SPC.

PIN DESCRIPTIONS (Continued)

Pin Nu	ımber	Designator	Function
FPT	PLCC	Designator	Function
57 50 48 56 54 49 46 59 55	49 40 37 48 45 38 35 51	BSY SEL REQ ACK MSG C/D I/O ATN RST	Input/output control signals for SCSI bus.
62	54	INT2	A non-maskable interrupt request signal that indicates a reset condition on the SCSI bus.
64	56	CS	Selection enable signal for accessing an internal register in the SPC. When CS is active low, the following signals are valid: RD, WT, A0–A3, D0–D7 and DP.
65	57	₩T	Input strobe used for writing data into an internal register of the SPC; this signal is asserted only if CS is active low. On the trailing edge of WT, data placed on data bus lines D0-D7/DP is loaded into the internal register selected by address inputs A0-A3, except when all address lines are high (A0-A3 = H).
66	58	WTG	While this signal is active low, data placed on data bus lines D0-D7/DP is output to HDB0-HDB7/HDBP provided the following input conditions are satisfied: CS and HIN = H A0-A3 = H
67 68	59 60	RD RDG	Input strobes used for reading out contents of internal register; strobes are effective only when CS is active low. When RDG is active low, the contents of an internal register selected by address inputs A0–A3 are placed on data bus lines D0–D7/DP. For a data transfer cycle in the program transfer mode, the trailing edge of RD is used as a timing signal to indicate the end of data read.

PIN DESCRIPTIONS (Continued)

Pin Nun	nber	D!	Function
FPT	PLCC	Designator	runction
69 70 71 72 74 75 76	61 62 63 64 66 67 68 69	D0 D1 D2 D3 D4 D5 D6 D7	Used for writing or reading data into or from an internal register of the SPC; these bus lines are 3-state and bidirectional. The MSB is D7; the LSB is D0. DP is an odd parity bit.
78	49	DP	When the CS and RDG inputs are active low, contents of the internal register are output to the data bus (read operation). In operations other than read, these bus lines are kept in a high-impedance state.
79	50	DPO	An odd parity output for data byte D7–D0. DPO represents an output when D7–D0/DP are placed in a high-impedance state; DPO is in a high-impedance state when D7–D0/DP serve as outputs. If a parity bit is not generated for external memory, DPO can be used as an input for DP.
80	51	INTR	When active high, requests an interrupt to indicate completion of an SPC internal operation or the occurrence of an error; the INTR interrupt request can be masked by user software. When an interrupt request is honored, INTR remains in the active state until cause of the interrupt is cleared.

MB87033B Fast Track to SCSI

ADDRESSING OF INTERNAL REGISTERS

The MB87033 SPC contains16 byte-wide registers that are externally accessible. These registers are used to control internal operations of the SPC and also to indicate processing/result status. A unique address, identified by address bits A3—A0, is assigned to each of the sixteen registers. These addresses are defined in Table 1.

Table 1. Internal Register Addressing

					Addres	s Bits	
Register	Mnemonic	Operation	Chip Select (CS)	А3	A2	A1	A0
Bus Device ID	BDID	R W	0	0	0	0	0
SDC Control	SCTL	R			0	0	
SPC Control	SCIL	W	0	0	Ü	U	1
Command	SCMD	R	0	0	0	1	0
Command	SCIVID	W	ŭ		Ů	•	Ů
Transfer Made	TMOD	R	•	0	0	1	1
Transfer Mode	TMOD	w	0	U			1
Interrupt Sense	INTS	R	0	0	1	0	0
Reset Interrupt		W			,	Ů	Ü
Phase Sense	PSNS	R	0	0	1	0	1
SPC Diagnostic Control	SDGC	w	·				
SPC Status	SSTS	R	0	0	1	1	0
SPC Error Status	SERR	R	0	0	1	1	1
Phase Control	PCTL	R	0	1	0	0	0
Friase Control	POIL	W	U	'		L _o	Ů
Modified Byte Count		R	0	1	0	0	1
Extended Transfer Count	MBC	W	U				'
Data Basistas	DREG	R	0	1		1	0
Data Register	DNEG	W	U	,	0	<u>'</u>	٥

Register	Mnemonic	Operation	Chip Select (CS)	А3	Addres	s Bits A1	A0
Bus Device ID	BDID	R					
		W	0	0	0	0	0
SPC Control	SCTL	R			_	0	4
SPC Control	SCIL	W	0	0	0	U	1
Command	SCMD	R	0	0	0	1	0
Command	SCIVID	W			Ů	'	
Transfer Mode	TMOD	R	0	0	0	1	1
Transier Wood	TIVIOD	W	Ü		Ů		
Interrupt Sense	INTS	R	o	0	1	o	0
Reset Interrupt	INTO	W		Ů			<u> </u>
Phase Sense	PSNS	R	0	0	1	o	1
SPC Diagnostic Control	SDGC	W	_				
SPC Status	SSTS	R	0	0	1	1	0
SPC Error Status	SERR	R	0	0	1	1	1
Phase Control	PCTL	R	0	1	0	o	0
Filase Control	POIL	W	0	1	Ů	Ŭ	
Modified Byte Count	1100	R	0	1	0	0	1
Extended Transfer Count	MBC	W	U		L u		<u> </u>
Data Register	DREG	R	0	1	0	1	o
Dala Negislei	DREG	W	U	'	Ľ	'	Ŭ

MB87033B Fast Track to SCSI

Table 1. Internal Register Addressing (Continued)

Register	Mnemonic	Operation	Chip Select (CS)	Address Bits A3 A2 A1			A0
_	TEMP	R	_	_	0	1	
Temporary Register		w	1	1			1
Transfer Counter (High)	тсн	R	0	4		0	0
	ICH	W	U	-	'	U	Ů
Transfer Counter (Middle)	тсм	R	0	1	1	0	,
Transfer Counter (Middle)	ICIVI	W					
Transfer Country (Low)	T C.	R	•				0
Transfer Counter (Low)	TCL	W	0	1	1	1	Ů
External Buffer	EVDE	R	0	1		1	4
	EXBF	w	U	•	'		l '

Fast Track to SCSI MB87033B

BIT ASSIGNMENTS FOR INTERNAL REGISTERS

Table 2 lists the bit assignments for the sixteen internal registers defined in Table 1. In most cases, bit assignments for the MB87033 SPC are identical to those for the MB87030/31; however, in the MB87033, some features are expanded and others are added to improve overall performance. These modifications and additions are summarized in the following descriptions.

MPU Bus Parity Generator: An odd parity bit is output from DPO (pin 79 in FPT, pin 50 in PLCC) for each data byte (D7-D0). DPO is a 3-state pin and is placed in a high-impedance state when data from D7-D0 is output to the MPU. If the MPU interface does not contain a parity generator, the output of DPO can be connected to the DP input pin of the SPC (pin 78 in FPT, pin 49 in PLCC).

Reset Condition Interrupt Request Signal

The INT2 output (pin 62 in FPT, pin 33 in PLCC) is a non-maskable interrupt request that, when driven High, notifies the SPC when a reset condition is detected on the SCSI bus. Bit 4 (Reset Condition Interrupt Mask Enable) of the Phase Control (PCTL) register does not affect the INT2 output pin.

When a bus reset condition is detected, the INTR output (pin 80 in FPT, pin 51 in PLCC) also is driven to the high state; however, the state of INTR can be masked by bit 4 of the PCTL register:

Bit 4 = 0: INTR goes high when a reset condition is detected.

Bit 4 = 1: INTR does not go high when a reset condition is detected.

Lost Arbitration Interrupt Request

If bit 6 (Lost Arbitration Interrupt Enable) of the phase control (PCTL) register is set to "1", a COMMAND COMPLETE interrupt is generated when the SPC (serving as initiator or target) loses in the ARBITRATION process. To determine the cause of a COMMAND COMPLETE interrupt (completion of SELECTION, RESELECTION, or lost ARBITRATION), refer to bits 6 (target) and 7 (initiator) of the SPC status (SSTS) register. If both bits are set to "0", the COMMAND COMPLETE interrupt is a result of lost arbitration.

Attention Condition Interrupt

If bit 5 (Attention Condition Interrupt Enable) of the phase control (PCTL) register is set to "1" and the SPC serves as a target, a service required interrupt occurs. To reset the service

required interrupt, set bit 3 of the interrupt sense (INTS) register to "1" or revoke the current target role of the SPC.

Expansion of Transfer Byte Counter

If bit 0 of the transfer mode (TMOD) register is set to "1", the transfer byte counter is expanded to 28-bits. In the expanded mode, the high nibble (bits 24 through 27) are entered into the four most significant bit positions (7 through 4) of the modified byte count (MBC) register.

Note: When a hardware data transfer or execution of a SELECT command is in process, access to the TMOD register is forbidden.

Bit 0 of the TMOD register =1: To access the highest four bits (bits 27 through 24) of the transfer byte counter, data reads or writes are addressed to the high nibble of the modified byte counter (MBC) register. When a TRANSFER or SELECT command is issued, the transfer byte count (or twalt) should be placed in the high nibble of the MBC register rather than the TCH, TCM, and TCL registers.

Bit 0 of the TMOD register = 0: The transfer byte counter is not expanded to 28—bits; hence, reading the high nibble of MBC yields a "0" even though some particular value is written into the register. In this case, t_{WAIT} or the transfer byte count is based on a 24-bit transfer byte counter (identical to the MB87030/MB87031).

During read/write access of an internal register, the following rules are invoked:

- Internal registers include only those registers identified in Table 2.
- A write command to a read-only register is ignored.
- For write operations, all bit positions with a "—" (blank) designator can be written as "0" or "1".
- All bit positions with an assigned "0" are always read as a zero (0).

Table 2. Bit Assignments For Internal Registers

		lable 2	2. BIT A	ssignr	nents H	or inte	ernai Re	egisters	;		
HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
0	Bus Device ID	R	#7	#6	#5	#4	#3	#2	#1	#0	0
	(BDID)	W						SCSI Bus ID4	Device ID2	ID ID1	_
1	SPC Control	R	Reset & Dis-	Cont- rol	Diag	ARBIT	Parity	Select	Resel- ect	INT	Р
	(SCTL)	W	able	Reset	Mode	Enable	Enable	Enable	Enable	Enable	
	Command (SCMD)	R	Com	mand Co	alo	RST	Inter- cept	Transfer PRG	Modife	Term Mode	Р
2	2 \ \ \ \ \ W	W	Com	manu oo	ue	Out	Xfer	Xfer	0		·
3	Transfer Mode (TMOD)	Mode		rnc. Max. Transfer Min. Tra er Offset Period				ansfer		Xfer Counte	Р
				4	2	1	2	1	0	Expand	
4	Interrupt Sense (INTS)	R	Selec- ted	Resel- ected	Discon- nect	Com- mand Comp- plete	Ser- vice Re- quired	Time Out	SPC Hard Error	Reset Condi- tion	Р
		W			R	eset Inter	rrupt				
	Phase Sense (PSNS)	R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	1/0	Р
5	SPC Diag Control (SDGC)	w	Diag REQ	Diag ACK		_	Diag BSY	Diag MSG	Diag C/D	Diag I/O	_
	SPC Status	R	Conne	ected	SPC	XFER In Pro-	SCSI	TC=0	DREG	Status	P
6	(SSTS)		INIT	TARG	BSY	gress	RST		Full	Empty	
		W									
7	SPC Error Status	R	Data SCSI	Error SPC	0	0	TC Parity Error	Phase Error	Short Period	Offset Error	Р
	(SERR)	W									_

Table 2. Bit Assignments For Internal Registers (Continued)

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
	Phase Control	R	Bus Free	Arbitra-	Condi-	Condi-	0	Trans	er Phase	9	
8	(PCTL)	W	Inter- rupt Enable	Fail In- terrupt Enable	tion In- terrupt Enable	tion In- terrupt mask	U	MSG Out	C/D Out	I/O Out	P
	Modified Byte	R	Exter	nded Tra	nsfer Cou	nter		МВ	С		
9	Counter (MBC)		Bit 27	Bit 26	Bit 25	Bit 24	Bit3	Bit2	Bit1	Bi t0 -	
	Data Register	R		1	nternal Da	ta Regis	ster (8 Byt	e FIFO)			Р
Α	(DREG)	W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bito	Г
В	Temporary Register	R	Bit7							Р	
	(TEMP)	W	Bit7	Bit6	Temp	orary Da Bit4	ta (Outpu Bit3	t: to SCSI Bit2) Bit1	l Bito	Р
С	Transfer Counter	R			Trans	fer Coun	iter High (MSB)			Р
	High (TCH)	w	Bit23	Bit22	Bit21	Bit20	Bit19	18Bit	17Bit	16B	it
D	Transfer Counter	R			Trans	fer Coun	ter High (2nd Byte)			P
J	Mid. (TCM)	w	Bit15	14Bit			11Bit	• •		8Bit	
E	Transfer Counter	R			Trans	fer Coun	iter High (LSB)			P
	Low (TCL)	w	Bit7	6Bit	5Bit	4Bit	3Bit	2Bit	1Bit	0Bit	
_	External	R			Exteri	nal Buffe	r				
F	Buffer (EXBF)	W	Bit7	6Bit	5Bit	4Bit	3Bit	2Bit	1Bit	P 0Bit	

Fast Track to SCSI MB87033B

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise specified)

SCSI Bus Pins

				Values		
Parameter	Designator	Condition	Min.	Тур.	Max.	Unit
Input Voltage	V _{IH}		2.0		5.25	>
	V _{IL}		0.0		0.8	٧
Input Current	I _{IH}	V _{IH} = 5.25V V _{IL} = 0.0V			10 -10	mA mA
	l _{IL}	V _{IL} = 0.0V			-10	IIIA
Output Voltage	VoL	$V_{DD} = 4.75V$ $I_{OL} = 48 \text{ mA}$			0.5	٧
Input Hysteresis Width	V _{HW}		0.2			٧

Other than SCSI Bus Pins

				Values		
Parameter	Designator	Condition	Min.	Тур.	Max.	Unit
Input Voltage	V _{IH}		2.2		V _{DD} + 0.3	٧
	V _{IL}		V _{SS} 0.3		0.8	٧
Output Voltage	V _{OH}	l _{OH} = -0.4mA	4.2		V _{DD}	٧
	V _{OL}	I _{OL} = 3.2mA	V _{SS}		0.4	
Input Leakage Current	I _{LIN}	V _{IH} = 5.25V			10	mA
	I _{LIN}	V _{IL} = 0.0V			-10	mA
Input/Output	I _{LIN}	V _{IH} = 5.25V			10	mA
Leakage Current	I _{LIN}	V _{IL} = 0.0V			-10	mA
Supply Current	I _{DD}	10 MHz Clock Outputs Open			30	mA

TA = 0 - 70°C, $V_{DD} + 5V + 5\%$

DC CHARACTERISTICS (Continued) (Recommended operating conditions unless otherwise specified)

Capacitance

				Values		
Parameter	Designator	Condition	Min.	Тур.	Max.	Unit
Input pin capacitance	C _{IN}	T _A = 25C, V _{DD} = V _I =OV, f - 1MHz			9	p ^f
Output capacitance	C _{OUT}	T _A = 25C, V _{DD} = V _I =OV, f – 1MHz			9	p ^f
I/O pin capacitance *2	C _{I/O}	T _A = 25C, V _{DD} = V _I =OV, f – 1MHz			11	p ^f
I/O pin capacitance *3	C _{I/O}	$T_A = 25C$, $V_{DD} = V_I = OV$, f - 1MHz			30	p ^f

Notes: 1. SCSI bus Pins are DB7–DB0, DBP, RST, SEL, I/O, C/D, MSG, ATN, REQ, ACK, and BSY.
2. For all I/O pins except SCSI bus pins.
3. For SCSI bus pins only (see note 1.)


AC CHARACTERISTICS

SCSI signal timing chart is described as follows:




Notes:

- 1. Output "L"
- 2. No device is outputting "L".
- 3. The other device is outputting "L".




Clock	Ι		I .		
Parameter	Designator	Min	Values Typ	Max	Unit
Clock cycle time	t _{CLF}	100		200	ns
Clock "H" Pulse width	t _{CHCL}	50			ns
Clock "L" Pulse width	tclch	40			ns




Hardware Reset							
Parameter	Designator		Values				
	Designator	Min	Тур	Max	Unit		
Reset Pulse Width	t _{RSTW}	50			ns		

Register Write (except EXBF)




Parameter	Dasienstar			Unit	
rarameter	Designator	Min	Тур	Max	
Address set-up	taws	35			ns
Address hold	tawh	5			ns
CS set-up	tcws	20			ns
CS hold	t _{CWH}	10			ns
Data bus set-up	t _{DWS}	25			ns
Data bus hold	t _{DWH}	20			ns
WT Pulse width	t _{WT}	50			ns
Data bus valid → DPO valid	t _{DPV}			55	ns

Register Write (EXBF)




Parameter	D			Unit	
Parameter	Designator		Min	Тур	Unit Max
Address set-up	t _{aws}	35			ns
Address hold	t _{awhe}	5			ns
CS set-up	t _{cwse}	20			ns
CS hold	t _{cwhe}	10			ns
WTG "L" → DMA pulse putput valid	^t wihd			55	ns
WTG "H" → DMA pulse putput invalid	twhhd	10	,		ns
MPU data bus → DMA bus delay	[‡] dhd			50	ns

Register Read (except EXBF)



Register Write					
Parameter	Designator		Values		Unit
Parameter	Designator	Min	Тур	Max	Onit
Address set-up	tars	35			ns
Address hold	tarh	5			ns
CS set-up	t _{CRS}	20			ns
CS hold	t _{CRH}	10			ns
RDG "L" → Data bus ourpur valid	t _{RLNZ}	10		40	ns
RDG "H" → Data bus ourpur valid	t _{RHHZ}	10		40	ns
I NO L -> Data valio	DP t _{RLD}			70 85	ns ns
RD "H" → Data Invalid	t _{RHD}	10			ns
RD Pulse width	t _{RD}	50			ns
*1 RDG "L" → Data High	-Z t _{DPZ}	10		40	ns
*1 RDG "H" → DPO	t _{DPO}	10		40	ns
Note: *1 = DPO goes to H	igh-Z when both RD	G and CS are	e "L".		

Register Read (EXBF)




Note:


*1:: RD is input at the same timing as RDG or held to "H".

Register Read									
Parameter				Unit					
Parameter	Designator -	Min.	Тур.	Max.	Onit				
Address set-up	t _{ARSE}	35			ns				
Address hold	tarhe	5			ns				
CS set-up	t _{CRSE}	20			ns				
CS hold	[‡] CRHE	10			ns				
RDG "L" → Data bus output	t _{RLNZ}	10		40	ns				
RDG "H" → Data bus High-Z	t _{RHHZ}	10		40	ns				
DMA bus → MPU data bus delay	t _{HDD}			50	ns				


DREG Access Cycle Time



DREG						
Parameter	Decimates	Values			l I mia	
	Designator	Min.	Тур.	Max.	Unit	
DREG access cycle time (2)	t _{DCY1}	2t _{CLF}			ns	
DREG access cycle time (1)	t _{DCY2}	3t _{CLF}			ns	




Command Issue Cycle	Time				
Parameter	Docianator		Values	Unit	
	Designator	Min.	Тур	Max	Ollit
SCMD register access cycle time	t _{CMCY}	4t _{CLF}			ns



Interrupt Reset					
Parameter	Dasimastan				
	Designator	Min.	Тур.	Max.	Unit
WT "H" → Interrupt output (INTR.INT2) "L"	t _{WHR}	[†] CLF		4t _{CLF} + 80	ns
INTS register access cycle time	t _{IRCY}	4t _{CLF}			ns

DMA Access Cycle Time




DMA Access Timing					
Parameter		Values			Unit
	Designator	Min.	Тур.	Max.	Offic
DREQ "H" \rightarrow DRESP "H"	t _{DRRP}	t _{CLF}			ns
DRESP "H" \rightarrow DREQ "L"	t _{RPDR}	5		70	ns
DREQ "L" \rightarrow DREQ "H"	t _{DLDH}	0			ns
DRESP Pulse Width	t _{RPSW}	50			ns
DRESP Cycle time (1)	t _{RCY1}	2t _{CLF}			ns
DRESP Cycle time (2)	t _{RCY2}	3t _{CLF}			ns
DREQ "L" \rightarrow DRESP "L"	t _{DLRP}			5t _{CLF}	ns


Note: *1 : This parameter is applicable when the data buffer hold function or the Transfer Pause command is used and DREQ goes low asynchronously to DRESP. Under these conditions, data cannot be written to the data buffer until tDLRP and tRPSW are satisfied.

Fast Track to SCSI MB87033B

AC CHARACTERISTICS (continued)




DMA Bus Output Control						
Parameter	Decimates	Values			Unit	
	Designator	Min	Тур	Max	Onit	
HIN "H" $ ightarrow$ DMA bus output	t _{HIH} Ō	5 _{CLF}		40	ns	
HIN "L" \rightarrow DMA bus High-Z	t _{HIHZ}	5 _{CLF}		40	ns	




DMA Transfer (1) - Da	ata Input fi	rom SCSI			
Parameter	Decimates		Values		
	Designator	Min	Тур	Max	Unit
DREQ "H" → Output data valid	t _{DRDV}			60	ns
DRESP "L" → Output data¹ switch	t _{RPDV}	15		90	ns

Note: *1: This parameter is applied when the internal data buffer goes Not Empty from Empty.




DMA Transfer (2) - Data Output to SCSI							
Parameter	Docimator		l I-la				
	Designator	Min.	Тур.	Max.	Unit		
Input data set up	tHDBS	20			ns		
Input data hold	tновн	20			ns		

6.5.14 Selection (1) Initiator (with Arbitration)



Item	Symbol	Min.	Тур.	Max.	Unit
Bus free→ BSY 'L' *1	t _{BFBL}	(6+n) t _{CLF}		(7+n) t _{CLF} +80	ns
BSY 'L' - sends its own ID bit	t _{BLID}	10		60	ns
BSY 'L' → SEL 'L'	[‡] BLSL	32t _{CLF} - 40		32t _{CLF} + 30	ns
SEL 'L' → ID, ATN send	t _{SIDA}	11t _{CLF} - 30		11t _{CLF} – 60	ns
ID send → BSY 'H'	t _{IDBH}	2t _{CLF} - 60		2t _{CLF} - 30	ns
BSY 'L' → SEL 'H'. ID hold	t _{BLSH}	2t _{CLF}		3t _{CLF} + 120	ns
Note *1: n = TCL registe	er setting				


6.5.15 Selection (1) Initiator (with Arbitration)



Item	Symbol	Min.	Тур.	Max.	Unit	
Bus free → ID send *1	t _{FRID}	(6+n) t _{CLF}		(7+n) t _{CLF} + 100	ns	
ID send → SEL 'L', ATN 'L'	t _{IDSL}	11t _{CLF} - 60		11t _{CLF} + 40	ns	
BSY 'L'→ SEL 'H'. ID hold	t _{BLSH}	2t _{CLF}		3t _{CLF} + 120	ns	
Note: *1:n = TCL register setting						


Fast Track to SCSI MB87033B

6.5.16 Selection (3) Target (with Arbitration)



Item	Symbol	Min.	Тур.	Max.	Unit
SEL 'L' → BSY 'H'	t _{SLBH}	0			ns
ID confirmation → BSY 'H'	t _{IDBH}	0			ns
I/O 'H' → BSY 'H'	t _{IOHB}	0			ns
BSY 'H'→ BSY 'L'	t _{BHBL}	4t _{CLF}		5t _{CLF} + 80	ns
BSY 'L'→ SEL 'H'	t _{BLSH}	0			ns
BSY 'L' → ID hold	t _{BLID}	30			ns
SEL 'H' phase signal output	t _{SHPH}	3t _{CLF}		4t _{CLF} + 100	ns


6.5.17 Selection (4) Target (without Arbitration)




Item	Symbol	Min.	Тур.	Max.	Unit
ID confirmation → SEL 'L'	t _{IDSL}	0		-	ns
I/O 'H' → SET 'L'	t _{iOHS}	0			ns
SEL'L' → BSY'L'	t _{SLBL}	2t _{CLF}		3t _{CLF} + 100	ns
BSY 'L'→ SEL 'H'	t _{BLSH}				ns
BSY 'L' → ID hold	t _{BLID}				ns
SEL 'H' → phase signal output	t _{SHPH}	3t _{CLF}		4t _{CLF} + 120	ns

_Fast Track to SCSI MB87033B

6.5.18 Reselection (1) Target




6.5.19 Reselection (2) Initiator



Item	Symbol	Min.	Тур.	Max.	Unit
SEC 'L' → BSY 'H'	t _{SLBH}	0			ns
ID confirmation → BSY 'H'	t _{IDBH}	0			ns
I/O 'L' → BSY 'H'	t _{IOLB}	0			ns
BSY 'H'→ BSY 'L'	t _{BHBL}	4t _{CLF}		5t _{CLF} + 80	ns
BSY 'L'→ SEL 'H'	t _{BLSH}	0			ns
BSY 'L' → TD hold	t _{BLID}	30			ns
BSY 'L' → I/O signal hold	t _{BLIO}	20			ns
SEL 'H' → BSY 'L' send stop	tsнво	2t _{CLF}		3t _{CLF} + 100	ns

6.5.20 Asynchronous Transfer Initiator (1) REQ-ACK Timing




l		i .	Į.	1		
	Item	Symbol	Min.	Тур.	Max.	Unit
*3	REQ 'L' → ACK 'L'	t _{RAOL}	15		90	ns
	ACK 'L' → REQ 'H'	^t AOLR	0			ns
*3	REQ 'L' → ACK 'H'	^t rach	15		100	ns
	ACK 'H' → REQ 'L'	^t AOHR	10			ns
*1,*3	REQ 'H' → ACK 'L'	^t RAC1	2t _{CLF}		3t _{CLF} + 120	ns
*1,*3	REO 'H' → ACK 'H'	t _{RAC2}	2t _{CLF}		3t _{CLF} + 130	ns


Notes:

- *1: The time for $\overline{\text{REQ}}$ 'H' \rightarrow $\overline{\text{ACK'L'}}$ is determined by the longer of (t_{RACH} + t_{ACHR} + t_{RAOL}) and t_{RAC1} .
- *2: Apply for input operations. The time of \overrightarrow{REQ} 'L' \rightarrow \overrightarrow{ACK} 'H' is determined by the longer of $(t_{RAOL} + t_{AOLR} + t_{RACH})$ and t_{RAC1} .
- *3 The times assigned in this section do not apply in the following cases:
 - (1) For output operations, if the data buffer is empty.
 - (2) For input operations, if the data buffer is full.
 - (3) During transfer of the first or last byte.
 - (4) During input operations, when the SPC automatically sends the ATN signal.

6.5.21 Asynchronous Transfer Initiator (2) Output Operation




6.5.22 Asynchronous Transfer Initiator (3) Input Operation



item	Symbol	Min.	Тур.	Max.	Unit
170 'L' → data bus output stop	tiiDD			110	ns
Phase designation → REQ 'L'	t _{PHRL}	100			ns
Data bus confirmation → REQ 'L'	t _{DTSU}	10			ns
ACK 'L' → data bus hold	^t DHLD	15			ns
ACK 'H' → phase change	t _{AHPH}	10			ns

6.5.23 Asynchronous Transfer Target (1) REQ-ACK Timing




Item	Symbol	Min.	Тур.	Max.	Unit
REQ 'L' — ACK 'L'	t _{ROLA}	0			ns
ACK 'L' → REQ 'H'	t _{AROH}	10		90	ns
REQ 'H' → ACK 'H'	t _{ROHA}	0			ns
ACK 'H' → REQ 'L' *2	t _{AROL}	10		70	ns
ACK 'H' → REQ 'L' *1, *2	t _{RACY}	2t _{CLF}		3t _{CLF} + 110	ns

Notes:


- *1: The time for ACK'L' → REQ'L' is determined by the longer of (t_{AROH} + t_{ROHA} + t_{AROL}) and t_{RACY}.
- *2 The times assigned in this section do not apply in the following:
 - (1) For output operations, if the data buffer is empty.
 - (2) For input operations, if the data buffer is full.

6.5.24 Asynchronous Transfer (2) Output Operation




item	Symbol	Min.	Тур.	Max.	Unit
170 'L' $ ightarrow$ data bus output	tione	7t _{CLF}		8t _{CLF} + 110	ns
Data bus output confirmation → REQ 'L'	[‡] DVLD	2t _{CLF} - 80			ns
ACK 'L' → data bus hold	t _{DIVD}	15			ns

6.5.25 Asynchronous Transfer Target (3) Input Operation



Item	Symbol	Min.	Тур.	Max.	Unit
I/O 'H' → data bus output stop	t _{IODD}			60	ns
Data bus confirmation → ACK 'L'	t _{DTSU}	10			ns
REQ 'H' → data hold	t _{DHLD}	15			ns

6.5.26 Synchronous Transfer Initiator (1) REQ/ACK Cycle




ltem	Symbol	Min.	Тур.	Max.	Unit
REQ Assertion Period	t _{RQAP}	50			ns
REQ Nonassertion Period	t _{RNAP}	50			ns
REQ cycle time	t _{RQF1}	t _{CLF}			ns
REQ cycle time	t _{RQF2}	3t _{CLF}			ns
ACK Assertion Period	t _{AKAP}	t _{CLF} - 10			ns
*1 ACK Nonassertion Period	t _{ANAP}	n.t _{CLF} - 30			ns

Note: *1 n depends on the TMOD register setting.

TMOD Register							
Bit 3	Bit 3 Bit 2 n						
0 0 1 1	0 1 0 1	1 2 3 4					

6.5.27 Synchronous Transfer Initiator (2) REQ/ACK Timingœ




item	Symbol	Min.	Тур.	Max.	Unit
ACK Assertion delay time (1) *1	t _{ADL1}	3t _{CLF}		4t _{CLF} + 100	ns
REQ 'L' " DREQ 'H' *2	t _{RLDR}	t _{CLF + 50}		3t _{CLF} + 60	ns
ACK Assertion delay time (2) *3	t _{ADL2}	3t _{CLF}		4t _{CLF} + 120	ns

Notes:*1: Apply to output operations and to input operations when the maximum offset value is 4 or less.

- *2: Apply to input operations.
- *3 Apply to input operations when the maximum offset value is 5.8.

 This is the minimum time after receiving the DRESP of byte N, until the ACK of byte N is transferred. In this case, the minimum time required from receiving the REQ of byte N until transferring the ACK of byte N is (t_{DRESP} + (DRESP assertion time x) + t_{ALD2}).

6.5.28 Synchronous Transfer Initiator (3) Output Operation



6.5.28 Synchronous Transfer Initiator (3) Output Operation (Continued)


İtem	Symbol	Min.	Тур.	Max.	Unit
17Ō 'H' → data bus output	tiiDE	10		110	ns
Phase designation → REQ'L'	t _{PHRQ}	100			ns
Data bus output *1	t _{DVA1}	2t _{CLF} - 70			
confirmation → ACK'L' *2	t _{DVA2}	n.t _{CLF} - 60			ns
ACK 'L' → data bus hold	t _{AKDH}	t _{CLF} - 20			ns
ACK 'H' → phase change	t _{AHPH}	10			ns

Notes:

^{*1} n depends on the TMOD register setting.
*2 The time from data bus output confirmation to ACK 'L' is set by the shorter of t_{DVA1} and t_{DVA2}.

TMOD Register									
Bit 3 Bit 2 n									
0	0	1							
0	1	2							
1	0	3							
1	1	4							


6.5.29 Synchronous Transfer Initiator (4) Input Operation



Item	Symbol	Min.	Тур.	Max.	Unit
170 'H' → data bus output stop	t _{IIDD}			110	ns
Phase designation → REQ'L'	t _{PHRQ}	100			ns
Data bus confirmation → REQ'L'	t _{DTSU}	10			ns
ACK 'L' → data bus hold	t _{DHLD}	40			ns
ACK 'H' → phase change	t _{AHPH}	10			ns

PACKAGE DIMENSIONS 80-Lead Plastic Flat Package FPT-80P-M01

Fast Track to SCSI



PACKAGE DIMENSIONS (Continued)	
84-Lead Plastic Leaded Chip Carrier	_
TBD	
LCC-84P-M01	
84-LEAD PLASTIC LEADED CHIP	
(CASE NO.: LCC-84P-M0	1)
(CASE NO.: LCC-84P-M0	1)
(CASE NO.: LCC-84P-M0	1)
(CASE NO.: LCC-84P-MO	1)

MB89351 SCSI Protocol Controller

GENERAL DESCRIPTION

The Fujitsu MB89351 Small Computer System Interface (SCSI) is a System Protocol Controller (SPC) specifically designed to implement a SCSI-bus to CPU/DMAC interface. Except for SCSI synchronous mode transfers, the MB89351 can handle virtually all interface control procedures of the SCSI bus and the SPC is adaptable to either an 8-bit or a 16-bit CPU. To optimize efficiency and reduce CPU overhead, the MB89351 uses an 8-byte FIFO data buffer register and a 24-bit transfer byte counter. The SPC serves a wide range of applications acting as an INITIATOR or TARGET device for the SCSI. Thus, the device can be used as an I/O controller or as a host adapter.

The MB89351 SPC is fabricated in silicon-gate CMOS and housed in a 64-pin plastic shrink DIP or a 64-pin plastic flat package.

SCSI Compatibility

- Serves as either INITIATOR or TARGET
- DMA interface and parity check

Data Transfer Rate/Byte Counter

- Up to 2.5 Megabytes-per-second
- 8-byte FIFO Data Buffer
- 24-Bit transfer byte counter

Drive Options

- Single-ended
- Differential

Selectable Transfer Mode

- DMA interface
- Program transfer
- Manual transfer

Clock Requirements

 8 MHz clock with 33%-to-66% duty cycle

Technology/Power Requirements

- Silicon-Gate CMOS
- Single +5V power supply

Available Packaging

- 64-pin plastic shrink DIP (suffix -PSH)
- 64-pin plastic flat package (suffix -PF)

ABSOLUTE MAXIMUM RATINGS¹


Rating	Designator	Valu	11-14	
	Designator	Min.	Max.	Unit
Supply Voltage	V _{cc}	V _{SS} 05	V _{SS} + 7.0	٧
Input Voltage ²	V _{IN}	V _{SS} – .05	V _{SS} + 7.0	V
Output Voltage ²	V _{OUT}	V _{SS} 03	V _{SS} + 7.0	V
Operating Ambient Temperature	T _A	0	+70	°C
Storage Temperature	T _{STG}	55	+150	°C

NOTES:


- Permanent device damage may occur if the above absolute maximum ratings are exceeded.
 Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Should not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING CONDITIONS

_			Values		_	
Parameter	Designator	Min. Typ.		Max.	Unit	Remarks
Supply Voltage	V _{CC}	4.75	5.0	5.25	٧	
Supply Voltage	V _{SS}		0		٧	
Operating Ambient Temperature	T _A	0		+70	۰C	



PIN ASSIGNMENTS AND INTERFACE DIAGRAM



PIN DESCRIPTIONS

Designator	Pin	No.	Function
Designator	DIP	FPT	i diction
Vcc	64	25	+5V power supply.
V _{SS}	32,39,59	1,20,59	Circuit ground.
CLK	63	24	Clock input for controlling internal operation and data transfer speed of the SPC.
RST	62	23	Asynchronous reset signal used to clear all internal circuits of the SPC.
CS	61	22	Input selection enable signal for accessing an internal register. When active low, the following input/output signals are valid: RD, WR, A0–A3, DP0–DP7 and DP.
A3 A2 A1	60 57 56	Address input signals for selecting an internal register in SPC. MSB is A3; LSB is A0.	
Ãò	55	18 17	When $\overline{\text{CS}}$ is active low, read/ write is enabled for an internal register selected by these address inputs via data bus lines D0–D7 and DP.
			The read strobe (RD) input is used to readout the contents of an internal SPC register and is asserted only if CS is active low.
RD	44	6	The register to be read is specified by A0-A3; the input address data is input via D0-D7 and DP.
		ŭ	In the program transfer mode, the falling edge of RD terminates the data read cycle.
WĦ	WR 43 5		The write strobe (WR) input is used to write into an internal SPC register and is asserted only if \overline{CS} is active low. On the falling edge of WR, the data present on D0–D7 and DP is loaded into the internal register specified by A0–A3 (except when A0 = A1 = A2 = A3 = H). In the program transfer mode, the falling edge of WR indi-
			cates a data-ready condition to the MPU.

PIN DESCRIPTIONS (Continued)

Doolonge	Pin	No.	Function
Designator	DIP	FPT	runction
D7 – DP	54 – 45	16 – 8	Used to write/read data to/from an internal register in the SPC. The data bus is 3-state and bidirectional. The MSB is D7 and the LSB is D0; DP is an odd parity bit. When both CS and RDG inputs are active low (read operation), the contents of a selected internal register are output to the data bus. In operations other than read, the data bus is kept at a high-impedance level.
DPO	45	7	Outputs an odd parity for D0–D7. If parity bit is not generated for external memory, DPO can be used as an input parity bit for DP.
INTR	42	4	The INTR output signal is issued by the SPC and requests an interrupt to indicate completion of an internal operation or the occurrence of an error. Except for an interrupt caused by the RSTI input (reset condition in SCSI), interrupt masking is allowed. When an interrupt request is granted, the INTR signal remains active until the interrupt is cleared. In the program transfer mode, the INTR signal can be used as a data request signal instead of reading internal registers of the SPC; the data—request function is enabled by proper settings of the appropriate registers. The INTR signal is automatically disabled when interrupt conditions are not present.
DREQ	41	3	When the MB89351 is operating in the DMA mode and the data request (DREQ) output signal is active high, data is transferred between external memory and the SPC or viceversa. During output operations, DREQ is active when the data buffers in the SPC are not full. During input operations, DREQ is active when valid data is present in the buffers. In either case, DMA transfers can occur and DREQ is asserted.
DACK	40	2	An active low response signal to the DREQ which request data transfer between SPC and the external memory in the DMA mode. This signal, in DMA mode, functions similarly to the signal combination of CS=low, A3=high, A2=low, A1=high, and A0=low (selection of DREG) in the program transfer mode. Since the DREG is selected by this DACK signal in the DMA mode instead of the address input from A3–A0, data transfer between DREG of SPC and external memory is possible.

PIN DESCRIPTIONS (Continued)

Designator	Pin	No.	Function
Designator	DIP	FPT	Fulletion
SDBI7,SDBI6 SDBI5,SDBI4 SDBI3,SDBI2 SDBI1,SDBI0 SDBIP	1,4 9,5 9,0 10	27,28 29,30 31,32 34,35 36	Inputs from the SCSI data bus. The MSB is SDBI7; the LSB is SDBI0. SDBIP is an odd parity bit. Parity checking for the SCSI data bus is programmable.
SDBO7 SDBO6 SDBO5 SDBO4	11 12 13 14	37 38 39 40	Outputs to the SCSI data bus. The MSB is SDBO7; the LSB is SDBO0. SDBOP is an odd parity bit. An open-collector bus driver is used to connect the SCSI bus.
SDBO3 SDBO2 SDBO1 SDBO0 SDBOP	15 16 17 18 19	41 42 43 44 45	(Note: For the SDBI and SDBO pin groupings, only one pin is used for output and the other pins are used for input during arbitration. During selection, reselection, and normal data transfers, all pins are used for outputs. Typical system connections are shown in the Pin Assignments and Interface Diagram).
RSTO,RSTI	20,21	46,47	RSTI is a reset input from other SCSI devices; RSTO is a reset output to other SCSI devices. Both signals are active high and can be masked.
SELO,SELI	22,23	48,49	SELO is an output that corresponds to the INITIATOR or TARGET device; SELI inputs the response to the SPC during the selection or reselection phase. Both signals are active high.
BSYO,BSYI	24,25	50,51	BSYO indicates the SCSI bus is in the output mode of operation, whereas, BSYI indicates the bus is operating in the input mode. One or the other of these signals is active high during arbitration and in the "connected status" mode of operation.
1/0	26	52	During the data transfer phase, the I/O signal indicates the transfer direction. When I/O is high, data is transferred from the TARGET to the INITIATOR. When I/O is low, data is transferred from the INITIATOR to the TARGET.
C/D	27	53	During the data transfer phase, the C/D signal is set high during the command-, status-, and message-phases of operation.
MSG	28	54	In the data transfer phase, the MSG signal is set high only during the message phase.

PIN DESCRIPTIONS (Continued)

Designator	Pin	No.		Function				
Designator	DIP	FPT			Function			
REQ	29	55	In the data transfer phase, the REQ signal is used to notify the INITIATOR that the TARGET is ready to receive or send data. The REQ input is used as a timing control signal in the data transfer sequence.					
			These two output signals indicate the operational status of the SPC. The INIT and TARG outputs can also be used as SLCSI driver circuit control signals.					
			INIT	TARG	SPC Status			
INIT,TARG	36,35	63,62	L	L	Logically disconnected from the SCSI.			
			L	Н	Executing the reselection phase or operating as a TARGET.			
			Н	L	Executing the selection phase or operating as an INITIATOR.			
INPUT1,INPUT2	33,34	60,61	and Ta PUT2 TARG	ARG signa correspon i, INPUT1	its are directly related to the preceding INIT ils. INPUT1 corresponds to INIT and INdex to TARG. However, unlike INIT and and INPUT2 are set High when the SPC is nected to the SCSI.			
ACK	30	56	spons In the	e to a tran same way	fer phase, the acknowledge signal is in re- sfer request (REQ) signal from the TARGET. as REQ, an ACK input is used as a timing a transfer sequence.			
ATN	31	57	Except during arbitration and during the bus free phase, the ATN signal is used to notify the TARGET that the INITIATOR has a prepared message.					
NC	7,37, 38,58	33,64	No co	nnection.				
Open		26,58						

ADDRESSING OF INTERNAL REGISTERS

SPC has internal registers consisting of 17 bytes that are accessible from an external circuit. These internal registers are used for controlling SPC internal operation and indicating SPC processing status/result status. A unique address is assigned to each internal register, and a particular register is identified by address bits A3 to A0. The following table shows internal register addressing:

Internal Register Addressing

cs	А3	A2	A1	Α0	Operation	Register Name	Abbr.
0	0	0	0	0 Read/Write		Bus Device ID	BDID
0	0	0	0	1	Read/Write	SPC Control	SCTL
0	0	0	1	0	Read/Write	Command	SCMD
0	0	0	1	1		Open	
					Read	Interrupt Sense	INITO
0	0	1	0	0	Write	Reset Interrupt	INTS
		4			Read	Phase Sense	PSNS
0	0	1	0	1	Write	SPC Diagnostic Control	SDGC
		_	_		Read	SPC Status	0070
0	0	1	1	0 Write —		_	SSTS
					Read	SPC Error Status	0500
0	0	1	1	1	Write		SERR
0	1	0	0	0	Read/Write	Phase Control	PCTL
					Read	Modified Byte Counter	
0	1	0	0	1	Write	_	MBC
0	1	0	1	0	Read/Write	Data Register	DREG
0	1	0	1	1	Read/Write	Temporary Register	TEMP
0	1	1	0	0	Read/Write	Transfer Counter (High)	тсн
0	1	1	0	1	Read/Write	Transfer Counter (Middle)	тсм
0	1	1	1	0	Read/Write	Transfer Counter (Low)	TCL

BIT ASSIGNMENTS

The following table shows the bit assignments to each internal register. When accessing an internal register (in read/write), remember the following:

- The internal register block includes the read—only/write—only register and those having different meanings in read and write operations.
- 2. A write command to a read-only register is ignored.
- 3. If the write-only register is read out, the data and parity bit are undefined.
- 4. At bit positions indicating "_" for a write in Table 3.2.2, either 1 of 0, or may be written.

Bit Assignments for Internal Registers

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
0	Bus Device ID	R	#7	#6	#5	#4	#3	#2	#1	#0	0
_	(BDID)	W						SCSI Bus ID4	Device I ID2	ID1	-
1	SPC Control (SCTL)	R/W	Reset & Dis- able	Con- trol Reset	Diag. Mode	ARBIT Enable	Parity Enable	Select Enable	Resel- ect Enable	INT Enable	Р
2	Command (SCMD)	R/W	Com	mand Co	de	RST Out	Inter- cept Xfer	Transfer PRG Xfer	Modifier 0	Term Mode	Р
3		R									·
		W									
4	Interrupt Sense (INTS)	R	Selec- ted	Resel- ected	Discon- nect	Com- mand Comp- plete	Sevice Re- quired	Time Out	SPC Hard Error	Reset Condi- tion	Р
		W			Re	eset Inter	rrupt				_
	Phase Sense (PSNS)	R	REQ	ACK	ÁTN	SEL	BSY	MSG	C/D	1/0	Р
5	SPC Diag Control		Diag.	Diag.	Xfer		Diag.	Diag.	Diag.	Diag.	
	(SDGC)	w	REQ	ACK	Enable		BSY	MSG	C/D	1/0	
	SPC Status	R	Conne	1	SPC	XFER In Pro-	SCSI	TC=0	DREG	l	Р
6	(SSTS)		INIT	TARG	BSY	gress	RST	<u> </u>	Full	Empty	<u> </u>

Bit Assignments For Internal Registers (Continued)

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
7	SPC Error	R	Data I	≣rror	Xfer	0	TC Parity	0	Short	0	Р
	Status (SERR)		SCSI	SPC	Out		Error		Period		·
	Phase		Bus Free				i	Trans	fer Phase	•	
8	Control (PCTL)	R/W	Inter– rupt Enable			0		MSG Out	C/D Out	I/O Out	Р
	Modified Byte	, R			0			MB	С		Р
9	Counter (MBC)	1,					Bit3	Bit2	Bit1	BitO	
	Data			Intern	al Data F	Register (8 Byte FI	FO)			
А	Register (DREG)	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	Р
В	Temporary Register	R	Bit7	Temp Bit6	orary Dat Bit5	a (Input: Bit4	From SC Bit3	CSI) Bit2	Bit1	BitO	P
	(TEMP)	W	Bit7	Temp Bit6	orary Dat Bit5	a (Outpu Bit4	it: From S Bit3	SCSI) Bit2	Bit1	BitO	Р
С	Transfer Counter High	R/W		Trans	fer Coun	ter High ((MSB)				
	(TCH)		Bit23	Bit22	Bit21	Bit20	Bit19	Bit18	Bit17	Bit16	Р
D	Transfer Counter Mid.	R⁄ W		Trans	fer Coun	ter High ((2nd Byte)			
	(TCM)	VV	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Р
E	Transfer Counter Low	R/W		Trans	fer Coun	ter High ((LSB)				
	(TCL)		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	1Bit	Bit0	Р
F	External Buffer	R									
<u> </u>	(EXBF)	W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Р

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise specified)


_				Value	es	
Parameter	Designator	Conditions	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH}		2.2		V _{CC} + 0.5	٧
Input Low Voltage	V _{IL}		V _{SS} 0.5		0.8	٧
Output High Voltage	V _{OH}	I _{OH} = -0.4mA	4.0		V _{CC}	٧
Output Low Voltage	V _{OL}	I _{OL} = +3.2mA	V _{SS}		0.4	٧
Input Leakage Current	I _{IL}	V _{IN} = 0V to 5.25V	-10		20	mA
Output Leakage Current	l _{iZ}	V _{IN} = 0V to 5.25V	–40		40	mA
Active Supply Current	lcc	fc = 8MHz, All outputs open			10	mA
Standby Supply Current	I _{CS}	fc = 8 MHz, All outputs open, inputs fixed, RST active			40	mA

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

CPU/DMAC Interface


CLK Input					
Parameter	1		Values		
	Designator	Min.	Тур.	Max.	Unit
CLK Cycle Time	t _{CLF}	125		200	ns
CLK High Time	tchcl	44			ns
CLK Low Time	t _{CLCH}	44			ns
CLK Rise Time	t _r			10	ns
CLK Fall Time	t _f			10	ns




RST Input						
_			Values			
Parameter	Designator	Min.	Тур.	Max.	Unit	
RST Pulse Width		100				




Register Read						
Parameter		Designator Test Conditions		Values		l
	Designator		Min.	Тур.	Max.	Unit
Address Setup Time	tars		40			ns
Address Hold Time	tarh		10			ns
CS Setup Time	t _{CRS}		25			ns
ੋਂ CS Hold Time	tcrH		10			ns
Data Valid Time (from RD Low)	t _{RLD}	CL = 80 pF			90	ns
Data Hold Time (from RD High)	t _{RHD}	CL = 20 pF	10		60	ns
RD Pulse Width	t _{RD}		120			ns



Register Write						
Parameter		Values				
	Designator	Test Conditions	Min.	Тур.	Max.	Unit
Address Setup Time	taws		40			ns
Address Hold Time	tawh		10			ns
CS Setup Time	t _{CWS} .		25			ns
CS Hold Time	tcwH		10			ns
Data Valid Time (from WR Low)	tows		30			ns
Data Hold Time (from WR High)	t _{DWH}		20			ns
WR Pulse Width	t _{WR}		100			ns




DPO (Data Parity Output)						
D		T . O . III	,	Values		
Parameter	Designator Test Conditions Min.	Min.	Тур.	Max.	Unit	
DPO Valid Time (from D7-D0 to DPO Valid)	t _{DPVD}	CL= 30 pF			60	ns




_	<u>.</u>		Values				
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit	
WR Service Time (from INTR High to WR High)	t _{IRWL}		0			ns	
INTR Release Time (from WR High to INTER Low)	t _{WHIR}	CL = 10pf	C LF		2t _{CLP} + 100	ns	
INTR Reset Cycle Time	twacy		4t CLF			ns	

NOTE: Applicable only when interrupt reset is executed.




DMA Access						
Parameter	D	T40	Values			1110
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
DACK Service Time (from DREQ High to DACK Low)	t _{DHAL}		0			ns
WR and RD Service Time (from DACK Low to WR or RD Low)	tARWL		40			ns
DREQ Release Time (from WR or RD Low to DREQ Low)	t _{RWDL}	CL = 30 pF	35		150	ns
DACK Hold Time (from WR or RD High to DACK High)	t _{RWAH}		10			ns
DREQ Interval (from DREQ Low to DREQ High)	a [‡] DLDH		0			ns
DREG Access Cycle Time (1)	t _{RWCY}		2t _{CLF}			ns
DREG Access Cycle Time (2)	t _{DMCY}		3t CLF			ns


NOTE: The WR parameter is applicable when data buffer register will be full; the RD parameter is applicable when the data buffer register will be empty.




Parameter	D	Test Conditions	V	alues		
r at atticlet	Designator		Min.	Тур.	Max.	Unit
RD Service Time (from INTR High to RD Low)	t _{IHRL}		0		,	ns
INTR Release Time (from RD High to INTR Low)	t _{RHIL}	CL = 20pF	35		150	ns
INTR Recovery Time (from INTR Low to INTR High)	tiLiH		0			ns
RD Recovery Time (from RD High to RD Low)	t _{RHRL}		50			ns



DREG Access – Program Transfer with INTR (Output Operation)								
		Test Conditions						
Parameter	Designator		Min.	Тур.	Max.	Unit		
WR Service Time (from INTR High to WR Low)	t _{IHWL}		0			ns		
INTR Release Time (from WR Low to INTR Low)	t _{WLIL}	CL = 20pF	35		150	ns		
INTR Recovery Time (from INTR Low to INTR High)	t _{ILIH}		0			ns		
WR Cycle Time	t _{WRCY}		2t _{CLF}			ns		



				Values	•	
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Uni
INPUT2 Valid Time (from INIT High to INPUT2 Low)	t _{IH2L}	CL = 30pF	0		20	ns
INPUT2 Invalid Time (from INIT Low to INPUT2 High)	t _{IL2H}	CL = 30pF	-20		20	ns
INPUT1 Valid Time (from TARG High to INPUT1 Low)	t _{TH1L}	CL = 40pF	0		20	ns
INPUT1 Invalid Time (from TARG Low to INPUT1 High)	t _{TL1H}	CL = 40pF	-20		20	ns




SCSI Bus Interface - Selection Phase Timing


Initiator with Arbitration						
				Values	1	
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
Bus Free Time ²	t _{BFR}		4t _{CLF} + 50			ns
From BSYI Low to BSYO High	t _{BFBO}	CL = 10pF	(6 + n) x t _{CLF}		(7 + n) x t _{CLF +} 60	ns
From BSYO High to Device ID Out	t _{BHID}	CL = 30pF	0		60	ns
From BSYO High to Prioritize	t _{ARB}		32t _{CLF} - 60			ns
From Data Bus Valid to Prioritize	tAIDV		100			ns
From Bus Usage Permission Granted to SELO High	1 _{AWSO}	CL = 10pF	0		50	ns
From SELO High to SELECT ID Output	t _{SOID}	CL = 30pF	11t _{CLF} - 30			ns
From SELO High to INIT High	t _{sorr}	CL = 10pF	11t _{CLF}			ns
From INIT High to ANT High	t _{ITAT}	CL = 10pF	0		60	ns
From SELECT ID Output to BSYO Low	t _{IDBL}	CL = 10pF	2t _{CLF} - 80			ns
From BSYO Low to BSYI Low	t _{BOBI}	CL = 10pF	0		tar	ns
From BSYI High to BSYO Low	t _{BISO}	CL = 10pF	2t _{CLF}		31 _{CLF} + 60	ns
From BSYI High to SELO Low	t _{BIDH}	CL = 10pF	2t _{CLF}			ns
From SELO Low to INTR High	[†] SCIR	CL = 30pF			60	ns
From SELI High to BSYO Low, ID Bit Low	tsBCR	CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)	-		31 _{CLF} + 100	ns
From Priority Judge to BSYO and ID Bit Low	t _{PBCR}	CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)			80	ns

NOTES:


- 1. n = value of TCL register.
- 2. The bus free time is the minimum time interval until the booked select command is executed.




_			Valu			
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From BSYI Low to SELECT ID Output	t _{FRID}	CL = 30pF	(6 + n) x t _{CLF}		(7 + n) x t _{CLF+60}	ns
From ID Output to SELO High	tipso	CL = 10pF	11t _{CLF} - 80			ns
From ID Output to INIT High	t _{IDIT}	CL = 10pF	11t _{CLF} - 80			ns
From INIT High to ATN High	t _{ITAA}	CL = 10pF	0		60	ns
From BSYI High to SELO Low	t BISO	CL=10pF	2t _{CLF}			ns
From BSYI High to SELECT ID Hold	t _{BIDH}	CL = 30pF	2t _{CLF}			ns
From SELO Low to INTR High	t scir				60	ns



Target with Arbitration						
		Test Conditions				
Parameter	Designator		Min	Тур	Max	Unit
From SELI High to BSYI Low	t _{SIBI}	,	0			ns
From Data Bus (ID) Valid to BSYI Low	t _{IDBI}		0			ns
From I/O Low to BSYI Low	t _{IIBI}		0			ns
From BSYI to BSYO High	t _{BIBO}	CL = 30pF	4t _{CLF}		5t _{CLF} + 60	ns
From BSYO High to ID Hold	t _{BOID}		60			ns
From BSYO High to SELI Low	t _{BOSI}		0			ns
From SELI Low to TARG High	t _{SLTG}		3t _{CLF}		4t _{CLF} + 80	ns
From TARG High to Phase Signal Output	t TGPH		0		50	ns
From I/O High to Data Bus Enable	t _{IODE}		7t _{CLF}			ns
From SELI Low to INTR High	tsur				31 _{CLF} + 80	ns




Target without Arbitration						
		Test Conditions				
Parameter	Designator		Min.	Тур.	Max.	Unit
From Data Bus (ID) Valid to SELI High	t _{IDSI}		0			ns
From I/O Low to SELI High	t _{IISI}		0			ns
From SELI High to BSYO High	t _{SLBO}	CL = 30pF	2t _{CLF}		3t _{CLF} + 50	ns
From BSYO High to ID Hold	t BOID		60			ns
From BSYO High to SELI Low	t BOSI		0			ns
From SELI Low to TARG High	t _{SLTG}	CL = 30pF	3t _{CLF}		41 _{CLF} + 80	ns
From TARG High to Phase Signal Output	[†] TGPH	CL = 30pF	0		50	ns
From I/O High to Data Bus Enable	t _{IODE}	CL = 30pF	7t _{CLF}			ns
From SELI Low to INTR High	t _{SLIR}	CL = 30pF			31 _{CLF} + 80	ns



SCSI Bus Interface - Reselection Phase Timing


Target				Value	s ¹	
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
Bus Free Time ²	t _{BFR}		4t _{CLF} + 50			ns
From BSYI Low to BSYO High	t _{BFBO}	CL = 10pF	(6 + n) x t _{CLF}		(7 + n) x t _{CLF} + 60	ns
From BSYO High to Device ID Out	t _{BHID}	CL = 30pF	0		60	ns
From BSYO High to Prioritize	t _{ARB}		32t _{CLF} - 60			ns
From Data Bus Valid to Prioritize	t AIDV		100			ns
From Bus Usage Permission Granted to SELO High	t awso	CL = 10pF	0		50	ns
From SELO High to RESELECT ID Output	t soid		11t _{CLF} - 30			ns
From SELO High to TARG High	t _{SOTG}		11t _{CLF} - 50			ns
From TARG High to Phase Signal Output	t _{TGPH}	CL = 30pF	0		50	ns
From I/O High to BSYO Low	t _{ЮВL}	CL = 10pF	2t _{CLF} - 80			ns
From RESELECT ID Output to BSYO Low	[†] IDBL	CL = 10pF	2t _{CLF} - 80			ns
From BSYO Low to BSYI Low	t _{BOBI}	CL = 10pF	0		t _{CLF}	ns
From BSYI High to SELO Low	t _{BISO}	CL = 10pF	3t _{CLF}			ns
From BSYI High to RESELECT ID Hold	t _{BIDH}	CL = 10pF	2t _{CLF}			ns
From SELO Low to INTR High	t scir	CL = 30pF			80	ns
From SELI High to BSYO and ID Bit Low	t _{SBCR}	CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)			31 CLF + 80	ns
From Prioritze to BSYO and ID Bit Low	t _{PBCR}	CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)			60	ns
From BSYI High to BSYI High	t _{BIBO}	CL = 10pF	21 _{CLF} + 20		31 _{CLF} + 60	ns

n = value of ICL register.
 The bus free time is the minimum time interval until the booked select command is executed.



Initiator	Initiator					
		To a Condition	Values			
Parameter	Designator	Test Conditions	Min	Тур	Max	Unit
From SELI High to BSYI Low	t _{SIBI}		0			ns
From Data Bus (ID) Valid to BSYI Low	t _{IDBI}		0			ns
From I/O High to BSYI Low	t _{IIBI}		0			ns
From BSYI Low to BSYO High	t _{SLBO}	CL = 30pF	4t CLF		5t _{CLF} + 60	ns
From BSYO High to ID Hold	t BOID		60			ns
From BSYO High to SELI Low	t BOSI		0			ns
From SELI Low to BSYO Low	t sibo	CL = 30pF	2t _{CLF}		3t _{CLF} + 60	ns
From SELI Low to I/O Hold	t siiH		100			ns
From SELI Low to INTR High	t _{SLIR}	CL = 30pF			3t _{CLF} + 80	ns
From SELI Low to INIT High	t _{SLIT}	CL = 30pF	3t _{CLF} + 30		41 _{CLF} + 80	ns
From INIT High to Data Bus Enable when I/O is Low	t _{ITDE}	CL = 30pF			50	ns

MB89351 Fast Track to SCSI




SCSI Bus Interface - Transfer Phase Timing


Asynchronous Transfer C	Output (Initia	ator)				
Parameter	Designator	Test Conditions		Values		Unit
i arametei	Designator	rest containons	Min.	Тур.	Max.	Oilit
From I/O Low to Data Bus Enable	t _{IIDE}	CL = 10pF	10			ns
From Phase Specify to REQ High	t _{PHRQ}		100			ns
From ACK Low to Phase Change	t _{ALPH} 1	CL = 10pF	10			ns
From REQ High to ATN Low	t _{RATL} 2		2t _{CLF}			ns
From ATN Low to ACK High	t _{ATLA} 2		t _{CLF} 20			ns
From Data Bus Valid to ACK High	t _{DVAK}	CL = 10pF	2t _{CLF} 80			ns
From REQ Low to Data Bus Hold	t _{RLDV}	CL = 10pF	15			ns
From REQ High to ACK High	t _{RHAH}	CL = 10pF	20			ns
From ACK High to REQ Low	tAHRL		0			ns
From REQ Low to ACK Low	t _{RLAL}	CL = 10pF	10			ns
From ACK Low to REQ High	t _{ALRH}		10			ns
From REQ Low to ACK High	t _{RLNA}	CL = 10pF	2t _{CLF}			ns
From REQ High to Phase Change	t _{RHPH} 1		3t _{CLF}			ns

NOTES:

- 1. Phase change must satisfy both t_{ALPH} and t_{RHPH} specifications.
- 2. This specification is applicable only when the last byte of the message transfer phase is transferred using the hardware transfer mode.




Asynchronous Transfer Output (Target)						
Parameter	Designator	Test Conditions	Min	Тур	Max	Unit
From I/O High to Data Bus Enable	t _{IODE}	CL = 10pF	7t _{CLF}			ns
From Data Bus Valid to REQ High	t _{DVRQ}	CL = 10pF	2t _{CLF} 80			ns
From ACK High to Data Bus Hold	t _{AKDV}	CL = 10pF	15			ns
From REQ High to ACK High	t _{RHAH}		20			ns
From ACK High to REQ Low	tAHRL	CL = 30pF	10		100	ns
From REQ Low to ACK Low	tRLAL		0			ns
From ACK Low to REQ High	t _{ALRH}	CL = 10pF	10			ns
From ACK High to REQ High	t _{AHRH}	CL = 10pF	2t CLF			ns




Asynchronous Transfer In	put (Initiat	or)				
D	D	T 0 dist	Values			11-14
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From I/O High to Data Bus Disable	t _{IIDD}	CL = 30pF			60	ns
From Phase Specify to REQ High	t _{PHRQ}		100			ns
From ACK Low to Phase Change	t _{ALPH} 1		10			ns
From Data Bus Valid to REQ High	t _{DVRQ}		10			ns
From ACK High to Data Bus Hold	t _{AKDV}		15			ns
From REQ High to ACK High	t _{RHAH}	CL = 10pF	20			ns
From ACK High to REQ Low	t _{AHRL}	·	0			ns
From REQ Low to ACK Low	t _{RLAL}	CL = 10pF	20			ns
From ACK Low to REQ High	t _{ALRH}		10			ns
From REQ Low to ACK High	t _{RLNA}	CL = 10pF	t _{CLF}			ns
From ATN High to ACK Low	t _{ATAL} 2	CL = 10pF	t _{CLF} 20			ns
From REQ High to Phase Change	t _{RHPH} 1		3t _{CLF}			ns

NOTES:


- 1. Phase change must satisfy both t_{ALPH} and t_{RHPH} specifications.
- Based on this timing parameter, the ATN signal is transferred only when parity check function is enabled and a parity error is detected on the input data.




Asynchronous Transfer Input (Target)							
		T . 0		Values			
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit	
From I/O Low to Data Bus Disable	tiodd	CL = 30pF			30	ns	
From Data Bus Valid to ACK High	t _{DVAK}		10			ns	
From REQ Low to Data Bus Hold	t _{RLDV}	CL = 10pF	15			ns	
From REQ High to ACK High	t _{RHAH}		20			ns	
From ACK High to REQ Low	tahrl	CL = 30pF	10		100	ns	
From REQ Low to ACK Low	t _{RLAL}		0			ns	
From ACK Low to REQ High	t _{ALRH}	CL = 10pF	10			ns	
From ACK High to REQ High	t _{ahrh}	CL = 10pF	2t _{CLF}			ns	



Transfer Phase Change (Ta	arget)					
_				Values		
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From WR High to MSG, C/D, I/O	t _{PHCH}	CL = 30pF	10		100	ns




_			Values			
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From WR High to Data Bus Valid for TEMP Register	t _{WTDV}	CL = 30pF			100	ns
From WR High to REQ High, ACK High for SET ACK/REQ Command	t STRA	CL = 30pF	2t _{CLF}		3t _{CLF} + 60	ns
From WR High to REQ Low, ACK Low for RESET ACK/REQ Command	t _{RTRA}	CL = 30pF	2t _{CLF}		3t _{CLF} + 60	ns




SCSI Bus Interface - Attention Condition

Initiator						
_				3		
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From WR high to ATN High, ATN Low for SET/RESET ATN Command	t _{atno}	CL = 30pF	2t _{CLF}		3t _{CLF} + 60	ns




SCSI Bus Interface - Bus Free


Initiator (Disconnected)						
			Values			Ī
Parameter	Designator	Test Conditions	Min	Тур	Max	Unit
From BSYI Low to INIT Low	t _{BLIT}	CL = 30pF			5t _{CLF} + 60	ns
From INIT Low to Bus Clear	t _{ITCR}	CL = 30pF			80	ns
From BSYI Low to INTR High	t _{BLIR}	CL = 30pF			6t _{CLF} + 80	ns



Target (Bus Release Com	mand)					
		Designator Test Conditions		Values		
Parameter	Designator		Min.	Тур.	Max.	Unit
From WR High (SCMD Register) to BSYO Low	twals	CL = 30pF			3t _{CLF} + 60	ns
From WR High (SCMD Register) to TARG Low	t wrgl	CL = 40pF			3t _{CLF} + 60	ns
From TARG Low to Bus Clear	t _{TGCR}	CL = 30pF			80	ns



				Valu	es	
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From WR High (INTS Register) to SELO low	t wsL	CL = 30pF			3t _{CLF} + 60	ns
From WR High (INTS Register) to Data Bus Disable	t _{WDBL}	CL = 30pF			3t _{CLF} +100	ns
From WR High (INTS Register) to TARG Low or INIT Low	t wtil	CL = 40pF			3t _{CLF} + 60	ns
From TARG Low to I/O High–Z	t TGIO	CL = 30pF			50	ns
From WR High (INTS Register) to Data Bus Disable	twiRL	CL = 30pF			3t _{CLF} + 60	ns




Fast Track to SCSI MB89351


AC CHARACTERISTICS (Continued)

SCSI Bus Interface - Reset Condition

RST INPUT						
				es .		
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
RSTI Pulse Width	t _{SRIN}		3t _{CLF}			ns
Reset Delay	t _{RSID}	CL = 30pF			4t _{CLF} + 110	ns



RST Output						
			Values			
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
From WR High (SCMD Register's Bit 4) to RSTO High	t _{RSTO}	CL = 30pF	10		80	ns
Reset Delay	t _{RSOD}	CL = 30pF			110	ns



AC Test Conditions (Input)

Timing Reference Levels for CPU/DMAC Interface

Logical 1 = 2.4 Vdc Logical 0 = 0.45 Vdc


AC Test Conditions (Output)


Timing Reference Levels for SCSI Bus Interface


Logical 1 = 2.4 Vdc


Logical 0 = 0.45 Vdc

Capacitive Output Loading						
l Pi		Values				
Input/Output Pins	Min.	Тур.	Max.	Unit		
D0 – D7, DP		_	80	ρF		
DPO		10	30	pF		
INTR		10	30	pF		
DREQ		10	30	ρF		
TARG, INPUT1		20	40	ρF		
INIT, INPUT2		10	30	pF		
SDBO0 - SDBO7, SDBOP		10	30	pF		
RSTO, SELO, BSYO		10	30	pF		
MSG, C/D, I/O		10	30	pF		
REQ, ACK, ANT		10	30	pF		









MB89351 Fast Track to SCSI

MB89352 SCSI Protocol Controller (SPC) with On-Chip Drivers/Receivers

GENERAL DESCRIPTION

The MB89352 CMOS LSI SPC (SCSI Protocol Controller) is a circuit designed to make control of the small computer system interface (SCSI) easier.

The MB89352 can be used as a peripheral LSI circuit for an 8- or 16-bit MPU to realize high-level SCSI control. The SPC can control all the SCSI interface signals, handle almost all the interface control procedures and the on-chip driver/receivers allow for direct connection to the SCSI BUS.

This LSI circuit has an 8-byte FIFO data buffer register and a transfer byte counter that is 24 bits long. Furthermore, the MB89352 can serve as either an INITIATOR or a TARGET device for the SCSI, and can therefore be used for either an I/O controller or a host adapter.

SCSI Compatibility

- Full support for SCSI control (ANSI X3.131S •1986 Specification) except for synchronized transfer mode
- Serves as either INITIATOR or TARGET

Data Transfer Rate/Byte Counter

- 8-byte FIFO data timing control
- 24-bit transfer byte counter

Drive Options (on-chip driver/receiver)

· Single -ended

Selectable Transfer Modes

- DMA Transfer
- Program Transfer
- Manual Transfer

Clock Requirements

8 MHz clock

Technology/Power Requirements

- Silicon-gate CMOS
- Single +5V power supply

Available Packaging

• 48-pin DIP or FLAT plastic packages

ABSOLUTE MAXIMUM RATINGS¹


Rating	Designator -	Val	ues	Unit
mating	Designator	Min.	Max.	Onit
Supply Voltage	Vcc	V _{SS} 03	7.0	٧
Input Voltage	Vi	V _{SS} 03	7.3	٧
Output Voltage ²	V _O	V _{SS} 03	V _{SS} + 7.3	٧
Operating Ambient Temperature	T _A	0	70	°C
Storage Temperature	T _{STG}	-55	150	°C

NOTES:

- Permanent device damage may occur if the above absolute maximum ratings are exceeded.
 Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Should not exceed V_{CC} + 0.5V.


RECOMMENDED OPERATING CONDITIONS

_			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	٧
Operating Ambient Temperature	TA	0		+70	°C



PIN ASSIGNMENTS


48-Pin DIP



PIN ASSIGNMENTS (Continued)

48-Pin DIP

48-Pin Plastic Flat Package



PIN DESCRIPTIONS

Declarates	Pin N	lo.	1/0	Function
Designator	DIP	FPT	1/0	runction
V _{CC}	48	6	_	+5V power supply.
V _{SS}	24	30	_	Circuit ground.
DG	9 16 33 40	15 22 39 46		Ground (OV) for internal drivers. The SCSI bus drivers can sink up to 48-mA each. Up to 16 drivers can be active at once. We recommend a good solid ground plane.
CLK	47	5	1	Clock input for controlling internal operation and data transfer speed of the SPC.
RST	1	7	-	Asynchronous reset signal used to clear all internal circuits of the SPC.
cs	2	8	-	Input selection enable signal for accessing an internal register. When active low, the following input/output signals are valid: RD, WR, A3–A0, DP7–DP0 and DP.
AO	3	9		Address input signals for selecting an internal register in SPC. MSB is A3; LSB is A0.
A1 A2 A3	3 4 5 6	10 11 12	I	When CS is active, read/write is enabled for an internal register selected by these address inputs via data bus lines D0–D7 and DP.
RD	43	1	l	This strobe input is used for reading out the contents of the SPC internal register, and is effective only when CS input is active. While RD is active, the contents of an internal register selected by A0 to A3 inputs are placed on data bus lines D7 to D0, DP. For a data transfer cycle in the program transfer mode, the rising edge of RD is used as a timing signal indicating the end of data read.
WR	44	2	1	The strobe input is used for writing data into an SPC internal register, and is effective only when CS input is active. On the rising edge of this signal, data placed on data bus lines D0 to D7, DP are loaded into an internal register selected by A0 to A3 inputs. For a data transfer cycle in the program transfer mode, the rising edge of this signal is used as a timing signal indicating data ready status.
D0 D1 D2 D3	21 22 23	27 28 29	1/0	Used to write/read data to/from an internal register in the SPC. The data bus is 3-state and bidirectional. The MSB is D7 and the LSB is D0; DP is an odd parity bit.
D3 D4 D5 D6 D7	21 22 23 25 26 27 28 29	27 28 29 31 32 33 34 35		When both CS and RD inputs are active, the contents of a selected internal register are output to the data bus. In operations other than read/write, the data bus is kept at a high–Z level.

PIN DESCRIPTIONS (Continued)

Daving	Pin N	No.	1/0	Function	
Designator	DIP	FPT	1/0	runction	
DPO	19	25	0	Outputs an odd parity of D0–D7. If parity bit is not generated for external memory, DPO can be used as an input parity bit for DP.	
INTR	30	36	0	The INTR output signal is issued by the SPC and requests an interrupt to indicate completion of an internal operation or the occurrence of an error. Except for an interrupt caused by the RSTI input (reset condition in SCSI).	
				When an interrupt request is granted, the INTR signal remains active until the interrupt is cleared.	
DREQ	45	3	0	For a data transfer cycle in DMA mode, this signal is used to indicate a request for data transfer between the SPC and the external buffer memory. In an output operation, this signal becomes active to request a data transfer from the external buffer memory when the SPC internal data buffer register has free space available. In an input operation, it becomes active to request data transfer to the external buffer memory when the SPC internal data buffer register contains valid data.	
DACK	46	4		An active low response signal to the DREQ which request data transfer in between SPC and the external memory in the DMA mode. This signal in DMA mode functions similarly to the signal combination of CS=low, A3=high, A2=low, A1-high, and A0=low (selection of DREG) in the program transfer mode. Since the DREG is selected by this DACK signal in the DMA mode instead of the address input from A3—A0, data transfer in between DREG of SPC and external memory is possible.	
SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 SDP	17 15 14 13 11 10 8 7	23 21 20 18 17 16 14 13 24	1/0	Active low bi–directional SCSI data bus. MSB: SD7, LSB: SDO Odd parity bit : SDP Parity check for the SCSI data bus is programmable.	
SEL	34	40	1/0	A signal to issue or detect selection or reselection phase. In selection phase, an initiater asserts this signal, and in reselection phase the signal is asserted by the target.	
BSY	32	38	1/0	This signal indicates the SCSI bus use condition. This signal goes "L" when SPC is in arbitration phase or working as a target. Also, this signal is used to detect bus free phase with SEL signal.	

PIN DESCRIPTIONS (Continued)

Davis	Pin	No.	1/0				unction		
Designator	DIP	FPT	1/0			F	unction		
17O C7D	36	42		Signals as follov		ite actual p	phase of information transfer phase		
MSG			10	MSG	C/D	1/0	Phase Name		
			I/O	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	Data Out Phase Data In Phase Command Phase Status Phase Reserved Reserved Message Out Phase Message In Phase		
				them al		ro output ii	om the target tare images recorded		
REQ	39	45	1/0	INITIAT	OR that	the TARGI	the REQ signal is used to notify the ET is ready to receive or send data. a timing control signal in the data		
ACK	41	47	I/O	sponse the sam	to a trans e way as	sfer reques	e, the acknowledge signal is in re- t (REQ) signal from the TARGET. In CK input is used as a timing signal in e.		
ATN	42	48	1/0	A signal to indicate attention condition. This signal is only output from an initiator.					
SRST	31	37	1/0	SCSI reset signal to be enabled by register setting. SCSI input from other SCSI devices is non-maskable.					
NC (RNC)	12, 37	19, 43	_	No conr	nectors				

ADDRESSING OF INTERNAL REGISTERS

SPC has internal registers consisting of 15 bytes that are accessible from an external circuit. These internal registers are used for controlling SPC internal operation and indicating SPC processing status/result status. A unique address is assigned to each internal register, and a particular register is identified by address bits A3 to A0. The following table shows internal register addressing:

Internal Register Addressing

CS	А3	A2	A 1	A0	Operation	Register Name	Abbr		
0	0	0	0	0	Read/Write	Bus Device ID	BDID		
0	0	0	0	1	Read/Write	SPC Control	SCTL		
0	0	0	1	0	Read/Write	Command	SCMD		
0	0	0	1	1	_	Open			
•	0	_	0		Read	Interrupt Sense	INTO		
0	U	1	U	0	Write	Reset Interrupt	INTS		
0	0		0		Read	Read Phase Sense			
U	U	1	U	1	Write	SPC Diagnostic Control	SDGC		
	0				Read	SPC Status	SSTS		
0	Ů	1	1	0	Write		3313		
0	0				Read	SPC Error Status	SERR		
U	U	1	1	1	Write	_	SERH		
0	1	0	0	0	Read/Write	Phase Control	PCTL		
					Read	Modified Byte Count	1400		
0	1	0	0	1	Write	_	MBC		
0	1	0	1	0	Read/Write	Data Register	DREG		
0	1	0	1	1	Read/Write	Temporary Register	TEMP		
0	1	1	0	0	Read/Write	Transfer Counter (High)	тсн		
0	1	1	0	1	Read/Write	Transfer Counter (Middle)	тсм		
0	1	1	1	0	Read/Write	Read/Write Transfer Counter (Low)			

BIT ASSIGNMENTS

The following table shows the bit assignments to each internal register. When accessing an internal register (in read/write), remember the following:

- The internal register block includes the read—only/write—only register and those having different meanings in read and write operations.
- 2. A write command to a read-only register is ignored.
- 3. If the write-only register is read out, the data and parity bit are undefined.
- 4. At bit positions indicating "_" for a write in either 1 or 0, may be written.

Bit Assignments for Internal Registers

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
0	Bus Device ID	R	#7	#6	#5	#4	#3	#2	#1	#0	0
	(BDID)	W				-		ID4	ID2	ID1	_
1	SPC Control (SCTL)	R/W	Reset & Dis- able	Con- trol Reset	Diag Mode	ARBIT Enable	Parity Enable	Select Enable	Resel- ect Enable	INT Enable	Р
2	Command (SCMD)	R W	Com	Command Code RST Inter— Transfer Modifer cept PRG Term Out Xfer Xfer 0 Mode				. Р			
3		R W									
4	Interrupt Sense	R	Selec- ted	Resel- ected	Discon- nect	Com- mand Comp- plete	Ser- vice Re- quired	Time Out	SPC Hard Error	Reset Condi- tion	Р
	(SERR)	W			Re	eset Inter	rrupt				_
_	Phase Sense (PSNS)	R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	1/0	Р
5	SPC Diag. Control		Diag.	Diag.	Xfer		Diag.	Diag.	Diag.	Diag.	_
	(SDGC)	W	REQ	ACK	Enable		BSY	MSG	C/D	1/0	
	SPC	R	Connected SPC			XFER In Pro-	SCSI	TC=0	DREG	Status	Р
6	Status (SSTS)		INIT	TARG	BSY	gress	RST	.0-0	Full	Empty	1 '
		W									_

Fast Track to SCSI MB89352

Bit Assignments For Internal Registers (Continued)

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSB)	6	5	4	3	2	1	0 (LSB)	Parity
7	SPC		Data I	rror	Xfer		TC		Short		
,	Error Status (SERR)	R	SCSI	SPC	Out	0	Parity error	0	Period	0	Р
8	Phase Control (PCTL)	R/W	Bus Free Inter– rupt Enable			0		Trans MSG Out	fer Phase C/D Out	I/O Out	Р
9	Modified Byte Counter	R			0			MBC			Р
	(MBC)						Bit3	Bit2	Bit1	BitO	
	Data Register			Internal Data Register (8 Byte FIFO)						Р	
Α	(DREG)	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	
В	Temporary Register	R	Bit7	Bit6	Temp Bit5	orary Da Bit4	ita (Input: Bit3	From SC Bit2	SI) Bit1	l Bito	Р
	(TEMP)	W		Dito			1	t: to SCS		1 Ditto	
			Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bito	Р
С	Transfer Counter High (TCH)	R/W	Bit23	Bit22			nter High (Bit17	Bit16	Р
D	Transfer Counter Mid. (TCM)	R/ W	Bit15	Bit14				2nd Byte) Bit10		Bit8	р
E	Transfer Counter Low (TCL)	R/W	Bit7	l Bit6	Trans	sfer Cour	nter High ((LSB)	l Bit1	l BitO	Р
	External	R		External Buffer							
F	Buffer (EXBF)	W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1] Bit0	Р

These bit assignments for internal registers are identical to those in the MB87030, MB87031, and MB89351. Therfore, SPC replacement from them to this MB89352 is very easy and it does not require any new software design.

DC CHARACTERISTICS (Ta=0-70°C, Vcc=5V (±5%)) (Recommended operating conditions unless otherwise specified)

SCSI Bus Signal Pins

_		Conditions		Values				
Parameter	Designator	Conditions	Min.	Тур.	Max.	Unit		
Input High Voltage	VIH		2.0	_	5.25	v		
Input Low Voltage	V _{IL}		0	_	0.8	٧		
Input High Current	I IH	V _{IH} = 5.25V	_	100	400	mA		
Input Low Current	1 11_	V _{IL} = OV	*****	-100	-400	mA		
Output Voltage	VoL	V _{CC} = 4.75V I _{OL} = 48 mA			0.5	>		
Input Hysteresis Width	V _{HM}	_	0.2	0.4	_	٧		

MPU Bus Signal Pins


_				Value	S	
Parameter	Designator	Conditions	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH}		2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	V _{IL}		V ₈₈ -0.3	_	0.8	٧
Output High Voltage	Voн	I _{OH} = - 0.4 mA	4.0		V _{CC}	٧
Output Low Voltage	VoL	I _{OL} = + 3.2 mA	V _{ss}		0.4	٧
Input Leakage Current	LIH	V _{IH} = 5.25			20	mA
input Leakage Outlett	LIH	V _{IL} = 0.0			-10	mA
Input/Output Leakage	I _{LZH}	V _{IH} = 5.25			40	mA
Current	I _{LZH}	V _{IL} = 0.0			-40	mA
Power Supply Current	I _{CC}	Input Clock = 8 MHz All Output Pins Open			10	

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

Clock Signal


CLK Input					
_	_		Unit		
Parameter	Designator	Min.	Тур.	Max.	
CEK Cycle Time	t _{CLF}	125		200	ns
CLK High Time	tcHCL	44			ns
CLK Pulse Width	tclch	44			ns
CLK Rising Skew Time	t _r			10	ns
CLK Falling Skew Time	t _f			10	ns




RST Input					
Parameter	Designator	Min.	Тур.	Max.	Unit
RST Pulse Width	t _{RSTW}	100			ns




_				l	
Parameter	Designator	Min.	Тур.	Max.	Unit
Address Setup Time	t _{ARS}	40			ns
Address Hold Time	t _{ARH}	10			ns
CS Setup Time	t _{CRS}	25			ns
CS Hold Time	t _{CRH}	10			ns
Data Valid Time (from RD Low) (C _L = 80pF)	t _{RLD}			90	ns
Data Valid Time (from RD Hi gh) (C _L = 20pF)	t _{RHD}	10		60	ns
RD Pulse Width	t _{RD}	120			ns



Register Write			T		
Parameter	Designator		Unit		
rarameter	Designator	Min.	Тур.	Max.	Oilin
Address Setup Time	taws	40			ns
Address Hold Line	tawh	10			ns
CS Setup Time	tcws	25			ns
CS Hold Time	t _{CWH}	10			ns
Data Bus Setup Time	tows	30			ns
Data Bus Hold Time	t _{DWH}	20			ns
WR Pulse Width	t _{WR}	100			ns




DPO (Data Parity Output)						
		T . 6 . !!!		Values		11-14
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
Data Bus (D0 - D7) Valid to DPO Vali	d t _{DPVD}	CL = 30pF			60	ns




INTR (Interrupt Request) Out	iput			Values		
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
WR High to INTR Low (Interrupt reset)	twHiR	CL = 10pf	tclf		2t _{CLF} + 100	ns
INTR High to WR High	t _{IRWL}		0			ns
INTR Reset Cycle Time	twacy		4t _{CLF}			ns

NOTE: Applicable only when interrupt reset is executed.




			Values			l
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
DREQ High to DACK Low	t DHAL		0			ns
WR and RD Service Time (from DACK Low to WR or RD Low)	t arwl		40			ns
DREQ Release Time (from WR or RD Low to DREQ Low) (Note)	t _{RWDL}	CL = 30 pF	35		150	ns
DACK Hold Time (from WR or RD High to DACK Low)	t _{RWAH}		10			ns
DREQ Interval (from DREQ Low to DREQ High)	t _{DLDH}		0			ns
DREG Access Cycle Time (1)	t RWCY		2t _{CLF}			ns
DREG Access Cycle Time (2)	t DMCY		3t CLF			ns


NOTE: The WR parameter is applicable when data buffer register will be full; the RD parameter is applicable when the data buffer register will be empty.



_			Values			
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
RD Service Time (from INTR High to RD Low)	t _{IHRL}		0			ns
INTR Release Time (from RD High to INTR Low) (Note)	t _{RHIL}	CL = 20 pF	35		150	ns
INTR Recovery Time (from INTR Low to INTR High)	tiliH		0			ns
RD Recovery Time (from RD High to RD Low)	tRHRL		50			ns




.		Test Conditions		Unit		
Parameter	Designator	reat Wilditions	Min.	Тур.	Max.	Uni
WR Service Time (from INTR High to WR Low)	t _{IHWL}		0			ns
INTR Release Time (from WR High to INTR Low) (Note)	t _{WLIL}	CL = 20 pF	35		150	ns
INTR Recovery Time (from INTR Low to INTR High)	t _{ILIH}		0		·	ns
WR Cycle Time	twacy		2t _{CLF}			ns




SCSI Bus Interface Selection Phase Timing

			Values			
Parameter	Designator	Min.	Тур.	Max.	Uni	
Bus Free Time ^{*2}		tBFR		4tclf+50		
Start of Arbitration	tefel.	(6+n)*1 x tclf		(7+n) x tcLF+60		
BSY Low to Self ID# Output	tвио	0		60		
BSY Low to Prioritize	t arb	32tclF-60				
Data Bus Valid to Prioritize	taidv	200				
Bus Usage Permission Granted to SEL Low	tawsl	0		80		
SEC Low to Data Bus ID Output, ATN Low	tsida	11tclF-30			ns	
Select ID# Output to BSY High	tıрвн	2tclf-80				
BSY Low to SEL High	tвья	2tclf				
BSY Low to Select ID# Hold	tырн	2tclf				
SEL High to INTR High	t shir			60		
SEL Low to BSY High, ID Bit High	tsecr			3tclF+180		
Prioritize to BSY High, ID Bit High	TPBCR			110		


 ¹ n : TCL register value
 2 Bus Free Time : The minimum time period until the booked select command will be executed.




SCSI Bus Interface Selection Phase Timing



. .			Values			
Parameter	Designator	Min.	Тур.	Max.	Unit	
BSY High to Select ID# Output	terid	(6+n) x tclf		(7+n) x tclF+140		
ID# Output to SET Low	tiosi	11tclF-80				
SEC Low to ATN Low	tslat	11 t clF- 80			ns	
BSY Low to SEC High	tвізн	2tclf				
BSY Low to ID# Hold	tырн	2tclf				
SEC High to INTR High	t shir			60		




TARGET — SELECTION WITH.			T		
Parameter	Designator	Min.	Values Typ.	Max.	Unit
SEL Low to BSY High	tslвн	0			
Data Bus Valid (ID#) to BSY High	tiрвн	0			
170 High to BSY High	tюнв	0			
BSY High to BSY Low	tвнвг	4tclf		5tclF+140	
BSY Low to ID# Hold	tвир	60			ns
BSY Low to SEL High	tвья	0			
SEL High to Phase Signal Output	tsнрн	3tclf		4 t clf+160	
1/O Low to Data Bus Output	tiode	7tclf			
SEL High to INTR High	tsнія			3tclF+130	



Fast Track to SCSI MB89352

AC CHARACTERISTICS (Continued)

			J		
Parameter	Designator	Min.	Тур.	Max.	Unit
Data Bus Valid (ID#) to SEL Low	tidsu	0			
O High to SEC Low	tıонs	0			
SEE Low to BSY Low	tslbl	2tclf		3tclf+130	
SSY Low to ID# Hold	teud	60			
SSY Low to SEC High	tвізн	0			ns
SEL High to Phase Signal Output	tsнрн	3tclf		4tclf+160	
/O Low to Data Bus Output	tiode	7tclf			
SEC High to INTR High	tsнir			3tclF+130	1




(Selected)


SCSI BUS INTERFACE - RESELECTION PHASE TIMING

			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
Bus Free Time ^{*2}	terr	4tclf+50			
Start of Arbitration	t BFBL	(6+n ⁺¹) x t clf		(7+n) x tclF+140	
BSY Low to Self ID# Output	t BLID	0		60	
BSY Low to Prioritize	t arb	32tclF-60			
Data Bus Valid to Prioritize	taidv	200			
Bus Usage Permission Granted to SEL Low	tawsl	0		80	
SET Low to Data Bus ID Output, Phase Signal Output	tsidp	11tclF-50			n
Select ID# Output to BSY High	tidвн	2tclF-80			
BSY Low to BSY Low Output	t BIBO	2tclF+20		3tclF+140	
BSY Low to SEL High	t BLSH	2tclf			
BSY Low to Select ID# Hold	tвірн	2tclf			
SEL High to INTR High	tshir			60	
SEL Low to BSY High, ID Bit High	tsecr			3tclF+180	
Prioritize to BSY High, ID Bit High	TPBCR			110	

^{*1} n : TCL register value
*2 Bus Free Time : The minimum time period till the booked select command will be executed.



Parameter			J		
	Designator	Min.	Тур.	Max.	Unit
SEL Low to BSY High	tslbh (0			ns
Data Bus Valid (ID#) to BSY High	tıрвн	0			
70 Low to BSY High	tiolb	0			
BSY High to BSY Low	tвнвг	4 t clf		5tclf+140	
BSY Low to ID# Hold	tBUD	60			
BSY Low to SEC High	tвызн	0			
SEL High to BSY Low Output	tsнво	2tclf		3tclf+140	
SEL High to Data Bus Valid (When I/O is High)	tshde	3tclf+30		4tclF+160	
SEL High to 170 High	tsню	200			
SEL High to INTR High	tshir			3tclf+130	




SCSI BUS INTERFACE - INFORMATION TRANSFER PHASE TIMING


Parameter			Values		Unit
	Designator	Min.	Тур.	Max.	
VO High to Data Bus Output	tilDE	10			
Phase Set to REQ Low	t _{PHRL}	100			ns
REQ Low to ACK Low	traol	20			
Data Bus Valid to ACK Low	t DVLD	2tclf-80			
ACK Low to REQ High	taolr	0			
REQ High to ACK High	trаон	10			
ACK High to REQ Low	t aohr	0			
REQ High to ACK Low	tracy	2tclf			
REQ High to Data Bus Hold	toivo	15			
REQ Low to ATN High *1	t rath	2tclf			
ATN High to ACK Low *1	tatha	tclF-20			
REQ Low to Phase Change *2	trlpн	3tclf			
ACK High to Phase Change *2	tанрн	10			

This spec is applicable to the last byte transfer of message out phase in hardware transfer mode. When the transfer phase is changed, both truph and tahph should be specified.

^{•2 :}




Parameter	Designator	Min.	Values Typ.	Max.	Unit
Data Bus Valid to REQ Low	t DVLD	2tclf-80			
CK Low to Data Bus Hold	tdivd	15			
REQ Low to ACK Low	trola	0			
ACK Low to REQ High	t aroh	10		180	
REQ High to ACK High	troна	0			
ACK High to REQ Low	t arol	10			
ACK Low to REQ Low	tracy	2tclf			




Parameter			ل		
	Designator	Min.	Тур.	Max.	Unit
170 Low to Data Bus Output Terminate	tilde			140	
Phase Set to REQ Low	t PHRL	100		,	ns
Data Bus Valid to REQ Low	tostu	10			
REQ Low to ACK Low	traol	20			
ACK Low to REQ High	t aolr	0			
ACK Low to Data Bus Hold	t DHLD	15			
REQ High to ACK High	trаон	10			
ACK High to REQ Low	taohr	0			
REQ High to ACK Low	tracy	2tclf			
ATN Low to ACK High ¹	tatah	tclf-20			
REQ Low to Phase Change ²	trlph	3tclf			
ACK High to Phase Change ²	t ahph	10			


Applicable to the last byte transfer of message out phase in hardware transfer mode.
 When the transfer phase is changed, both t_{RLPH} and t_{AHPH} should be specified.




Parameter		Values			J
	Designator	Min.	Тур.	Max.	Unit
70 High to Data Bus Output Terminate	tiodo			30	ns
Data Bus Valid to ACK Low	tostu	10			
REO High to Data Bus Hold	tонго	15			
REQ Low to ACK Low	TROLA	0			
ACK Low to REQ High	taroh	10		180	
REQ High to ACK High	troна	0			
ACK High to REQ Low	tarol	10			
ACK Low to REQ Low	tracy	2tclf			



Transfer Phase Change (Target)						
_		Values				
Parameter	Designator Min.	Min.	Тур.	Max.	Unit	
From WR High to MSG, C/D, I/O change	t PHCH	10		130	ns	




Parameter			Values			
	Designator	Min.	Тур.	Max.	Unit	
From WR High to Data Bus Valid for TEMP Register	t _{WRDV}			130	ns	
From WR High to REQ Low, ACK Low for SET ACK/REQ Command	tstra	2t _{CLF}		31 _{CLF} + 90	ns	
From WR High to REQ High, ACK High for RESET ACK/REQ Command	t _{rtra}	2t _{CLF}		3t _{CLF} + 90	ns	




SCSI BUS INTERFACE - ATTENTION CONDITION

INITIATOR - ATTENTION CONDITION					
Parameter		Values			
	Designator	Min.	Тур.	Max.	Unit
From WR High to ATN Change (SET/RESET ATN Command)	twatn	2t _{CLF}		3t _{CLF} + 90	ns




SCSI BUS INTERFACE - BUS FREE


INITIATOR — BUS FREE (DISCONN	IECTION)				
_		Values			
Parameter	Designator	gnator Min.	Тур.	Max.	Unit
BSY High to Bus Clear	tвнск			5tclF+140	ns
BSY High to INTR High	tehir			6tclF+80	ns



TARGET (BUS RELEASE COMMAND)					
_					
Parameter	Designator	Min.	Тур.	Max.	Unit
WR High to Bus Clear (Bus Release Command)	tercr			3tclf+100	ns




TERMINATION (TIME OUT) - SELEC	TION AND R	ESELECTION P	HASES		
_			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
WR High to SEL, SD7-0, P, I/O High (Reset Time Out Interruption)	tercr			3tclF+100	ns
WR High to INTR Low	twrir			3tclF+60	




SCSI BUS INTERFACE - RESET CONDITION

SRST - RESET CONDITION (OUTPUT)					
Parameter		Values			
	Designator	Min	Тур	Max	Unit
WR High to SRST Low (Write *I* to SCMD Bit-4)	twrst	10		110	
Reset Delay	t _{RTOD}			140	ns




SCSI BUS INTERFACE - RESET CONDITION

SRST - RESET CONDITI	ON (INPUT)				
Parameter		Values			
	Designator	Min	Тур	Max	Unit
SRST Pulse Width	t _{RSTW}	3t _{CLF}			
Reset Delay	t _{RTID}			4t _{CLF} + 200	ns





CAPACITANCE			
	Va	lues	
Parameter	Тур.	Max.	Unit
D7 – D0, DP	_	80	
DPO, INTR, DREQ	10	30	
SD& - SDO, SDP	_	300	PF
SRST, SEL, BSY, VO, C/D, MSG, REO, ACK, ATN	_	300	

The AC characteristics of all SCSI bus signal pins are measured on the following test circuit.




PACKAGE DIMENSIONS






PACKAGE DIMENSIONS (Continued)

48-Lead Plastic Flat Package





MB89352 Fast Track to SCSI

Appendix 1

SPC DRIVER EXAMPLES IN 8086 ASSEMBLY LANGUAGE

The following code is a group of routines, written in 8086 assembly language, that demonstrate the essential elements necessary for the implementation of a SCSI driver using Fujitsu's family of SCSI controllers. These routines make certain assumtions about the hardware interface, but are software compatible with all the Fujitsu SCSI controllers.

For this example the controller is memory mapped somewhere in the 1MB address space of the 8086. This example assumes that the controller will be used in a polled environment (not interrupt driven) using programmed I/O (no DMA). Using the device in this mode requires much more code than an interrupt driven/DMA environment but the code will be less dependent on system hardware. At the end of this example is a re-write of the data transfer routine using DMA transfers instead or programmed I/O. As can be seen the code is considerably smaller and simpler.

These routines use short (16–bit) pointers to keep the code relatively simple, but this limits the size of the transfer buffers to 64K bytes (due to the 8086 family's segmentation limitation). Even though the transfer routines and the SPC will take up to a 24–bit (28–bit MB87033) transfer length, allowing transfers up to 16M bytes, this size cannot be accommodated without re–writing the transfer routines to support segmented (20–bit) or 80386 extended (32–bit) pointers.

This code is intended to show the programming and operation of the major functions of the Fujitsu family of SCSI controllers. It is not intended as a tutorial of the SCSI protocol or to show the construction of a driver for an SCSI host adapter.

This code was tested for syntax errors under the following assemblers, using the SMALL model

Borland TASM 1.0

Microsoft MASM 5.1;

<u>*</u> *******	******************
;	;
;	For detailed information on the SCSI protocol see the ;
;	spec entitled ;
;	NOT 0 11 0 1 0 1 T 1 0 (000T)
;	ANSI Small Computer System Interface (SCSI) 'ANSI X3.131-1986 ;
;	ANSI AS.151-1900
;	American National Standards Institute, Inc.
;	1430 Broadway
;	New York, NY 10018
;	· ,
;× * * * * * * * * * * * * * * * * * * *	************************************
;	· ,
;	For information on Fujistu's SCSI controllers ;
;	contact:
;	contact.
;	Fujitsu Microelectronics, Inc.
;	3545 North First Street
;	San Jose, CA.95134-1804
;	(408) 922-9000
, :	or your local Fujitsu representative.
;	;
, :	,
'*********** •	**************************************
•	, , , , , , , , , , , , , , , , , , ,
•	Copyright (C) 1989 Fujitsu Microelectronics Inc.
•	Copyright (C) 1989 Galbo and Associates, Inc.
,	, , , , , , , , , , , , , , , , , , ,
	, , , , , , , , , , , , , , , , , , ,
<i>•</i>	

.model small

```
equates
 **********************
      SPC memory mapped register addresses
BDID
            <br/>
<br/>
byte ptr es:[bx+0]> ; bus ID
      eau
SCTL
            <byte ptr es:[bx+1]> ; SPC control
      eau
SCMD
            <byte ptr es:[bx+2]> ; SPC command
      equ
TMOD
      equ
            <byte ptr es:[bx+3]> ; transfer mode
INTS
            <byte ptr es:[bx+4]> ; interrupt sense
      equ
PSNS
            <byte ptr es:[bx+5]> ; phase sense
      equ
SDGC
            <byte ptr es:[bx+5]> ; SPC diagnostic control
      equ
SSTS
      equ
            <byte ptr es:[bx+6]> ; SPC status
SERR
            <byte ptr es:[bx+7]> ; SPC error status
      equ
PCTL
      equ
            <byte ptr es:[bx+8]> ; phase control
MBC
            <byte ptr es:[bx+9]> ; modified byte counter
      eau
DREG
            <byte ptr es:[bx+10]>; data register (FIFO)
      equ
TEMP
            <byte ptr es:[bx+11]>; temp register
      equ
TCH
            <byte ptr es:[bx+12]>; transfer counter high
      equ
TCM
            <byte ptr es:[bx+13]>; transfer counter middle
      equ
TCL
      equ
            <byte ptr es:[bx+14]>; transfer counter low
EXBF
      equ
            <byte ptr es:[bx+15]>; external buffer register
SPC OFFSET
            = 1ff0h
                                ; assume SPC is memory mapped
SPC SEGMENT
            = 0dc00h
                                ; at this address 9seg:ofs0
      Data transfer mode
READ
                             ; read mode for data transfer routines
WRITE
                             ; write mode for data transfer routines
SCSI
      time-out values
SELECTION TIMEOUT
                      = 4400 ; 275 msec. @ 8MHz clock
BUS DELAY
                            ; 1200 nsec. @ 8MHz clock
```

```
Selection return values
SELECTED
                       = 100 ; target successfully selected
                     = -100 ; lost control of SCSI bus to another
LOST ARBITRATION
                               INITIATOR
                     = -101 ; selected target did not respond
TIMEOUT
ERROR INTR
                      = -102 ; hardware error occured during selection
     Data transfer return values
OK
                      = 200 ; transferred all bytes without error
                       = 201 ; transferred all bytes plus padding
OKPAD
SERVICE REQUIRED
                     = -200; early phase change, didn't transfer all
PARITY ERROR
                      = -201 ; parity error during transfer
      Phase decoder return values
NO PHASE REQUESTED
                    = 0 ; target's REQ signal negated
ILLEGAL PHASE
                     = -300 ; target requesting undefined phase
```

```
.data
                           : data area
Addr2ID
            ďb
                 1, 2, 4, 8, 16, 32, 64, 128
SPC Pointer
            label
                 dword
SPC Ofs
                 SPC OFFSET
            dw
                 SPC SEGMENT
SPC Seg
            dw
global variables
.data?
                        ; unitialize data area
@datalength
            label
                 dword
                        ; length of transfer for DATA
                         IN/OUT phase
                 0
@datalength lo
            dw
@datalength hi
            dw
                 0
@dataptr
            dw
                 0
                        ; pointer to byte buffer for DATA
                         IN/OUT
@cmdlenath
            dw
                        ; length of command block
@cmdblk
            db
                 12 dup (0); command block, max = 12
@msgout
            db
                        ; message out byte
@msgin
            db
                 0
                        ; message in byte
@status
            db
                        ; status in byte
external routines
*********************
            .code
                 Setup_DMA:near; setup system's DMA
            extrn
                            controller
```

```
************************************
      INITIALIZE SPC;
      Initialize the Fujitsu SPC;
      Entry: BYTE @ [bp+4] = initiator's SCSI address
      Exit: void:
******************
InitSPC record struc
              dw
                    ?
                                   ; bp
                    ?
                                   ; ip - return address
              dw
InitAddr
              db
                                   ; initiator's SCSI address
InitSPC_record
              ends
InitSPC
              proc
                    near
              push
                    bp
              mov
                    bp, sp
                    bx, SPC Pointer ; point to SPC
              les
              mov
                    SCTL, 0c0h
                                   ; reset SPC
              mov
                    al,[bp].InitAddr ;get initiator address
              mov
                    BDID, al
                                  ; write initiator's addr
                                    into ID reg
                    TMOD, 0
              mov
                                   ; clear req
                    SCTL, 01ah
                                   ; enable arbitration, parity
              mov
                                   ; ... and reselection
                    SDGC, 0
                                   ; clear diagnostics reg
              mov
              pop
                    bp
              ret
InitSPC
              endp
```

```
SELECT TARGET DEVICE
      Select a target device on the SCSI bus with ATN line asserted;
      Check if the target responds to the ATN line with the message:
      out phase. If so, send an IDENTIFY message to the target.
      Entry: BYTE @ [bp+4] = target SCSI address, 0..7
            BYTE @ [bp+6] = target SCSI logical unit number, 0..7
      Exit: AX = status message
******************
Select record
               struc
                    ?
                                   ; bp
               dw
               dw
                                   ; ip - return address
TargAddr
               db
                    ?,?
                                   ; target address
               db
TargLUN
                    ?,?
                                   ; target LUN
Select record
               ends
Select
                    near
              proc
              push bp
               mov
                    bp, sp
               les
                    bx, SPC Pointer ; point to SPC
                                   ; phase control = out indicates
                    PCTL, 0
               mov
                                   ; ... selection phase
               mov
                    al, BDID
                                   ; get initiator's SCSI ID, 1..128
              push
                    bx
                                   ; save SPC ptr
                    bh, bh
              xor
                    bl,[bp].TargAddr; get target SCSI address, 0..7
              mov
                    al, Addr2ID[bx]; convert to SCSI ID, 1..128
              or
                                   ; ...OR with initiator's ID
                                   ; ... (for reselection, see spec.)
                    bx
                                   ; [es:bx] -> SPC
              gog
              mov
                    TEMP.al
                                   ; put arbitration ID's in temp reg
                    TCH, high (SELECTION TIMEOUT); load selection
              mov
                                            time-out
              mov
                    TCM, low(SELECTION TIMEOUT); ... value
                    TCL, BUS DELAY
                                   ; load bus free delay time-out
              mov
                    SCTL,060h
                                   ; set ATN line, select with
              mov
                                     attention
              mov
                    SCTL,010h
                                   ; start selection operation
```

```
SelectWaitIntr:
                      INTS, 0
                                      ; any intr bit set?
                cmp
                                       SelectIntr
                       ine
                yes
                      SSTS,020h
                                       ; no, select operation still
                test
                                         pending?
                                       ... check for lost arbitration
                      jΖ
                                       SelectWaitIntr
;
                still pending
                mov
                      ax, LOST ARBITRATION; we've lost the arbitration
                qmŗ
                      SelectExit
SelectIntr:
                      INTS, 10h
                                       ; command complete intr?
                test
                                       SelectTimeout
                       İΖ
                no, check time-out
                mov
                      al, PSNS
                                       ; yes, read phase
                      al,087h
                                       ; check REQ & phase bits
                and
                                       ; target requesting msg out?
                cmp
                      al,086h
                                       SelectNoMsq
                       ine
;
                no, skip msg out phase
                      al,0c0h
                                       ; yes, send IDENTIFY message
                mov
                                       ; ... with disconnect/reselect bits
                      al, [bp]. TargLUN; ... and target LUN
                or
                      @msgout,al
                                       ; save in msg out byte
                mov
                      ah, ah
                xor
                                       ; clear upper
                                       ; send AX message to target
                push
                      ax
                call
                      Message_Out
                                       ; send message
                pop
                                       ; remove parameter from stack
SelectNoMsq:
                      SelectOK
                qmŗ
SelectTimeout:
                test
                      INTS,04h
                                       ; time-out intr occured?
                 İΖ
                      SelectOtherIntr; no, unexpected interrupt
                                       : return time-out error
                mov
                      ax, TIMEOUT
                                       SelectExit
                qmç
SelectOtherIntr:
                      ax, ERROR INTR
                mov
                                       ; return error
                jmp
                      SelectExit
SelectOK:
                mov
                      ax, SELECTED
                                       ; successful selection
SelectExit:
                pop
                ret
Select
                endp
```

```
***************
   TRANSFER DATA TO/FROM SCSI BUS
   General data transfer for all data transfer phases.
;
   Read or write a stream of bytes to/from the SCSI bus and check
   for the following conditions:
   1) # of bytes requested == # of bytes transferred - normal
;
   2) # of bytes requested > # of bytes transferred - pad
   3) # of bytes requested < # of bytes transferred - phase change;
   This routine, and the SPC, will accept a 24-bit number as a
;
   transfer length, allowing up to 16M bytes to be read or
;
   written to the SCSI device in one data phase transaction.
;
             WORD @ [bp+4] - pointer to list of bytes
   Entry:
             LONG @ [bp+6] - length - number of bytes in list
            BYTE @ [bp10] - transfer type - READ=0 or WRITE=1
            AX - error status
   Exit:
             AX > 0 - transferred all bytes in list
;
;
             AX < 0 - transfer terminated early
******************
Transfer_record
                   struc
                   dw
                           ?
                                     ; bp
                   dw
                           ?
                                     ; ip
data ptr
                   dw
                           ?
                                     ; ptr to byte to transfer
                   dw
                           ?
                                     ; LSW length of transfer
length lo
length hi
                   dw
                           ?
                                     ; MSW length of transfer
direction
                           ?
                                     ; direction, READ=0, WRITE=1
                   dw
Transfer record
                   ends
Transfer Data
                   proc
                           near
                   push
                           bp
                   mov
                           bp, sp
                   cld
                                          ; auto increment di, si
                           si, [bp].data ptr; point to stream of bytes
                   mov
                   mov
                                          ; di also, for read operation
                           bx, SPC Pointer ; point to SPC
                   les
                           al, byte ptr [bp].length_hi ; get length MSW
                   mov
                                          ; load counter high
                           TCH, al
                   mov
                           ax, [bp].length_lo; get length MSW
                   mov
                           TCM, ah
                                         ; load counter mid
                   mov
                   mov
                           TCL, al
                                          : load counter low
                   mov
                           SCMD,084h
                                          ; do programmed i/o transfer
```

```
XferCmdWait:
                     mov
                             al,SSTS
                                             ; read status, wait for
                                               tranfer
                             al.OfOh
                                             ; ... operation to start
                     and
                     cmp
                             al,0b0h
                                             ; connected as init and
                                             ; ... transfer in progress
                                               bit set?
                       ine
                             XferCmdWait
                                             ; no, wait for SPC to start
XferLoop:
                     cmp
                             INTS, 0
                                             ; intr occured?
                       jne
                             XferCheckIntr
                                             ; yes
                             [bp].direction, WRITE; writing?
                     cmp
                             Reading
                                             ; no, reading
                       jne
Writing:
                             SSTS.02h
                                             : fifo not full?
                     test
                             XferLoop
                                             ; no wait, fifo is full
                       jne
                     lodsb
                                             ; read byte, inc si
                                             ; write byte to fifo
                     mov
                             DREG, al
                     amr
                             XferDec
                                             ; decrement and check count
Reading:
                     test
                             SSTS,1
                                             ; fifo not empty?
                                             ; no, wait for byte
                       jne
                             XferLoop
                             al, DREG
                                             ; get byte
                     mov
                                             ; write byte, inc di
                     stosb
                     jmp
                             XferDec
                                             ; decrement/check count
XferCheckIntr:
                     test
                             INTS,08h
                                             ; service required intr?
                             TestErrIntr
                       jе
                                             ; no
                     mov
                             INTS,08h
                                              ; yes, clear it
                             ax, SERVICE REQUIRED; exit with error
                     mov
                             XferExit
                     jmp
TestErrIntr:
                     cmp
                             INTS, 0
                                             ; any more intr pending?.
                             TestParityErr
                                             ; no
                       jе
                     mov
                             ax, ERROR INTR
                                             ; yes, exit with error
                             XferExit
                     jmp
TestParityErr:
                     test
                             SERR, OcOh
                                             ; parity error?
                       jе
                             XferLoop
                                             ; no, wait for bytes
                             ax, PARITY ERROR; yes, exit with error
                     mov
                             XferExit
                     jmp
```

```
XferDec:
                     sub
                              [bp].length lo,1; decrement count
                     sbb
                              [bp].length hi,0; 32-bit count
                     mov
                              ax, [bp].length lo; get length
                              ax, [bp].length his; =0?
                     or
                              XferLoop
                                               ; no, continue
                        jne
XferDone:
                     test
                              INTS,010h
                                               ; command complete intr?
                              XferDone
                                               ; no, wait
                        jе
                     mov
                              INTS,010h
                                               ; yes, reset intr
                              al, PCTL
                                               ; read phase control
                     mov
                              al,7
                                               ; get bus phase bits
                     and
                              al,080h
                                               ; add REQ bit
                     or
                     mov
                              dl, PSNS
                                               ; read phase sense reg
                              al,087h
                     and
                                               ; mask phase bits & REQ
                     cmp
                              al, dl
                                               ; are we in new phase?
                     mov
                              ax, OK
                                               ; assume good status
                                               ; jmp if in new phase
                        ine
                              XferExit
                     mov
                              TEMP, 0
                                               ; no, load temp with padding
                                                 value
                     mov
                              SCTL, 085h
                                               ; do padding transfer
                                               ; ...to cause target to go to
                                               ; ... next phase
XferPad:
                     mov
                              al, INTS
                     and
                              al,018h
                                               ; wait for cmd complete & svc
                                                 rea
                     cmp
                              al,018h
                              XferPad
                                               ; no, wait for pad to finish
                        jne
                     mov
                              INTS, 18h
                                               ; reset intrs
                                               ; return good with PAD status
                     mov
                              ax, OKPAD
XferExit:
                     pop
                              di
                              si
                     pop
                     pop
                              bp
                     ret
Transfer Data
                     endp
```

RD, RDG WT, WTG

```
SEND COMMAND
    Send a SCSI command block to the target device.
    Assume TCH, TCM and TCL registers = 0
            WORD @ [bp+4] - pointer to SCSI command block
    Entry:
             WORD @ [bp+6] - length of command block, 6, 10, 12 bytes
    Exit:
            AX - transfer status
             > 0 - transferred all bytes in list
             < 0 - transfer terminated early, error
   ************************************
Select record
               struc
               dw
                     ?
                                     ; bp
               dw
                     ?
                                     ; ip
cmd ptr
               dw
                     ?
                                    ; ptr to cmd bytes
cmd length
               dw
                     ?
                                     ; length of cmd
Select record
               ends
Send Command
               proc
                     near
               push
                     αd
               mov
                     bp,sp
                     bx,SPC_Pointer ; point to SPC
               les
               mov
                     PCTL, 02h
                                    ; set command out phase
               mov
                     ax,WRITE
                                    ; write to target for transfer
                                    ; put parameters on stack
               push
                     ax
                     ax,ax
               xor
               push
                     ax
                                     ; MSW of length = 0
                     [bp].cmd length; LSW length of cmd
               push
               push
                     [bp].cmd ptr
                                    ; ptr to cmd bytes
               call
                     Transfer Data ; do SCSI transfer
                                     ; AX has the transfer status
               mov
                     sp,bp
               pop
                     bp
               ret
Send Command
               endp
```

```
********************
     READ SCSI STATUS
     Read the 1 byte status code from the target
     Entry: WORD @ [bp+4] - pointer to byte to hold SCSI status
     Exit: AX - transfer status
           > 0 - transferred SCSI status to pointer location
           < 0 - transfer terminated early, error
******************
Status record
              struc
              dw
                   ?
                                 ; bp
              dw
                   ?
                                 ; ip
status ptr
              dw
                                ; ptr to status byte
Status_record
              ends
Status In
              proc near
              push bp
              mov
                   bp, sp
                   bx, SPC Pointer ; point to SPC
              les
              mov
                   PCTL,03h
                                ; set phase to status in
              mov
                   ax,READ
                                ; read mode
              push ax
              xor
                   ax,ax
              push ax
                                 ; MSW of transfer length
              inc
                                ; LSW of length = 1 byte
                   ax
              push ax
              push [bp].status ptr; pointer to status byte
              call Transfer Data ; read 1 byte from SCSI target
                                ; AX = result code
              mov
                   sp,bp
              pop
                   bp
              ret
Status In
              endp
```

```
*********************
     SEND MESSAGE OUT
     Send a 1 byte message the the target device.
     When the SPC is in the INITIATOR mode, it will automatically
    negate the ATN signal after the message byte has been
     successfully sent to the target device, this is in comformance;
    with the SCSI spec. (See spec. for further details)
    Entry: WORD @ [bp+4] - pointer to message byte to send
;
    Exit: AX - transfer status
            > 0 - transferred message byte to target device
            < 0 - transfer terminated early, error
 **************
Message Out rec struc
              dw
                    ?
                                  ; bp
                                  ; ip
              dw
                    ?
              dw
                                  ; ptr to message out byte
msg out ptr
Message Out rec ends
Message Out
              proc near
              push
                   рp
              mov
                   bp, sp
                   bx, SPC Pointer ; point to SPC
              les
                                ; set desired phase to message out
                   PCTL,06h
              mov
              mov
                   ax,WRITE
                                 ; send byte to SCSI bus
              push ax
                                  ; param's on stack
              xor
                    ax.ax
              push ax
                                 ; MSW of transfer count
              inc
                                  ; LSW = 1 byte transfer
                    ax
              push
                   ax ·
                   [bp].msg out ptr; pointer to message byte to send
              push
              call
                   Transfer Data ; send it
              mov
                    sp,bp
                                  ; AX has transfer status
                    qd
              pop
              ret
```

Message Out

endp

```
Read a 1 byte message from the SCSI target device.
     When the SPC is in the INITIATOR mode it will automatically
     hold the ACK line active on the last byte of the message
     received from the target device. This is to allow the
     INITIATOR to interpret the message and accept or, if
     necessary, reject it according to the SCSI protocol's message
     reject sequence. (See spec. for further details)
;
;
     Entry:
            WORD @ [bp+4] - pointer to address to hold message byte
;
            AX - transfer status
            > 0 - transferred SCSI message to pointer location
             < 0 - transfer terminated early, error;
******************
Message In rec
               struc
               dw
                                    ; bp
               dw
                     ?
                                    ; ip
                     ?
msg in ptr
               dw
                                    ; ptr to message in byte address
Message In recends
Message Inprocnear
               push
                     bp
               mov
                     bp, sp
                     bx, SPC Pointer ; point to SPC
               les
               mov
                     PCTL, 06h
                                    ; set desired phase to message in
                     ax, READ
               mov
                                    ; read byte from device
               pus
                     hax
                                    ; MSW of transfer length
                     ax,ax
               xor
               push
                     aх
               inc
                                    ; LSW of length = 1 byte
                     ax
               push
               push
                     [bp].msg in ptr ; ptr to message byte
               call
                     Transfer Data
                                    ; read message
               add
                     sp, 6
                                    ; remove param's from stack
                                    ; if < 0 then error
               or
                     ax,ax
                jl
                     MIError
                                    ; error
               les
                     bx, SPC Pointer
                                    ; no error, point to SPC
                     SCMD, 0c0h
                                    ; manually negate the ACK signal
               mov
                     INTS,010h
                                    ; reset command complete intr
               mov
MIError:
               pop
                     qd
               ret
Message In
               endp
```

```
**********************
     READ DATA STREAM FROM SCSI DEVICE
     Read up to 16M bytes from the target device.
     Entry: WORD @ [bp+4] - pointer to data buffer
           LONG @ [bp+6] - length of transfer (24-bit)
     Exit: AX - transfer status
           > 0 - read byte from SCSI device
           < 0 - transfer terminated early, error
Data In record struc
             dw
                   ?
                             ; bp
             dw
                   ?
                            ; ip
data in ptr
             dw
                   ?
                            ; ptr to byte to transfer
data in len lo
             dw
                   ?
                            ; length of transfer
data in len hi
Data In record
             ends
Data In
             proc
                   near
             push bp
             mov
                   bp, sp
             les
                   bx, SPC Pointer ; point to SPC
             mov
                   PCTL, 01h
                            ; desired phase = data in
                   ax,READ
                                ; read bytes from target device
             mov
             push ax
             push
                   [bp].data in len hi; MSW of length
                   [bp].data_in_len_lo; LSW of length
             push
                   [bp].data in ptr; pointer to receive buffer
             push
                   Transfer_Data ; read bytes
             call
                                ; AX has result code
             mov
                   sp,bp
             pop
                   bp
             ret
Data In
             endp
```

```
***************************
      WRITE DATA STREAM TO SCSI DEVICE
      Write up to 16M bytes to the target device.
      Entry: WORD @ [bp+4] - pointer to data buffer
            LONG @ [bp+6] - length of transfer (24-bit)
      Exit: AX - transfer status
            > 0 - wrote bytes to SCSI device
            < 0 - transfer terminated early, error
*********************
Data Out record struc
               dw
                    ?
                               ; bp
               dw
                               ; ip
data_out_ptr
               dw
                    ?
                               ; ptr to byte to transfer
                    ?
data out len lo dw
                              ; LSW length of transfer
                              ; MSW
data out len hi dw
                    ?
Data_Out_record ends
Data Out
               proc
                    near
               push
                    bp
movbp, sp
               les
                    bx, SPC Pointer ; point to SPC
                    PCTL, 0
               mov
                                   ; set desired phase to data out
               mov
                    ax, WRITE
                                   ; write bytes to target device
               push
                    [bp].data_out_len_hi ; MSW of length
              push
               push
                    [bp].data_out_len_lo ; LSW of length
               push
                    [bp].data out ptr; address of bytes to send
                    Transfer Data ; send bytes to target
               call
               mov
                    sp,bp
                                   ; AX has result code
                    bp
               pop
               ret
Data Out
               endp
```

```
****************
      DECODE SCSI BUS PHASE
      After selection, read target's requested SCSI bus phase
      and go to the appropriate handler, continue calling this
      routine until the COMMAND COMPLETE message is sent from the
      target, indicating the end of the SCSI operation.
    Entry: void
      Exit: > 0 successful operation
            = 0 no phase requested (REQ signal not active)
            < 0 unsuccessful operation
Decode Phase
              proc
                   near
                   bx, SPC Pointer ; point to SPC
              les
              mov
                   al, PSNS
                                 ; read phase sense
                   al,087h
                                 ; mask REQ + phase
              and
                                 ; subtract bias
              sub
                   al,080h
              cmp
                   al,7
                                 ; decode 0..7
                   DPA
               jbe
                   NoPhaseReq
              qmp
DPA:
                   bl,al
                                  ; make index into table
              mosz.
              xor
                   bh,bh
                                  ; 16-bit
                                  ; * 2 = jump table ptr
              shl
                   bx.1
                   cs:JmpTable[bx] ; go to routine
              jmp
JmpTable
              label word
                   p data_out
                                  ; target requesting data out phase
              dw
                   p data in
                                 ; target requesting data in phase
              dw
              dw
                   p send command ; target requesting command phase
              dw
                   p status in
                                 ; target requesting status phase
                   p illegal
                                  : reserved
              dw
              dw
                   p illegal
                                  ; reserved
                   p message out ; target requesting msg out phase
              dw
              dw
                   p message in
                                  ; target requesting msg in phase
p data out:
                                  ; send data to target device
              push @datalength hi ; MSW number of bytes to send
              push @datalength lo ; LSW
              push
                    @dataptr
                                  ; ptr to bytes to send
              call
                   Data Out
                                 ; write bytes
                                 ; remove stack parameters
              add
                    sp,6
                    DecodeDone ; return with AX = transfer status
              qmŗ
```

```
; receive data from target device
p data in:
                push @datalength hi ; MSW number of bytes to receive
                push @datalength lo ; LSW
                push @dataptr
                                      ; ptr to byte buffer
                call Data In
                                      ; read bytes
                add
                      sp, 6
                                      ; remove stack parameters
                qmr
                      DecodeDone
                                      ; AX = transfer status
p send command:
                                       ; send SCSI command block to target
                                       ; number of bytes in cmd blk
                push @cmdlength
                mov
                      ax, offset @cmdblk; ptr to cmd blk
                push ax
                                      ; stack it
                     Send Command
                call
                                     ; send bytes
                add
                      sp. 6
                                     ; remove stack param's
                qmj
                      DecodeDone
                                      ; AX = status
p status in:
                                       ; read SCSI status from target
                      ax, offset @status ; ptr to status bytes
                mov
                push
                                      ; stack it
                call
                      Status In
                                      ; read status byte
                                      ; remove stack param's
                pop
                      СX
                qmj
                      DecodeDone
                                      ; AX = status
p illegal:
                                       ; undefined/reserved SCSI phases
                      ax,ILLEGAL PHASE ; AX = error
                mov
                      DecodeDone
                qmr
                                       ; send message to target
p message out:
                      ax, offset @msgout; ptr to msg byte
                mov
                push
                                       ; stack it
                call
                      Message Out
                                      ; send it
                pop
                      СX
                                      ; remove param's
                      DecodeDone
                                      ; AX = status
                qmŗ
p message in:
                                       ; read message from target
                      ax, offset @msgin; ptr to msg byte
                mov
                                      ; stack it
                push
                call
                      Message In
                                      ; read it
                pop
                      CX
                                      ; remove param's
                jmp
                      DecodeDone
                                      ; AX = status
NoPhaseReq:
                      ax,ax
                                      ; target not requesting, REQ
                xor
                                         negated
DecodeDone:
                ret
                                       ; return to caller, AX=transfer
                                         status
Decode Phaseendp
```

Appendix 1 Fast Track to SCSI

```
********************
     MANUALLY TRANSFER DATA TO/FROM SCSI BUS
     Read or write a stream of bytes to/from the SCSI bus and check
     for completion.
                                                               ;
     This example illustrates the use of the manual transfer mode
     of the SPC. This mode is useful for "spoon-feeding" each
                                                               ;;
byte to a target device, this could be helpful when debugging
     SCSI software step-by-step or testing the behavior of a SCSI
;
     peripheral under certain conditions.
     This mode of operation does not use the transfer counter of
     the SPC. The transfer size is limited only by the size of the
     transfer length parameter passed to this routine.
     Entry: WORD @ [bp+4] - pointer to list of bytes
            LONG @ [bp+6] - length - number of bytes in list
            BYTE @ [bp10] - transfer type - READ=0 or WRITE=1
     Exit:
            AX - error status
            AX > 0 - transferred all bytes in list
            AX < 0 - transfer terminated early
******************
Manual Xfer rec
                  struc
                          ?
                  dw
                                 ; bp
                          ?
                  dw
                                  ; ip
                          ?
Man data ptr
                  dw
                                 ; ptr to byte to transfer
Man length lo
                  dw
                          ?
                                 ; length of transfer, up to 4G bytes
Man length hi
                  dw
                          ?
                                 ; ... 32-bits
Man direction
                  dw
                          ?
                                  ; direction, READ=0, WRITE=1
Manual Xfer rec
                  ends
Man Xfer Data
                  proc
                          near
                  push
                          ad
                  mov
                          bp,sp
                  cld
                                      ; auto increment di, si
                  mov
                          si,[bp].data ptr; point to stream of bytes
                          di, si ; di also, for read operation
                  mov
                          bx, SPC Pointer ; point to SPC
                  les
ManXfer:
                          [bp].Man direction, READ; reading?
                  cmp
                          ManRead ; yes
                   jе
```

```
ManWrite:
                     test
                             PSNS, 80h
                                              wait for REQ asserted
                      jΖ
                             ManWrite
                                              not yet
                     lodsb
                                          ; read byte from buffer, inc si
                                              load byte into temp register
                     mov
                             TEMP, al
                     mov
                             SCMD, 0e0h
                                              assert ACK
MWNoRea:
                             PSNS,80h
                                              wait for REQ negated
                     test
                                              ... indicating byte accepted
                      jnz
                             MWNoRea
                                              not yet
                     mov
                             SCMD, 0c0h
                                              negate ACK
                     qmp
                             ManDec
                                              decrement count
ManRead:
                             PSNS, 80h
                                              wait for REQ asserted
                     test
                      jΖ
                             ManRead
                                              not yet
                     mov
                             SCMD, 0e0h
                                              assert ACK
MRNoReq:
                     test
                             PSNS,80h
                                              wait for REQ negated
                                              ... indicating byte sent
                             MRNoReg
                      jnz
                                              not yet
                     mov
                             al, TEMP
                                              read byte from temp
                                              write to buffer, inc di
                     stosb
                     mov
                             SCMD, 0c0h
                                              negate ACK
ManDec:
                     sub
                              [bp].Man length lo,1
                                                     : decrement count
                     sbb
                              [bp].Man length hi,0
                                                     ; 32-bit count
                     mov
                             ax,[bp].Man_length_lo
                                                     ; get length
                     or
                             ax, [bp].Man length hi ; =0?
                             ManXfer
                                                     ; not done
                      jne
ManXferExit:
                             ax, OK
                     mov
                             bp
                     pop
                     ret
Man_Xfer_Data
                     endp
```

Fast Track to SCSI

```
****************************
    DMA TRANSFER DATA TO/FROM SCSI BUS
   Read or write a stream of bytes to the SCSI bus using DMA
   and check for the following conditions:
   1) # of bytes requested == # of bytes transferred - normal
    2) # of bytes requested > # of bytes transferred - pad
    3) # of bytes requested < # of bytes transferred - phase change;
            WORD @ [bp+4] - pointer to list of bytes
   Entry:
            LONG @ [bp+6] - length - number of bytes in list
            BYTE @ [bp10] - transfer type - READ=0 or WRITE=1
   Exit:
            AX - error status
            AX > 0 - transferred all bytes in list
            AX < 0 - transfer terminated early
   Note: If the SPC is interrupt driven along with using DMA,
            the code below becomes even smaller since it is not
            necessary to test the INTS register within a loop.
            In fact, the overhead to start a data transfer in
            the SPC takes only 3 steps
   1) Write desired phase to PCTL register
    2) Write 1 to 3 bytes to the transfer counters, TCH/M/L
    3) Write the DMA transfer cmd to SCMD register (0x80)
******************
DMA Xfer record
                   struc
                  dw
                          ?
                                    ; bp
                          ?
                  dw
                                    ; ip
                  dw
                          ?
                                   ; ptr to byte to transfer
DMA data ptr
DMA length lo
                  dw
                          ?
                                   ; LSW length of transfer
DMA length hi
                  dw
                          ?
                                   ; MSW length of transfer
DMA direction
                  dw
                          ?
                                   ; direction, READ=0, WRITE=1
DMA Xfer record
                  ends
DMA Transfer Data
                  proc
                          near
                  push
                          bp
                  mov
                          bp, sp
                   push
                          [bp].DMA direction
                                             ; get direction
                   push
                          [bp].DMA length hi
                                               ; ... length
                          [bp].DMA length lo
                   push
                                               ; ...
                  push
                          [bp].DMA data ptr
                                               ; ... and address
```

```
call
                         Setup DMA
                                        ; set up the system's DMA
                                          controller
                  mov
                                        ; remove stack param's
                         sp,bp
                  les
                         bx, SPC Pointer ; point to SPC
                  mov
                         al, byte ptr [bp].DMA length hi ; MSW of
                                        transfer size
                  mov
                         TCH, al
                                        ; store in counter high
                         ax,[bp].DMA length lo ; LSW of transfer size
                  mov
                         TCM, ah
                                        ; store in counter mid
                  mov
                  mov
                         TCL, al
                                        ; store in counter low
                         SCTL, 080h
                                        ; start DMA transfer
                  mov
NoIntr:
                         INTS, 0
                                        ; wait for intr, signaling
                  cmp
                                        ; ... the end of the DMA
                                          transfer
                   jе
                         NoIntr
                                        ; no intr yet
                                        ; cmd complete intr?
                  test
                         INTS, 010h
                                        ; no, transfer error
                   jе
                         NoCmdCmp
                  mov
                         ax, OK
                                        ; transfer successful
                         DMADone
                  jmp
NoCmdCmp:
                         ax, ERROR INTR
                                              transfer didn't
                  mov
complete
                                                properly
                         DMADone
                  qmŗ
DMADone:
                         bp
                  pop
                  ret
DMA Transfer Data
                  endp
*********************
```

Appendix 1 Fast Track to SCSI

Appendix 2

SPC DRIVER EXAMPLES IN C LANGUAGE

The following code is a group of routines that demonstrate the essential elements necessary for the implementation of a SCSI driver using Fujitsu's family of controllers. These routines make certain assumtions abou the hardware interface, but are software compatible with all the Fujitsu SCSI control. For this example the controller is memory mapped somewhere in the address space of the host CPU. This example assumes that the controller will be used in a polled environment (not interrupt driven) using programmed I/O (no DMA). Using the device in this mode requires much more code than an interrupt driven/DMA environment but the code will be less dependent on system hardware. At the end of this example is a re—write of the data transfer routine DMA transfers instead or programmed I/O. As can be seen the code is considerably smaller and simpler. This code is intended to show the programming and operation of the major functions of the Fujitsu family of SCSI controllers. It is not intended as a tutorial of the SCSI protocol or to show the construction of a driver for an SCSI host adapter. This code was tested for syntax errors under the following compilers: Borland Turbo'C' 2.0

/******	**********	*/
/*	For detailed information on the SCSI protocol	*/
/*	see the spec entitled:	*/
/*		*/
/*	ANSI Small Computer System Interface (SCSI)	*/
/*	ANSI X3.131-1986	*/
/ *		*/
/ *	American National Standards Institute, Inc.	*/
/*	1430 Broadway	*/
/*	New York, NY 10018	*/
/*		*/
/*****	***********	*/
/*	For information on Fujistu's SCSI controllers	*/
/*	contact:	*/
/*		*/
/*	Fujitsu Microelectronics, Inc.	*/
/*	3545 North First Street	*/
/*	San Jose, CA.95134-1804	*/
/*	(408) 922-9000	*/
/*		*/
/*	or your local Fujitsu representative.	*/
/ *		*/
/******	***********	*/
/*		*/
/*	Copyright (C) 1989 Fujitsu Microelectronics Inc.	*/
/*	Copyright (C) 1989 Galbo and Associates, Inc.	*/
/*		*/
/ 		

```
/**********************
                                                            */
/*Constants
/****************
                                                            * /
/*selection time-out delays
#define SELECTION TIMEOUT 4400L /* 275 msec @ 8 MHz */
#define BUS DELAY
                     4
                           /* 1200 nsec @ 8 MHz */
      data transfer direction */
#define READ
                      n
                           /* read from SCSI bus */
                            /* write to SCSI bus */
#define WRITE
                      1
      selection return values */
  #define SELECTED
                  100
                           /* target successfully selected*/
#define LOST ARBITRATION -100 /* selection failed */
#define TIMEOUT
                    -101 /* selection failed */
#define ERROR INTR
                      -102 /* unexpected interrupt occurred */
      data transfer return values */
#define OK
                      200
                            /* transfer complete */
                           /* transfer complete with padding */
#define OKPAD
                      201
#define SERVICE REQUIRED -200 /* early phase change */
#define PARITY ERROR
                      -201 /* read parity error */
      phase decoder return values */
#define NO PHASE REQUESTED
                    -300 /* illegal SCSI phase requested */
#define ILLEGAL PHASE
#define DEFAULT SPC ADDR 0xdc001ff0L;
```

```
/*********************
      All Fujitsu SCSI controllers contain the following 16
/*
      8-bit registers. This structure assumes the compiler that can*/
      pack bytes within structures.
/****************************
structSPCREGPACK
volatile unsigned char
      BDID,
                      /* bus device ID */
                     /* SPC control */
      SCTL,
                     /* SPC command */
       SCMD.
                     /* transfer mode */
       TMOD,
       INTS,
                     /* interrupt sense */
      PSNS,
                     /* phase sense */
                     /* SPC status */
      SSTS,
                     /* SPC error status */
      SERR.
                     /* phase control */
      PCTL,
                     /* modified byte counter */
      MBC.
                     /* FIFO data register */
      DREG,
                     /* temporary register */
      TEMP,
                     /* transfer counter high */
      TCH,
                     /* transfer counter mid */
       TCM.
                     /* transfer counter low */
      TCL,
                      /* external buffer */
      EXBF;
} far *spc = (struct SPCREGPACK far *) DEFAULT SPC ADDR;
/***********************
      Assume the Fujitsu SCSI Protocol Controller is accessed via
/*
      memory mapped addressing, the following constants are used
                                                            */
      to read and write to the registers.
/*********************
#define BDID
                      ( spc-> BDID )
#define SCTL
                      ( spc-> SCTL )
#define SCMD
                      ( spc-> SCMD )
#define TMOD
                      ( spc-> TMOD )
#define INTS
                      ( spc-> INTS )
#define PSNS
                      ( spc-> PSNS )
#define SSTS
                      ( spc-> SSTS )
#define SERR
                      ( spc-> SERR )
#define PCTL
                      ( spc-> PCTL )
#define MBC
                      (spc-> MBC )
#define DREG
                      ( spc-> DREG )
#define TEMP
                      ( spc-> TEMP )
#define TCH
                      ( spc-> TCH )
```

```
#define TCM
                     ( spc-> TCM )
                     ( spc-> TCL )
#define TCL
#define EXBF
                     ( spc-> EXBF )
#define SDGC
                     ( spc-> PSNS )
                                   /* the SDGC reg has the */
                                   /* ... same addr as PSNS */
/*************************
     Array to convert SCSI addresses to SCSI ID's (for arbitration*/
/*************************
unsigned charAddr2ID[] = \{0x01, 0x02, 0x04, 0x08,
                    0x10, 0x20, 0x40, 0x80 };
/**********************
     Variables needed for this example.
/**********************
unsigned char
                    msgin, msgout, status;
                    cmdlength, datalength;
int
unsigned char
                    *cmdptr, *dataptr;
extern void
                    setup dma(unsigned char *, unsigned long, int);
/**********************
      function prototypes
/***********************
void
      init SPC(int);
int
      select(int, int);
int
      transfer data (unsigned char *, unsigned long, int);
int
      send command (unsigned char *, int);
int
      status in (unsigned char *);
int
      message in (unsigned char *);
int
     message out (unsigned char *);
int
      data in (unsigned char *, unsigned long);
int
      data out (unsigned char *, unsigned long);
int
      decode phase (void);
int
      manual transfer data (unsigned char *, unsigned long, int);
int
      dma transfer data(unsigned char *, unsigned long, int);
```

```
/***********************
      INITIALIZE SPC
                                                              */
      Initialize SCSI controller.
                                                              */
/ *
                                                              */
/*
                                                              */
      Entry: init addr - SCSI address of initiator, 0..7
/ *
/**********************
void init SPC(init addr)
int
      init addr;
                     /* this initiator's SCSI address, 0..7 */
                      /* reset controller */
 SCTL = 0xc0:
 BDID = init addr;
 TMOD = 0x00;
/*
                                                              */
/*
      Release reset with arbitration on, parity checking on,
                                                              */
/*
      reselection on (INITIATOR), hardware interrupts disabled.
                                                              */
                                                              */
 SCTL = 0x1a:
 SDGC = 0x00;
                      /* no xfer intr for 89352
}
/***************************
/*SELECT TARGET*/
      Arbitrate for the SCSI bus and select a target device.
/*
                              */
/*
              targ addr - Target's SCSI bus address, 0..7
                                                             */
/ *
               targ lun - Target's LUN (logical unit number)
                                                             */
/*
                                                              */
               > 0 if successful selection
      Exit:
/*
               < 0 if unsuccessful
                                                              * /
/***********************************
int
      select (targ addr, targ lun)
int
      targ_addr;
                    /* the selected target's SCSI address, 0..7 */
int
                      /* the selected target's logical unit number */
      targ lun;
 PCTL = 0x00;
                      /* phase control reg indicates selection phase*/
/*
                                                              */
/*
      Set the TEMP register to the target's SCSI ID (not address)
                                                              */
/*
                                                              */
      OR'ed with the initiator's ID (in the BDID register). This
/*
      is done so that the target knows the ID of the initiator for */
/*
      reselection purposes.
                                                              */
                                                              */
 TEMP = BDID | Addr2ID[targ addr];
                                                              */
/*
      The transfer counter registers double as selection time-out */
```

```
/*
                                                                       */
       registers during arb/selection. Set these registers to the
/*
       desired value. The time-out values are dependent upon the
                                                                       */
/*
       SPC's clock speed.
                                                                       */
                                                                       * /
 TCH = SELECTION TIMEOUT >> 8; /* high byte of selection time-out
                                                                       */
 TCM = SELECTION TIMEOUT & 0xff; /* low byte of selection time-out
                                                                       */
 TCL = BUS DELAY;
                          /* bus settle and bus free delay
                                                                        * /
/*
                                                                       * /
/*
       Assert the SCSI attention signal during the selection phase,
                                                                       * /
       this will notify the target that the initiator wants to send */
/*
       an IDENTIFY message after successful selection. The ATN
                                                                       */
/*
       signal will not be activated until AFTER the selection
                                                                        */
/*
       phase has successfully completed.
                                                                        * /
/*
                                                                        */
  SCMD = 0x60;
                          /* assert ATN signal
                                                                        * /
/*
                                                                        */
/*
       Start the arbitration and selection sequence.
                                                                        * /
/*
                                                                        */
  SCMD = 0x10;
                          /* send select command
                                                                        * /
/*
                                                                        * /
/*
                                                                        */
       Wait for the interrupt register to signal the end of the
/*
       selection phase or check if the SPC lost the bus arbitration */
/*
                                                                        */
       phase.
                                                                       */
  while (! INTS)
                             /* wait for interrupt indicated */
                             /* ... if no interrupt, check for lost arb*/
    if (! (SSTS & 0x20))
                             /* ... test if arb/selection still in
                                    progress */
                             /* ... arb/selection finished, no
    {
                                    intr pending */
       return (LOST ARBITRATION); /* indicate unsuccessful selection*/
    }
  }
/*
                                                                        * /
                                                                       * /
/*
       An interrupt occurred, check if it's the command complete
/*
       interrupt, indicating successful arb/selection.
                                                                        */
                                                                        * /
  if (INTS & 0x10)
                             /* command complete intr bit set ? */
  {
/*
                                                                        */
/*
       Command complete interrupt indicated.
                                                                        */
/*
       Arb/Selection was successful, check if target is requesting
                                                                        */
/*
       a message out, if so, send the IDENTIFY message with the
                                                                        */
/*
       disconnection and reselection supported bits set and an
                                                                        */
/*
                                                                        */
       initiator LUN of 0.
/*
                                                                        */
```

Appendix 2 Fast Track to SCSI

```
if ((PSNS & 0x87) == (0x86)) if target requesting msg out
                         /* ... phase after selection
   msgout = 0xc0 | targ lun;  /* support disconnect/reselect */
   message out(&msgout); /* send message */
                         /* ... and select the target LUN */
   }
  }
                        /* no command complete intr */
  else
  {
/*
      An interrupt occurred but it was not command complete,
/*
      indicating that the arb/selection was not successful.
                                                               */
/*
   if (INTS & 0x04) /* time-out interrupt ? */
    return (TIMEOUT);
                        /* indicate time-out */
                        /* not time-out intr */
   else
    return (ERROR INTR); /* must be a bus reset, disconnect or
                         /* ... or SPC error intr
                                                               */
   return (SELECTED);
                        /* indicate successful arb/selection */
                         /* ... we are connected to the target
/********************
    TRANSFER DATA TO/FROM SCSI BUS
                                                               */
    Read or write a stream of bytes to the SCSI bus and
                                                               */
/ *
    check for the following conditions:
                                                               */
                                                               */
/ *
    1) # of bytes requested == # of bytes transferred - normal
                                                               */
/*
    2) # of bytes requested > # of bytes transferred - pad
/*
    3) # of bytes requested < # of bytes transferred - phase change */
/*
                                                               */
/*
                                                               */
    Entry:
               dp - pointer to list of bytes
/*
               length - number of bytes in list
                                                               */
/*
               transfer type - READ or WRITE
                                                               */
/*
    Exit:
               > 0 - transferred all bytes in list
                                                               */
               < 0 - transfer terminated early
                                                               */
/****************************
      transfer data(dp, Length, io)
unsigned char
                       *dp;
unsigned long
                      Length;
int
                      io; /* transfer type READ or WRITE */
  TCH = length >> 16; /* high byte of transfer count*/
  TCM = (length >> 8) & 0xff; /* middle byte
```

```
TCL = length & Oxff; /* low byte
·/*
                                                                   */
/*
     Start SCSI programmed I/O transfer
                                                                   */
/*
                                                                   */
  SCMD = 0x84;
/*
                                                                   */
       Wait for SPC to start processing the command
                                                                   */
/*
                                                                   */
  while ((SSTS & 0xf0) != 0xb0);
/*
                                                                   */
                                                                   */
       Wait for an available location in the output FIFO, then
   send byte.
                                                                   */
                                                                   */
  while (length)
                            /* while not finished sending */
                              /* send while no interrupts pending */
   if (! INTS)
/*
                                                                   */
                                                                    */
/*
     Read or write a byte to the SPC's FIFO
/*
                                                                   */
     if (io == WRITE)
/*
                                                                   */
/*
       Write a byte to the FIFO if the FIFO is NOT FULL.
                                                                   */
/*
                                                                   */
       if (! (SSTS & 0x02)) /* if space in FIFO */
                         /* write byte to FIFO, bump ptr */
        DREG = *dp++;
                                /* decrement byte count */
       length--;
     }
     else
/*
                                                                   * /
/*
       Read a byte from the FIFO if the FIFO is NOT EMPTY.
                                                                   */
                                                                   */
/*
                                    /* if space in FIFO */
       if (! (SSTS & 0x01))
        *dp++ = DREG;
                             /* read byte to FIFO, bu
/* decrement byte count */
                                 /* read byte to FIFO, bump ptr */
         length--;
       }
     }
    }
                              /* an interrupt is pending */
    else
                              /* ... check type */
                          /* if SVC REQ intr */
     if (INTS & 0x08)
```

```
INTS = 0x08;
                               /* reset service required */
       return (SERVICE REQUIRED); /* exit early */
     else if (INTS)
                               /* if other intr */
       return (ERROR INTR);
                               /* bus release, reset, SPC error intr*/
                                /* read parity error ? */
     else if (SERR & 0xc0)
       return (PARITY ERROR);
     }
    }
                               /* ... process later */
/ *
                                                                     */
/*
       All bytes (length) in data stream have been transferred.
                                                                     */
/*
       Check for command complete interrupt after all data sent.
                                                                     */
/ *
                                                                     */
  while (! (INTS & 0x10));
                                /* wait for cmd complete */
  INTS = 0x10:
                                /* reset cmd complete intr */
/*
                                                                     */
       If target has not changed phase after sending all bytes
                                                                     */
/*
/*
       then we should pad the transfer to let the target continue
                                                                     */
/*
                                                                     */
       to the next phase.
/ *
                                                                     */
  if (((PCTL \& 0x07) | 0x80) == (PSNS \& 0x87)) /* new phase ? */
                                                  /* same phase */
     TEMP = 0:
                   /* do pad transfer, pad with 0's for write */
     SCMD = 0x85; /* start programmed transfer PAD out */
/*
                                                                     */
       The completion of the padding transfer is indicated by the
/*
                                                                     */
/*
       command complete intr and the service required intr (since
                                                                     */
/*
                                                                     */
        the target will normally change phase at the end of the
/*
       transfer)
                                                                     */
/*
                                                                     */
     while ((INTS & 0x18) != 0x18); /* wait for pad to complete */
     INTS = 0x18;
                         /* reset intr's */
     return (OKPAD);
  }
                    /* target has gone to next phase */
  else
                   /* transfer completed normally */
    return (OK);
}
```

Fast Track to SCSI Appendix 2

```
/*********************
/*
     SEND COMMAND
                                                 */
/*
     Send a SCSI command to the target
                                                 */
/*
     Assume: TCH, TCM, TCL regs = 0
                                                 */
/*
                                                 */
/*
    Entry: cp - pointer to SCSI command stream
                                                 */
/*
           length - length of the command, 6, 10, or 12 bytes */
     Exit: > 0 - transferred all bytes in list
/*
                                                 */
           < 0 - transfer terminated early
int send command(cp, length)
unsigned char
            *cp;
                      /* pointer to command stream */
int
              length; /* length of command stream */
 PCTL = 0x02; /* indicate command phase */
                                                 */
/*
     Start transfer
                                                 */
/*
                                                 */
 return (transfer data(cp, length, READ));
/***********************
     READ STATUS IN
                                                 * /
/*
     Read the 1 byte status code from the target.
                                                 */
/*
                                                 */
/*
   Entry: sp - pointer to status byte
                                                 */
/*
    Exit: > 0 successful read
                                                 */
            < 0 unsuccessful read
                                                 */
/***********************
PCTL = 0x03;
                      /* indicate status phase */
 return (transfer data(sp, 1, READ));
}
```

```
/***************************
/ *
      SEND MESSAGE OUT
                                                             */
/ *
                                                             */
      Send a 1 byte message to the target.
      When the SPC is in the INITIATOR mode, it will automatically */
/ *
/ *
      negate the ATN signal after the message byte has been
/*
      successfully sent to the target device, this is in comformance*/
      with the SCSI spec. (See spec. for further details)
                                                             */
/ *
                                                             */
/*
                                                             */
              mp - pointer to message byte
/*
      Exit:
             > 0 successful read
                                                             */
               < 0 unsuccessful read
                                                             */
/*********************
int message out (mp)
unsigned char
  PCTL = 0x06;
                            /* indicate message phase */
  return (transfer data(mp, 1, WRITE));
/********************
      READ MESSAGE IN
                                                             */
/ *
      Read a 1 byte message from the target
                                                             */
/ *
      When the SPC is in the INITIATOR mode it will automatically
                                                             */
/*
      hold the ACK line active on the last byte of the message
                                                             */
/*
      received from the target device. This is to allow the
                                                             */
/*
      INIATOR to interpret the message and accept or, if
                                                             */
/*
      necessary, reject it according to the SCSI protocol's
                                                             */
/*
      message reject sequence. (See spec. for further details)
                                                             */
/*
      reject it according to the SCSI protocol's message reject
                                                             */
/ *
      sequence. (See spec. for further details)
                                                             */
/*
                                                             */
/*
      Entry: mp - pointer to message byte
                                                             */
/*
              > 0 successful read
                                                             */
/*
               < 0 unsuccessful read
                                                             */
/****************************
int message in (mp)
unsigned char*mp;
  int rv;
  PCTL = 0x06;
                            /* indicate message phase */
  rv = transfer_data(mp, 1, WRITE); /* save return value */
  if (rv > 0)
                            /* if message read successfully */
   SCMD = 0xc0;
                           /* manually negate the ACK signal */
                            /* reset cmd complete intr */
   INTS = 0x10;
```

```
return (rv);
}
/*********************
     READ SCSI DATA
                                                 */
/*
    Read up to 256 MBytes from the target device.
                                                 * /
/*
                                                 */
/*
    Entry:mp - pointer to byte stream
                                                 */
    length - number of bytes to read
                                                 */
int data in (mp, length)
unsigned char
             *mp;
unsigned long
             length;
 PCTL = 0x01; /* indicate data in phase */
 return (transfer_data(mp, length, READ));
}
/***********************
     WRITE SCSI DATA
                                                 */
/*
     Write up to 256 MBytes to the target device.
                                                 */
/*
                                                 */
/*
                                                 */
     Entry: mp - pointer to byte stream
            length - number of bytes to write
                                                 */
int data out(mp,length)
unsigned char
              *mp;
unsigned long length;
 PCTL = 0x00;
                  /* indicate data out phase */
 return (transfer data(mp, length, WRITE));
}
```

```
/*****************************
/*
      DECODE SCSI BUS PHASE
                                                                */
/*
      After selection, read target's requested SCSI bus phase
                                                                */
/ *
      and go to the appropriate handler, continue calling this
                                                                */
/*
      routine until the COMMAND COMPLETE message is sent from the
                                                               */
/ *
      target.
                                                                */
                                                                */
/*
               > 0 successful operation
                                                                */
/ *
                                                                */
               = 0 no phase requested (REQ signal not active)
/ *
               < 0 unsuccessful operation
                                                                */
/**********************
       decode phase()
  switch (PSNS & 0x87)
                                /* read phase sense req */
                                /* REQ bit (0x80) must be active */
   case 0x80:
    return (data_out(dataptr, datalength));
    return (data in (dataptr, datalength));
   case 0x82:
    return (send command(cmdptr, cmdlength));
   case 0x83:
    return (status in(&status));
   case 0x84:
                               /* undefined SCSI phases */
   case 0x85:
                              /* ... should never see these */
    return (ILLEGAL PHASE);
   case 0x86:
    return (message out(&msgout));
   case 0x87:
     return (message in (&msgin));
   default:
     return (NO PHASE REQUESTED); /* REQ bit is not active */
}
```

```
/************************
                                                                 */
     MANUALLY TRANSFER DATA TO/FROM SCSI BUS
/*
     Read or write a stream of bytes to/from the SCSI bus and
                                                                 */
/*
     check for completion.
                                                                 */
/*
                                                                  */
/*
     This example illustrates the use of the manual transfer mode
/*
     of the SPC. This mode is useful for "spoon-feeding" each
/*
     byte to a target device, this could be helpful when debugging */
/*
     SCSI software step-by-step or testing the behavior of a SCSI
                                                                 */
/*
     peripheral under certain conditions.
                                                                 */
/*
                                                                 */
/*
     This mode of operation does not use the transfer counter of
                                                                 */
/*
     the SPC. The transfer size is limited only by the size of
                                                                  */
/*
     the transfer length parameter passed to this routine.
                                                                  */
/*
                                                                  */
/*
     Entry:dp - pointer to list of bytes
                                                                  * /
/*
     length - number of bytes in list
                                                                  */
/*
     type - READ or WRITE
                                                                  */
/*
     Exit:
                > 0 - transferred all bytes in list
                                                                  */
/*
                < 0 - transfer terminated early
                                                                  */
/***********************
        manual transfer data(dp, length, type)
unsigned char
                  *dp;
unsigned long
                   length;
intt
                   ype;
{
  do
   if (type == WRITE)
                            /* WRITE to SCSI */
     while (!(PSNS & 0x80)); /* wait for REQ asserted, indicating */
                            /* ... target ready for byte */
     TEMP = *dp++;
                           /* write byte */
                           /* assert ACK, indicating byte on bus */
     SCMD = 0xe0:
     while (PSNS & 0x80); /* wait for REQ negated, indicating */
                            /* ... target received byte */
                           /* negate ACK, indicating operation
     SCMD = 0xc0;
                                                                  */
                               complete
  }
  else
                        /* READ from SCSI */
   while (!(PSNS & 0x80)); /* wait for REQ asserted, indicating */
                        /* ... target placed byte on bus */
   SCMD = 0xe0:
                        /* assert ACK, indicating INIT accepted byte */
   while (PSNS & 0x80); /* wait for REQ negated, indicating */
                        /* ... target finished driving bus */
```

```
*dp++ = TEMP;
                      /* read byte */
   SCMD = 0xc0;
                       /* negate ACK, indicating operation complete */
} while (--length);
                     /* decrement/test length */
return (OK);
                       /* exit */
DMA TRANSFER DATA TO/FROM SCSI
                                                                 */
/ *
    Read or write a stream of bytes to the SCSI bus using DMA
                                                                */
/ *
    and check for the following conditions:
                                                                */
/ *
                                                                */
/*
    1) # of bytes transferred == # of bytes requested - normal
                                                                */
/ *
    2) # of bytes transferred > # of bytes requested - pad
                                                                 */
/*
    3) # of bytes transferred < # of bytes requested - phase change */
/*
                                                                */
/*
    Entry:dp - pointer to list of bytes
                                                                */
/ *
                                                                 */
    length - number of bytes in list
/ *
                                                                */
    type - READ or WRITE
/ *
                                                               . */
    Exit:
               > 0 - transferred all bytes in list
/ *
               < 0 - transfer terminated early
                                                                */
/ *
                                                                 */
/ *
               If the SPC is interrupt driven along with using DMA, */
    Note:
/*
               the code below becomes even smaller since it is not */
/*
               necessary to test the INTS register within a loop. */
/*
                In fact, the overhead to start a data transfer in
                                                                 */
/*
                                                                 */
               the SPC takes only 3 steps:
/*
                                                                */
/*
                                                                */
               1) Write desired phase to PCTL register
/*
                2) Write 1 to 3 bytes to the transfer counters,
                                                                */
/ *
                  TCH/M/L
                                                                 */
/ *
                3) Write the DMA transfer cmd to SCMD register
                                                                */
                   (0x80)
/*****************************
        dma transfer data(dp, length, type)
unsigned char
                   *dp;
unsigned long
                   length;
int
                   type;
                                /* transfer type READ or WRITE */
  setup dma(dp, length, type);
                               /* set up the DMA controller */
  TCH = length >> 16;
                                /* high byte of transfer count*/
  TCM = (length >> 8) & 0xff;
                                          /* middle byte*/
                                             /* low byte*/
  TCL = length & 0xff;
                               /* start DMA transfer */
  SCMD = 0x80;
                               /* wait for an interrupt */
  while (! INTS);
  if (INTS & 0x10)
                              /* if cmd complete intr */
```

Fast Track to SCSI Appendix 2

Appendix 2 Fast Track to SCSI

Appendix 3

CONTROL SEQUENCE FOR SPC DRIVER

The following examples show the essential elements necessary for the creation of a SCSI software driver using Fujitsu's family of SCSI controllers. Flowcharts are provided to outline the overall sequence of operation. Code that is dependent on the operating environment such as error processing, exception handling, and the operating system interface are not shown for the sake of brevity and clarity; This example assumes that the SCSI controller is accessible via memory-mapped I/O and is controlled by an 8086 family processor. This code will operate on any of the Fujitsu SCSI controllers.

Initialize Controller

```
INITADDR EQU 7
```

INITIALIZE:

MOV SCTL, OCOH ; Reset controller

MOV BDID, INITADDR ; Load INIT's SCSI addr, 0..7

MOV TMOD, 0

; ASYNC I/O

MOV SDGC, 0

; Diagnostic mode off


MOV SCTL, 01AH

; Relese reset with Arbitration on,

RET

; Parity Check on, Reselect on,

; H/W Interrupt off




Arbitrate and Select Phase

```
; ENTRY:
            BL = TARGET BUS ID (1, 2, 4, 8, 16, 32, 64, 128)
            BH = TARGET LUN
;
             4400
                            ; 275 msec
STD
     EOU
BFD
     EQU
             4
                            ; 1200 nsec
     MOV
            PCTL, 00H
                            ; Indicate selection phase, I/O = 0
                           ; 'OR' in Initiator Bus ID
     OR
            BL, BDID
                            ; ... So Target can reselect
     MOV
             TEMP, BL
                            ; Set Target & Init bus ID
                            ; ... during selection
             TCH, HIGH(STD) ; Set MSB of sel timeout value
     MOV
             TCH, LOW(STD) ; Set LSB of sel timeout value
     MOV
                            ; Set bus settle + bus free delay
     MOV
             TCL, BFD
     MOV
             SCMD, 60H
                           ; Assert ATN signal
     MOV
             SCMD, 10H
                            ; Start ARB & Selection sequence
WAIT:
                            ; Intr occur ?
      CMP
             INTS, 0
                            ; Yes
      JNZ
             INTR
      TEST
             SSTS, 20H
                            ; Operation in progress ?
                             ; Yes
      JNZ
            WAIT
LOSTARB:
                             ; No, lost Arbitration
 ... process lost arbitration
```


Arbitrate and Select Phase (continued)

```
INTR:
     TEST
             INTS, 10H
                           ; Selection successful ?
                           ; Yes, continue
      JNZ
             CONNECTED
             INTS,04H
                          ; Target, timeout error ?
      TEST
      JNZ
             TIMEOUT
                           ; Yes, process
                           ; Process error
      JMP
             OTHER
CONNECTED:
                           ; Check for MSG OUT Phase in order
     CALL
             CHECKMSGOUT
                           ; ... to send Identify MSG
      JC
             NOIDENT
     MOV
             AH, BH
                           ; Load desired Target LUN
     OR
             AH, OCOH
                           ; Send Identify, with support for
                           ; ... Disconnection & Reselection
     CALL
            MSGOUT
                           ; Send message
NOIDENT:
                           ; Target successfully selected
     RET
OTHER:
 ... process unexpected condition
 ... bus reset or SPC hardware error
```




Command Phase

```
; ENTRY:
            [ES:SE] ?> SCSI Command
             CL = Command Length - 6,10 or 12
             TCH, TCM, TCL = 0
;
SENDCOMMAND: MOV
                 TCL, CL
                             ; Load transfer count
                             ; Command Phase
            MOV PCTL,02H
            MOV SCMD, 84H
                             ; Program transfer
                             ; Wait for SPC command to begin
            MOV AL, OFOH
                            ; Check Init & Busy bit ; Ready ?
SYNC:
            AND AL, SSTS
             CMP
                 AL, OBOH
                             ; No, Wait
             JNE
                  SYNC
                             ; FIFO Full?
             TEST SSTS, 02H
                              ; Yes, wait
             JNE COUT
COUT:
            LODS BYTE PTR ES: [SIRead byte, inc ptr
            MOV DREG, AL ; Send byte to SCSI
                             ; Count done?
            DEC CL
                             ; No
             JNZ
                 COUT
            CMP INTS, 0
                             ; Intr Occur ?
                             ; No, wait
             JZ
                 CWAIT
            TEST INTS, 10H
                            ; Command completed ?
                             ; No, process error
CWAIT:
            JZ
                 CERR
            MOV INTS, 10H ; Reset CMD complete Intr
            RET
                              ; Finished
CERR:
 ...process unexpected condition
    ...bus reset, disconnect or SPC hardware error
```



Message Out Phase

```
; ENTRY:
             AH = Message Byte
             TCH, TCM, TCL, = 0
             ATN Signal Is Asserted
MSGOUT:
      VOM
             TCL, 1
                              ; Transfer 1 byte
            PCTL,06H
                              ; Specify MSG OUT phase
      MOV
      MOV
             SCMD,84H
                              ; Program transfer
SYNC:
                       ; Wait for SPC command to begin
      VOM
             AL, OF1H
                           ; Check Init & Busy bit ; Ready and FIFO empty ?
      AND
             AL, SSTS
      CMP
             AL, OB1H
                              ; No, wait
      JNE
             SYNC
      VOM
             DREG, AH
                              ; Send byte & automatically
                              ; ... negate ATN signal
:TIAWOM
     CMP
                              ; Intr ?
             INTS, 0
                              ; Not yet
      JΖ
             MOWAIT
                           ; Command completed ?
      TEST
             INTS, 10H
                              ; No, process error
      JΖ
             MERR
                            ; Reset CMD complete Intr
      VOM
             INTS, 10H
      RET
                               ; Finished
MERR:
 ...process unexpected condition
 ...bus reset, disconnect or SPC hardware error
```




Data In Phase

```
; ENTRY:
                       BX = Byte Count
                       [ES:DI] = Data Buffer Pointer
; Must handle 3 conditions:
; 1) Target Xfers exact byte count requested
; 2) Target Xfers more bytes than requested (Pad Input)
; 3) Target Xfers less bytes than requested (Phase Change)
DATAIN:
                              ; Clear direction flag
   CLD
   VOM
          TCM, BH
                              ; Load count, 0..65535
   MOV
          TCL, BL
   VOM
          PCTL, 01H
                             ; Data In Phase
   MOV
          SCMD,84H
                              ; Programmed transfer
SYNC:
                           ; Wait for SPC command to begin
   MOV
          AL, OFOH
                             ; Check Init & Busy bit
   AND
          AL, SSTS
   CMP
          AL, OBOH
                             ; Ready ?
          SYNC
   JNE
                              ; No, wait
DILOOP:
                           ; Any Intrs ?
   CMP
          INTS, 0
   JNE
         DISVC
                             ; Yes, process
                         ; FIFO empty ?
   TEST
          SSTS,01H
                             ; Yes, wait
   JNZ
          DILOOP
          AL,DREG ; Read byte
BYTE PTR [ES:DI] ; Store & inc ptr
   MOV
   STOS
   DEC
                              ; Done ?
          BX
   JNE
          DILOOP
```

Fast Track to SCSI

Data In Phase (continued)

```
DICC:
       TEST
              INTS, 10H
       JΖ
              DICC
              INTS, 10H; SPC Command complete ?
       MOV
              AL,87H ; No, wait
      MOV
              AL, PSNS ; Reset Intr
       AND
              AL,81H ; Target still in Data-In phase ?
       CMP
              DIEXIT ; Read phase sense register
       JNE
                      ; Req + Data-In Phase ?
DIPAD:
      MOV
              SCMD, 85H; No, exit normally (exact transfer)
                      ; Target has more, pad input
DICCSR:
              INTS, 18H; Programmed xfer pad (long xfer)
       TEST
       JZ
              DICCSR
              INTS, 18H; Command complete + service required intr ?
      VOM
                      ; No, wait for pad to finish
DIEXIT:
                      ; Reset Intr's
       RET
DISVC:
       TEST
              INTS, 08H; Done
       JZ
              DIERROR
              INTS, 08H; Service req Intr (Phase Change) ?
      VOM
              SERR, OCOH No, process error Intr
       TEST
              DIERROR; Yes, xfer halted (short xfer)
       JNZ
  ... process phase changerity error ?
                      ; Yes
DIERROR:
                      ; No, short transfer
  ...process unexpected condition
  ...bus reset, disconnect, parity or SPC
hardware error
```




Data Out Phase

```
; ENTRY:
             BX = Transfer Count
              [ES:SI] = Data Buffer Address
 DMADATAOUT:
       CALL
              SETDMA
                               ; Set up DMA controller
                               ; Load transfer count
       MOV
              TCM, BH
       MOV
              TCL, BL
       MOV
              PCTL, 00H
                               ; Set Data Out phase
       MOV
              SCMD, 80H
                               ; DMA transfer
 DMAOUTWAIT:
       CMP
              INTS, 0
                               ; Wait for DMA to complete
              DMAOUTWAI
       JΕ
       TEST
                              ; Command complete Intr ?
       JZ
              INTS, 10H
                              ; Process unexpected interrupt
       MOV
              PUI
                               ; Reset Intr
              INTS, 10H
       RET
                               ; Exit
```


Data Out Phase (continued)

```
DOCC:
             INTS, 10H ; SPC Command complete ?
      TEST
      JZ
             DOCC
                     ; No, wait
      MOV
             INTS, 10H ; Reset Intr
      VOM
             AL,87H
                     ; Target still in Data-Out phase ?
      AND
             AL, PSNS ; Read phase sense register
             AL,80H ; Req + Data-In Phase ?
      CMP
             DOEXIT
                      ; No, exit normally (exact transfer)
      JNE
DOPAD:
                       ; Target has more, pad output
                      ; Send 0's
      MOV
             TEMP, 0
             SCMD, 85H; Programmed transfer pad
      MOV
DOCCSR:
             INTS, 18H ; Command complete + service required Intr ?
      TEST
      JZ
             DOCCSR
                      ; No, wait for pad to finish
      MOV
             INTS, 18H ; Reset Intr's
DOEXIT:
      RET
                       ; Done
DOSVC:
             INTS,08H ; Service Req Intr (phase change) ?
      TEST
      JΖ
             DOERROR ; No, process error Intr
      VOM
             INTS,08H ; Yes, xfer halted (short xfer)
 ...process phase change
DOERROR:
 ...process unexpected condition
 ...bus reset, disconnect or SPC hardware error
```



Status Phase

```
; ENTRY:
            TCH, TCM, TCL = 0
STATUSIN:
     VOM
            TCL, 1
                            ; Xfer 1 byte
            PCTL,03H
SCMD,84H
     VOM
                            ; Status Phase
     VOM
                            ; Programmed transfer
SYNC:
                          ; Wait for SPC command to begin
     VOM
            AL, OF1H
                            ; Check Init, Busy bit & Empty bit
     AND
            AL, SSTS
            AL, 0B0H
                          ; Ready and FIFO not empty ?
     CMP
     JNE
            SYNC
                            ; No, wait
     VOM
            AL, DREG
                            ; Read status byte
SWAIT:
                            ; Intr ?
     CMP
             INTS, 0
                            ; No
     JZ
             SWAIT
     TEST
                           ; Command completed ?
             INTS, 10H
                            ; No, process error
     JZ
             SERR
                          ; Reset CMD complete Intr
     VOM
             INTS, 10H
     RET
                             ; Finished
SERR:
 ...process unexpected condition
 ...bus reset, disconnect or SPC hardware error
```




Message In Phase

```
; ENTRY:
           TCH, TCM, TCL = 0
MGSIN:
    VOM
           TCL, 1
                   ; Read 1 byte
    VOM
           PCTL,07H ; Message In phase
    MOV
           SCMD, 84H ; Programmed transfer
SYNC:
    VOM
           AL, OF1H ; Wait for SPC command to begin
           AL, SSTS ; Check Init & Busy bit
    AND
           AL, OBOH ; Ready and FIFO not empty ?
    CMP
           SYNC
                   ; No, wait
    JNE
           AL, DREG ; Read message byte & automatically hold
    VOM
                     ; ...ACK active for possible message reject
TIAWIM:
           INTS, 0 ; Intr ?
    CMP
    JΖ
           TIAWIM
                    ; No
    TEST
           INTS, 10H ; Command completed ?
    JZ
           MIERR
                  ; No, process error
           SERR, 080H; MSG parity error?
    TEST
    VOM
           AH,09H ; Parity err code
    JNZ
           MSGEJECT ; Yes, send MSG parity err message
    CALL
           PROCESSMS; Perform message action
    MOV
                    ; MSG reject code
           G
    JC
           AH,07H
                    ; Not valid MSG, reject it
MIEXIT
           MSGREJECT
    MOV
                    ; Negate ACK
    MOV
           SCMD, COH ; Reset CMD complete Intr
    RET
           INTS, 10H ; Finished
```


Message In Phase (cont.)

```
MSGREJECT:
                         ; Assert ATN, notify target that
             SCMD, 30H
     MOV
                         ; ...last MSG is rejected
     MOV
             SCMD, COH
                        ; Negate ACK
             INTS, 10H
                         ; Reset CMD complete Intr
     VOM
            CHECMSGOU
      CALL
                         ; See if target supports Message Out
                         ; No, exit
      JNE
      CALL
                         ; Send MSG
            MIEXIT
                         ; Done
      JMP
            MSGOUT
MIERR:
            MIEXIT
 ...process unexpected condition
 ...bus reset, disconnect or SPC hard-
ware error
```




Phase Decoder

```
PHASEDECODE:
    MOV BL,PSNS ; Read phase sense registger TEST BL,80H ; Req asserted ?
                         ; Req asserted ? ; No, wait
          PHASEDECODE
     JZ
          BL,07H
                           ; Mask out SCSI phase bits
     AND
    XOR
          BH, BH
                            ; *2
     SHL
          BX,1
     JMP
          CS:PHASETABLE[BX]; Go to phase processing routine
PHASETABLE:
                            ; 0 = Data Out Phase
    שת
          DATAOUT
    DW
          DATAIN
                            ; 1 = Data In Phase
                           ; 2 = Send Command Phase
    DW
          SENDCOMMAND
                           ; 3 = Status Phase
    DW
          STATUSIN
                           ; 4 = Reserved
    DW
         PHASEDECODE
                           ; 5 = Reserved
    DW
          PHASEDECODE
                           ; 6 = Message Out Phase
    DW
          MSGOUT
    DW
          MSGIN
                           ; 7 = Message In Phase
```



Appendix 4

HARDWARE SCHEMATIC FOR PC HOST ADAPTER



Appendix 5

SCSI HOST ADAPTER EVALUATION BOARD FOR THE PC, XT, OR AT

- 3.0 Megabyte/Second Asynchronous Transfer Rate*
- Supports up to Eight Arbitrating SCSI Devices and 64 LUNs.

The Fujitsu PC to SCSI host adaptor board is a complete solution to connecting the PC, XT, or AT to the SCSI. The board supports arbitration and disconnection. An optional ROM includes the Interface Common Command Set with extended commands and driver software to control the on-board Fujitsu SCSI Protocol Controller (SPC). The board and ROM is everything you need to thoroughly evaluate the operation of the Fujitsu SPC. It can also be used as a tool for debugging you own SCSI driver, by replacing the socketed ROM with a static RAM. Your code can then be down-loaded directly from the PC to the RAM. The ROM or RAM may be located on any 8K boundary within the PC's one megabyte address range via a DIP switch included on the board. The PC will look between addresses C8000 and E0000 for the extended EIOs, so the board memory should realistically be located somewhere in this range

The 16 SPC registers are memory mapped for speed and flexibility. Memory mapping the registers eliminates I/O Port contention and allows the controller to coexist with the standard disk controller.

The DMA channel is selected via a jumper and can be located on channel 1, 2, or 3 (normally the disk controller uses channel 3). The interrupt level is also selectable via a jumper and can be set at levels 5, 6, or 7 (normally the disk controller uses level 5)...

^{*} Actual data transfer rate will be limited by the PC I/O or DMA bandwidth

Hardware

- Half card for IBM PC, XT, AT and compatibles
- Selectable SCSI ID: 0 to 7
- Selectable PC wait state generator for PC data bus: 0 to 3 wait states
- programmable memory map decode and socket for 8K or 16K EPROM, EEPROM, ROM, and RAM
- 32 selectable PC memory maps in 8K or 16K increments
- External and internal SCSI connectors to interface with external or internally mounted SCSI peripherals
- Odd parity generation for PC bus to SPC
- PC DMA channel interface support
- SPC interrupt mask register

Description

Software

- On-board 8086 code to drive an SCSI mass storage device which in turn can boot the PC at power-up
- Common Command Set accessed as either an independent PC DOS device driver or as a memory resident program via software interrupts
- Direct disk I/O function available through standard ML-DOS interrupt 25H and 26H function calls
- Contains all logic to interface to standard PC or AT bus DMA control

Fast Tract to SCSI Appendix 5

Software Layers

User Interface Layer: Provides the computer "User" (programmer) a pseudo

high-level support mechanism for supporting SCSI I/O functions. It executes commands via the 8086's software interrupt instructions in much the same way as PC-DOS operating system calls. The SCSI instructions can be accessed from this layer using common 8086 languages such as an

Assembler, Pascal and C.

Machine Interface Layer: Interface between PC/XT/AT machine and layers one and

two. DMA, Synchronous and Asynchronous I/O are

supported in this layer. Also, device driver and /or memory

resident program support.

SCSI Layer Supports the Common Command Set and extended

commands.

Hardware I/O Layer: Supports the low level primitive I/O control between the

computer and the SPC.

Feature List for the FM1030M SCSI Host Adapter

General

Interface:

PC/XT/AT

MS/PC DOS

DOS Driver for DOS 2.0 to 4.0

partitioning software

User application interface

BIOS ROM

Available

CD-ROM

Initiator or target

One internal standard 50 pin dual row SCSI connector One external standard 50 pin D-shell SCSI connector

Supports DMA or programmed I/O transfers

Supports hardware or polled interrupts

Memory mapped I/O for increased performance

Low power CMOS controller

Half-size card 8-bit bus interface 8K ROM socket

EEPROM configuration memory available Address selectable on any 8K boundary

Jumperable DMA channel, 1..3

Jumperable interrupt request Level, 2..7

Removable termination resistors Jumperable termination power

Fused termination power

Diagnostics:

On-chip

Form Factor:

 $5.75 \times 4.4 \times .7$

Protocol

Version:

ANSI SCSI-I and SCSI-II

SCSI Message Support:

All non-extended messages

Version:

Common Command Set CCS 4B

Mode:

Hardware – Initiator or Target

Physical

Bus:

Supports Arbitration/Disconnect/Reselect

Parity Checking:

Yes

Transfer type:

Asynchronous

Handshake:

Hardware controlled

Electrical:

Single-ended

Bus Chip:

Fujitsu MB87030

Burst Rate

.3 to $1.\mu$ MB/s (dependent on PC speed/DMA controller)

Connector:

Standard SCSI 50 pin D-shell external

Standard SCSI 50 pin dual row internal

Terminators:

Removable

Termination Power:

Selectable

Logical

Firmware:

DOS driver or ROM or both

Initial Configuration:

Automatic

Reset:

Hard or soft

Contact your nearest Fujitsu Sales Office for information on demonstrations and loan agreements for the SCSI board.

Glossary

SCSITERMS

As with most advances in computer technology, SCSI brings new terms and new meanings to the area of system design. Terms and meanings directly related to SCSI are described in this section.

Term	Meaning
Asynchronous Mode	SCSI operating mode where data transfers between initiator and target occurs at discrete rates without regard to specific amounts of time.
Basis SCSI	SCSI product that does not support arbitration.
Bus Arbitration	In a SCSI system, the ability of both initiators and targets to compete and gain control of the SCSI bus for data transmissions.
Bus Free Phase	SCSI bus is idle.
Command Descriptor Block (CDB)	Series of bytes used to define and initiate a SCSI command.
Command Phase	SCSI-bus phase where initiator is sending CDB to target.
Daisy-Chained	A method of electrically connecting multiple devices together so all devices use a common set of command/data transfer signals.
Direct Memory Access (DMA)	Method of data transfer to main memory without use of the CPU.
Full SCSI	SCSI product that supports arbitration and the Reconnect/Disconnect options.

Term	Meaning
Handshake	Control signals that initiate an asynchronous data transfer between two devices. A handshake is required for each byte transferred and no specific response time is required for either the initiator or the target.
Host Adapter	Generally, the host adapter is a plug-in board that performs the host bus -to-SCSI conversion.
Initiator	SCSI device that is capable of beginning a data transfer operation. Usually, the initiator is the host computer; however, in systems with arbitration. The target can also serve as the initiator.
Intelligent Interface	Any interface (like SCSI) which can execute a high-level protocol and a supporting set of commands.
Mandatory Command	SCSI command that must be supported by the products to remain compatible with the ANSI specifications.
Message Phase	SCSI-bus phase at which time the initiator and target exchange information regarding recent transfers of data.
Non-arbitrating	A non-arbitrating SCSI configuration is made up of a single initiator and one or more targets. The initiator is the bus master and the targets ar slave. Reselection s not supported since the reselection process requires the targets to arbitrate for the bus. In this basic SCSI configuration, the initiator selects a target and remains connected to the target until the transfer is complete
Optional Command	SCSI command which may or may not be implemented in an SCSI product; the absence of such a command does not affect compatibility.

Term	Meaning
Reconnect/Disconnect	Ability of SCSI device to "disconnect" from the SCSI bus before completion of certain commands and "reconnect" at a later time.
Reselection Phase	SCSI-bus phase where a device has won arbitration and a connection between an initiator and a target is re-established.
Reserved	Command code or byte in SCSI protocol reserved for a future function. The use of reserved bytes violates the requirements for SCSI compatibility.
SCSI ID	A one-of-eight code used to address a device connected to the SCSI bus.
Status Phase	SCSI-bus phase where the target sends status information to the initiator.
Synchronous	SCSI method of transferring data from initiator-to-target (or vice-versa_ in a specified time interval. In synchronous mode, a data transfer rate of 4.0 megabytes-per-second is possible.
Target	Any SCSI device capable of receiving commands or data from another SCSI device.
Vendor Unique	SCSI command codes which are undefined.
X3T9.2	The ANSI number designation for the small computer systems interface.,