

## Keyboard Encoder

### FEATURES

- One integrated circuit required for complete keyboard assembly
- N key rollover or lock out operation
- Quad mode operation
- Lock out/rollover selection under external control (option)
- Self-contained or slave oscillator circuit
- 10 output data bits available
- Outputs directly compatible with TTL/DTL or MOS logic arrays
- Output data buffer register included
- Output enable provided (option)
- External data complement control provided (option)
- Pulse or level data ready output signal provided (option)
- "Any Key Down" output provided (option)
- Externally controlled delay network provided to eliminate the effect of contact bounce
- Programmable coding with a single mask change
- Static charge protection on all input and output terminals
- Entire circuit protected by a layer of glass passivation

### DESCRIPTION


The General Instrument AY-5-3600 is a Keyboard Encoder containing a 3600 bit Read Only Memory and all the logic necessary to encode single pole single throw keyboard closures into a usable 10 bit code. Data, Any Key Down and Data Ready outputs are directly compatible with TTL/DTL or MOS logic arrays without the need for any special interface components.

The AY-5-3600 is fabricated with MTNS technology and contains 5000 P channel enhancement mode transistors on a single monolithic chip.

### PIN CONFIGURATION 40 LEAD DUAL IN LINE

Top View	
Option	1
Option	2
Option	3
Option	4
Option	5
Data Output B9	6
Data Output B8	7
Data Output B7	8
Data Output B6	9
Data Output B5	10
Data Output B4	11
Data Output B3	12
Data Output B2	13
Data Output B1	14
V <sub>DD</sub>	15
Data Ready	16
Y <sub>0</sub>	17
Y <sub>1</sub>	18
Y <sub>2</sub>	19
Y <sub>3</sub>	20
X <sub>0</sub>	40
X <sub>1</sub>	39
X <sub>2</sub>	38
X <sub>3</sub>	37
X <sub>4</sub>	36
X <sub>5</sub>	35
X <sub>6</sub>	34
X <sub>7</sub>	33
X <sub>8</sub>	32
Delay Node Input	31
V <sub>CC</sub>	30
Shift Input	29
Control Input	28
V <sub>GG</sub>	27
Y <sub>9</sub>	26
Y <sub>8</sub>	25
Y <sub>7</sub>	24
Y <sub>6</sub>	23
Y <sub>5</sub>	22
Y <sub>4</sub>	21

### BLOCK DIAGRAM



## CUSTOM CODING INFORMATION

The custom coding information for General Instrument's AY-5-3600 Keyboard Encoder ROM should be transmitted to General Instrument in the form of 80 column punched cards. Each ROM pattern requires 92 cards (1 title card, 1 circuit option card and 90 ROM pattern cards). (See Note 1)

If it is not possible to supply punched cards, then the Truth Table should be completed (See Note 1). However, there would be a

ROM

## PIN OPTIONS

**Pins 6-40 of the AY-5-3600 are permanently assigned. The functions assigned to pins 1-5 depend on which functional options are selected from the following:**

### External Clock

—requires one package pin to input an external clock source.

### Internal Oscillator

—requires three package pins interconnected with an external RC network to develop the clock required.

### Lockout/Rollover (LO/RO)

—requires one package pin to externally select N-Key Lockout or N-Key Rollover. LO = +5V, RO = GND.

### Complement Control (CC)

—requires one package pin to externally control the logic state of the data bits (B1-B10) and, if required, the Data Ready output.

The following chart lists the pin assignments according to the functions selected above:

PIN 1	PIN 2	PIN 3	PIN 4	PIN 5
External Clock	LO/RO	CC	CE	AKO
External Clock	LO/RO	CC	CE	BIO
External Clock	LO/RO	CC	AKO	BIO
External Clock	LO/RO	CE	AKO	BIO
External Clock	CC	CE	AKO	BIO
Internal Oscillator			LO/RO LO/RO LO/RO LO/RO CC CC CC CE CE AKO	CC CE AKO BIO CE AKO BIO AKO BIO BIO

## ELECTRICAL CHARACTERISTICS

### Maximum Ratings\*

V<sub>DD</sub> and V<sub>GG</sub> (with respect to V<sub>CC</sub>) . . . . . -20V to +0.3V  
 Logic input voltages (with respect to V<sub>CC</sub>) . . . . . -20V to +0.3V  
 Storage Temperature . . . . . -65°C to +150°C  
 Operating Temperature Range. . . . . 0°C to +70°C

\*Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified below.

### Standard Conditions (unless otherwise noted)

V<sub>CC</sub> = +5 Volts ±0.5 Volts  
 V<sub>GG</sub> = -12 Volts ±1.0 Volts, V<sub>DD</sub> = GND  
 (V<sub>CC</sub> = Substrate Voltage)  
 Operating Temperature (T<sub>A</sub>) = 0°C to +70°C

## ELECTRICAL CHARACTERISTICS

Characteristics	Sym	Min	Typ**	Max	Units	Conditions
<b>Clock Frequency</b>	f	10	50	100	kHz	
<b>External Clock Width</b>		7	—	—	μs	
<b>Clock Input</b>	V <sub>IO</sub>	V <sub>GG</sub>	—	.15	V	
	V <sub>I1</sub>	V <sub>CC</sub> - 1.4	—	V <sub>CC</sub> + 0.3	V	
<b>Data Input</b> (Shift, Control, Complement Control, Lockout/Rollover, Chip Enable & External Clock)						
Logic "0" Level	V <sub>I0</sub>	V <sub>GG</sub>	—	+0.75	V	
Logic "1" Level	V <sub>I1</sub>	V <sub>CC</sub> - 1.1	—	V <sub>CC</sub> + 0.3	V	
Shift & Control Input Current	I <sub>INSC</sub>	75	95	120	μA	V <sub>I</sub> = +5V
<b>X Output (X<sub>0</sub>-X<sub>8</sub>)</b>	I <sub>X1</sub>	40	170	400	μA	V <sub>OUT</sub> = V <sub>CC</sub> (See Note 2)
Logic "1" Output Current		600	1300	2500	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 1.3V
		900	1600	3500	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 2.0V
		1500	3800	6000	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 5V
		3000	6000	10000	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 10V
Logic "0" Output Current	I <sub>X0</sub>	8	15	50	μA	V <sub>OUT</sub> = V <sub>CC</sub>
		6	11	35	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 1.3V
		5	10	30	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 2.0V
		2	5	15	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 5V
		—	0.5	5	μA	V <sub>OUT</sub> = V <sub>CC</sub> - 10V
<b>Y Input (Y<sub>0</sub>-Y<sub>9</sub>)</b>	V <sub>Y</sub>	V <sub>CC</sub> - 5	V <sub>CC</sub> - 3	V <sub>CC</sub> - 2	V	
Trip Level	ΔV <sub>Y</sub>	0.5	0.9	1.4	V	
Hysteresis	I <sub>YS</sub>	18	36	100	μA	V <sub>IN</sub> = V <sub>CC</sub>
Selected Y Input Current		14	28	90	μA	V <sub>IN</sub> = V <sub>CC</sub> - 1.3V
		13	25	80	μA	V <sub>IN</sub> = V <sub>CC</sub> - 2.0V
		6	12	60	μA	V <sub>IN</sub> = V <sub>CC</sub> - 5V
Unselected Y Input Current	I <sub>YU</sub>	—	1	30	μA	V <sub>IN</sub> = V <sub>CC</sub> - 10V
		9	18	50	μA	V <sub>IN</sub> = V <sub>CC</sub>
		7	14	45	μA	V <sub>IN</sub> = V <sub>CC</sub> - 1.3V
		6	13	40	μA	V <sub>IN</sub> = V <sub>CC</sub> - 2.0V
		3	6	30	μA	V <sub>IN</sub> = V <sub>CC</sub> - 5V
		—	0.5	15	μA	V <sub>IN</sub> = V <sub>CC</sub> - 10V
<b>Input Capacitance</b>	C <sub>IN</sub>	—	3	10	pF	at 0V (All Inputs)
<b>X-Y Precharge Characteristics</b>	φP	1500	3500	5000	μA	V = V <sub>CC</sub>
		200	600	1500	μA	V = V <sub>CC</sub> - 5 (See Note 2)
<b>Switch Characteristics</b>						
Minimum Switch Closure Contact Closure Resistance	Z <sub>CC</sub>	—	—	300	Ω	
	Z <sub>CO</sub>	1 × 10 <sup>7</sup>	—	—	Ω	
<b>Strobe Delay</b>						
Trip Level (Pin 31)	V <sub>SD</sub>	V <sub>CC</sub> - 4	V <sub>CC</sub> - 3	V <sub>CC</sub> - 2	V	
Hysteresis	V <sub>SD</sub>	0.5	0.9	1.4	V	(See Note 1)
Quiescent Voltage (Pin 31)		-3	-5	-9	V	With Internal Switched Resistor
<b>Data Output (B1-B10), Any Key Down Output, Data Ready</b>						
Logic "0"	—	—	—	.55	V	I <sub>OL</sub> = .25mA
	—	—	—	0.8	V	I <sub>OL</sub> = 1.6mA
Logic "1"	—	V <sub>CC</sub> - 1.3	—	—	V	I <sub>OH</sub> = .95mA
<b>Power</b>	I <sub>CC</sub>	—	—	8	mA	V <sub>CC</sub> = +5V
	I <sub>GG</sub>	—	—	8	mA	V <sub>GG</sub> = -12V

\*\*Typical values are at +25°C and nominal voltages.

## NOTE

1. Hysteresis is defined as the amount of return required to unlatch an input.

2. Precharge of X outputs and Y inputs occurs during each scanned clock cycle.

ROM

## OPERATION

The AY-5-3600 contains (see Block Diagram) a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby condition, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter ( $X_0$  thru  $X_8$ ) and one input of the 10-bit comparator ( $Y_0$ - $Y_9$ ). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

### N KEY ROLLOVER

— When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still de-

pressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

### N KEY LOCKOUT

— When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

### SPECIAL PATTERNS

— Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the AY-5-3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes. The ASCII code in conjunction with internal oscillator, 10 data outputs and any key down output, is available as a standard pattern (See Figure 2).

## TIMING DIAGRAM




Fig.1

MODE				MODE			
SYMBOL	N	S	C	SYMBOL	N	S	C
●		X1 Y0, X0 Y8		SDH		X0 Y9	X5 Y0, X0 Y9
A		X0 Y2		STX		X1 Y9	X4 Y0, X1 Y9
B		X5 Y3		ETX	X4 Y4	X4 Y4	X4 Y4, XB Y0
C		X2 Y3		EDT		X4 Y5	X4 Y4
D		X2 Y2		END		X3 Y1	X3 Y1
E		X2 Y1		ACK		X2 Y8	X7 Y1, X2 Y8
F		X3 Y2		BEL		X3 Y8	X6 Y1, X3 Y8
G		X6 Y2		BS		X3 Y4	X3 Y4
H	X0 Y5	X0 Y5, X5 Y2	X0 Y5	HT	X0 Y4	X0 Y4, X8 Y9	X8 Y9
I		X7 Y1		LF	X7 Y6	X7 Y6	
J		X6 Y2		VT	X3 Y7	X3 Y7	
K		X7 Y2		FF	X7 Y8	X7 Y8	
L	X2 Y6	X2 Y6, X8 Y2	X2 Y6	CR	X3 Y5	X3 Y5, X1 Y8	X1 Y6
M		X7 Y3		SD	X0 Y7	X0 Y7, X1 Y8	X0 Y7, X1 Y8
N		X6 Y3		SI	X1 Y7	X1 Y7	X1 Y7
O		X0 Y1		OLE			X0 Y1
P		X6 Y6	X0 Y2, X0 Y3	DC1			X5 Y1
Q		X0 Y1		DC2			X7
R		X3 Y1		DC3			X2 Y1
S		X1 Y2		DC4			X3 Y0
T		X4 Y1		NAK			X2 Y0
U		X0 Y1		SYN			X5 Y4
V		X4 Y3		ETB			X1 Y0
W		X1 Y1		CAN	X3 Y4		
X		X1 Y3				X3 Y4	
Y		X5 Y1					X8 Y0
Z		X0 Y3	X5 Y5				X0 Y0
a		X0 Y2					X1 Y0
b		X5 Y3					X1 Y4
c		X2 Y3					X7 Y6
d		X2 Y2					
i		X2 Y1					
s		X3 Y2					
h		X4 Y2					
n		X5 Y2					
m		X7 Y1					
o		X6 Y2					
p		X7 Y2, X2 Y9					
r		X7 Y2					
s		X8 Y2					
t		X0 Y2					
u		X8 Y2					
v		X0 Y1, X1 Y6					
w		X5 Y3, X1 Y6					
x		X8 Y1					
y		X6 Y6, X0 Y8					
z		X0 Y1					
l		X3 Y1					
;		X1 Y2					
,		X2 Y2					
.		X3 Y1					
:		X4 Y2					
,		X6 Y1					
;		X7 Y1					
,		X8 Y2					
;		X0 Y2					
;		X8 Y2, X2 Y9					
;		X4 Y6, X8 Y6					
;		X1 Y1					
;		X8 Y6					
;		X1 Y8					
;		X8 Y1					
;		X4 Y7, X8 Y7					
;		X4 Y7, X8 Y7					
;		X2 Y4					
;		X4 Y7					
;		X5 Y4					
;		X8 Y5					
;		X8 Y5, X8 Y6					
;		X8 Y6, X3 Y8					
;		X7 Y0					
;		X8 Y5					
;		X8 Y6					
;		X8 Y6, X8 Y9					
;		X8 Y5					
;		X8 Y5, X8 Y6					
;		X8 Y6, X8 Y7					
;		X8 Y5					
;		X8 Y5, X5 Y6					
;		X8 Y5, X5 Y6					
;		X7 Y8, X8 Y5, X0 Y0					
;		X7 Y7, X8 Y4, X4 Y7					
;		X8 Y4					
;		X5 Y5					
;		X5 Y5, X5 Y0, X0 Y7					
;		X4 Y6, X7 Y4					
;		X4 Y6					


Note 1. Bits 1 to 6 and bit 8 of the AY-5-3600 correspond to bits 1 to 7 of ABC II.

Note 2. Codes 0000011 and 0011111 are not present in the standard AY-5-3600 pattern.

Fig.2 STANDARD AY-5-3600 CODE ASSIGNMENTS ASCII CODE

## OPTIONS PROVIDED WITH STANDARD ENCODER

- Device Marking: AY-5-3600
- Internal Oscillator on Pin Nos. 1, 2, 3
- Any Key Output on Pin No. 4
- Any Key Output True (Logic 1) During Key Depression
- Output Data Bit B10 on Pin No. 5
- N-Key Rollover Only
- True Outputs Only
- Pulse Data Ready Signal
- Internal Resistor to V<sub>DD</sub> on Shift/Control Pin
- Plastic Package



#### TYPICAL CHARACTERISTIC CURVES




Fig.4 STROBE DELAY vs.  $C_1$




Fig.5 OSCILLATOR FREQUENCY vs.  $C_2$




Fig.6 TYPICAL OUTPUT ON RESISTANCE ( $R_{DSON}$ ) vs. GATE BIAS VOLTAGE ( $V_{GS}$ )




Fig.7 TYPICAL POWER CONSUMPTION (mW)

## Keyboard Encoder and PROM/EPROM Application

The AY-5-3600-PRO is pre-programmed during manufacture to provide specific yet simple binary coded outputs thus allowing the purchase of off-the-shelf devices (distributors, etc.). To enhance the device flexibility, the binary outputs have been organized to provide direct interface with a PROM/EPROM.



The PROM (Programmable Read Only Memory) permits the programming of the required output code in the factory or the field within minutes, thus making it extremely suitable for small quantity, fast turnaround keyboard requirements. The EPROM (Erasable Programmable Read Only Memory) is ideally suited for prototyping, where patterns are quite variable, allowing the EPROM to be erased and reprogrammed repeatedly. Similar advantages are realized in the field where pattern changes are necessary in order to respond to redefined requirements or to subtle system peculiarities not previously encountered.

### Technical Description

The AY-5-3600-PRO is a binary coded MOS-LSI device programmed to furnish 360 unique 9-bit codes (90 keys  $\times$  4 modes  $\times$  9 bits). Option selections include such popular functions as Internal Oscillator, Lockout/Rollover and an Any Key Down output. For further, more explicit device characteristics refer to the preceding pages. The internal oscillator is a self contained (on-chip) circuit option which eliminates the need for any external clock source. For applications necessitating an external clock source the internal oscillator input pins may be utilized to function in the slave mode of operation. Lockout or Rollover is selectable via an input pin, thus allowing the versatility required on various keyboard applications. The Any Key Down output performs the function of a gating signal by acknowledging both a key depression and release, making it a convenient signal for use in a repeat application.

For ease of translation, each key is assigned an X-Y coordinate and, in turn, each X-Y coordinate has been identified with a

specific yet simple binary coded output. Two formats are described: the first for application with a 64 key 4 mode keyboard and the second for a 90 key 4 mode keyboard.

The 64 key 4 mode application as illustrated in Fig. 8 utilized keyboard encoder addresses X0 Y0 thru X6 Y3. A unique combination of one input (Y) and one output (X) is assigned to each key, for a total coverage of 64 keys. Binary coded outputs B2-B9 have been arranged to provide the necessary 8-bit address inputs to the PROM/EPROM, with B2 and B3 representing the variable mode identification and B4-B9 each specific key closure.

When a key is depressed a path is completed between one X line and one Y line thus addressing that specific X-Y ROM coordinate in the AY-5-3600-PRO. The 8-bit binary code for that X-Y location (ref. Truth Table page 14-15) is transferred into a one character 8-bit output latch (B2-B9) thus providing the appropriate 8-bit address to the 256 x 8 PROM/EPROM.

Expansion to a 90 key 4 mode operation (see Fig. 9) is identical to the 64 key 4 mode except: the 90 key 4 mode version utilizes the full complement of addresses X0 Y0 thru X8 Y9 (90 keys). The 8-bit binary code (B2-B9) previously produced to address the 256 x 8 PROM/EPROM is now expanded to a 9-bit binary code (B1-B9) for addressing to a 512 x 8 PROM/EPROM. With expansion to a 90 key 4 mode application outputs B1-B3 now serve as the variable mode identification.

The interface to a PROM/EPROM enables the custom programming of the required output data in the PROM/EPROM to directly coincide to the specific address inputs from the AY-5-3600-PRO. Any PROM whether it be bipolar, ultraviolet erasable or electrically alterable, may be employed to provide a wide variety of "off-the-shelf" keyboards. Once the keyboard assembly has gone beyond the prototyping stage, and assuming the quantity/cost permit, the PROM/EPROM data can be converted to the standard AY-5-3600 data format (ref. AY-5-3600 Custom Coding Information sheet) and produced in production quantities. This eliminates the PROM/EPROM expense while assuring the absence of undefined coding changes.

ROM

### Summary of Important Features

- Ability to deliver complete keyboard assemblies within days without sacrificing the features offered in the AY-5-3600 Keyboard Encoder
- Ability to buy off-the-shelf devices (distributor, etc.)
- Ability to verify the specific pattern format using a PROM/EPROM prior to a 'custom' encoder commitment





Fig.8 64 KEY 4 MODE KEYBOARD APPLICATION





Fig.9 90 KEY 4 MODE KEYBOARD APPLICATION

**OPTIONS**

- Device Marking: AY-5-3600-PRO
- Internal Oscillator on Pin Nos. 1, 2, 3
- Lockout/Rollover on Pin No. 4
- Internal Resistor to V<sub>DD</sub> on Lockout/Rollover Pin
- True Outputs Only

- Any Key Output on Pin No. 5.
- Any Key Output True (Logic 1) During Key Depression
- Pulse Data Ready Signal
- Plastic Package
- Internal Resistor to V<sub>DD</sub> on Shift/Control Pin

XY	NORMAL	SHIFT	CONTROL	SHFT/CTR	XY	NORMAL	SHIFT	CONTROL	SHFT/CTR
0	000000000	001000000	010000000	011000000	45	000101101	001101101	010101101	011101101
1	000000001	001000001	010000001	011000001	46	000101110	001101110	010101110	011101110
2	000000010	001000010	010000010	011000010	47	000101111	001101111	010101111	011101111
3	000000011	001000011	010000011	011000011	48	000100000	001100000	010100000	011100000
4	000000010	001000010	010000010	011000010	49	000100001	001100001	010100001	011100001
5	0000000101	0010000101	0100000101	0110000101	50	000110010	001110010	010110010	011110010
6	0000000110	0010000110	0100000110	0110000110	51	000110011	001110011	010110011	011110011
7	0000000111	0010000111	0100000111	0110000111	52	000110100	001110100	010110100	011110100
8	0000001000	0010001000	0100001000	0110001000	53	000110101	001110101	010110101	011110101
9	0000001001	0010001001	0100001001	0110001001	54	000110110	001110110	010110110	011110110
10	0000001010	0010001010	0100001010	0110001010	55	000110111	001110111	010110111	011110111
11	0000001011	0010001011	0100001011	0110001011	56	000111000	001111000	010111000	011111000
12	0000001100	0010001100	0100001100	0110001100	57	000111001	001111001	010111001	011111001
13	0000001101	0010001101	0100001101	0110001101	58	000111010	001111010	010111010	011111010
14	0000001110	0010001110	0100001110	0110001110	59	000111011	001111011	010111011	011111011
15	0000001111	0010001111	0100001111	0110001111	60	000111100	001111100	010111100	011111100
16	0000010000	0010010000	0100010000	0110010000	61	000111101	001111101	010111101	011111101
17	0000010001	0010010001	0100010001	0110010001	62	000111110	001111110	010111110	011111110
18	0000010010	0010010010	0100010010	0110010010	63	000111111	001111111	010111111	011111111
19	0000010011	0010010011	0100010011	0110010011	64	100000000	101000000	110000000	111000000
20	0000010100	0010010100	0100010100	0110010100	65	100000001	101000001	110000001	111000001
21	0000010101	0010010101	0100010101	0110010101	66	100000010	101000010	110000010	111000010
22	0000010110	0010010110	0100010110	0110010110	67	100000011	101000011	110000011	111000011
23	0000010111	0010010111	0100010111	0110010111	68	100000100	101000100	110000100	111000100
24	0000011000	0010011000	0100011000	0110011000	69	100000101	101000101	110000101	111000101
25	0000011001	0010011001	0100011001	0110011001	70	100000110	101000110	110000110	111000110
26	0000011010	0010011010	0100011010	0110011010	71	100000111	101000111	110000111	111000111
27	0000011011	0010011011	0100011011	0110011011	72	1000001000	1010001000	1100001000	1110001000
28	0000011100	0010011100	0100011100	0110011100	73	1000001001	1010001001	1100001001	1110001001
29	0000011101	0010011101	0100011101	0110011101	74	1000001010	1010001010	1100001010	1110001010
30	0000011110	0010011110	0100011110	0110011110	75	1000001011	1010001011	1100001011	1110001011
31	0000011111	0010011111	0100011111	0110011111	76	1000001100	1010001100	1100001100	1110001100
32	0000100000	001100000	010000000	011000000	77	1000001101	1010001101	1100001101	1110001101
33	0000100001	0011000001	0100000001	0110000001	78	1000001110	1010001110	1100001110	1110001110
34	0000100010	0011000010	0100000010	0110000010	79	1000001111	1010001111	1100001111	1110001111
35	0000100011	0011000011	0100000011	0110000011	80	1000000000	1010000000	1100000000	1110000000
36	0000100100	0011000000	0100000000	0110000000	81	1000000001	1010000001	1100000001	1110000001
37	0000100101	0011000001	0100000001	0110000001	82	1000000010	1010000010	1100000010	1110000010
38	0000100110	0011000010	0100000010	0110000010	83	1000000011	1010000011	1100000011	1110000011
39	0000100111	0011000011	0100000011	0110000011	84	1000000000	1010000000	1100000000	1110000000
40	0000101000	0011000000	0100000000	0110000000	85	10000000100	10100000100	11000000100	11100000100
41	0000101001	0011000001	0100000001	0110000001	86	100000001010	101000001010	110000001010	111000001010
42	0000101010	0011000010	0100000010	0110000010	87	10000000111	10100000111	11000000111	11100000111
43	0000101011	0011000011	0100000011	0110000011	88	10000000000	10100000000	11000000000	11100000000
44	0000101100	0011000000	0100000000	0110000000	89	100000001001	101000001001	110000001001	111000001001