
HITACHI MICROCOMPUTER SYSTEM HMCS6800



CMOS 8-BIT SINGLE CHIP MICROCOMPUTER UNIT(MCU)

HD63L05

USER'S MANUAL

H3L5MCU-EM





HITACHI MICROCOMPUTER SYSTEM

CMOS 8-BIT SINGLE CHIP MICROCOMPUTER UNIT(MCU)
HD63L05
USER'S MANUAL

----- PRELIMINARY -----



September 1982 68-1-93

Examples of circuit and examples of characteristics described in this manual are designed to explain typical application examples of the Hitachi Semiconductors.

Pay attention to the following points in using this manual.

- The contents of this manual may be changed without prior notice.
- No part or all of this manual may be reproduced or republished in any form without prior permission of the company.
- 3. The company is not responsible for any damage that may be caused by an accident on the users' side.
- 4. This manual does not provide any guarantee of implementation of industrial ownership on other right or approval of implementation right.

Foreward

The HD63LO5 is a 3V CMOS single-chip microcomputer for battery-operated systems with the same instruction set as the HD6805S and abundant on-chip functions with extremely low power consumption.

The HD63LO5 has architecture that is suitable for the controller field in which bit input / output and status flag processing on software are important and it also includes the LCD drivers, analog-to-digital converter, etc. which are effective in the reduction of the number of system parts.

	·		

Table of Contents

1.	Gener	1	1
	1.1	Features of the HD63L05	1
	1.2	Design Procedure and Supporting Tool	3
	1.3	Block Diagram	5
2.	Archi	tecture	8
	2.1	Memory	8
	2.2	Registers	9
	2.3	System Control Register 1	1
	2.4	Timer 1	2
	2.5	Resets 12	2
	2.6	Self Check 12	2
	2.7	Internal Oscillator Options 1	5
	2.8	Interrupts 1	7
	2.9	Input /Output (Port A.B.C) 19	9
	2.10	A/D Converter 19	9
	2.11	LCD Circuit 2:	2
	2.12	Liquid Crystal Driver Wave Forms 2	2
	2.13	Bit Manipulation 2	4
	2.14	Addressing Modes 2	5
	2.15	Instruction Set 2	7
3.	Execu	table Instruction 3	
		ADC (ADd with Carry) 4	0
		ADD (ADD without carry) 4	1
		AND (logical AND) 4	2
		ASL (Arithmetic Shift Left) 4	
		ASR (Arithmetic Shift Right) 4	
		BCC (Branch if Carry Clear) 4	
		BCLR (Bit CLeaR bit n) 4	
		BCS (Branch if Carry Set) 4	
		BEQ (Branch if EQual) 4	
		BHCC (Branch if Half Carry Clear) 4	9
		BHCS (Branch if Half Carry Set) 5	0
		BHI (Branch if HIgher) 5	
		BHS (Branch if Higher or Same) 5	2
		BIH (Branch if Interrupt line is High) 5	3
		BIL (Branch if Interrupt line is Low) 5	
		BIT (BIt Test) 5	
		BLO (Branch if LOwer) 5	
		BLS (Branch if Lower or Same) 5	7
		BMC (Branch if interrupt Mask is Clear) 5	8
		BMI (Branch if MInus) 5	9
		BMS (Branch if interrupt Mask is Set) 6	0
		BNE (Branch if Not Equal) 6	1
		BPL (Branch if PLus) 6	2
		BRA (BRanch Always) 6	3
		BRCLR (BRanch if bit n is CLeaR) 6	4
		BRN (BRanch Never) 6.	5

BRSET	(BRanch if bit n is SET)	
BSET	(Bit SET bit n)	
BSR	(Branch to SubRoutine)	
CLC	(CLear Carry)	
CLI	(CLear Interrupt mask)	
CLR	(CLeaR)	
CMP	(CoMPare)	
COM	(COMplement)	
CPX	(ComPare indeX register)	
DEC	(DECrement)	
EOR	(Exclusive OR)	
INC	(INCrement)	
JMP	(JuMP)	
JSR	(Jump to SubRoutine)	
LDA	(LoaD Accumulator)	
LDX	(LoaD indeX register)	
LSL	(Logical Shift Left)	
LSR	(Logical Shift Right)	
NEG	(NEGate)	
NOP	(No OPeration)	
ORA	(inclusive OR)	
ROL	(ROtate Left)	
ROR	(ROtate Right)	
RSP	(Reset Stack Pointer)	
RTI	(ReTurn from Interrupt)	
RTS	(ReTurn from Subroutine)	
SBC	(SuBtract with Carry)	
SEC	(SEt Carry)	
SEI	(SEt Interrupt mask)	
STA	(STore Accumulator)	
STX	(STore index register)	
SUB	(SUBtract)	
	(SoftWare Interrupt)	
SWI	(Software Interrupt)	
TAX	(Transfer Accumulator to indeX register) (TeST)	
TST	(Test)	
TXA	(Transfer indeX register to Accumulator)	
4. Pin Assignm	ent and Dimensional Outlines	
	Characteristics	
6.1 Test M	ode	
6.2 How to	confirm Operation Frequency	
6.3 LCD Ex	pansion	
6.4 Method	of the DAA (Decimal Adjust Accumulator)	
6.5 Caution	ns on the Program of the Write Only Register	
1.0	ntrol Register	

7.	Evalu	ation Chip	118
		Block Diagram	118
		with the HD63L05E and EPROM	
	7.4	Electrical Characteristics	131
8.	ROM C	ode Order Method	137

1. General

1.1 Features of the HD63L05

The HD63LO5 is a 3V CMOS single-chip microcomputer for battery-operated systems with the same instruction set as the HD6805S and abundant on chip functions with extremely low power consumption.

This microcomputer operates from a 3V power supply with extremely low power consumption and has two lower power consumption mode; a softwarecontrolled halt mode and a standby mode which is controlled through the input terminal.

The HD63L05 contains two on chip oscillators, an 8-bit timer with a programmable 7-bit prescaler, 20 input/output ports, 4 kbyte ROMs, 96 byte RAMs, LCD drivers and an 8-bit analog-to-digital converter. Due to the maskoption, the functions of the limited terminals are substitutable by other functions such as LCD drivers, analog inputs, or digital outputs.

The HD63L05 instruction set is compatible with Hitachi's NMOS 8-bit single-chip microcomputer HD6805S in the operation code level. The processor keeps the advanced features of the HD6805 family's instruction set, such as powerful bit manipulation.

Table 1-1 Features of the HD63L05

Func	Function			HD63LO5F1			
Package	Package			FP-80			
ROM (Byt	es)			3760			
RAM (Byt	es)			96			
Input/Outp	ut	1/0		20			
(1/0)		0		19 (mask-option)			
LCD drive	r			static, 1/3 bias 1/3 duty max 17 segments			
Analog-to	-digital	converte	er	8-bit A/D converter max 8 channels.			
Timer				8-bit timer (7 bit prescaler)			
Interrupt				External 1 Timer 1 A/D 1 Time Base 1			
	Accumula	itor	A	8 bits × 1			
D. a.i. i.	Index		Х	8 bits × 1			
Register	Stack po	inter	SP	5 bits × 1			
	Program	counter	PC	12 bits × 1			
Oscillato		OSC 1		RC, crystal			
Uscillato	L	OSC 2		crystal			

Package



FP-80

^{*} DP-64S,FP-64 are under development.

1.2 Design Procedure and Supporting Tool

The cross assembler and the hardware simulator using various types of computer are prepared by the company as supporting systems to develop users' programs.

Users' programs are mask programed into the ROM and delivered as the LSI by the company.

Fig.1-1 shows the typical program design procedure and Table 1-2 shows the system development supporting tool for the HD63L05 which are used in these processes.




Figure 1-1 Program Design Procedure

Table 1-2 System Development Supporting Tool

Type Name	Resident	System	Cross System		
	Evaluation Kit	Evaluation Board			
HD63L05F1	H3L5EVT1 (Hardware) + S3L5MIX1-R (Software)	H3L5EV00	Emulator for SD5 Cross assembler editor for SD5/10/15/20 Cross assembler editor for Intel MDS		

1.3 Block Diagram

Input signals and output signals of the MCU are described below.

- Vcc, Vss power is supplied to the MCU by using these two terminals. Vcc has a voltage of 3.0V±0.8V, and Vss is grounded.
- INT This terminal is used to enboke an external interruption to the MCU. See Section "2.8Interrupts" for details.
- XTAL, EXTAL These terminals are control input terminals to the built-in clock circuit. A crystal (400 kHz typ.) or a resister is connected to these terminals in accordance with stability of internal oscillation. See Section"2.7 Internal Oscillator Options" for how to use these terminals.
- TIMER This terminal is an external input terminal to count down the internal timer circuit. See "2.4 Timer" for the detailed description of the timer circuit.
- RES Used to reset the MCU. See "2.5 Resets" for details.
- STANDBY An external input terminal used to stop the MCU and hold data. For details, see "2.7 Internal Oscillator Options".
- A/D Input Terminals (CH1~CH8) Input terminals for analog voltages needed for A/D conversion. These may also be used as level check inputs under program control. See "2.10A/D Converter" for details.
- VRH, VRL Reference voltages for A/D conversion are applied to these two terminals. For details, see '2.10 A/D Converter".
- CC1, CC2 An offset compensating capacitor (300pF typ.) is connected between CC1 and CC2. For details, see "2.10A/D Converter".
- NUM This terminal is not used for user application. Connect it to Vcc.
- Input/Output Terminals (AO A7,BO B7,CO C3) These 20 terminals consist of two 8-bit ports and one 4-bit port. Each of them may be used as an input or output under program control of the data direction register. For details, see "2.9 Input/Output".

◆Liquid Crystal Driver Terminals (COM1~COM3, SEG1~SEG17) COM1~COM3 are for driving common electrodes, while SEG1 SEG17 are for driving segments. SEG1~SEG17 can be used as outputs by mask-option and SEG13~SEG17 can be used as analog inputs for A/D converter by mask-option.

● V1, V2

These are terminals for LCD driver. V1 and V2 are connected to Vcc via capacitors (0.1uF each). These two terminals can be used as outputs or analog inputs by mask-option.

VCH

Output termian1 from internal voltage regulator. A capacitor (0.5 $\mu F)$ is connected between VCH and Vcc.

● F

System clock output (cycle clock 100 kHz typ.) This NMOS open-drain output stays at "Low" level when the MCU is in halt status or standby.




Figure 1-2 HD63L05 Block Diagram

2. Architecture


2.1 Memory

The MCU memory is configured as shown in Fig.2-1. During the processing of an interrupt, the contents of the MCU resisters are pushed onto the stack in the order shown in Fig.2-2. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.

Cautions

It is not possible to change the contents of the Write Only Register (For example, the Data Direction Register of the I/O port) of the HD63L05 by applying the Read/Modify/Write instructions, BSET, or BCLR.

For preventing the system from wild running, don't address the Not Used area of the memory map.






Figure 2-1 Memory Map

Figure 2-2 Interrupt Stacking Order

2.2 Registers

The MCU has five registers available to the programmer. They are shown in Figure 2-3 and are explained in the following paragraphs.




Figure 2-3 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage register.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The most significant bits of the stack pointer are permanently set to 0000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bit3 and bit4.

Interrupt (I)

This bit is set to mask the internal interrupts and external interrupt $(\overline{\text{INT}})$. If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset.

Note

CLI(clear interrupt mask bit) is used to allow the interruption from the instruction after next. SEI(set interrupt mask bit) masks the interruption from next instruction.

Negative (N)

Used to indicate that the result of the last arithmetic, logical of data manipulation was negative (bit7 in result equal to logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical of data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch insuructions, shifts, and rotates.

2.3 System Control Register

Apart from the registers for program operation explained above, there is a register that controls system operation. Its configuration is shown in Figure 2-4.

- Time Base Instruction Request Flag (TB INT)
 Stores an interruption request from the time base which is selected
 by the TB select bit and is cleared by system reset or by program.
 If the TB MASK bit or I (Interrupt bit in the CCR) is set, the
 interruption request is not acknowledged. Only logical "O" can be
 written into this bit by program.
- Time Base Instruction Mask (TB MASK)
 If this bit is set, any interrupt request from the time base is not acknowledged.
- Time Base Select Bit (TB SELECT)
 This bit selects the time base. In logical "1", an interruption from the 1-second cycle time base is acknowledged. In logical "0", 1/16 second cycle time base is acknowledged.
- Time Base Reset Bit (TB RESET)
 This bit resets the frequency divider behind the 32 kHz oscillator.
 When this bit is set, one shot reset pulse is generated by the hardware. Then it resets the frequency divider and after that, the frequency divider restarts. As this bit has not a register, the CPU always reads this bit as logical "O".
 The frequency divider also provides the system clocks to the A/D converter and LCD drivers. So, it is needed to pay an attention when "TB RESET" is used.

● Halt (HALT)

Used to halt the CPU. When this bit is set, the registers are saved onto the stack in the same sequence as interruption processing. After all registers have been saved, the CPU halts and is wait-for-interrupt state.

If this bit is reset by an external interruption or an internal interruption, the CPU restarts operating. By using the Halt function with Time Base Interruption, the CPU can operate intermittently itself.

■ EXT

When the form of output port is selected by DUTY selecting bit, ϕ WRITE can be got every time data is written into LCD register in the case that this bit is "1". ϕ WRITE can be used with the designation of pin location as the clock for writing in the case of transferring data of LCD register to the outside. Normally, EXT is reset.

● Duty Select Bit (DUTY)

The LCD drive signal is based on 1/3 bias - 1/3 duty. However, there are switching circuits built in for static drive signal and output ports. For details, see the information given in "LCD Circuit".

Note: The EXT bit and the DUTY bits have to be initiallized in a 1 m second from the beginning of the system reset when the static drive signal or output port is selected.

	7		SY	S CTRL	Register		0	
	TB INT	TB MASK	TB SELECT	TB RESET	HALT	EXT	LCD	
ì	(0	1	1	0	0	0	1 1	Reset

Figure 2-4 System Control Register Configuration

2.4 Timer

The MCU timer circuitry is shown in Figure 2-5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the colck input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal signal (ϕ_2 or ϕ_{32} k). When the internal clock signal is used as the source, the clock input is gated by the input applied to the timer input terminal; this permits easy measurement of its pulse width. There are two types of internal clock signals (ϕ_2 and ϕ_{32} k) to allow timer operation when the CPU is halted. (ϕ_2 is active when OSC1 is not stopped.) These clock signals are under program control. Note that the timer operation is asynchronous to the CPU when the clock signal is from external source or ϕ_{32} k.

A 7-bit prescaler is provided to extend the timing interval up to a maximam of 128 counts before being applied to the timer. The number of prescaling counts can be program controlled by the lower 3 bits within the timer control register. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At the time of resetting, the prescaler and the counter are all initialized to logical "1". The timer interruption request bit is cleared and the timer interruption mask bit is set. The timer interrupt request bit (bit 7 of Timer Control Register) is set to logical "1" when timer count reaches zero, and is cleared by program or by system reset. Only logical "0" can be written into this bit by program. The bit 6 of Timer Control Register is writable by program. Both of these bits can be read by CPU.

2.5 Resets

The MCU can be reset either by initial powerup or by the external reset input ($\overline{\text{RES}}$). All the I/O ports are initialized to Input mode (DDRs are cleared) during RESET.

Upon power up, a minimum of 150 milliseconds is needed before allowing the reset input to go "High". This time allows the internal oscillator (OSC1) to stabilize. Connecting a capacitor to the $\overline{\text{RES}}$ input as shown in Fig. 2-8 will provide sufficient delay.

2.6 Self Check

The self check capability of the MCU provides an internal check to determine if the port is functional. Connect the MCU as shown in Figure 2-9 and monitor the output of port C bit 3 for an oscillation of approximately 0.5 Hz. This self check capabibity also provides the internal state of the MCU to measure the LSI current. After a system reset, the MCU goes into each current measurement mode by the combination of the control switches. The LSI current can be measured when the NUM is returned to Vcc after setting of the current mode.




Figure 2-5 Timer Block Diagram




Figure 2-6 Timer Control Register Configuration





Figure 2-7 Power and Rest Timing

Figure 2-8
Input Reset Delay Circuit



		<u></u>	Se1	ect	ion	of	Swi	tch	
		S0	S1	S2	S3	S4	S5	s6	S7
LSI	Function	×	×	×	×	×	×	Œ.	O
	During operation	J	×	×	×	O→×	×	1 →2)	×
LSI	Halt	7	Ú	0	×	o→×	×	I>→S	×
Current	A/D	ر	Ó	×	×	o→×	×	1,→,2	×
	Stand-by	٤	į		×	o→×	×+0	1 +2	×

×:OFF

o:ON

 \Rightarrow : Change the state

Figure 2-9 Self Check Connections

2.7 Internal Oscillator Options

The MCU incorporates two oscillators : oscillator 1 for system clock supply and oscillator 2 for time base, analog to digital converter, and LCD drivers.

- © Oscillator 1 (OSC1; XTAL, EXTAL) The internal oscillator circuit can be driven by an external crystal or resistor depending on the stability. A manufacturing mask option is avilable to provide better matching between the external components and the internal oscillator. The oscillator 1 can stop when power is applied in either Halt or Standby status. Figure 2-10 shows the connection. A resistor selection graph is given in Figure 2-11.
- Oscillator 2 (OSC2; XIN, XOUT) Clocks for time base, LCD drivers, an analog-to-digital converter, and a timer can be supplied by the OSC2 (32.768kHz crystal) or by the OSC1 through the frequency divider. In Halt status, oscillator 2 operates and permits the operation of the peripheral modules with low power consumption. In Standby status, this oscillator stops when power is applied. Fugure 2-12 shows the connection and the relation between oscillator 1 and oscillator 2 is shown Figure 2-13 and Figure 2-14.

Note

When OSC2 is not available or OSC1 is the crystal option, OSC1 is not allowed to stop at Halt. The accuracy of the time base is kept when OSC2 is 32.768 kHz crystal oscillator.




Figure 2- 10 Mask Option for Oscillator1




Figure 2-11 Typical Resistor Selection Graph




Figure 2-12 Connection of Oscillator2

	When OSC1 is X-TAL					When OSC1 is RC						
Mask Option	OSC2 Not Available			OSC2 Available		OSC2 Not Available			OSC2 Available			
System	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Periphera
During System Operation	0	0	0	0	0	0	0	0	0	0	0	0
At Halt	0	X	0	0	X	0	0	Х	0	×	Х	0
At Standby	X	×	X	X	×	X	X	×	X	X	×	X

Figure 2-14 Oscillator2 Mask-option and System Operation

2.8 Interrupts

There are six different interruptions to the MCU: external interruption via external interrupt terminal (INT), internal timer interruption, interruption by termination of A/D conversion, time base interruption (2 types), and software interruption by an instruction (SWI).

When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt instruction (RTI) which allows the MCU to resume processing of the program prior to the interrupt. Table 2-1 provides a listing of the interrupts; their priority, and the vector address that contains the starting address of the appropriate interrupt routine.

Figure 2-15 shows the system operation flow, in which the portion surrounded with dot-dash lined contains interruption execution sequence.

Note: A clear interrupt bit instruction (CLI) allows to suspend the processing of the program by an interruption after execution of the next instruction while a set interrupt bit instruction (SEI) inhibits any interrupts before execution of the next instruction. When a mask bit of a control register is cleared by an instruction, interruption is allowed before execution of the next instruction.

- Acknowledging interrupts in HALT Status In HALT status, the CPU is stopped but the peripherals are operating. When an interrupt is acknowledged, the CPU is activated and executes interruption service matching the interruption condition by means of vectoring.
- Acknowledging interrupts in Standby Status In Standby status, the system is all stopped with power supplied to it. Therefore, any interruption request (including RES) is not acknowledged.

Interruption	Priority	Vector Address
RES	1	\$FFFE, \$FFFF
SWI	2	\$FFFC, \$FFFD
INT	3	\$FFFA, \$FFFB
TIMER	4	\$FFF8, \$FFF9
A/D	5	\$FFF6, \$FFF7
TIME BASE	6	\$FFF4, \$FFF5

Table 2-1 Interruption Priority




Figure 2-15 System Operation Flowchart

2.9 Input/Output (Port A,B,C)

There are 20 input/output terminals. All pins are programmable as either inputs or outputs under software control of the data direction register. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output pin due to output loading (see Figure 2-16).

Manufacturing mask-options are available to provide better matching between the external components and the I/O ports. Figure 2-17 shows the configuration of I/O ports. As the output is on/off controlled by a data direction register, an I/O port may directly be applied as an input terminal. No problem is involved with the input if both "High" and "Low" levels are applied. For one level input, the user must specify the use of a pull-up PMOS for "Open/Low" input application.

Two types of the output PMOS drivability (I_{OH} =-100 μ A or I_{OH} =-10 μ A) or NMOS open drain can be selected by mask option for output application All I/O Pins are initialized as inputs by system reset.

2.10 A/D Converter

The MCU incorporates an 8 bits A/D converter based on the resistor

ladder system. Figure 2-18 shows its block diagram. The "High" side of reference voltage is applied to $\rm V_{RH}$, while the "Low" side of reference voltage is applied to VRL. The reference voltage is divided by resistors into voltages matching each bit, which is compared with analog input voltage for A/D conversion. As the analog input voltage is applied to the MOS gate of the comparator through the analog multiplexer, this voltage comparison system achieves high input impedance. Offset of the comparator are compensated for each bit by external capacitor which is connected between CC1 and CC2.

The A/D DATA Register stores the results of an A/D conversion or can be set 8 bit data for programmed comparator. These functions are controlled by software-controlled A/D CTRL Register. Figure 2-19 shows the configuration of the A/D control register.

● A/D INT

The A/D INT bit is set to logical "1" after completion of A/D conversion and is cleared by program or by system reset. Only logical "O" can be written into this bit by program.

●A/D MASK

If this bit is set, interrupt from the A/D converter is not acknowledged. This bit can be written by program.

To start A/D conversion, set this bit to logical "1". During conversion, data of this bit stays at "1". The bit is automatically reset to "0" when the A/D conversion ends. In A/D conversion, supply voltage is applied to the comparator only when CNV="1". digital data which is obtained by the A/D conversion is held in the A/D data register. This data is reset when the CNV is set to "1" again.

●Auto/Program

Used to select either auto-run 8 bits A/D conversion or 8 bit programmed comparator operation (Auto 8 bits A/D conversion at "0").




Figure 2-16 Port I/O Circuit




Figure 2-17 Selection of the Input Configuration for I/O Port

Offset Comp. Capacitor




Figure 2-18 8 Bits A/D Converter Block Diagram




Figure 2-19 A/D Control Register Configuration

● COMP OUT

The result of comparator operation under program control can be read from this bit (Logical "1" means that input voltage is higher than programmed reference voltage).

● MPX

Used to select 8-channel analog inputs. The multiplexer is a analog switch based on CMOS. Note that the analog inputs from CH2 to CH8 are mask option which CH1 is CH7 and CH8 are not available because these two terminals are used for LCD power supply.

2.11 LCD Circuit

The system configuration of the LCD circuits is shown in Figure 2-20 Segment data for display are stored in data registers LCD1 to LCD8. Since the circuits are connected to the output terminals via pin location block, the user may specify a combination of data to be multiplexed to the segment output terminals.

The bit data of the LCD register is combined with the timing clock $(\varphi_1,\,\varphi_2 \text{ or } \varphi_3$) and three combined bit data are gathered to make a segment output data for 1/3 bias - 1/3 duty driving in the pin location block. In case of static LCD drive of output port, timing is always fixed at $\varphi \iota$ (always "High") and one bit data of the LCD register is transferred for an output terminal.

Note that the output terminals from SEG13 to SFG17 are mask option while the others (SEG1 to SEG12) are always available when the Duty bits are "01" or "11".

When the form of output port is selected by Duty bit ("00"), \$\phi\$WRITE can be got every time data is written into LCD1 register in the case that EXT bit is "1". As LCD1 register has 8 bits latches, it is easy to transfer the internal 8 bits data to external devices via output ports, with automatically generated write clock \$\phi\RRITE\$. The cycle clock pulse can be also available as an internal data source for the output terminal when output port is selected.

Assignment of segment terminals to the bits of the LCD data register, including the case where they are used as output terminals, is to be specified by the user when he orders masks.

2.12 Liquid Crystal Driver Wave Forms

The LCD circuit is based on 1/3 bias - 1/3 duty driving. Figure 2-21 shows the common electrode output signal waveforms (COM1, COM2, COM3), segment signal waveforms (SEG1 to SEG17) and LCD bias waveforms (between COM and SEGMENT).




Figure 2-20 LCD Circuit System Configuration




Figure 2-21 LCD Driving Waveforms

2.13 Bit Manipulation

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET,BCLR). Any bit in the page zero read only memoly can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM,ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

NOTE

It is needed to pay attention to the system control register, the timer control register, and A/D control register when BSET, BCLR, or Read/Modify/Write instructions are applied to them. If own interrupt request occured onto the interrupt request bit (bit7) of the control register between read cycle and write cycle of these instructions, the bit7 might be cleared in the write cycle and not acknowledged by CPU.

2.14 Addressing Modes

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the fillowing paragraphs.

● Immediate

Refer to Figure 2-22. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 2-23. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing.

Extended

Refer to Figure 2-24. Extended addressing is used to reference any location in memory space. The EA is the contents of the two byte following the opcode. Extended addressing instructions are three bytes long.

● Relative

Refer to Figure 2-25. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken, Rel=0. When a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

●Indexed (No Offset)

Refer to Figure $_{2-26}$. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

●Indexed (8-bit Offset)

Refer to Figure 2-27. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode,511 lowest memory locations are accessable. These instructions occupy two bytes.

●Indexed (16-bit Offset)

Refer to Figure 2-28. This addressing mode calculates the EA by adding the contents of two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

●Bit Set/Bit Clear

Refer to Figure $_{2-29}$. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the addresss in page zero.

●Bit Test and Branch

Refer to Figure 2-30. This mode of addressing applies to instructios which can test any bit in first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

• Implied

Refer to Figure 2-31. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on accumulator and the index register are included in this mode of addressing. In addition, contril instructions such as SWI,RTI belong to this group. All implied addressing instructions are one byte long.

2.15 Instruction Set

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

● Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2-2.

● Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 2-3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 2-4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 2-5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 2-6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 2-7.

Opcode Map

Table 2-8 is an opcode map for the instructions used on the MCU.




Figure 2-22 Immediate Addressing Example




Figure 2-23 Direct Addressing Example




Figure 2-24 Extended Addressing Example




Figure 2-25 Relative Addressing Example




Figure 2-26 Indexed (No Offset) Addressing Example




Figure 2-27 Indexed (8-Bit Offset) Addressing Example




Figure 2-28 Indexed (16-Bit Offset) Addressing Example




Figure 2-29 Bit Set/Clear Addressing Example




Figure 2-30 Bit Test and Branch Addressing Example




Figure 2-31 Implied Addressing Example

Table 2-2 Register/Memory Instructions

									-	Addressi	ng Mod	e							
		l I	nmedia	te		Direct		E	xtende	d		Indexed to Offse			Indexed Bit Offs			Indexed Bit Off	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	2	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	2	EE	2	4	DE	3	5
Store A in Memory	STA	-	-	-	87	2	4	C7	3	5	F7	1	3	E7	2	5	D7	3	6
Store X in Memory	STX	_	_	_	BF	2	4	CF	3	5	FF	1	3	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	2	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	2	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	во	2	3	CO	3	4	FO	1	2	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	3	C2	3	4	F2	1	2	E2	2	4	D2	3	5
AND Memory to A	AND	Α4	2	2	B4	2	3	C4	3	4	F4	1	2	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	2	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	С8	3	4	F8	1	2	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	3	C1	3	4	F1	1	2	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	СРХ	АЗ	2	2	В3	2	3	СЗ	3	4	F3	1	2	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B 5	2	3	C5	3	4	F5	1	2	E5	2	4	D5	3	5
Jump Unconditional	JMP	_	_	_	ВС	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	_	-	-	BD	2	4	CD	3	5	FD	1	3	ED	2	4	DD	3	5

Symbols: Op = Operation

= Instruction

Table 2-3 Read/Modify/Write Instructions

								Add	Iressing N	/lode						
		I	mplied (A	A)	ı	mplied (2	K)		Direct		(Indexed No Offse		(8	Indexed Bit Offs	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	1	5C	1	1	3C	2	4	7C	1	3	6C	2	5
Decrement	DEC	4A	1	1	5A	1	1	3A	2	4	7A	1	3	6A	2	5
Clear	CLR	4F	1	1	5F	1	1	3F	2	4	7F	1	3	6F	2	5
Complement	СОМ	43	1	1	53	1	1	33	2	4	73	1	3	63	2	5
Negate (2's Complement)	NEG	40	1	1	50	1	1	30	2	4	70	1	3	60	2	5
Rotate Left Thru Carry	ROL	49	1	1	59	1	1	39	2	4	79	1	3	69	2	5
Rotate Right Thru Carry	ROR	46	1	1	56	1	1	36	2	4	76	1	3	66	2	5
Logical Shift Left	LSL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Logical Shift Right	LSR	44	1	1	54	1	1	34	2	4	74	1	3	64	2	5
Arithmetic Shift Right	ASR	47	1	1	57	1	1	37	2	4	77	1	3	67	2	5
Arithmetic Shift Left	ASL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Test for Negative or Zero	TST	4D	1	1	5D	1	1	3D	2	4	7D	1	3	6D	2	5

Symbols: Op = Operation

= Instruction

Table 2-4 Branch Instructions

		Relative Addressing Mode					
Operation	Mnemonic	Op Code	# Bytes	# Cycles			
Branch Always	BRA	20	2	3			
Branch Never	BRN	21	2	2 or 3 '			
Branch IF Higher	вні	22	2	2 or 3 *			
Branch IF Lower or Same	BLS	23	2	2 or 3 *			
Branch IF Carry Clear	BCC	24	2	2 or 3 '			
(Branch IF Higher or Same)	(BHS)	24	2	2 or 3 '			
Branch IF Carry Set	BCS	25	2	2 or 3 1			
(Branch IF Lower)	(BLO)	25	2	2 or 3 1			
Branch IF Not Equal	BNE	26	2	2 or 3			
Branch IF Equal	BEQ	27	2	2 or 3			
Branch IF Half Carry Clear	внсс	28	2	2 or 3			
Branch IF Half Carry Set	BHCS	29	2	2 or 3 '			
Branch IF Plus	BPL	2A	2	2 or 3 ¹			
Branch IF Minus	BMI	2B	2	2 or 3 '			
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	2 or 3 '			
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	2 or 3 '			
Branch IF Interrupt Line is Low	BIL	2E	2	2 or 3 '			
Branch IF Interrupt Line is High	BIH	2F	2	2 or 3 '			
Branch to Subroutine	BSR	AD	2	4			

Symbol: Op = Operation

= Instruction

Table 2-5 Bit Processing Instructions

				Addressi	ng Mode		
		В	it Set/Clear	•	Bit Te	st and Brai	nch
Operations	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is Set	BRSET n (n = 07)	_	_	_	2 · n	3	4 or 5 *
Branch IF Bit n is Clear	BRCLR n (n = 07)	_	_	_	01 + 2 · n	3	4 or 5 *
Set Bit n	BSET n (n = 07)	10 + 2 · n	2	4	_	_	_
Clear Bit n	BCLR n (n = 07)	11 + 2 · n	2	4	_	_	_

Symbol: Op = Operation

= Instruction

^{*} If branched, each instruction will be a 3-cycle instruction.

^{*} If Branched, each instruction will be a 5-cycle instruction.

Table 2-6 Control Instructions

			Implied	
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	1
Transfer X to A	TXA	9F	1	1
Set Carry Bit	SEC	99	1	1
Clear Carry Bit	CLC	98	1	1
Set Interrupt Mask Bit	SEI	9B	1	1
Clear Interrupt Mask Bit	CLI	9A	1	1
Software Interrupt	SWI	83	1	9
Return from Subroutine	RTS	81	1	4
Return from Interrupt	RTI	80	1	7
Reset Stack Pointer	RSP	9C	1	1
No-Operation	NOP	9D	1	1

Symbol: Op = Operation

= Instruction

Table 2-7 Instruction Set

		Addressing Modes										ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
ADC		x	×	×		×	×	×			Λ	•	Λ	٨	Λ
ADD		x	x	×		×	×	×			Λ	•	Λ	Λ	Δ
AND		×	×	×		×	×	×			•	•	Λ	Λ	•
ASL	×		×			×	x				•	•	Λ	Λ	Λ
ASR	×		×			×	x				•	•	٨	Λ	Λ
BCC					×	,					•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×		-				•	•	•	•	•
BHCS					×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	x			•	•	٨	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					х						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×	-					•	•	•	•	•
BRA					х						•	•	•	•	•

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected

(Continued)

Table 2-7 Instruction Set (Continued)

			A	ddressing	Modes						Condition Code						
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	ı	N	z	С		
BRN					×						•	•	•	•	•		
BRCLR										×	•	•	•	•	^		
BRSET										×	•	•	•	•	Λ		
BSET									×		•	•	•	•	•		
BSR					×						•	•	•	•	•		
CLC	×										•	•	•	•	0		
CLI	x										•	0	•	•	•		
CLR	×		×			×	×				•	•	0	1	•		
СМР		×	×	×		x	×	×			•	•	Λ	Λ	Λ		
СОМ	×		x			×	×				•	•	٨	Λ	1		
CPX		×	×	x		×	×	×			•	•	٨	٨	Λ		
DEC	×		×			×	×				•	•	٨	Λ	•		
EOR		×	х	×		×	×	×			•	•	٨	Λ	•		
INC	×		×			×	×				•	•	٨	Λ	•		
JMP			×	×		×	×	×			•	•	•	•	•		
JSR			×	×		×	x	×			•	•	•	•	•		
LDA		×	×	×		×	×	×			•	•	Λ	$\overline{}$	•		
LDX		×	×	×		×	×	×			•	•	Λ	\wedge	•		
LSL	×		×			×	×				•	•	Λ	\wedge	\wedge		
LSR	×		×			×	×				•	•	0	\wedge	\wedge		
NEG	×		×			×	×				•	•	\wedge	Λ	\wedge		
NOP	×										•	•	•	•	•		
ORA		×	×	×		×	×	×			•	•	Λ	\wedge	•		
ROL	×		×			×	×				•	•	Λ	\wedge	\wedge		
ROR	×	-	×			×	×				•	•	\wedge	$\overline{\Lambda}$	\wedge		
RSP	×	-					-				•	•	•	•	•		
RTI	×										?	?	?	?	?		
RTS	×										•	•	•	•	•		
SBC	1	×	×	×		×	×	×			•	•	_	\wedge	\wedge		
SEC	×		†					<u> </u>			•	•	•	•	1		
SEI	×						1				•	1	•	•	•		
STA	<u> </u>		×	×		×	×	×			•	•	^	1	•		
STX	 	 	X	×		×	×	×		-	•	•	$\frac{1}{\lambda}$	$\frac{1}{\Lambda}$	•		
SUB		×	x	×		×	×	×			•	•	$\frac{1}{\lambda}$	$\frac{1}{\lambda}$	1		
SWI	×	 ^ -	 ^	 ^	<u> </u>	 	 ^ -	- ~ -			•	1	•	1	1		
TAX	×						 	-		-	•	<u> </u>	•	•	•		
TST	+	<u> </u>	+ ,	-		-	<u> </u>			-	•	•	 	 	┼		
	×	}	×	-		×	×				•	•	^	^ •	•		
TXA Symbols for c	×	L			L		L	<u> </u>	L	<u> </u>	_	•					

Symbols for condition code: H Half Carry (From Bit 3) I Interrupt Mask N Negative (Sign Bit) Z Zero

Table 2-8 OP Code Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,хо	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	ا←	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*				s	UВ			0	
1	BRCLR0	BCLR0	BRN			_			RTS*	_			С	MP			1	
2	BRSET1	BSET1	вні							_			S	ВС			2	
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	_			С	PX			3	Ĺ
4	BRSET2	BSET2	всс			LSR			_	_			Α	ND			4	0
5	BRCLR2	BCLR2	BCS			-			-				В	IT			5	W
6	BRSET3	BSET3	BNE			ROR			_	_			L	DA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_		S	TA (+1)			7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC			E	OR			8	
9	BRCLR4	BCLR4	внсѕ			ROL			_	SEC			А	DC			9	
Α	BRSET5	BSET5	BPL			DEC			-	CLI			0	RA			Α	
В	BRCLR5	BCLR5	вмі			_			-	SEI			Α	DD			В	
	BRSET6	BSET6	вмс			INC			_	RSP			JI	MP(-1)			С	
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*	JSR	(+1)	Js	SR	JSR(+1)	٥	_
E	BRSET7	BSET7	BIL							_			L	DX			Е	
F	BRCLR7	BCLR7	він			CLR			_	TXA			S	TX(+1)			F	
	3/4 or 5	2/4	2/2 or 3	2/4	1/1	1/1	2/5	1/3	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/2		

(NOTES)

- 1. "-" is an undefined operation code.
 2. The figure in the lowest row of each column gives the number of bytes and the cycles needed for the instruction. The number of cycles for the asterisked (*) mnemonics is a follows:

 RTI 7

 RTS 4

 SWI 9

 BSR 4

 3. The parentheized figure must be added to the cycle count of the associated instruction.

- The parenthesized figure must be added to the cycle count of the associated instruction.
 If the instruction is branched, the cycle count is the larger figure.

3. Executable Instruction

Shown below are the meanings of symbols and abbreviations.

- (1) Operation
 - (): contents
 - ←: movement direction
 - +: addition
 - -: subtraction
 - A: AND
 - V: OR
 - (+): Exclusive OR
 - x: NOT
- (2) Register symbols in MPU
 - ACCA: accumulator A
 - CC: condition codes register
 - IX: index register, 8 bits
 - PC: program counter, 12 bits
 - PCH: upper three bits of program counter
 - PCL: lower eight bits of program counter
 - SP: stack pointer, 5 bits
- (3) Memory and addressing codes
 - M: stored address
 - MH: upper eight bits of stored address
 - ML: lower eight bits of stored address
 - M+l: stored address M plus 1
 - Msp: stored address indicated by stack pointer
 - Imm: immediate value
 - Disp: displacement value = M (IX)
 - D: displacement value = M (IX)
 - DH: displacement value = upper eight bits
 - DL: displacement value = lower eight bits
 - Rel: relative value
 - IMPLIED: implied addressing
 - RELATIVE: relative addressing
 - ACCUMULATOR: accumulator addressing
 - INDEX REG.: index register addressing
 - IMMEDIATE: immediate addressing
 - DIRECT: direct addressing
 - EXTENDED: extended addressing
 - INDEXED 0 BYTE OFFSET: indexed addressing 0 byte offset
 - INDEXED 1 BYTE OFFSET: indexed addressing 1 byte offset

INDEXED 2 BYTE OFFSET: indexed addressing 2 byte offset

EA: effective address

(4) Contents of bits 0 through 4 of condition codes register

C: carry - borrow bit 0

Z: zero bit 1

N: negative bit 2

I: interrupt mask bit 3

H: half carry from bit 3 to bit 4 bit 4

(5) Status of each bit before execution of instruction

An: bit n of ACCA (n = 7, 6, 5, ..., 0)

Mn: bit n of M (n = 7, 6, 5, ..., 0)

Xn: bit n of IX (n=7, 6, 5, ..., 0)

(6) Status of each bit on result after execution of instruction

Rn: bit n of result (n = 7, 6, 5, ..., 0)

(7) Symbols on instruction's format

P: each addressing mode on Immediate, Direct, Extended and index of 0, 1 and 2 byte offset

Q: each addressing mode on Direct and index of 0 and 1 byte offset

A: accumulator addressing mode

X: index register addressing mode

DR: direct addressing mode

dd: relative operand (8 bits)

n: bit n of memory (n = 7, 6, 5, ..., 0)

(8) Status of HD63L05'S interrupt pin

INT: status of interrupt pin (high, low)

Arithmetic Operation	
ADC	

cleared otherwise. I: Not affected. N: Set if the most significant has the result is set; cleared otherwise. 7. Set if the result is 0. otherwise.	ADC (ADd with Carry)	
cleared otherwise. I: Not affected. N: Set if the most significant has the result is set; cleared otherwise. 7: Set if the result is 0. otherwise.	Format	Condition Codes
cleared. C: Set if there was a carry from		 I: Not affected. N: Set if the most significant bit of the result is set; cleared otherwise. Z: Set if the result is 0; otherwise cleared. C: Set if there was a carry from the most significant bit of the result;

Adds the contents of the carry bit C to the sum of the contents of ACCA and M, and places the result in ACCA.

	Addressing	Mode an	d Numbe:	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type		1	on code Byte 3	No. of bytes	Number of MPU cycles
IMMEDIATE	ADC	#Imm	A9	' Imm		2	2
DIRECT	ADC	M	В9	М	1	2	3
EXTENDED	ADC	M	C9	MH	ML	3	4
INDEXED 0 BYTE OFFSET	ADC	, X	F9	!	1	1	2
INDEXED 1 BYTE OFFSET	ADC	Disp,X	E9	D	1	2	4
INDEXED 2 BYTE OFFSET	ADC	Disp,X	D9	DH	DL	3	5
Example	LDA VAL2 ADD EXVAL6 STA EXVAL6 LDA VAL1 ADC EXVAL5 STA EXVAL5	(EXVAL * * * * *	5,EXVAL6; =(EXVA)+(VAL1,\ AL5,EXVA			

Arithmetic Operation ADD

ADD (ADD without carry)	
Format	Condition Codes
ADD P	H: Set if there was a carry from bit 3; cleared otherwise.I: Not affected.
Operation ACCA <- (ACCA) + (M)	 N: Set if the significant bit of the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared. C: Set if there was a carry from the most significant bit of the result; otherwise cleared.

Description

Adds the contents of ACCA and the contents of M, and places the result in ACCA.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3	No. of	Number of MPU cycles
IMMEDIATE	ADD	#Imm	AB	Imm		2	2
DIRECT	ADD	M	BB	М	,	2	3
EXTENDED	ADD	M	СВ	MH	ML	3	4
INDEXED 0 BYTE OFFSET	ADD	, X	FB	I	1	1	2
INDEXED 1 BYTE OFFSET	ADD	Disp,X	EB	D	t	2	4
INDEXED 2 BYTE OFFSET	ADD	Disp,X	DB	DH	DL	3	5
		t		!].			
		1		1			

Example

LDA VAL1 (VAL1)+(WORK)=(RESULT)

ADD WORK *
STA RESULT *

Lodical Operation AND

AND (logical AND)	
AND P Operation ACCA <- (ACCA) \(\Lambda\)(M)	Condition Codes H: Not affected. I: Not affected. N: Set if the most significant bit of the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared. C: Not affected.
Description	

Description

Performs logical AND between the contents of ACCA and the contents of ${\tt M}$, and places the result in ACCA.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand			on code Byte 3	No. of	Number of MPU cycles
IMMEDIATE	AND	#Imm	A4	Imm	1	2	2
DIRECT	AND	M	B4	М	1	2	3
EXTENDED	AND	M	C4	MH	ML	3	4
INDEXED 0 BYTE OFFSET	AND	, X	F4	l	j i	1	2
INDEXED 1 BYTE OFFSET	AND	Disp,X	E4	D	t t	2	4
INDEXED 2 BYTE OFFSET	AND	Disp,X	D4	DH	DL	3	5
		1 1		! !	1		
1		1	1	i	<u>'</u>		

Example LDA 0, AND #\$ STA 0, INC X BRA LO	X ERASE UPPER 4 BITS OF * X (RESTORE) *	and the second s		
---	---	--	--	--

Shift and Rotation ASL

Condition Codes

- H: Not affected.
- I: Not affected.
- N: Set if the most significant bit of the result is 1; otherwise cleared.
- Z: Set if the result is 0; otherwise cleared.
- C: Set if, before a shift, the most significant bit is 1, otherwise cleared.

Description

Shifts the contents of ACCA, IX or M one place to the left. The bit 0 is loaded with a zero. The carry bit C is loaded with the bit 7 of ACCA, IX or M.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type	Ins		on code Byte 3	No. of	Number of MPU cycles
ACCUMULATOR	ASL	A	48	l		1	1
INDEX REG.	ASL	X	58	· ·		1	1
DIRECT	ASL	M	38	M		2	4
INDEXED 0 BYTE OFFSET	ASL	, X	78	ı		1	3
INDEXED 1 BYTE	ASL	Disp,X	68	D		2	5
		1		l 			
		i !		-			
i	I		i	•			1

Example


LDA WORK


CHECK ASL A BRANCH FOLLOWING BIT

BCS BITON * 7-6-5-4-3-2-1-0

BITOFF EQU *

LDX #100





Shifts the contents of ACCA, IX or M one place to the right. The bit 7 is held constant. The bit 0 is loaded into the carry bit C.

	Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3		Number of MPU cycles	
ACCUMULATOR	ASR	A	47	l 	1	11	11	
INDEX REG.	ASR	X	57	!	1	1	1	
DIRECT	ASR	M	37	M	1	2	4	
INDEXED 0 BYTE OFFSET	ASR	, x	77	1	+	1	3	
INDEXED 1 BYTE OFFSET	ASR	Disp,X	67	D	1	2	5	
		1			1			
Example ASR WORK BCS OPTO ASR WORK BCS OPTI ASR WORK BCS OPTI ASR WORK BCS OPT2 *								

Conditional	Branch
ВСС	

BCC (Branch if Carry Clear)						
Format		Condition Codes				
BCC dd		Not affected.				
Operation						
PC <- (PC)+0002+Rel if (C) =0					
Description						
Tests the state of the (: bit and c	causes a branch if C is O.				
ir branched, this ins	truction	will be a 3-cycle instruction.				
	•					
	Mode and Operand	d Number of MPU Cycles Number Number Number Number				
Addressing Mnemonic Mode	type	Byte 1 Byte 2 Byte 3 bytes cycles				
RELATIVE BCC	Rel	24 Rel 2 2 or 3				
	1					
	1					
	1					
	1					
	1	1				
Example						
	L2 (VAL6					
		TA AGARI NASHI				
INC X	KET	TA AGARI				

Bit Control BCLR

BCLR (Bit Clear bit n)	
Format	Condition Codes
BCLR n,DR	Not affected.
Operation	
Mn <- 0	
Description	

Clears the bit n (n = 0 through 7) of M. The other bits are unaffected.

Α	ddressing	Mode and	d Numbe	r of M	PU Cycles	5	
Addressing Mode	Mnemonic	Operand type			on code		Number of MPU cycles
DIRECT	BCLR	0,M	11	M		2	4
DIRECT	BCLR	1,M	13	<u>M</u>	1	2	4
DIRECT	BCLR	2,M	15	<u> </u>	1	2	4
DIRECT	BCLR	3,M	17	. M	1	2	4
DIRECT	BCLR	4,M	19	М	1	2	4
DIRECT	BCLR	5,M	1B	M	ı	2	4
DIRECT	BCLR	6,M	1D	M	1	2	4
DIRECT	BCLR	7,M	1F	M		2	4
Example LDA CNTRL ** MAKE CONTROL CODE ** AND #\$FO * ORA WORK * STA CNTRL * BCLR 0,CNTRL CLEAR BIT 0,6,7 ABSOLUTELY BCLR 6,CNTRL BCLR 7,CNTRL							

	Conditiona	1	Branch	
	ВС	S		

BCS (Branch if Carry	Set)	
Format	Condition Codes	
BCS dd	Not affected.	
Operation		
PC <- (PC)+0002+Rel if (C)=1		
Description		

Tests the state of the C bit and causes a branch if C is 1.

If branched, this instruction will be a 3-cycle instruction.

							
	Addressing	Mode an	d Numbe	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand		i	on code Byte 3		Number of MPU cycles
RELATIVE	BCS	Rel	25	Rel	1	2	2 or 3
		i .		<u> </u>	<u> </u>		
		1		1			
		1	<u> </u>		! !		
		1		l 			
		<u> </u>		1	; 		
		!			1		
Example *		AL6	TA AGARI				
	STA EX	/AL6 KE	TA AGARI	NASHI			

Conditional	Branch
BEQ	

	x				
BEQ (Branch of	EQual)				
Format	Condition Codes				
BEQ dd	Not affected.				
Operation					
PC <- (PC)+0002+Rel if (Z)=1					
Description					
Tests the state of the Z bit and causes a branch if Z is 1.					

If branched, this instruction will be a 3-cycle instruction.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type	In: Byte l		on code Byte 3	No. of	Number of MPU cycles
RELATIVE	BEQ	Rel	27	Rel		2	2 or 3
		1		i t			
		1		1	!		
		1		1	1		
		1			1		
		! !		I			
		! i		1			
		1		1	1		
Example							

Example

LDA WORK
BEQ AAAA WORK = 0
CMP RESULT
BEQ BBBB WORK = RESULT

Conditional Branch	
внос	

BHCC (Branch if Half Ca	rry Clear)	
Format	Condition Codes	
BHCC dd	Not affected.	
Operation		
PC <- (PC) +0002+Rel if (H) =0		
Description		

Tests the state of the H bit and causes a branch if H is 0.

Addressing Mode		emonic	Mode an Operand type	I	nstructi 1 Byte 2	on code	No. of		U
RELATIVE	I	ВНСС	Rel	28	Rel		2	2 or	. 3
			1		1	1			
			1			1			
					1				
Example	DAAH6	CMP BLS LDX	#\$9 DAALOW #\$60		> INPUT BLE NEEDS	CORRECTI	ON		
	* DAALOW	BHCC TXA	DAAL9						

Conditional Branch	
BHCS	

BHCS (Branch if Half Car	ry Set)	
Format	Condition Codes	
BHCS dd	Not affected	
Operation PC <- (PC)+0002+Rel if (H)=1		
Description		

Tests the state of the H bit and causes a brach if H is 1.

									=
Ac	ddressing	Mode and	d Numbe	r of MP	U Cycle:	5			
Addressing Mode	Mnemonic	Operand type		i .	on code Byte 3	No. of bytes	of		i
RELATIVE	BHCS	Rel	29	Rel		2	2 0	or 3	 }
					,				
				l l	!				
				l		*	 		
		L			1		 		
		l I		! !	1		ļ		
		l 		! !	<u> </u>		<u> </u>		
		! !		1	<u> </u>				
		, 							
Example DAAH7 * DAALWI	LDX #\$6	\LW1 \$99 50 HIG \L6	> IN H NYBLE	PUT NEEDS CO	RRECTION				

Conditional	Branch
BHI	

BHI (Branch if HIghe	r)
Format	Condition Codes
BHI dd	Not affected.
Operation PC <- (PC)+0002+Rel if (C V Z)=0 i.e. if (ACCA) > (M) (unsigned binary numbers)	
December	

Causes a brach if C is 0 and Z is 0.

If the BHI instruction is executed immediately after execution of either of the instructions CMP or SUB, the branch will occur if and only the unsigned binary number represented by the minuend (i.e. ACCA) was greater than the unsigned binary number represented by the subtrahend (i.e. M).

Addressing Mode and Number of MPU Cycles								
Addressing Mode	Mnemonic	Operand type	1	Instruction code Byte 1 Byte 2 Byte 3 bytes				
RELATIVE	BHI	Rel	22	Rel		2	2 or 3	
		l		1				
		!		1	1			
		i		1	1			
		1		·	1			
		1		l	1			
		 		l				
				1	1			
Example *	LDA VALI CMP VAL2 BHI ZIP2 STA WORK	5 VAL1	> VAL2 (> WORK					

Conditional	Branch
BHS	

	BHS (Branch if Highe	er or Same)	
Format		Condition Codes	
BHS dd		Not affected.	
Operatio	on ·		
PC <- (Pe	C)+0002+Rel if (C)=0		
Docarint	.:		

Following an unsigned compare or subtract, BHS will cause a branch if the register was higher than or the same as the location in memory.

Addressing Mode and Number of MPU Cycles											
Addressing Mode		Mnemonic	Operand type						of		U
RELATIVE		BHS	Rel	24		Re].	1	2	2	or	3
			! 								
			! 			L	1				
			! !			l 	<u> </u>		ļ		
			1	ļ		· 	!		_		
			 			· L			-		
			! !	ļ		! !			-		
Example *	L DA CMP BHS	VAL2 ZIP26	VAL1 >= VAL1			SNORE SI	GN BIT				Participani de

Conditional	Branch
BIH	

BIH (Branch if Interrupt line is High)							
Format	Condition Codes						
BIH dd	Not affected.						
Operation PC <- (PC)+0002+Rel if INT=1 (high)							
Description							

Address Mode	ing	Mnemonic	Operand type			on code Byte 3	No. of	Number of MPU cycles
RELATI	Æ	він	Rel	2F	Rel		2	2 or 3
						1		
			1			1		
			1			1		
Example	INTL1 INTHO	BIH INTH LDA #\$28 BRA NEXT LDA #\$FF STA PIA	OUTPI 2	LINE CHEC UT DATA = UT DATA = UT	\$28			

Conditional	Branch
BIL	

	BIL						
BIL (Branch if Interrupt line is Low)							
Format	Condition Codes						
BIL dd	Not affected.						
Operation							
PC <- (PC)+0002+Rel if INT=0 (low)							
Description							
Tests the state of the external interrupt pin and causes a branch if it is low. If branched, this instruction will be a 3-cycle instruction.							

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type		1	on code Byte 3	No. of	Number of MPU cycles
RELATIVE	BIL	Rel	2E	Rel	1	2	2 or 3
				! !	1		
				I		·	
				 	! !		
		! !		l	1		
		1		1	1		

						1		·	 \rightarrow	
			!			!				_
Example										_
	1	BIL	INTL2		T LINE					
	INTH3	L DA	#\$45	0U	TPUT DA	ATA =	\$45			
	TNTLO	BRA	NE XT 4	011	TOUT DA		**			
	INTL2	LDA	#\$0	UU	TPUT DA	NIA =	\$ 00			
	NE XT4	STA	PIA	00	TPUT					
I										

Logical Operation	
BIT	

BIT (BIt Test)	
BIT (BIt Test) Format BIT P Operation (ACCA) \(\Lambda(M)\)	H: Not affected. I: Not affected. N: Set if the most significant bit of the result of the AND is 1; otherwise cleared. Z: Set if all the bits of the result of the AND are 0; otherwise cleared. C: Not affected.

Performs the logical AND operation of the contents of ACCA and the contents of M, and modifies the condition codes accordingly. The contents of ACCA and M are held

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type	Instruction code Byte 1 Byte 2 Byte 3 bytes				
IMMEDIATE	віт	#Imm	A5	' Imm	1	2	2
DIRECT	ВІТ	M	B5	М	1	2	3
EXTENDED	BIT	M	C 5	MH	ML	3	4
INDEXED 0 BYTE OFFSET	BIT	, X	F5	!	1	1	2
INDEXED 1 BYTE OFFSET	BIT	Disp,X	E5	D	1	2	4
INDEXED 2 BYTE OFFSET	BIT	Disp,X	D5	L DH	DL	3	5
		1		! !	:		

Example	EVBIT	L DA	VAL1	
	LVDII	BIT	#\$F8	
	*	BEQ	0K	O <= BIT ASSIGN (VAL1) <= 7
	NG	LDA JMP	#227 ERROR	SET ERROR NUMBER

Conditional	Branch
BLO	

BLO (Branch if LOwer)	
Format	Condition Codes
BLO dd	Not affected.
Operation	
PC <- (PC)+0002+Rel if (C)=1	

Following a compare, BLO will branch if the register was lower than the memory location.

Equivalent to the BCS executable instruction.

A	ddressing	Mode and	d Numbe	r of MP	U Cycles	5	
Addressing Mode	Mnemonic	Operand	No. of				Number of MPU cycles
RELATIVE	BLO	Rel	25	Rel		2	2 or 3
				<u>.</u> 1	1		
		, ,		1	1		
		i		· · · · · · · · · · · · · · · · · · ·	1		
		1		!			
		1 1		! !			
Example			L	1			
*	LDA VAL CMP VAL BLO ZIF	2 27 VAL		•	SIGN BIT) ER OR SAME		

Conditional Branch
BLS

	BLS (Branch if Lower or Same)						
Format		Condition Codes					
BLS dd		Not affected.					
Operatio	n						
	C)+0002+Rel if (C V Z)=l .e. if (ACCA) < (M)						
Docarint	· i a n						

Description

Causes a branch if C is 1 or Z is 1.

If the BLS instruction is executed immediately after execution of either of the instructions CMP or SUB, the branch will occur if and only the unsigned binary number represented by the minuend (i.e. ACCA) was less than or equal to the unsigned binary number represented by the subtrahend (i.e. M).

	Addressing	Mode an	d Numbe	r of ME	PU Cycle	s			
Addressing Mode	Mnemonic	Operand type	į	•	on code Byte 3	No. of bytes	1	MP	U
RELATIVE	BLS	Rel	23	Rel		2	2	or	3
·		1		1					
		ı		l L	1				
		1		I	1				
		1			1				
		1		!					
		1		! !					
Example *	LDA VAL CMP VAL2 BLS ZIP2 STA WORK	8 VAL1<= VAL2 IGNORE SIGN BIT							

Conditional	Branch
BMC	

	BMC					
BMC (Branch if interrupt Mask is Clear)						
Format	Condition Codes					
BMC dd	Not affected.					
Operation						
PC <- (PC)+0002+Rel if (I)=0						
Description						
Tests the state of the I bit and causes a branch if I is 0.						
If branched, this instruction will be a 3-cycle instruction.						

	Addressing	Mode an	d Numbe	r of MP	U Cycles	5			
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3	No. of bytes	1	MPU	J
RELATIVE	BMC	Rel	2C	Rel	!	2	2	or	3
		1							
		1		1	-				
		1		·+	1				
		1			<u>'</u>				
		1		·	1				
		1		1					
Example	BIL LDA	MSKOFF I	NTMSK OF NT LINE EAD DATA	LOW?					

Conditional	Branch
BMI	

BMI (Branch if MInus)	
Format	Condition Codes
BMI dd	Not affected.
Operation	
PC <- (PC)+0002+Rel if (N)=1	
Description	

Tests the state of the N bit, and causes a branch if N is 1.

If branched, this instruction will be a 3-cycle instruction.

								
	Addressing	Mode an	d Numbe	r of MP	U Cycle	s		
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3	No.of bytes	1	PU
RELATIVE	BMI	Rel	2B	Rel	1	2	2 o	r 3
		1		i I	1			
		1		1	1			
		1		l	1			
		t t						
		! !		l L				
		1		1				
) 		!				

Example

LDA VAL1 BMI ZIP29 VAL1 < 0

STA WORK VAL1 ---> WORK (PLUS)

Conditional	Branch
BMS	

BMS (Branch if interrupt Mask is Set)						
Format	Condition Codes					
BMS dd	Not affected.					
Operation						
PC <- (PC)+0002+Rel if (I)=1						
Description						

Tests the state of the I bit and causes a branch if I is 1. If branched, this instruction will be a 3-cycle instruction.

Addressing Mode and Number of MPU Cycles										
Addressi Mode	ng		Operand type	1	i	on code Byte 3	No.of bytes	of		J
RELATIVE		BMS	Rel	2D	Rel	ı L	22	2	or	3
			1		1	<u>'</u>		ļ		
			1		! !	1				
			! !		l 	1				
			1		! !	<u>'</u>		ļ		
			ł		, L					
			1		<u>t</u> 1					
Example	MSKOI MSKOI	F1 RTS N1 BIL LDA	MSKOF1 1	INTMSK ON NO INT LINE DATA						

Conditional	Branch
BNE	

BNE (Branch if Not Equal)						
Format	Condition Codes					
BNE dd	Not affected.					
Operation						
PC <- (PC)+0002+Rel if (Z)=0						
Dagariakian						

Tests the state of the Z bit and causes a branch if Z is 0. Following a compare or subtract instruction, BNE will cause a branch if the arguments were different.

Addressing Mode and Number of MPU Cycles								
Addressing Mode	1	Operand	Ins	structi	on code Byte 3	······································	Number of MPU cycles	
RELATIVE	BNE	Rel	26	Rel	ı	2	2 or 3	
		,		! !				
		1		! !	1			
		ı L		l 	1			
		(<u> </u>	, L.	1			
		! ! 		l L				
		1 1		i	+			
				!				
Example	BNE CC CMP RE	SULT	K NOT = C K NOT = F					

Conditional	Branch
BPL	

BPL	(Branch if	PLus)					
Format			Cor	ndition	Codes		
BPL dd			No	ot affect			
			INC	t allect	ea.		
Operation							
PC <- (PC) +000	2+Rel if (N)=0					
Description						rene programme and resource and	
Tests the state	e of the Nil	oit and d	7311COC 3	hrandh i	f N ic O		
If branched	, this inst	ruction	MIII DE	: a 3-cy	ycie ins	tructio	n.
A	ddressing	,		r of MP	U Cycle	s	,
Addressing	Mnemonic	Operand type	i	1	on code		Number of MPU
Mode RELATIVE	DDI	+		1	Byte 3		cycles 2 or 3
RELATIVE	BPL	Rel	2A	Rel		22	2 01 3
		1			1		
		! !		·	f I		
		1	 	1	1	***************************************	
				1	1		
		1		1			
Example	LDA VAI	_1					
*	BPL ZI		>= 0				
	STA WO	RK VAL	.1> W	ORK (MIN	US)		

Unconditional	Branch
BRA	

BRA (BRanch always)							
Format			Cor	ndition	Codes		
BRA dd			1	Not affe	cted.		
Operation	****						
PC <- (PC) +0002+	-Rel						
Description	- National Control						
Causes an unco	onditional b	orangh to	the addre	oga givor	br the	aborro orm	
causes an uncc	marcionar i	orancii w	ule addit	ess giver	гру спе	above exp	ression.
						•	
Ac	ddressing	,	T				Number
Addressing Mode	Mnemonic	¦Operand ¦type		i I	on code	No. of	of MPU
RELATIVE	BRA	· Rel	20	Rel	Byte 3	bytes 2	cycles 3
TURITIVE	BIVA	I NET	20	, ver			3
		1		1			
		l		 			
) 		' !			
		1		l			
		1 1					
Example	LDA EXV	/AL5					
	STA RES	ULT	NOU TO E	.DO3 ALLIA	v.c		
*	BRA EN	JUI BKA	NCH TO EN	NDOT ALWA	175		
CHECK8	EQU *						

Conditional Branch	
BRCLR	

BRCLR (BRanch if bit n	ı is CLeaR)
Format BRCLR n, DR, dd	Condition Codes H: Not affected. I: Not affected. N: Not affected.
Operation PC ←(PC)+0003+Rel if (Mn)=0	<pre>Z: Not affected. C: Set if (Mn)=1; otherwise cleared.</pre>
Description	

Tests the bit n (n = 0 through 7) of M and causes a branch if the contents of Mn are 0.

If branched, each instruction will be a 5-cycle instruction.

								_
	A	ddressing	Mode an	d Numbe	r of MP	U Cycle	s	
Addressi: Mode	ng	Mnemonic	Operand type		i	on code Byte 3	No. of bytes	Number of MPU cycles
RELATIVE		BRCLR	0,M,Rel	01	M	Rel	3	4 or 5
RELATIVE		BRCLR	1,M,Rel	03	M	Rel	3	4 or 5
RELATIVE		BRCLR	2,M,Rel	05	M	Rel	3	4 or 5
RELATIVE		BRCLR	3,M,Rel	07	<u>M</u>	Rel	3	4 or 5
RELATIVE		BRCLR	4,M,Rel	09	M	Rel	3	4 or 5
RELATIVE		BRCLR	5,M,Rel	0B	M	Rel	3	4 or 5
RELATIVE		BRCLR	6,M,Rel	0D	, <u>M</u>	Rel	3	4 or 5
RELATIVE		BRCLR	7,M,Rel	0F	<u> </u>	Rel	3	4 or 5
Example *	L DA AN D ORA S TA BRC BRC	#\$OF WORK CNTRL ** ACTIO		CONTROL (CODE **			

Uncond	itional	Branch
	BRN	

BRN (BRanch Never)	
Format	Condition Codes
BRN dd	Not affected.
Operation	
PC <- (PC) +0002	
Description	

BRN is included here to demonstrate the nature of branches on the 63L05. Each branch is matched with an inverse that varies only in the least significant bit of the cpcode. BRN is the inverse of BRA. This instruction may have some use during program debugging.

Addressing		Mode and Operand			Number		
Mode	Mnemonic	type :	Byte l	Byte 2	Byte 3		of MPU cycles
RELATIVE	BRN	Rel	21	Rel	! !	2	2
		! !		! !	!		
		1					
))		I 			
		1		! !			
Example	STX	4, X					
*	BRN BRN BRN	* *	** DELA	4 γ * *			
	BRN	*					

Conditional B	ranch
BRSET	

BRSET (BRanch if bit n	is SET)
Format	Condition Codes
BRSET n,DR,dd	H: Not affected. I: Not affected. N: Not affected. Z: Not affected.
Operation	C: Set if (Mn)=1; otherwise cleared.
PC < (PC) +0003+Rel if (Mn)=1	
Description	

Tests the bit n (n=0 through 7) of M, and causes a branch if the contents of Mn are 1.

If branched, each instruction will be a 5-cycle instruction.

	Ac	dressin	g Mode an	d Numbe	r of MI	PU Cycle	s		
Addressin Mode	g	Mnemoni	Operand type		i	on code Byte 3	No. of bytes	Numbe of MP cycle	U .
RELATIVE		BRSET	0,M,Rel	00	M	Rel	3	4 01	_ 5
RELATIVE		BRSET	l,M,Rel	02	M	Rel	3	_4 oı	
RELATIVE		BRSET	2,M,Rel	04	, W	Rel	3	4 01	
RELATIVE		BRSET	3,M,Rel	06	ı M	Rel	3	4 01	: 5
RELATIVE		BRSET	4,M,Rel	08	M	¦ Rel	3	4 01	- 5
RELATIVE		BRSET	5,M,Rel	0A	M	Rel	3	4 01	
RELATIVE		BRSET	6,M,Rel	0C	M	Rel	3	4 01	
RELATIVE		BRSET	7,M,Rel	0E	M	Rel	3	4 01	: 5
	ROC1 ROC2	AND # ORA W STA C BRSET O	\$8E ORK NTRL	SET CONT		**			

Bit Control	
BSET	

BSET (Bit SET bin n)	
Format	Condition Codes
BSET n,DR	Not affected.
Operation	
Mn <- 1	

Sets the bit n (n = 0 through 7) of M. All other bits are unaffected.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic type No. of						Number of MPU cycles
DIRECT	BSET	0,M	10	' M	i	2	4
DIRECT	BSET	1,M	12	i M		2	44
DIRECT	BSET	2,M	14	' M	<u> </u>	2	4
DIRECT	BSET	3,M	16	M	1	2	4
DIRECT	BSET	4,M	18	M	1	2	4
DIRECT	BSET	5,M	1A	<u>'</u> M		2	4
DIRECT	BSET	6,M	1C	, M	1	2	44
DIRECT	BSET	7,M	1E	! M		2	4

Example LDA RESULT BPL PLUS (MINUS) **BSET** 2, CNTRL BSET PLUS EQU 3,WORK LDA VAL2

Subrouti	ne Control
В	SR

BSR (Branch to SubRouti	ne)
Format	Condition Codes
BSR dd	Not affected.
Operation PC <- (PC)+0002 Msp <- (PCL), SP <- (SP)-0001 Msp <- (PCH), SP <- (SP)-0001 PC <- (PC)+Rel	

The program counter is incremented by 2. The less significant byte of the contents of the program counter is pushed onto the stack. The stack pointer is then decremented by one. The more significant byte of the contents of the program counter is then pushed onto the stack. Unused bits in the Program Counter high byte are stored as 1's on the stack. The stack pointer is again decremented by one. A branch then occurs to the address specified by the program counter.

	Addressin	g Mode an	d Numbe	r of MF	U Cycle	s	
Addressing Mode	Mnemoni	Operand type		i	on code Byte 3	No. of	Number of MPU cycles
RELATIVE	BSR	Rel	AD	Rel	ı	2	4
		1		!	1		
		!		l +	!		
				1 1	'		,
		1		I 1			
		1 1		 	1		
Example *		3B ACCA ND	= INTERF/	ACE(0011	1011)		
	LDA #\$ BSR FI		= INTERF/	ACE (0001	1110)		
	55K 11	nu					

Bit Control	
CIC	

CLC (Clear Carry)	
Format CLC Operation C <- 0	H: Not affected. I: Not affected. N: Not affected. Z: Not affected. C: Cleared.
Description	

Clears the carry bit ${\tt C}$ in the condition code register.

	Addressing	Mode an	d Numbe	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type	1	i	on code Byte 3	No. of	Number of MPU cycles
IMPLIED	CLC	ı	98	1	1	1	1
		!		! !	<u>'</u>		
		ı 		l L	<u> </u>		
		L		l +	1	·	
		1 1		·			
		' 		! 			
		1		! !	i		
		! ! !		! !	1		

BNE CHK83
STA RESULT
CLC RETURN CODE SET 'OK'
RTS
*

Bit Control	
CTI	

CLI	Condition Codes H: Not affected. I: Cleared. N: Not affected. Z: Not affected.
CLI	I: Cleared. N: Not affected.
Operation I <- 0	C: Not affected.
Description	

Clears the interrupt mask bit in the processor condition code register. This enables the microprocessor to service interrupts. Interrupts that were pending while the I bit was set will now begin to have effect.

	Addressing	Mode an	d Numbe	r of MF	PU Cycle	s	
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3	No. of	Number of MPU cycles
IMPLIED	CLI	, 	9A	1	! !	1	1
		! !		1	1		
		! !		•	1		
		 		1	1		
		1 1 1 1		1			
Example	SEI RSP JSR SYSIN CLI	RESE IZ SYST	RRUPT DIS T STACK EM INITIA RRUPT ENA	POINTER ALIZE			

Arithmetic	Operation
CTI	R

CLR Q CLR A CLR X Operation IX <- 0 or ACCA <- 0 or		CLR (CLeaR)	
CLR A CLR X Operation IX <- 0 or ACCA <- 0	Format		Condition Codes
Operation C: Not affected. IX <- 0 or ACCA <- 0	CLR A		I: Not affected.N: Cleared.
	Operation	or	
M <- 0		or	

The contents of IX, ACCA or ${\tt M}$ are replaced with zeroes.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type			on code Byte 3	No. of	Number of MPU cycles
ACCUMULATOR	CLR A	1	4F			1	1
INDEX REG.	CLR X		5F		1	1	1
DIRECT	CLR	M	3F	М	1	2	4
OFFSET O BYTE	CLR	, X	7F		1	1	3
INDEXED 1 BYTE	CLR	Disp,X	6F	D	1	2	5
		1			1		

* ** INITIALIZE **

CLR PNTR
CLR PNTR+1
CLR 0,X
CLR A

Comparison and Test
CMP

OMP P H: I: N: Operation Z: (ACCA) - (M) C:	Not affected. Not affected. Set if the most significant bit of the result of the subtraction is 1; otherwise cleared. Set if the result of the subtraction is 0; otherwise cleared. Set if the absolute value of memory is greater than the abosolute value of the accumulator; otherwise cleared.

Compares the contents of ACCA and the contents of M and sets the condition codes which may then be used for controlling the conditional branches. Both operands are unaffected.

A	ddressing	Mode an	d Numbe:	r of MP	U Cycles	5	
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3		Number of MPU cycles
IMMEDIATE	CMP	#Imm	Al	Imm	t L	2	2
DIRECT	CMP	M	Bl	M	1	22	3
EXTENDED	CMP	! M	Cl	MH MH	ML	3	4
INDEXED O BYTE	CMP	, X	F1	1	1	11	2
OFFSET I BYTE	CMP	Disp,X	E1	D	1	2	.4
INDEXED 2 BYTE OFFSET	CMP	Disp,X	Dl	DH.	DL	3	5
				1			
Example *	CMP #'		 CA = 'A'				

ACCA = 'B'

CMP

BEQ

BRA

#'B

SECTB

INPUT

Logical Operation	
COM	

COM (COMplement)	
Format	Condition Codes
COM Q COM A COM X	H: Not affected. I: Not affected. N: Set if the most significant bit of
Operation IX <- (IX) =\$FF-(IX) or ACCA <- (ACCA) = \$FF-(ACCA) or M <- (M) = \$FF-(M)	the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared. C: Set

Replaces the contents of ACCA, IX or M with its one's complement.

Addressing Mode and Number of MPU Cycles							
Addressing Mode		Operand type		i	on code Byte 3	No. of bytes	Number of MPU cycles
ACCUMULATOR	COM	Α	43	l		1	1
INDEX REG.	COM	X	53		1	1	1
DIRECT	COM	M	33	M M	1	2	4
INDEXED 0 BYTE OFFSET	COM	, X	73	l	1	1	3
INDEXED 1 BYTE OFFSET	СОМ	Disp,X	63	D		2	5
				1	1		
	* SUBIN EQU INC LDA COM RTS	* X PNTR,X A	MODIFY	DATA (RE	VERSE)		

Comparison	and	Test
CPX		

Compares the contents of IX with those of the memory. The condition code can be collated by means of the next conditional branch instruction. Both operands are unaffected.

Ac	ddressing	Mode an	d Numbe:	r of MP	U Cycles	S	
Addressing Mode	Mnemonic	Operand type			on code Byte 3	No. of bytes	Number of MPU cycles
IMMEDIATE	CPX	#Imm	A3	Imm	1	2	2
DIRECT	CPX	M	В3	M	1	2	3
EXTENDED	CPX	M	C3	MH	ML	3	4
INDEXED 0 BYTE OFFSET	CIPX	, X	F3	1	1	1	2
INDEXED 1 BYTE OFFSET	CPX	Disp,X	E3	D	1	2	4
INDEXED 2 BYTE OFFSET	CPX	Disp,X	D3	DH	DL	3	5
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1	1		
Example LDA LDX CPX BECCEPX BECCEPX	PNTR #\$0D CR #\$0A	ACCA = INTERFACE TO CR OR LF CARRIAGE RETURN LINE FEED					

Arithmetic Operation
DEC

DEC (DECrement)	
Format	Condition Codes
DEC Q DEC A DEC X	H: Not affected.I: Not affected.N: Set if the most significant bit of the result is 1; otherwise cleared.
Operation	7: Set if the result is 0; otherwise cleared.
IX <- (IX)-01 or ACCA <- (ACCA)-01 or M <- (M)-01	C: Not affected.
Description	

Subtracts one from the contents of ACCA, IX or M. N and Z bits are set and reset according to the result of this operation. The C bit is not affected by this operation.

A	Addressing Mode and Number of MPU Cycles						
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3	No. of	Number of MPU cycles
ACCUMULATOR	DEC	A	4A	!	!	1	1
INDEX REG.	DEC	X	5A	·		1	1
DIRECT	DEC	M	3A	M	1	2	4
INDEXED 0 BYTE OFFSET	DEC	, X	7A	ı		1	3
INDEXED 1 BYTE OFFSET	DEC	Disp,X	6A	D	!	2	5
		1		1			
Example * LO	OP23 DEC BMI LDX STX INC BRA	** MOVE * A NEXT 0, X \$100, X X L00P23	* * *				

Logical Operation	1
EOR	

Format Condition Codes H: Not affected. I: Not affected. N: Set if the most significant bit of the result is 1: otherwise gleared.	EOR (Exclusive OR)	
Operation Z: Set if the result is 0; otherwise cleared. ACCA <- (ACCA) (M) C: Not affected.	Format EOR P Operation	 H: Not affected. I: Not affected. N: Set if the most significant bit of the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared.

Performs the logical EXCLUSIVE OR between the contents of ACCA and those of M, and places the result in ACCA.

A(ddressing	Mode and	d Numbe	er of MF	O Cycles	3	
Addressing Mode		Operand type		i	on code Byte 3		Number of MPU cycles
IMMEDIATE	EOR	#Imm	A8	Imm	!	2	2
DIRECT	EOR	M	в8	' M	1	2	3
EXTENDED	EOR	M	C8	MH	MIL	3	4
INDEXED 0 BYTE OFFSET	EOR	, X	F8	!	1	1	2
INDEXED 1 BYTE OFFSET	EOR	Disp,X	E8	D	1	2	4
INDEXED 2 BYTE OFFSET	EOR	Disp,X	D8	DH	DL	3	5
		1		1			

* ** ARRANGE CONTROL CODE **

LDA CNTRL XXXX XXXX

EOR #\$99 1001 1001

STA CNTRL

BRA ACTO1

Arithmetic Operation INC

INC (INCrement)	
Format INC Q INC A INC X	H: Not affected. I: Not affected.
Operation IX <- (IX) +01 or ACCA <- (ACCA) +01 or M <- (M) +01	N: Set if the most significant bit of the result is 1; otherwise cleared.Z: Set if the result is 0; otherwise cleared.C: Not affected.

Description

Adds one to the contents of ACCA, IX or M. N and Z bits are set or reset according to the result of this operation. The C bit is not affected by this operation.

I	Addressing	Mode and	d Numbe	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type		1	on code Byte 3	No. of bytes	Number of MPU cycles
ACCUMULATOR	INC	A	4C	1	1	1	11
INDEX REG.	INC	X	5C	i 1	1	1	1
DIRECT	INC	M	3C	M M	1	2	4
INDEXED 0 BYTE OFFSET	INC	, X	7C	1	l (1	3
INDEXED 1 BYTE OFFSET	INC	Disp,X	6C	D	1	2	5
INDEXED 2 BYTE OFFSET		1		1 · · · · · · · · · · · · · · · · · · ·			
Example	LOOP3 INC CMP BHI LDX STX INC	A #100 EXIT O,X \$300,X	* CHECK MOVE *	COUNTER	R (100 TIM	MES)	

Conditional	Branch
JMP	

JMP (JuMP)	
Format	Condition Codes
JMP P	Not affected.
Operation	
PC <- EA	
Description	

A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for EXTended, DIRect or INDexed addressing.

A	ddressing	Mode an	d Numbe	r of MP	U Cycles	3	
Addressing Mode	Mnemonic	Operand type		1	on code Byte 3	No. of	Number of MPU cycles
DIRECT	JMP	М	ВС	M		2	2
EXTENDED	JMP	M	CC	MH	ML	3	3
INDEXED 0 BYTE OFFSET	JMP	, X	FC	! !		1	1
INDEXED 1 BYTE OFFSET	JMP	Disp,X	EC	D		2	3
INDEXED 2 BYTE OFFSET	JMP	Disp,X	DC	DH	DL	3	4
		1		1			
		!		!	<u> </u>		

Example	LDA STA LDA STA JMP	VAL1 EXVAL5 VAL2 EXVAL6 END90	DO TO	END-ROUT	INE	

Subroutine Control JSR

Description Condition Codes	JSR (Jump to SubRout	rine)
Operation PC <- (PC) +n Note) Msp <- (PCL), SP <- (SP)-0001 Msp <- (PCH), SP <- (SP)-0001	Format	Condition Codes
PC <- (PC) +n Note) Msp <- (PCL), SP <- (SP) -0001 Msp <- (PCH), SP <- (SP) -0001	JSR P	Not affected.
L	PC <- (PC) +n Note) Msp <- (PCL), SP <- (SP) -0001 Msp <- (PCH), SP <- (SP) -0001	

Description

The program counter is incremented by n $^{\rm Note)}$ depending on the addressing mode, and is then pushed onto the 2-byte stack. And the stack point is updated. A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for EXTended, DIRect or INDexed addressing.

Note) n is equal to 1, 2 or 3, depending on the number of bytes in the instruction code. Refer to the addressing code and the number of MPU cycles shown below.

	ddressing	Operand			on code	5	Number
Addressing Mode	Mnemonic	type		i	Byte 3	No.of bytes	of MPU cycles
DIRECT	JSR	M	BD	M	1	2	4
EXTENDED	JSR	M	CD	MH	ML	3	5
INDEXED 0 BYTE OFFSET	JSR	, X	FD	1	1	1	3
INDEXED 1 BYTE OFFSET	JSR	Disp,X	ED	l D	1	2	4
INDEXED 2 BYTE OFFSET	JSR	Disp,X	DD	DH	DL	3	5
		!		1 <u>1</u>	1		
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		! ! !			
Example *	T EQU	** MAII	N ROUTINE	**			
3141	JS R	INTRTN	INITIALI	ZE			

INTRTN	INITIALIZE
KBRTN	INPUT FROM KEY-BOARD
ANARTN	ANALYSE
PRCRTN	PROCESS
ENDRTN	END

JSR JSR JSR JMP

Load & Store	
LDA	

LDA (LoaD A	ccumulator)
Format	Condition Codes
LDA P	H: Not affected. I: Not affected. N: Set if the most significant bit of
Operation ACCA <- (M)	the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared. C: Not affected.
Description	

Loads the contents of memory into the accumulator.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type	1		on code Byte 3	No. of	Number of MPU cycles
IMMEDIATE	LDA	#Imm	A6	Imm	1	2	2
DIRECT	LDA	M	В6	M	1	2	3
EXTENDED	LDA	! M	C6	. <u>M</u> H	MI	3	44
INDEXED 0 BYTE OFFSET	LDA	, X	F6	l	l I	1	2
INDEXED 1 BYTE OFFSET	LDA	Disp,X	E6	D	1	2	4
INDEXED 2 BYTE OFFSET	LDA	Disp,X	D6	DH	DL	3	5
		1		1	1		
		1		1			

Example LDA VAL1 STA WORK 0,X RESULT LDA STA LDA #\$FF

Load & Store	
LDX	


LDX (LoaD indeX	register) Condition Codes
LOX P	H: Not affected. I: Not affected. N: Set if the most significant bit of
Operation IX <- (M)	IX is 1; otherwise cleared. Z: Set if all the bits of IX of the result are 0; otherwise cleared. C: Not affected.

Loads the contents of memory into IX. The condition code is set according to data.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type			on code Byte 3		Number of MPU cycles
IMMEDIATE	LDX	# Imm	Æ	' Imm		2	2
DIRECT	LDX	M	BE	М		2	3
EXTENDED	LDX	M	Œ	MH	ML	3	4
INDEXED 0 BYTE OFFSET	LDX	, X	FE			1	2
INDEXED 1 BYTE OFFSET	LDX	Disp,X	EE	D	1	2	4
INDEXED 2 BYTE OFFSET	LDX	Disp,X	DE	DH	DL	3	5
		1					

Example LDX VAL1 STX WORK 0,X RESULT LDX STXLDX #\$FF


Shift & Rotation LSL



Shifts the contents of ACCA, IX or M one place to the left. The bit 0 is loaded with a zero. The carry bit C is loaded with the most significant bit of ACCA, IX or M.

A	ddressing	Mode and	d Numbe	r of MF	OU Cycle	s	
Addressing Mode	Mnemonic	Operand type	f	i	on code Byte 3		Number of MPU cycles
ACCUMULATOR	LSL	A	48	1		1	1
INDEX REG.	ISL	X	58	1		1	1
DIRECT	LSL	M	38	M	1	2	4
INDEXED 0 BYTE OFFSET	LSL	, X	78	!	1	1	3
INDEXED 1 BYTE OFFSET	LSL	Disp,X	68	D	1	2	5
Example	LSL WOR	K	ULTIPLY	X 8 **	1	0.0000000000000000000000000000000000000	

Shift & Rotation LSR



Description

Shifts the contents of ACCA, IX or M one place to the right. The bit 7 is loaded with a zero. The carry bit C is loaded with the least significant bit of ACCA, IX or M.

	ddressing	Operand				S	Number
Addressing Mode		type		,	on code Byte 3	No. of bytes	of MPU cycles
ACCUMULATOR	LSR	A	44	i i		1	1
INDEX REG.	LSR	X	54	i I		11	1
DIRECT	LSR	M	34	M		2	4
INDEXED 0 BYTE OFFSET	LSR	, X	74	!		1	3
INDEXED 1 BYTE OFFSET	LSR	Disp,X	64	D		2	5
		1		! !			
Example	LSR WORK LSR WORK LSR WORK LSR WORK	(VIDE / 1	6 **			

Arithmetic Operation

NEG

NEG (NEGate)	
Format NEG Q NEG A NEG X	Condition Codes H: Not affected. I: Not affected. N: Set if the most significant bit of
Operation IX <- (IX)=00-(IX)	the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared. V: Set if there would be a borrow; otherwise cleared. Set if the contents of ACCA, IX or M are other than 0.
Description	

Replaces the contents of ACCA, IX or M with its two's complement. Note that $\$80 \ (-128)$ is left unchanged.

	Addressing	Mode an	d Numbe	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type		I	on code Byte 3	No. of bytes	Number of MPU cycles
ACCUMULATOR	NEG	A	40	l		1	1
INDEX REG.	NEG	X	50			1	1
DIRECT	NEG	M	30	M		2	4
INDEXED 0 BYTE OFFSET	NEG	, X	70	l 		1	3
INDEXED 1 BYTE OFFSET	NEG	Disp,X	60	D		2	5
		1		t L			
		1 1		! !	 		
	* CMP BCC NEG BRA	BCC BERROR * BRANCH ERROR NEG A OFFSET					

Unconditional	Branch
NOP	

NOP	(No OPerati	.on)					
Format			Cor	ndition	Codes		
NOP							
			NOT	affected	l•		
Operation			\dashv				
Operation							
							!
Description							ĺ
This is a si	ngle-byte i	nstruction	n which c	auses on	ly the pr	ogram cou	inter to
be increment	ed. No oth	er registe	ers are c	hanged.			
A	ddressing	Mode an	d Numbe	r of MF	U Cycle	s	
Addressing	Mnemonic	Operand	In	ștructi	on code	No. of	Number of MPU
Mode	MITEMOTIC	type '	Byte 1	Byte 2	Byte 3		cycles
IMPLIED	NOP	1	9D	1		1	1
	-	i +		! !	1		
		1	-	1	-		
		! !			1		
		1		† 	1		
		1		1	!		
		1		!	:		
Example	NOP	** DELA	v **	I			
	NOP	W DELA					
	NOP NOP						
	NOP NOP						
	AUI						
							1


Logical Operation ORA

ORA (inclusiv	e OR)
Format ORA	Condition Codes H: Not affected.
UNA	I: Not affected.N: Set if the most significant bit of
Operation ACCA <- (ACCA) v(M)	the result is 1; otherwise cleared. 2: Set if all the bits of the result are 0; otherwise cleared.

Performs logical OR between the contents of ACCA and those of M, and places the result in ${\it ACCA}$.

A	ddressing	Mode and	d Numbe:	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type			on code Byte 3	No.of bytes	Number of MPU cycles
IMMEDIATE	ORA	# Imm	AA	Imm		2	2
DIRECT	ORA	M	BA	M		2	3
EXTENDED	ORA	M	CA	MH	ML	3	4
INDEXED 0 BYTE OFFSET	ORA	, X	FA	I		1	2
INDEXED 1 BYTE OFFSET	ORA	Disp,X	EA	D	I I	2	4
INDEXED 2 BYTE OFFSET	ORA	Disp,X	DA	DH	DL	3	5
		1		! !	1		
Example	B CS	SKIP					
	ADCN EQU LDA ORA STA SKIP EQU	#\$14 CNTRL CNTRL		ADDITION 01 0100	CONTROL	BIT **	


Shift & Rotation ROL




Description

Shifts the contents of ACCA, IX or M one place to the left. The bit 0 is loaded with the carry bit C, while the carry bit C is loaded with the most significant bit of ACCA, IX or M.

A	ddressing	Mode an	d Numbe	r of MF	U Cycle	s	
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3		Number of MPU cycles
ACCUMULATOR	ROL	A	49	1	1	1	1
INDEX REG.	ROL	X	59	1 .	1	1	1
DIRECT	ROL	M	39	M]	2	4
INDEXED 0 BYTE OFFSET	ROL	, X	79	I	1	1	3
INDEXED 1 BYTE OFFSET	ROL	Disp,X	69	D	1	2	5
		1		l	1		
Example *	CLC PEAT EQU ROL BCS NOP NOP NOP BRA	** REPEAT * CNTRL ACTION		& REPEA	S CNTRL **		





Shifts the contents of ACCA, IX or M one place to the right. The bit 7 is loaded with the carry bit C, while the bit 0 is loaded with the carry bit C.

Addressing	Mode an	d Numbe:	r of MP	U Cycle	S	
Mnemonic	Operand type		ı	1		Number of MPU cycles
ROR	, A	46		1	1	1
ROR	X	56			1	1
ROR	M	36	M	1	2	4
ROR	, X	76	1	!	1	3
ROR	Disp,X	66	D		2	5
	1		1	1		
CLC	** REPEA * CNTRL ACTN1	ACTION	& REPEAT			
	Mnemonic ROR ROR ROR ROR CLC EPT1 EQU ROR BCS NOP NOP NOP	Mnemonic Operand type ROR A ROR X ROR M ROR ,X ROR Disp,X ** REPEA CLC EPT1 EQU * ROR CNTRL BCS ACTN1 NOP NOP NOP	Mnemonic type Byte 1 ROR A 46 ROR X 56 ROR M 36 ROR NX 76 ROR Disp,X 66 ** REPEAT ACTION CLC EPT1 EQU * ROR CNTRL BCS ACTN1 ACTION NOP NOP NOP NOP ** DELA	Mnemonic type Byte 1 Byte 2 ROR A 46 ROR X 56 ROR M 36 M ROR ,X 76 ROR Disp,X 66 D ** REPEAT ACTION FOLLOWING CLC EPT1 EQU * ROR CNTRL BCS ACTN1 ACTION & REPEAT NOP NOP NOP ** DELAY **	Mnemonic type Byte 1 Byte 2 Byte 3 ROR A 46 ROR X 56 ROR M 36 M ROR ,X 76 ROR Disp,X 66 D ** REPEAT ACTION FOLLOWING CNTRL CLC EPT1 EQU * ROR CNTRL BCS ACTN1 ACTION & REPEAT OR ESCAR NOP NOP NOP ** DELAY **	Mnemonic type

Stack	Pointer	Operation	-
	RSP		

	RSP (Reset	Stack Poi	nter)						
Format			Coi	ndition	Codes				
PSP			Not	Not affected.					
Operation									
SP <- \$7F									
Description									
Resets the	stack point	er to the	top (\$7F) of the	stack				
	ı		-01- (4 / 2	, 01 410	scack.				
A	ddressing	Mode an	d Numbe	r of MP	II Cycle				
Addressing		Operand	T	ştructio			Number		
Mode	Mnemonic	type		Byte 2	i		of MPU cycles		
IMPLIED	RSP	1	9C	1 (1	1		
		1		<u> </u>					
		1		! ! :					
		1		: 1					
		1		: ! 					
	i	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1					
Example SE			NTERRUPT						
RS JS	R SYSI		ESET STA(YSTEM IN]	CK POINTE	R				
CL	.1		NTERRUPT						

Interrupt	Control
RTI	-

RTI (Return from Interrupt)					
Format	Condition Codes				
RII	Set or cleared according to the first byte pulled from the stack.				
Operation SP <- (SP) +0001, CC <- (SP) SP <- (SP) +0001, ACCA <- (SP) SP <- (SP) +0001, IX <- (SP) SP <- (SP) +0001, PCH <- (SP) SP <- (SP) +0001, PCL <- (SP)					

The Condition Codes, Accumulator, Index Register and the Program Counter are restored according to the state previously saved on the stack. Note that the interrupt mask bit (I bit) will be reset if and only if the corresponding bit stored on the stack is zero.

						-	
	Addressing	Mode an	d Numbe:	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type	i .	i	on code Byte 3	No. of	Number of MPU cycles
IMPLIED	RTI	1	80	1		1	7
		1			!		
		1		1	<u>' </u>		
				l			
		<u> </u>			1		
		1		· 			
		1		! !	' 		
		1		1			
		1		f •	r		
Example	JSR KEYSCN STA INKEY JSR EXSWIN STA INSW RTI	STORE INPUT STORE	PUT KEY CODE EXTERNAL SW CONDIT TO INTER	ΓΙΟΝ			

Subroutine Control
RIS

RTS (Return from Subro	utine)
Format	Condition Codes
RIS	Not affected.
Operation	
SP <- (SP)+0001, PCH <- (SP) SP <- (SP)+0001, PCL <- (SP)	

The stack pointer is incremented by one. The contents of the byte of memory, pointed to by the stack pointer, are loaded into the high byte of the program counter. The stack pointer is again incremented by one. The byte pointed to by the stack pointer is loaded into the low byte of the program counter.

	Addressing	Ororand		***	On code	S	Number
Addressing Mode	Mnemonic	type		i	Byte 3		of MPU cycles
IMPLIED	RTS		81	1	1	1	4
		•		!			
		!					
		1		+	1		
		1		:	!		
		1		1	1		
		1		1			
Example *	STA WOR LDA EXV STA RES CLC RTS	AL5 ULT	URN CODE	SET : 0	К		

Arithmetic (Opeartion
SBC	

SBC P H: Not affected. I: Not affected. N: Set if the most significant bit of the result is 1; otherwise cleared. Coperation ACCA <- (ACCA)-(M)-(C) C: Set if the absolute value of the contents of memory plus the carry bit C is greater than the absolute value of the contents of ACCA;	SBC (SuBtract with Carry)							
otherwise cleared.	SBC P Operation	 H: Not affected. I: Not affected. N: Set if the most significant bit of the result is 1; otherwise cleared. Z: Set if the result is 0; otherwise cleared. C: Set if the absolute value of the contents of memory plus the carry bit C is greater than the absolute 						

Subtracts the contents of the memory and the carry bit C from the contents of ACCA, and places the result in ${\tt ACCA}$.

Addressing Mode and Number of MPU Cycles							
Addressing Mode	Mnemonic	Operand type			on code Byte 3	No. of bytes	Number of MPU cycles
IMMEDIATE	SBC	# Imm	A2	Imm	1	2	2
DIRECT	SBC	M	В2	M	,	2	3
EXTENDED	SBC	M	C2	MM	ML	3	4
INDEXED 0 BYTE OFFSET	SBC	, X	F2		l I	1	2
INDEXED 1 BYTE OFFSET	SBC	Disp,X	E2	D	ı	2	4
INDEXED 2 BYTE OFFSET	SBC	Disp,X	D2	DH	DL	3	5
		1		1			
		1 + +		! !	1		
Example *	(VAL1, VAL1+1)-(EXVAL5, EXVAL5+1) = (EXVAL5, EXVAL5+1)						
	LDA SUB STA LDA SBC STA		AL5+1 * AL5+1 * A * AL5 *				

Bit Control	
SEC	

	SEC (SEt Ca	rry)				V - 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		
Format				Condition Codes				
SEC			I: N N: N	I: Not affected. N: Not affected.				
Operation				et.	ctea.			
C bit <- 1								
Description			1					
Description								
Sets the carry	y bit C in	the condit	ion code	registe	r.			
A	ddressing	Mode an	d Numbe	r of MF	OU Cycle	s		
Addressing	Mnemonic	Operand type			on code	No. of	Number of MPU	
Mode		•		Byte 2	Byte 3		cycles	
IMPLIED	SEC	1	99	<u> </u>	,	1	1	
		,		1	1			
		l			I I			
		! !		<u> </u>	1			
		!		! !	1			
		! :		I I	!			
Example	O CHAON	·		'	<u></u>			
BE ST	A RESULT							
S E R T		RETURN	CODE SE	I : NG				
*								

Bit Control
SEI

SEI (SEt Interrupt	mask)
Format SEI	H: Not affected. I: Set. N: Not affected.
Operation I bit <- 1	Z: Not affected. C: Not affected.
Description	

Sets the interrupt mask bit in the processor condition code register. The microprocessor is inhibited from servicing interrupts, and will continue with execution of the instructions of the program until the interrupt mask bit is cleared.

	Addressing	Mode an	d Numbe	r of MP	U Cycle:	S	
Addressing Mode	Mnemonic	Operand type			on code Byte 3	No. of	Number of MPU cycles
IMPLJED	SEI		9B	!		1	1
		t T		! !	<u> </u>		
		1		1	<u>'</u>		
		! !			1		
		1		! !			
				l	!		
		1		!	!		
Example SEI INTERRUPT DISABLE RSP RESET STACK POINTER JSR SYSINZ SYSTEM INITIALIZE CL1 INTERRUPT ENABLE							

Load & Store	
STA	

STA (STore Accumulator)	
Format	Condition Codes
STA P	H: Not affected. I: Not affected. N: Set if the most significant bit of
Operation	ACCA is 1; otherwise cleared. Z: Set if the contents of ACCA are 0; otherwise cleared.
M <- (ACCA)	C: Not affected.
Description	

Stores the contents of ACCA in memory. The contents of ACCA remain the same.

Addressing Mode and Number of MPU Cycles							
Addressing Mnemonic type No. of					4		
DIRECT	STA	М	В7	M		2	4
EXTENDED	STA	М	C7	MH	ML	3	5
INDEXED 0 BYTE OFFSET	STA	, X	F7	1		1	3
INDEXED 1 BYTE OFFSET	STA	Disp,X	E7	D	1	2	5
INDEXED 2 BYTE OFFSET	STA	Disp,X	D7	DH	DL	3	6
		1		1 1			
		1		1 1 1			
Example	LDA VA	\L]					

Example	LDA VALI STA WORK LDA RESULT STA 0,X	•
	LDA #\$FF STA EXVAL5,X	

Load &	Store
ST	X

STX (STore index register	r)
Format STX (STore index register Format Operation M <- (IX)	Condition Codes H: Not affected. I: Not affected. N: Set if the most significant bit of IX is 1; otherwise cleared. Z: Set if the contents of IX are 0; otherwise cleared. C: Not affected.

Stores the contents of IX in memory. The contents of IX remain the same.

Addressing Mode and Number of MPU Cycles								
Addressing Mode	Mnemonic	Operand type	ł	i	on code Byte 3		Number of MPU cycles	
DIRECT	STX	M	BF	M	1	2	_4	
EXTENDED	STX	M	CF	MH	ML	3	5	
INDEXED 0 BYTE OFFSET	STX	' .X	FF	1	1	1	3	
INDEXED 1 BYTE OFFSET	STX	Disp,X	EF	. D	l I	2	5	
INDEXED 2 BYTE OFFSET	STX	Disp,X	DF	DH	DL	3	6	
		1		1	1			
		1		1	1			

Example	LDX	VAL1
	STX	WORK
	LDX	RESULT
	STX	0,X
	LDX	#\$FF
	STX	EXVAL5,X

Arithmetic Operation

SUB

SUB (SUBtract)	
Format	Condition Codes
SUB P	H: Not affected. I: Not affected. N: Set if the most significant bit of
Operation	the result is 1; otherwise cleared. Z: Set if the contents of the result are 0; otherwise cleared.
ACCA <- (ACCA) - (M)	C: Set if the absolute value of the contents of memory is greater than the absolute value of the contents of ACCA; otherwise cleared.
Description	

Subtracts the contents of memory from those of ACCA and places the result in ACCA.

Addressing Mode and Number of MPU Cycles								
Addressing Mode	Mnemonic	Oper and type	1		on code Byte 3	No.of bytes	Number of MPU cycles	
IMMEDIATE	SUB	# Imm	A0	Imm	1	2	2	
DIRECT	SUB	М	В0	м•	1	2	3	
EXTENDED	SUB	M	C 0	MH	ML	3	4	
INDEXED 0 BYTE OFFSET	SUB	, X	F0		I I	1	2	
INDEXED 1 BYTE OFFSET	SUB	Disp,X	E0	D	1	2	4	
INDEXED 2 BYTE OFFSET	SUB	Disp,X	·D0	DΉ	DL	3	5	
					1			
					1			

Example (VAL1)-(WORK)=(RESULT) LDA VAL1 SUB WORK STA RESULT

Interrupt Control SWI

SWI (SoftWare Interrupt) Condition Codes Format SWI H: Not affected. I: Set. N: Not affected. Z: Not affected. Operation PC <- (PC)+0001 C: Not affected. Msp < - (PCL), SP < - (SP) -0001Msp <- (PCH), SP <- (SP) -0001Msp <- (IX), SP <- (SP)-0001 Msp <- (ACCA), SP <- (SP)-0001 Msp < - (CC), SP < - (SP) -0001I bit <- 1 PC <- (SWI interrupt vector address)

Description

All the registers other than the stack pointer (SP) are pushed onto the stack. The interrupt mask bit is then set. Performs vectoring to the address indicated by the contents of the SWI interrupt vector address Note)

Note) \$7FC and \$7FD for HD6805S

	Addressing	Mode an	d Numbe	r of MP	U Cycle:	s	
Addressing Mode	Mnemonic	Operand type	1	i	on code Byte 3		Number of MPU cycles
IMPLIED	SWI	!	83	i	i	1	9
		ı		1	1		
		1		1	1		
		! !		I .			
		1		1			
		1		1			
		! !		1			
Example	LDA #\$FF STA TIMER+ LDA #\$3F STA TIMER LDA #3 SWI	* * TIME	MER COUNT R CODE SE TOR SERVI	ΞΤ			

Transfer	
TAX	

TAX (T	ransfer Acc	umulator (to indeX	register	•)		
Format			Cor	ndition	Codes		
TAX			No	t affect	ed.		
Operation							
IX <- (ACCA)							
Description							
Transfers th	e contents (of ACCA to	∖TV ™h	e conten	ts of MCC	A are un	rh anner de
	c concents (or recent co	7 17. 111	e conten	us of Acc	A are un	rianged.
A	ddressing	,	T			S	Number
Addressing Mode	Mnemonic	Operand type	ļ	i	on code Byte 3		of MPU
IMPLIED	TAX	I 	97	byte 2	byce 3		cycles 1
	11111	1	J	 	:	1	•
				1			
		.	ļ	l +	1		
		! !		! !			
		I I		I			
		1		!			
Example .	TAX	C۸	VE ACCUMI	II ATOD			
	LDA #4	*					
(ADD RESU STA RESU	JLT *	ADD (RES				
•	ГХА	RE'	VIVE ACCU	JMULATOR			

Comparison & Test
TST

Description

Sets N and Z bits of the condition code register according to the contents of ACCA, IX or M.

A	ddressing	Mode and	d Numbe:	r of MP	U Cycle	s	
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3	No. of bytes	Number of MPU cycles
ACCUMULATOR	TST	A	4D	'		1	1
INDEX REG.	TST	X	5D	1		1	1
DIRECT	TST	М	3D	M	1	2	4
INDEXED 0 BYTE OFFSET	TST	, X	7D	1	ı	1	3
INDEXED 1 BYTE OFFSET	TST	Disp,X	6D	D	1	2	5
				1			
Example *	BEQ IN)RK	 NTRL=\$00 ORK=(1 XX)	(XXXX)			

Transfer	
TXA	

TXA	(Transfer i	lndeX regi	ster to i	Accumula	tor)		
Format			Cor	ndition	Codes		
TXA			Not	affecte	d.		
Operation							
ACCA <- (IX)							
Description			<u>. </u>				
Transfers the	contents of	IX to AC	CA. The	content	s of IX a	re unchar	nged.
							•
				X			
Ad	ldressing					S	Number
Addressing Mode	Mnemonic	Operand type		i	on code Byte 3		of MPU cycles
IMPLIED	TXA		9F	! !	1	1	1
				! !	1		
		! 		L	1		
		<u> </u>			! !		
					1		
		<u></u>		1 1	1	······································	
Port 1		 		1			
	TAX		AVE ACCU	MULATOR			
	LDA #4 ADD RESI	* * JLT	r* ADD (R	ESULT+4)			
!	STA RESI TXA	JLT *			R		

4. Pin Assignment and Dimensional Outline

	NC B1		NC	C3	C2	C1		COM3	NC	COM2	COM1	SEG1	NC	SEG2	SEG3	NC	SEG4	SEG5	NC	SEG6	SEG7	NC	SEG8			
_	64	62	61	09	29	58	57	56	55	54	53	52	51	20	49	48	47	95	45	77	43	42	41			
0.16																								40	SEG9	_
B2 65																										\dashv
B3 66																								39 38	SEG10	-
B4 67																								37	SEG11 SEG12	\dashv
B5 68																								36	<u> </u>	н6
B6 69 B7 70																								35		110
NC 71																									SEG14/C	H5
A0 72																								_	NC	
A1 73																								32	SEG15/C	НΔ
NC 74																								31		\dashv
A2 75																									NC	-
A3 76																									SEG16 /C	н3
A4 77																									NC	
A5 78																								27	SEG17/C	Н2
A6 79																								26		\dashv
A7 80																								25		
133																										
	777	٣	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24			
	<u> </u>	\vdash		Н	_													_	$\overline{}$			E 2				
	NC XTAL	NC	NC	EXTAL	SSA	RES	INI	SB	NC	VCC	XIN	NC	NC	XOUT	NUM	TIMER	VRH	VRL	CC1	CC2	NC	I	VCH			

Figure 4-1 Pin Assignment (Top View)




Figure 4-2 Dimensional Outline (Unit : mm)

5. Electrical Characteristics

■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	v_{CC}	-0.3~+5.5	v
Input Voltage	$v_{\mathtt{in}}$	$-0.3 \sim V_{CC} + 0.3$	V
Output Voltage	$v_{ m out}$	-0.3~V _{CC} +0.3	V
Operating Temparature	Topr	-20~+75	°C
Storage Temparature	T _{stg}	-55~+125	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded.

Normal operation should be under recommended operating conditions.

If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS ($V_{CC=3.0~0.8V}$, $V_{SS}=0V$, $T_{a=-20v+75°C}$, typ means typical value at $V_{CC}=3.0V$ unless otherwise noted.)

● DC CHARACTERISTICS

Ite	m		Symbol	Test Condition	min	typ	max	Unit
——————————————————————————————————————	XTAL, X			Connect C _L =0.5 F	v _{CC} -0.3		v _{CC}	V
Input "High" Level Voltage	RES, IN	T, SB			0.5V _{CC} +0.9	_	v _{CC}	V
Level Voltage	TIMER		v _{IH}		0.8V _{CC}	_	v _{CC}	V
	NUM (Normal	Mode)	•		V _{CC} -0.2	_	v _{CC}	V
	XTAL, X	IN		Connect C _L =0.5 F to V _{CH}	v_{ss}	-	V _{CC} -1.8	V
Input "Low"	RES, IN	T, SB	$\mathtt{v}_\mathtt{IL}$		v_{SS}	-	0.2V _{CC}	V
Level Voltage	TIMER		117		v_{SS}	_	0.2V _{CC}	V
	NUM (Test M	lode)			V _{SS}	_	0.2	V
Self Check Input Voltage	1	lf Check de)	V _{IM}		0.5V _{CC} -0.2	_	0.5V _{CC} +0.2	v
Input Pull- Up Current	RES (IN Op	T:Mask	-I _{R1}	V _{CC} =3.0V, Vin=0V	3	15	30	μA
Input Leackage Current	TIMER,	SB	IIN	Vin = OV V _{CC}	_	-	1.0	μA
		During System Operation		f =400kHz No load.	_	100	200	μA
	Crystal Oscil-	At Halt	I _{CC1}	Tested after	_	40	60	μA
	lation	At Stand-By		setting up the internal status by self check.	_	1	5	μΑ
Current Dissipation		At A/D Operation		by self check.	_	160	400	μА
		During System Operation		R =100kHz No load.	-	120	200	μA
	RC Oscil-	At Halt	I _{CC2}	Tested after	_	30*	60*	μA
	lation	At Stand-By		setting up the internal status by self check.	_	1	5	μA
		At A/D Operation		by bell eneck.	_	180	420	μΑ
Output "Low" Level Voltage	E		v_{OL}	$I_{ m OL}$ =30 A	-	_	0.3	V

^{*} In the case that OSC1 is stopped by Halt. These values can be changed without notice, because they are provisional.

● AC CHARACTERISTICS

It em		Symbol	Test Condition	min	typ	max	unit
Operating Clock Freque	ency	fcf		100	400	500	kHz
Cycle Time		f _{cyc}		8	10	40	μs
Oscillation Frequency (Resistor Option)		foscr	R =100kΩ ±1%	300	400	500	kHz
External Clock Duty		Duty		45	50	55	%
Oscillation Start Time (Crystal Option)	!	toscf	$C_C = 10 pF \pm 20\%$, RS = $1 k\Omega$ max	-	-	150	ms
Oscillation Start Time (Resistor Option)	:	toscr	R=100kΩ±1%, Connect C _L =0.5μF to V _{CH}	-	-	2	ms
Oscillation Start Time	(32kHz)	tosc1	CC=10pF±20%. RS=20kΩ max	-	-	1	s
Internal Capacitance of Oscillator	EXTAL	CO		-	10	-	pF
or oscillator	XOUT	1		_	10	-	pF
Delay Time of Oscillat Delay Ti		t _{PLY}	Selected by mask option	0	-	500	ms
Reset Delay Time		tPLH	External Capacitance =2.2µF	200	-	-	ms
RES Pulse Width		tRWL		t _{cyc} + 1	-		μs
INT Pulse Width		tPWL	When OSCl is not stopped by Halt	tcyc+ 1	-	-	μs
			When OSCl is stopped by Halt.	32	-	-	μs
TIMER Pulse Width		tTWL	In the case of counter	t _{cyc} + 1	-	-	μs

● PORT CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
Output "High" Level Voltage	Port A,B,C	v _{oh}	CMOS Output, I _{OH} =-100µA	V _{CC} -0.3	-		V
output high bever voitage	Port A,B,C	YOH	Key Load CMOS Output IOH=-10µA	v _{CC} -0.3	-	_	v
Output "Low" Level Voltage	Port A,B,C	v _{ol.}	Ι _{ΟL} =100μΑ	_	•	0.3	V
Input "High" Level Voltage	Port A,B,C	v_{IH}		o.8v _{CC}	-	VCC	v
Input "Low" Level Voltage	Port A,B,C	v_{IL}		V _{SS}	-	0.2V _{CC}	V
Input Leackage Current	Port A,B,C	IIN	v _{in} =0v ~ v _{CC}	-	-	1.0	μA
Input Pull-Up Current	Port A,B,C	-I _{R2}	V _{CC} =3.0V, V _{in} =0V	4	20	40	μA

ullet LCD DRIVER OUTPUT CHARACTERISTICS(VCC=3.0V,VSS=0V,Ta=-20 \upphi +75°C, unless otherwise noted.)

Item		Symbo1	Test Condition	min	typ	max	Unit
		V _{OH1}	V = 1.00V, V = 2.00V	2.8			V
Output "High" Level Voltage	Segment	VOH2	j	1.8			v
		v _{OH3}	I _{OH} = -1 μA	0.8	_	_	v
		V _{OL1}		_	-	2.2	v
Output "Low" Level Voltage	Segment	v _{OL2}	V = 1.00V, V = 2.00S	_	ı	1.2	v
		V _{OL3}	I _{OL} = 1 μA	-	1	0.2	v
		v _{OH1}		2.8	-	-	v
Output "High" Level Voltage	Common	v _{OH2}	V = 1.00V, V = 2.00V	1.8		_	v
		v _{OH3}	I _{OH} = -5 μA	0.8	_	_	v
		V _{OL1}		_	-	2.2	v
Output "Low" Level Voltage	Common	V _{OL2}	V = 1.00V, V = 2.00V	_	-	1.2	v
		V _{OL3}	I _{OH} = 5 μA	_	_	0.2	v
Dividing Resistor		R _{LCD}	Tested between V and V	45	90	180	k
Output "High" Level Voltage	Segment	v _{OH}	In the case of Output Port, I _{OH} =-30 _µ A	v _{CC} -0.3	-	-	v
Output "Low" Level Voltage	Segment	v _{OL}	In the case of Output Port, IOL=30 UA	-	_	0.3	v




Figure 5-1 Output Level of SEG and COM




Figure 5-2 Power Supply Circuit for LCD Display

\bullet A/D CONVERTER CHARACTERISTICS *(VCC=3.0V,VSS=0V,Ta=-20°C \sim +75°C,C=300pF, unless otherwise noted.)


Item		Symbo1	Test Condition	min	typ	max	Unit
Conversion Accuracy	Resolution				-	8	bit
	Absolute Accuracy		V _{RL} =0.2V < V _{in} <v<sub>RH=2.0V</v<sub>	-2	-	+2	LSB
	"High" Side	V _{RH}			_	VCC	v
Reference Voltage	"Low" Side	V _{RI.}		VSS	-	-	v
	v _{RH} - v _{RL}	VREF		2.0	_	-	v
	Input Range	VIN		V _{RL}		v _{rh}	v
	Input Dynamic Range	$v_{\rm DYN}$		0.2	_	+2 VCC - - VRH VCC-1.0 160 4 +4	v
Ladder Resistor (VR)	H- V _{RL})	$R_{\rm HL}$		40	80	160	$\mathbf{k}\Omega$
Conversion Time		tcnv		2	-	4	ms
Programmable	Judge Error		V _{RL} =0.2V <v<sub>in < V_{RH}=2.0V</v<sub>	-4	-	+4	LSB
Voltage Comparison	Judge Time	t _{CMP}		-	-	60	μs

* These value can be changed without notice, because they are provisional.

۷	SS 0	.2V V _{CC} -	1.0V	VCC
ا				
	Dead Zone	Converter Dynamic Range	Dead Zone	

Analog Input Voltage
(When the input voltage is in the dead zone, the result of the conversion is not guaranteed.)

Figure 5-3 Dynamic Range of the Comparator



(Ladder resistor indicates the compared voltage.) $\,$

Figure 5-4 Example of 3 bit Resolution

6. Application

6.1 Test Mode

(1) HD63L05 Test Mode

The HD63L05 can take two operation modes based on the state of the NUM terminal. When the NUM terminal is pulled up to Vcc, the MCU operates in the normal mode. However, when the NUM terminal is grounded to the GND, the HD63L05 goes into the test mode. This mode can be used for testing the MCU.

(2) Bus Line

When the HD63L05 is operating in the test mode, the connection with the external circuit is performed through I/O ports.

The port A becomes the o2 synchronous input data bus. In the test mode, the internal data bus which enters the CPU inside the MPU is disconnected, and all the data and instructions are sent to the CPU through the port A.

The port B can be used for data bus. It is possible to refer to inside ROM or RAM through the peripheral data bus. The port C becomes the control input for A/D converter.

NOTE

The address bus, R/W signal, and LIR signal are not available in the test mode.




Figure 6-1 Test Mode Block Diagram of the HD63L05

6.2 How to confirm Operation Frequency

When the E terminal of the HD63L05 is pulled up to Vcc through the resistor,o2 clock output from the OSC1 is available as output of the E terminal. The clock output from the OSC2 is available as outputs of the COM1,COM2,or COM3.

6.3 LCD Expansion

SEGO~SEG17,V1,and V2 terminals can be used for output terminals by mask-option. Connecting external LCD driver HD61602 to the Hd63L05, LCD driving capability of the system will be greately improved. An example of the LCD expansion is shown in Fig.6-2.

SEGO~SEG7 are used for data bus to provide display data and address data (2-Byte length) to the LCD driver. A write clock for the LCD driver can be automatically obtained if the LCD1 register is used as a buffer register for the output data. When the data is written into the LCD1, the write clock for the external LCD driver is obtained on the one of the SEGMENT output terminals through the pin-location block in the MCU (same as the display data).

The LCD driver HD61602 has 4 software-controlled driving methods (Static drive, 1/2 Bias 1/2 Duty, 1/3 Bias 1/3 Duty, and 1/3 Bias 1/4 Duty) with 51 segment output terminals. Therefore, the LCD driving capability can be expanded up to 204 (51 x 4 = 204) segments with one external LCD driver HD61602 in case of 1/3 Bias 1/4 Duty Driving.




Figure 6-2 Example of LCD Expansion System

6.4 Method of the DAA (Decimal Adjust Accumulator)

(1) Function

This subroutine is a simulation of the DAA instruction performed by the HD63L05. This is used immediately after the addition of two bytes (ADD and ADC) which consist of two-digit BCD(Binary Coded DEcimal) respectively. This subroutine converts the result of the BCD addition into two-digit BCD again and produces it to the accumulator.

(2) Linkage

The digit to be converted is input to the accumulator and operation jumps to the routine.

(Example)

LDA ARG1

ADD ARG2

JSR DAA---Jumps to the DAA subroutine

STA ARG3

Two-digit BCDs are stored in the ARG1 and ARG2 respectively and the operation jumps to the DAA after addition. The result of the addition is converted into BCD and is stored in the ARG3.

(3) Result

The binary coded decimal digit is output to the accumulator.

(4) Register to be influenced

- (i) IX may be guaranteed the contents before jumping to the routine.
- (ii) Of the CC(Condition Code Register), the C bit is set when the result of the BCD addition or decimal conversion is rounded up. The previous contents in each bit of H,N and Z cannot be guaranteed.
- (5) Program specification Program specification is shown in Table 6-1.

Table 6-1 Program Specification

Number of words(B)	Work area(B)		Execution	time(usec)	Reentrant	
31) *	410		Not	Possible
31	'	.	410		possible**	
Intermediate inter	rupt					
Possible					***************************************	

^{*:} It is necessary to provide this work area within the stored RAM(\$020 \$07F).

^{**:} Depending on the situation, it may be necessary to mask the interrupt during the execution of this subroutine.




Figure 6-3 DAA Subroutine Flow Chart

Table 6-2 DAA Subroutine Program List

ADDRESS	0P	CODE				COMMENT
0044 0045			ATEMP XTEMP	RMB RMB	1	Work area
0099	В7	44*	DAA	STA	ATEMP*	Saves the input value
009В	BF	45*		STX	XTEMP*	
009D	5F			CLR	X	Vacates the IX to store the
009E	25	04		BCS	DAAH6	converted value.
00A0	A1	99		CMP	#\$99	Branches if the value is equal
00A2	23	02		BLS	DAALOW	to or less than \$99.
00A4	ΑE	60	DAAH6	LDX	#\$60	The higher 4 bits are also con-
						verted if not so.
00A6	29	06	DAALOW	BHS	DAAL6	
00A8	A4	0F		AND	#\$0F	
00AA	A1	09		CMP	#\$09	It is not necessary to convert
00AC	23	04		BLS	DAADNE	if the lower 4 bits are less than
00AE	9F		DAAL6	TXA		\$09.Therefore, branching is performed.
00AF	AB	06		ADD	#\$06	The converted value of the lower
00B1	97			TAX		4 bits.
00B2	9F		DAADNE	TXA		Stores the converted value in A,
00B3	BB	44*		ADD	ATEMP*	adds it to the original(ATEMP)
00B5	BE	45*		LDX	XTEMP*	and prduces an output.
00В7	81			RTS		

^{*} It is necessary to provide ATEMP and XTEMP within the stored RAM (Address \$020~\$07F) in the work area.

6.5 Cautions on the Program of the Write Only Register and Control Register

It is not possible to change the contents of the Write Only Register (for example, the DDR Data Direction Register of the I/O port) of the HD63L05 by applying the Read/Modify/Write instructions.

- (1) The Write Only Register(for example the DDR of the I/O port) cannot read, the Read/Modify/Write instructions are executed in the the following sequence.
 - (i) Reading the contents of the specified address
 - (ii) Changing the read-out data
 - (iii) Returning the changed data to the original address

It is clear that the Read/Modify/Write instructions cannot be applied to the Write Only Register such as DDR.

- (2) For the same reason, do not set the DDR of the I/O port by using the BSET and BCLR instructions of the HD63L05.
- (3) It is needed to pay attention to the System Control Register, the Timer Control Register, and the A/D Control Register when BSET, BCLR, or Read/Modify/Write instructions are applied to them. If own interrupt request occured onto the interrupt request bit (bit7) of the Control Register between read cycle and write cycle of these instructions, the bit7 might be cleared in the write cycle and not acknowledged by CPU.
- (4) Store instructions such as STA or STX are used to correctly write in the Write Only Register or to avoid missing an interrupt of the Control Register.

7. Evaluation Chip

The HD63L05E is a CMOS evaluation chip for the HD63L05. Connecting an external EPROM (HN462732) to the chip, it can be operated as a single chip microcomputer HD63L05. This chip is a 100 pins flat package. (See Figure 7-1)

7.1 Block Diagram

Input signals and output signals of the HD63L05E are described below. Basically, same terminal name means same function as the HD63L05.

• Vcc, Vss

Power is supplied to the LSI by using these terminals. Vcc has a voltage of 3.0V+0.8V and Vss is grounded.

• INT

This terminal is used to enboke an external interruption to the LSI.

• XTAL, EXTAL

These terminals are control input terminals to the built-in clock circuit. A crystal (400kHz typ.) is connected to these terminals.

TIMER

This terminal in an external input terminal to count down the internal timer circuit.

RES

Used to reset the LSI.

STANDBY

An external input terminal used to stop the LSI and hold data.

●A/D Input Terminals (CH1∿CH8)

Input terminals for analog voltages needed for A/D conversion. These may also be used as level check input under program control.

OVRH. VRI.

Reference voltages for A/D conversion are applied to these two terminals.

●CC1,CC2

An offset compensating capacitor (300pF typ.) is connected between ${\tt CC1}$ and ${\tt CC2}$.

		_	Τ-		_	T	T		Г		<u> </u>							Г	Г	_	Г	г	Г	Т	Г	ı	Г					i					
		NC	F2	NC	듄	년 2	NC	NC	E7	E6	E5	E4	E3	E2	NC	E1	EO	70	90	D5	NC	70	D3	D2	D1	NC	D0	c3	C2	C1	00						
		80	79	78	77	76	75	74	73	72	7 1	7 0	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	l					
F3	81																															50	Π	CON	13		
В0	82																															49	L	COI	12		_
В1	83																															48	L	CON	11		⅃
В2	84													47	Ι	SEC	G1]																		
В3	85														46		SEC	G 2]																	
В4	86																															45	П	SEC	33		٦
В5	87																															44	Г	SEC	34		٦
В6	88																															4.3		SEC	35		٦
В7	89																															42		SEC	36		٦
AO	90			HD63L05E (FP-100) TOP VIEW												41	П	SEC	3 7		٦																
A1	91															40	Г	SE	38		٦																
A2	92																															39	Г	SEC	39		٦
A3	93																															38	Г	SE	G10		٦.
A4	94																															37	T	SEC	311/0	CH8	٦
A5	95																															36	T	SE	G12/0	CH7	٦
A6	96																															35	T	SEC	G13/0	сн6	٦.
A7	97																															34	1	SEC	G14/0	:Н5	7
CE/WR	98																															33	t	SEC	315/C	H4	٦.
HALT	99																															32	t	V2			7
ADCLK	100																															31	T	SE	G16/0	СНЗ	ヿ
	•	1	2	3	4	5	6	7	8	a	10	1 1	12	13	14	15	16	17	18	19	20	21	22	22	24	25	26	27	28	29	30		•	_			_
		÷	ا ُ	۲	╀	ť	۲	ŕ	۲	ŕ	۳	Ë	-	-	H	-	H	Ë	۳	Ë	۳	-	+	-	F	1	+	+	F	F	۳						
		NC	XTAL	NC	EXTAL	NC	NC	VSS	RES	INT	NC	SB	M/n	NC	NIX	NC	XOUT	TIMER	ACC	MSET	VREFL	VREFH	CC 1	CC2	LIR	VCH	CH1	V1	NC	SEC17/CH2	NC	No	C :1	No (Conne	ecti	on
		_					<u> </u>						L,		L	L			L				L			L	L		L								

Figure 7-1 Pin Assignment of the HD63L05E

• XIN, XOUT

A crystal(32.768kHz) is connected to these terminals, if necessary.

VCH

Output terminal from internal voltage regulator. A capacitor (0.5uF) is connected between VCH and Vcc.

● MSET

This terminal is not used for user application. Connect it to Vcc.

ADCLK

1/4 frequency of OSC1 (100kHz typ. synchonized with ϕ 2) is available from this terminal. NMOS open-drain output.

●U/M

The HD63L05E can take two operation modes based on the state of this terminal. When the terminal is connected to Vcc, the LSI operates as a single chip microcomputer with external EPROM. However, when the terminal is grounded, the HD63L05E operates in external extension mode.

●Input/Output Terminals (A0∿A7,B0∿B7,C0∿C3)
These 20 terminals consist of two 8-bit ports and one 4-bit port.
Each terminals may be used as an input or output under program control of the data direction register. These are NMOS open-drain output.

■ DO ~D7

These terminals are input terminals for instruction or data from external data bus. For example, output from an external EPROM are applied to these terminals.

● E0~E7

These terminals are NMOS open-drain outputs. When the U/M is logical "1", the address bus (A0 $^{\circ}$ A7) from the HD63L05E is available. When the U/M is logical "0", the port E can be used for address bus or data bus. When ϕ 2 is "Low" the port E becomes address bus. When ϕ 2 is "High" the port E becomes the peripheral data bus.

●F0^F3

These terminals are NMOS open-drain outputs. When the U/M is logical "1", the address bus (A8 \sim A11) is available. When the U/M is logical "0", the port F can be used for address bus while ϕ 2 is "Low".

● CE /WR

This terminal is a NMOS open-drain output. When the U/M is "High", chip enable signal (means address bus is in from \$080 to \$FFF) is available. When the U/M is "Low", Read/Write clock is available.

•LIR

NMOS open-drain output. Fetch signal is available from this terminal.

• HALT

NMOS open drain output. When standby signal is acknowledged, the output from this terminal becomes "Low" to control external clock source.

- ullet V1,V2 These are terminals for LCD driver. V1 and V2 are connected to Vcc via capacitors(0.1 μ F each).
- ●Liquid Crystal Driver Terminals (COM1~COM3,SEG1~SEG17) COM1~COM3 are for driving common electrodes,while SEG1~SEG17 are for driving segments. SEG11~SEG17 can be used as analog inputs for A/D converter by the preset data in the EPROM.




Figure 7-2 HD63L05E Block Diagram




Figure 7-3 HD63L05E Timing Chart

- 7.2 How to make a single chip microcomputer HD63L05 with the HD63L05 and EPROM
 - 1) Power 3V is supplied to Vcc and Vss is grounded. VCH is connected to Vcc via $0.5\mu F$.(approximately 1V is obtained.) V1 is connected to Vcc via 0.1 μF and 1V is available while V2 is connected to vcc via $0.1\mu F$ and 2V is available. (See Figure 7-4)
 - 2) Clock The XTAL can be used for internal oscillator or input terminal from external clock source. In case of external clock, the "High" level of the clock signal should be Vcc and the "Low" level should be VCH. (See Figure 7-5)
 - 3) Control Signals The U/M terminal and $\overline{\text{MSET}}$ are connected to Vcc.
 - 4) Interfacing to the user system (See Figure 7-6)
 - I/O port (A0~A7,B0~B7,C0~C3) Each terminals has NMOS open-drain output. Therefore, "High" level of the output is obtained by connecting a resistor to Vcc. In case of input port, pull up the terminal to Vcc via resistor,if necessary.
 - ◆Control terminals (RES, INT, S.B., TIMER)
 Only RESET is connected to Vcc via internal pull-up PMOS in the LSI.
 To avoid the floating input to INT, S.B, or TIMER, connect pull-up resistors between these terminals and Vcc, if necessary.
 - ●Others SEG1~SEG17 are fixed as 1/3 bias 1/3 duty drive and the combination of the LCD register bit and SEG output are also fixed. This chip cannot support the modification of the pin location block in the HD63L05 and output port option. (See Table 7-1)
 - A/D inputs are supported from CH1 to CH8

The selection of SEG13 SEG17(for LCD driver or analog input CH2~CH8) can be specified by the external EPROM data. (See Table 7-2)

- 5) Interfacing to EPROM (See Figure 7-7)
 - Data and instruction input (DO~D7)

 The output terminals from the EPROM are connected to these terminals.

 To reduce the "High" level of the data as small as Vcc of the LSI, connect pull-down resistors to ground.
 - Address Outputs(E0~E7,F0~F3)
 The address bus (A0~A11) is available from these terminals for EPROM.
 Connect them to Vcc of the EPROM with pull-up resistors.
 - Chip Select (CE/WR)
 Connect it to Vcc of the EPROM with pull-up resistor. When ROM address is selected (from \$080 to \$FFF), "Low" level is available.
- 6) Others (HALT, LIR, ADCLK)
 Normally, these terminals are not used. Open them.





Figure 7-4 Connections for Power Supplying






Figure 7-5 Connections for the Oscillators




Figure 7-6 Configuration of NMOS open-drain Output




Figure 7-7 Interfacing between HD63L05E and EPROM

Table 7-1 Connections of the Pin location Block

LCD register	Timing	SEGMENT Terminal
LCD1-0	COM2	SEG2
1	сомз	SEG2
2	COM1	SEG3
3	COM1	SEG2
4	COM1	SEG1
5	COM2	SEG1
6	COM3	SEG1
7	Not	used
LCD2-0	COM2	SEG4
1	COM3	SEG5
2	COM2	SEG5
3	COM1	SEG4
4	COM2	SEG3
5	COM3	SEG3
6	COM3	SEG4
7	!	used
LCD3-0	COM2	SEG6
1	COM2	SEG7
2	COM2	SEG7
3	COM1	SEG7 SEG6
4	COM1	SEG5
5	COM3	SEG5 SEG6
6	COM3	SEG7
LCD4-0	COM2	SEG7
1	COM2	SEG9 SEG9
2	1	
3	COM1	SEG10
4	COM1	SEG9
	COM1	SEG8
5	COM2	SEG8
LCD5-0	COM3	SEG8 SEG11
1	COM2	SEG11 SEG12
2	COM2	SEG12 SEG12
3	COM2	SEG12 SEG11
4	COM1	SEG10
5	l .	
6	COM3 COM3	SEG10 SEG11
LCD6-0	COM3	SEG13
1	COM2	SEG14
2	COM2	SEG14 SEG14
3	COM1	SEG14 SEG13
4	COM1	SEG13 SEG12
5		SEG12 SEG13
	COM3 COM3	
LCD7-0		SEG14 SEG16
	COM2	SEG16
1 2	COM3 COM1	SEG16 SEG17
3	COM1	SEG17 SEG16
4		
	COM1	SEG15
5	COM2	SEG15
6	COM3	SEG15
LCD8-0	COM2	SEG17
1	COM3	SEG17
2	COM2	Not used
3	COM1	Not used

Table 7-2 Master-slice data in EPROM

Bit Address	Data	7	6	5	4	3	2	1	0
	0	*	CH2	СН3	CH4	СН5	СН6	CH7	СН8
\$FFO	1	*	SEG17	SEG16	SEG15	SEG14	SEG13	SEG12	SEG11
\$FF1	0	*	OSC1 XTAL	*	OSC2 Not used	OSC1	Delay 1/16	7 Time 1 1/2	(sec) 1
	1	*	OSC1 CR	*	OSC2 Used	0	1/16	1/2	1

* : This bit is not used Note that only one bit of OSC1 Delay Time select bits can be set logical "1".

7.3 Setting the master-slice data

The HD63L05E has two additional registers to be able to specify the master-slice data for SEG11 ${\sim}$ SEG17(CH2 ${\sim}$ CH8)and internal oscillator mask options.

During the RES terminal is "Low",address bus(A0~A11:from Port E, Port F) become alternately \$FF0 and \$FF1. Therefore, the output data from the external EPROM(Address are \$FF1 and \$FF1) can be written into these registers via Port D. 3cycles are needed for writing the master-slice data into the registers.

7.4 Electrical Characteristics

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	v _{CC}	-0.3~+5.5	v
Input Voltage	$\mathtt{v}_{\mathtt{in}}$	$-0.3 \sim V_{CC} + 0.3$	v
Output Voltage	v_{out}	$-0.3 \sim V_{CC} + 0.3$	v
Operating Temparature	Topr	-20~+75	°C
Storage Temparature	T _{stg}	-55~+125	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded.

Normal operation should be under recommended operating conditions.

If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS (Vcc=3.0+0.8v,Vss=0V,Ta=-20 +75°C,typ means typical value at Vcc=3.0V unless otherwise noted.)

• DC CHARACTERISTICS

	Item		Symbo1	Test Condition	min t	ур∕	max V	nit
Input "High"	XTAL,X	IN		Connect C_L =0.5uF to VCH	Vcc-0.3		Vcc	V
Level Voltage	RES, IN	T,SB	V _{IH}	,	0.5Vcc+0.9		Vcc	V
	TIMER		111		0.8Vcc		Vcc	V
	U/M							
	(User	Mode)			Vcc-0.2		Vcc	V
	XTAL,X	IN		Connect C _L =0.5uF TO VCH	Vss		Vcc-1.8	V
Input "Low"	RES, IN	T,SB			Vss		0.2Vcc	V
Level Voltage	TIMER		VIL		Vss		0.2Vcc	V
	U/M		TL					
	(Monit	or Mode)			Vss		0.2	V
Input Pull- Up Current	RES U/M		-I _{R1}	Vcc=3V,Vin=0V	3	15	30	uA
Input Leackage Current		SB	IIN	Vin=0V Vcc			1.0	uA
Current	Crystal	During System Operation		f=400kHz,No load. Tested after setting up the		100	200	uA
Dissipation	(400kHz)	At Halt	I _{CC}	internal status.		40	60	uA
		At Standby				1	5	uA
		At A/D Operation				160	400	uA

• AC CHRACTERISTICS

Item	en garanten erre erre erre erre erre erre erre	Symbo1	Test Condition	min	typ	max	Unit
Operating Clock Freque	ency	fcf		100	400	500	kHz
Cycle Time		tcyc		8	10	40	us
External Clock Duty	Duty		45	50	55	78	
Oscillation Start Time	2	toscf-	$C_{c} = 10 \text{pF} + 20\%, \text{RS} = 1 \text{k}$	1		150	ms
Oscillation Start Time	2) (: =1Un+/U/ RS=/Uk	-		1	S
Internal Capacitance	EXTAL	osc1-	G		10		pF
of the Oscillator	XOUT	- c _o			10]	pF
Delay Time of Oscillat	tion						
(Program)		t _{PLY}		0		500	ms
Reset Delay Time		t _{PLH}		200		1	ms
RES Pulse Width		t RWL		tcyc+1			us
INT Pulse Width		t IWL		tcyc+1			us
TIMER Pulse Width	t _{TWL}		tcyc+1			us	

• PORT CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
Output "Low" Level Voltage	Port A,B,C	v _{ol}	I _{OL} =100 uA			0.3	v
Input "High" Level Voltage	Port A,B,C	VIH		0.8Vcc		Vcc	V
Input "Low" Level Voltage	Port A,B,C	V _{IL}		Vss		0.2Vcc	v
Input Leackage Current	Port A,B,C	IIIN	Vin=0 Vcc			1	uA
Output "Low" Level Voltage	ADCLK,CE,LIR HALT,Port E,F	v _{OL}	I _{OL} =200 uA			0.3	v
Input "High" Level Voltage	Port D	v _{IH}		0.8Vcc		Vcc	v
Input "Low" Level Voltage	Port D	V _{TI}		Vss		0.2Vcc	V

●LCD DRIVER OUTPUT CHARACTERISTICS(V_{CC}=3.0V,V_{SS}=0V,Ta=-20 +75°C, unless otherwise noted.)

Item		Symbo1	Test Condition	min	typ	max	Unit
Output "High" Level Voltage	Segment	V _{OH1}	V = 1.00V, V = 2.00V	1.8	-	-	v
		v _{OH3}	I _{OH} = -1 _μ A	0.8	-	_	v
		v _{OL1}		_	-	2.2	v
Output "Low" Level Voltage	Segment	v_{OL2}	V = 1.00V, V = 2.00S	_	-	1.2	v
		V _{OL3}	I _{OL} = 1 μΛ	_	-	0.2	v
		v _{OH1}		2.8		_	v
Output "High" Level Voltage	Common	v_{OH2}	V = 1.00V, V = 2.00V	1.8		_	v
		v _{OH3}	I _{OH} = -5 μΛ	0.8	_		v
		v _{OL1}		_	_	2.2	v
Output "Low" Level Voltage	Common	v_{OL2}	V = 1.00V, V = 2.00V	_	-	1.2	v
		v _{OL3}	I _{OH} = 5 μA	_		0.2	v
Dividing Resistor		R _{LCD}	Tested between V and V	45	90	180	k
Output "High" Level Voltage	Segment	v _{OH}	In the case of Output Port, I _{OH} =-30 _µ A	v _{CC} -0.3	_	_	v
Output "Low" Level Voltage	Segment	v _{OL}	In the case of Output Port, I _{OL} =30 _µ A	-	-	0.3	v




Figure 7-8 Output Level of SEG and COM




Figure 7-9 Power Supply Circuit for LCD Display

◆ A/D CONVERTER CHARACTERISTICS *(V_{CC}=3.0V,V_{SS}=0V,Ta=-20°C +75°C,C=300pF, unless otherwise noted.)


Item	· · · · · · · · · · · · · · · · · · ·	Symbol	Test Condition	min	typ	max	Unit
Conversion Accuracy	Resolution			<u> </u>		8	bit
	Absolute Accuracy		V _{RL} =0.2V < V _{in} <v<sub>RH=2.0V</v<sub>	-2	_	+2	LSB
	"High" Side	v_{RH}				v _{CC}	v
Reference Voltage	"Low" Side	V _{RI} .		V _{SS} _		_	v
	v _{RH} - v _{RL}	VREF		2.0			v
	Input Range	VIN		V _{RI} _		v_{RH}	v
	Input Dynamic Range	$v_{\rm DYN}$		0.2		V _{CC} -1.0	v
Ladder Resistor (VRH	- V _{RL})	R _{HL}		40	80	160	kΩ
Conversion Time		tCNV		2	-	4	ms
Programmable	Judge Error		v _{RL} =0.2v <v<sub>in < v_{RH}=2.0v</v<sub>	-4		+4	LSB
Voltage Comparison	Judge Time	t _{CMP}		-	-	60	μs

^{*} These value can be changed without notice, because they are provisional.

v _{ss} o	.2V V _{CC}	-1.0V	vcc
Dead	Converter	Dead	
Zone	Dynamic Range	Zone	

Analog Input Voltage
(When the input voltage is in the dead zone, the result of the conversion is not guaranteed.)

Figure 7-10 Dynamic Range of the Comparator



(Ladder resistor indicates the compared voltage.)

Figure 7-11 Example of 3 bit Resolution

8. ROM Code Order Method

User's programs are mask programmed into ROM by the company and are shipped as LSI. The users are requested to hand in three EPROMs in which the same contents are written, order specifications, mask option list, and list of the ROM contents.

Relationship between the address of the mask ROM and that of the EPROM is shown in Table 8-1. Write \$FF for the unused address data of the EPROM.

Table 8-1 Relationship between the Address of Mask ROM and that of EPROM

Type name	Address of Mask ROM	Address of EPROM	Remarks
HD63LO5	\$080 ? \$F2F	\$080 ; \$F2F	User programs are written in'this area.
	\$F30	\$F30	This area is used for the Self Check program by the company.
	\$FF4	\$FF4 \$FFF	Vectors are written into this area.

EPROM is a HN462732 or equivalent product.

Ordering Specifications

(1) Basic Iten	n (Please			pace or m	ark applicable	item with sy	mbol 🛭)						
LSI Family					Out Line	☐ DP-28 ☐ FP-54	☐ DP-40 ☐ ☐ FP-80	DP-42					
Application					Remarks								
Customer ROM Code ID.													
ROM Code Media			er tape	EPRO	М								
(2) Environm	ental Che	eck Li	st										
LSI Ambient Temperature range		ı		°C	Target Level of Reliability		fit 🗌 100	00 fit					
Temperature	range	ge °C-		°C	or memasiney	□()						
LSI Ambient	nominal	al		%	Acceptable Quality Level	☐ 1. 0 %	76 ☐ 0 . 0	65%					
Humidity	range		%-	%	Quality Level	□ 0. 4%	7 □()					
Power-ON D	uration		hour	/day typ.	Remarks								
Maximum A Voltage to				V									
(3) Electrical	Characte	eristic	:s										
Purchasing	Specific	ations			Hitachi's Stande	rd Specifica	tions						
				Refe	Refer to Data Sheet								
Please fill in th	ne space	enclos	ed with [
	-		•		of Order								
				İ	omer								
ROM Code	Varificat	ion											
LSI Type No.	Verificat	.1011		Dep	Dept								
Shipping Date of to Customers	f ROM C	ode		Acc	epted by								
Approved Date Code from Cus													

Mask Option List

Select one from each item and check f Z .

Date of Order
DeptAccepted by
ROM Code ID.
LSI Type No

(1) Mask Option

Item	Option			Check		Remarks
Selection of	Crystal			oscx		
Oscillatorl	Resisto	r		OSCR		
Selection of		.768 kHz		Yes		
Oscillator	Crystal			No	1/3 of	cycle clock is provided
Delay time	No Dela	y time		No.		
of OSC1	1/256 s	econds		Yes		
01 0301	1/16 seconds			Yes		
	1/2 s	econds		Yes		
Configuration	Segment Static			Yes		
of SEG1∿SEG17		1/3 Bias 1/3 Duty		Yes		
	Output	Port		Yes		

(2) I/O Option

	I /0		Ma	sk	Option			Remarks	Pin	1/0	Ma	sk	Opt	tion	Remarks
PIN	170	A	В	С	D	Е	F	Remarks	FIII	170	G	Н	J	K	Remarks
A0	1/0					*	*		SEG1	0	*			*	
A1	1/0					*	*		SEG2	0	*			*	
A2	1/0					*	*		SEG3	0	*			*	
A3	1/0					*	*		SEG4	0	*			*	1
A4	1/0					*	*		SEG5	0	*			*	
A5	1/0					*	*		SEG6	0	*			*	
A6	1/0					*	*		SEG7	0	*			*	
A7	1/0					*	*		SEG8	0	*			*	
ВО	1/0					*	*		SEG9	0	*			*	
B1	1/0					*	*		SEG10	0	*			*	
B2	1/0					*	*		SEG11	0	*			*	
В3	1/0					*	*		SEG12	0	*			*	
B4	1/0					*	*		SEG13/CH6	1/0				*	
В5	1/0					*	*		SEG14/CH5	1/0				*	
В6	1/0					*	*		SEG15/CH4	1/0				*	
В7	1/0					*	*		SEG16/CH3	I/O				*	
CO	1/0					*	*		SEG17/CH2	1/0				*	
C1	I/O					*	*		V1/CH7	1/0		*			
C2	1/0					*	*		V2/CH8	1/0		*			
С3	1/0					*	*								
INT	I	*	*	*	*										

Note

- A : CMOS Output without Input pull-up PMOS
- B : CMOS Output with Input pull-up PMOS C : CMOS Output for Key scanning
- D : NMOS Open-drain Output
- E : Input without pull-up PMOS
- F : Input with pull-up PMOS
- G : A/D Input
- H : Segment Output J : Port Output (SEG1∿SEG17, V1, and V2)
- K : Terminals for LCD Display

(3) LCD Pin Location

		T	Timing SEGMENT OUTPUT TERMINAL DMCOM COM SEG																		
		COM	COM	СОМ	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
Bit		1	2	3	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LCD1	-0							<u> </u>													
1001	1					-														<u> </u>	
	2																				
	3											-			_						
						<u> </u>	-	-				-		-							
	4			-																	
	5			_		ļ	<u> </u>														├
	6																				
	7																				
LCD2	0					1															
	1																				
	2																				
	3																				
	4					Ι	-				_			-					-	-	
	5			 	\vdash	├─	-			-				 			-		-	-	
	اج		<u> </u>	<u> </u>	ļ		L	<u> </u>	ļ	<u> </u>		ļ.—			<u> </u>	<u> </u>					
	6	ļ		 	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>			<u> </u>					<u> </u>			<u> </u>
	7			<u> </u>	L	<u> </u>	<u> </u>	<u> </u>		L										<u> </u>	L_
LCD3	0				<u> </u>	L	L	L			L	L		L							
	1				L					L	L					L			L		<u></u>
	2																				
	3																				
	4																				
	5																				
	6																				
LCD4				-	 	-			-	<u> </u>	<u> </u>			-							
LCD4			-		├							-								}	├
	1		<u> </u>	-										-		ļ					
	2									ļ		_	<u></u>	ļ							
	3						L														
	4				L																
	5]					1	ļ			ŀ							
	6																				
LCD5	0																				
	1																				
	2																				
	3	_		_			 				 	 	 		\vdash	_			 	†	 -
	4		 			├			 	 		 							 	 	
	5					├	├				├								├		┼
	宁	<u> </u>		<u> </u>	<u> </u>	├ ──	ļ	-			ļ						<u> </u>		<u> </u>	├	
	6	<u> </u>	-	ļ	<u> </u>	├			ļ		├ ─		L	ļ					├		
LCD6				ļ	<u> </u>	!	L					-			_		L			-	<u> </u>
	1	L	L_		ļ	—		L	<u> </u>	ļ	L	L	L				L		<u> </u>	!	
	2				<u> </u>	L_	<u> </u>	<u> </u>					L			L	L		<u> </u>	ļ	<u> </u>
	3							1		l		L			L	L			<u> </u>	L	<u> </u>
	4			T									1	1		L	<u> </u>	<u> </u>	<u>L</u>	L	L_
	5					Π														\mathbb{L}^{-}	
	6		l	T	<u> </u>	T	I^{-}	1		1	T			1							
LCD7	0	1	 	+	+	 	\vdash	t^-	 	t	 	T -	 	t			t^-	T		T	
עטטו		}	 	+	+	├	├	₩		+	+	\vdash	 	 	+	 	_	 	\vdash	 	
	1		├		├	₩	├	├		├ ─	├	 	+	\vdash	+	 	+-		+-	1	t
	2	L	L	!	_	 	 	├	├	₩	 	+	-	+-		├	+		+-	 	+-
	3 4 5	Ļ	L	<u> </u>		L	ļ	ļ		↓	<u> </u>		 	 	├ ─	₩	₩	├	├ ─	 	+
	4						L	<u> </u>		<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>	 	↓ —	<u> </u>		+	+-
	5									<u> </u>	L_		<u> </u>	ļ	<u> </u>	<u> </u>	↓	ļ	↓	1	↓
	6								L	L			<u></u>	L		<u> </u>		L		1	
LCD8	0			\	T																
	1	†	\vdash	†	t	T	†	†			T	1	T			Ī		H			
	2	_	 	+	+-	+	t	t^-	+	†	t^{-}	†	 	†	T	<u> </u>	T -	T			
	3	 	\vdash	+	+	+-	\vdash	 	+-	 	 	1	t^-	†	t^{-}	1	 	 	1	†	
ø₩RI	뜬	 -		-	+	+-	+	\vdash	+	+	+	+-	+-	+	+	1	+-	\vdash	t	1	\vdash
OWKI	ΙL	0	l	1	L				<u> </u>	<u> </u>	1	L	1		L		1	<u> </u>	1		

Note
Select Display
Timing and SEGMENT
Terminal for each
bit of LCD1~LCD8.

In case of Static Driving or Output Port, the Timing is fixed at COM1.

øWRITE Clock is generated when data is written into the LCD1.



6-2, Otemachi 2-Chome, Chiyoda-ku Tokyo 100
 Tokyo 100
 1800 Bering Drive,
 221-225

 Cable Address: "HITACHY" TOKYO
 San Jose, California 95112
 Harrow,

 Telephone: J22395,22432,24491,26375
 Telephone: (408)292-6404
 Middlesex

 England
 Febabore: Febabore

For inquiry write to: SAN JOSE Hitachi America, Ltd. San Jose Office

Hitachi Electronic Components (U.K.) Ltd. 221-225 Station Road Middlesex, HAL 2XL

LONDON

Telephone : 01-861-1414 Telex : 936293 (HITEC-G)

MUNCHEN Hitachi Electronic Components Europe GmbH Hans-Pinsel-Str. Haar München West Germany Telephone: 089-46140 Telex: 05-22-593

HONG KONG Hitachi Semiconductor (Hong Kong) Ltd.
Room 706 – 707, 7/F.,
Wing On Plaza,
Salisbury Road, Tsimshatsu, Kowloon, Hong Kong. Telephone: 3 - 7219218 - 9 Telex: 40815 HISAL HX