


Nonvolatile Memory

Data Book



HITACHI

Nonvolatile Memory

Data Book

HITACHI

Contents

Part 1 EEPROM

64K	HN58C65	5
	HN58C65PJ/FPI	21
	HN58C66	37
256K	HN58C256A/257A	57
	HN58V256A/257A	79
1M	HN58C1001	101
	HN58V1001	119

Part 2 Mask ROM

4M	HN62434	141
	HN62435	151
	HN62454	161
	HN62454B	171
	HN62454BN	177
	HN62454N	185
	HN62W454	195
8M	HN62338B	207
	HN62428	215
	HN62W428	225
	HN62448	233
	HN62448N	243
	HN62W448N	253
16M	HN62W4018M	265
	HN624316	273
	HN624316N	281
	HN624416	289
	HN624416N	299
	HN62W4416	309
	HN62W4416N	319
	HN62W5016N	329

Part 1 EEPROM

2 Hitachi

64K EEPROM

HN58C65 Series

8,192-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

Rev. 1.0
April 12, 1995

The Hitachi HN58C65 is an electrically erasable and programmable ROM organized as 8,192-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 32-byte page programming function to make its erase and write operations faster.

Features

- Single 5 V supply
- On-chip latches: address, data, CE, OE, WE
- Automatic byte write: 10 ms max
- Automatic page write (32 bytes): 10 ms max
- Fast access time: 250 ns max
- Low power dissipation:
 20 mW/MHz typ (active)
 2.0 mW typ (standby)
- Data polling, RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 year data retention


Ordering Information

Type No.	Access time	Package
HN58C65P-25	250 ns	600 mil 28-pin plastic DIP (DP-28)
HN58C65FP-25	250 ns	28-pin *1 plastic SOP (FP-28D/DA)

Notes: T is added to the end of Type No. for a SOP of 3.0 mm (max) thickness.

HN58C65 Series

Pin Arrangement




(Top View)

Pin Description

Pin name	Function
A ₀ –A ₁₂	Address input
I/O ₀ –I/O ₇	Data input/output
OE	Output enable
CE	Chip enable
WE	Write enable
V _{CC}	Power (+5 V)
V _{SS}	Ground
NC	No connection
RDY/Busy	Ready/Busy

Block Diagram



Mode Selection

Pin Mode	CE	OE	WE	RDY/Busy	I/O
Read	V_{IL}	V_{IL}	V_{IH}	High-Z	Dout
Standby	V_{IH}	x^*1	x	High-Z	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	High-Z to V_{OL}	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	High-Z	High-Z
Write inhibit	x	x	V_{IH}	High-Z	—
	x	V_{IL}	x	High-Z	—
Data polling	V_{IL}	V_{IL}	V_{IH}	V_{OL}	Data out (I/O7)

Note: 1. x = Don't care

HN58C65 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V _{CC}	-0.6 to +7.0	V
Input voltage *1	V _{in}	-0.5*2 to +7.0	V
Operating temperature range*3	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C

- Notes:
1. With respect to V_{SS}
 2. V_{in} min = -3.0 V for pulse width \leq 50 ns
 3. Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IL}	-0.3	—	0.8	V
	V _{IH}	2.2	—	V _{CC} + 1	V
Operating temperature	T _{opr}	0	—	70	°C

DC Characteristics (Ta=0 to +70°C, V_{CC} = 5 V ±10 %)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2	µA	V _{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}	—	—	2	µA	V _{CC} = 5.5 V, Vout = 5.5/0.4 V
V _{CC} current (standby)	I _{CC1}	—	—	1	mA	CĒ = V _{IH} , CĒ = V _{CC}
V _{CC} current (active)	I _{CC2}	—	—	8	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 5.5 V
		—	—	25	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 250 ns at V _{CC} = 5.5 V
Input low voltage	V _{IL}	-0.3* ¹	—	0.8	V	
Input high voltage	V _{IH}	2.2	—	V _{CC} + 1	V	
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4	—	—	V	I _{OH} = -400 µA

Note: 1. V_{IL} min = -1.0 V for pulse width ≤ 50 ns

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance* ¹	C _{in}	—	—	6	pF	V _{in} = 0 V
Output capacitance* ¹	C _{out}	—	—	12	pF	V _{out} = 0 V

Note: 1. This parameter is periodically sampled and not 100 % tested.

HN58C65 Series

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 10\%$)

Test Conditions


- Input pulse levels : 0.4 V to 2.4 V
- Input rise and fall time : $\leq 20 \text{ ns}$
- Output load : 1TTL Gate +100 pF
- Reference levels for measuring timing: 0.8 V and 2.0 V

Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t_{ACC}	—	250	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{CE} to output delay	t_{CE}	—	250	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{OE} to output delay	t_{OE}	10	100	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t_{OH}	0	—	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
$\overline{OE}, \overline{CE}$ high to output float ^{*1}	t_{DF}	0	90	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$

Note: 1. t_{DF} is defined at which the outputs achieve the open circuit condition and are no longer driven.

Read Timing Waveform



Write Cycle


Parameter	Symbol	Min ^{*1}	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	150	—	—	ns	
CĒ to write setup time (\overline{WE} controlled)	t _{CS}	0	—	—	ns	
CĒ hold time (\overline{WE} controlled)	t _{CH}	0	—	—	ns	
WĒ to write setup time (CĒ controlled)	t _{WS}	0	—	—	ns	
WĒ hold time (CĒ controlled)	t _{WH}	0	—	—	ns	
OĒ to write setup time	t _{OES}	0	—	—	ns	
OĒ hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	100	—	—	ns	
Data hold time	t _{DH}	20	—	—	ns	
WĒ pulse width (\overline{WE} controlled)	t _{WP}	200	—	—	ns	
CĒ pulse width (CĒ controlled)	t _{CW}	200	—	—	ns	
Data latch time	t _{DL}	100	—	—	ns	
Byte lode cycle	t _{BLC}	0.30	—	30	μs	
Byte lode window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	10 ^{*2}	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	150	—	—	ns	


Note:

1. Use this device in longer cycle than this value.
2. t_{WC} must be longer than this value unless polling technique is used. This device automatically completes the internal write operation within this value.

HN58C65 Series


Byte Write Timing Waveform(1) (WE Controlled)




Byte Write Timing Waveform(2) (\overline{CE} Controlled)

HN58C65 Series


Page Write Timing Waveform(1) (\overline{WE} Controlled)



Page Write Timing Waveform(2) (\overline{CE} Controlled)

HN58C65 Series

Data Polling Timing Waveform



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 31 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s of the preceding rising edge of WE. When \overline{CE} or WE is high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling

Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows the status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of WE or CE, and data is latched by the rising edge of WE or CE.

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 3×10^3 cycles in case of byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to program mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data Protection at V_{CC} On/Off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

HN58C65 Series



*The EEPROM should be kept in unprogrammable state during V_{CC} on/off by using CPU RESET signal.

In addition, when V_{CC} is turned on or off, the input level of control pins must be held as shown in the table below.

\overline{CE}	V_{CC}	x	x
\overline{OE}	x	V_{SS}	x
\overline{WE}	x	x	V_{CC}


x: Don't care.

V_{CC} : Pull-up to V_{CC} level.


V_{SS} : Pull-down to V_{SS} level.

Package Dimensions**HN58C65P Series (DP-28)**

Unit : mm

**HN58C65FP Series (FP-28D)**

Unit : mm




HN58C65 Series

Package Dimensions (cont)

HN58C65FP Series (FP-28DA)

Unit : mm



HN58C65PJ/FPI

8,192-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

Rev. 1.0
June 20, 1995

The Hitachi HN58C65 is an electrically erasable and programmable ROM organized as 8,192-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 32-byte page programming function to make its erase and write operations faster.

Features


- Single 5 V supply
- On-chip latches: address, data, CE, OE, WE
- Automatic byte write: 10 ms max
- Automatic page write (32 bytes): 10 ms max
- Fast access time: 250 ns max
- Low power dissipation:
 20 mW/MHz typ (active)
 2.0 mW typ (standby)
- Data polling, RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 year data retention
- Operating temperature: -40 to 85°C

Ordering Information

Type No.	Access time	Package
HN58C65PJ-25	250 ns	600 mil 28-pin plastic DIP (DP-28)
HN58C65FPI-25T	250 ns	400 mil 28-pin plastic SOP (FP-28DA)

HN58C65PJ/FPI


Pin Arrangement



Pin Description

Pin name	Function
A0–A12	Address input
I/O0–I/O7	Data input/output
OE	Output enable
CE	Chip enable
WE	Write enable
V _{CC}	Power (+5 V)
V _{ss}	Ground
NC	No connection
RDY/Busy	Ready/Busy

Block Diagram



Mode Selection

Pin Mode	\overline{CE}	\overline{OE}	\overline{WE}	RDY/Busy	I/O
Read	V_{IL}	V_{IL}	V_{IH}	High-Z	Dout
Standby	V_{IH}	x*1	x	High-Z	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	High-Z to V_{OL}	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	High-Z	High-Z
Write inhibit	x	x	V_{IH}	High-Z	—
	x	V_{IL}	x	High-Z	—
Data polling	V_{IL}	V_{IL}	V_{IH}	V_{OL}	Data out (I/O7)

Note: 1. x = Don't care

HN58C65PJ/FPI

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V _{CC}	-0.6 to +7.0	V
Input voltage *1	V _{in}	-0.5*2 to +7.0	V
Operating temperature range*3	T _{opr}	-40 to +85	°C
Storage temperature range	T _{stg}	-55 to +125	°C

- Notes: 1. With respect to V_{SS}
2. V_{in} min = -3.0 V for pulse width ≤ 50 ns
3. Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IL}	-0.3	—	0.8	V
	V _{IH}	2.2	—	V _{CC} + 1	V
Operating temperature	T _{opr}	-40	—	85	°C

DC Characteristics (Ta = -40 to +85°C, V_{CC} = 5 V ±10 %)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2	µA	V _{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}	—	—	2	µA	V _{CC} = 5.5 V, Vout = 5.5/0.4 V
V _{CC} current (standby)	I _{CC1}	—	—	1	mA	CE = V _{IH} , CE = V _{CC}
V _{CC} current (active)	I _{CC2}	—	—	8	mA	Iout = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 5.5 V
		—	—	25	mA	Iout = 0 mA, Duty = 100%, Cycle = 250 ns at V _{CC} = 5.5 V
Input low voltage	V _{IL}	-0.3*1	—	0.8	V	
Input high voltage	V _{IH}	2.2	—	V _{CC} + 1	V	
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4	—	—	V	I _{OH} = -400 µA

Note: 1. V_{IL} min = -1.0 V for pulse width ≤ 50 ns

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance*1	C _{in}	—	—	6	pF	Vin = 0 V
Output capacitance*1	C _{out}	—	—	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100 % tested.

AC Characteristics ($T_a = -40$ to $+85^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 10\%$)

Test Conditions


- Input pulse levels : 0.4 V to 2.4 V
- Input rise and fall time : $\leq 20 \text{ ns}$
- Output load : 1TTL Gate +100 pF
- Reference levels for measuring timing: 0.8 V and 2.0 V

Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t_{ACC}	—	250	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{CE} to output delay	t_{COE}	—	250	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{OE} to output delay	t_{OE}	10	100	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t_{OH}	0	—	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
$\overline{OE}, \overline{CE}$ high to output float*1	t_{DF}	0	90	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$

Note: 1. t_{DF} is defined at which the outputs achieve the open circuit condition and are no longer driven.

Read Timing Waveform





Write Cycle


Parameter	Symbol	Min ^{*1}	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	150	—	—	ns	
CE to write setup time (\overline{WE} controlled)	t _{CS}	0	—	—	ns	
CE hold time (\overline{WE} controlled)	t _{CH}	0	—	—	ns	
WE to write setup time (CE controlled)	t _{WS}	0	—	—	ns	
WE hold time (CE controlled)	t _{WH}	0	—	—	ns	
OE to write setup time	t _{OES}	0	—	—	ns	
OE hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	120	—	—	ns	
Data hold time	t _{DH}	30	—	—	ns	
WE pulse width (WE controlled)	t _{WP}	200	—	—	ns	
CE pulse width (CE controlled)	t _{CW}	200	—	—	ns	
Data latch time	t _{DL}	100	—	—	ns	
Byte lode cycle	t _{BLC}	0.30	—	30	μs	
Byte lode window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	10 ^{*2}	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	150	—	—	ns	


Note:


1. Use this device in longer cycle than this value.
2. t_{WC} must be longer than this value unless polling technique is used. This device automatically completes the internal write operation within this value.

Byte Write Timing Waveform(1) (\overline{WE} Controlled)

Byte Write Timing Waveform(2) ($\overline{\text{CE}}$ Controlled)

Page Write Timing Waveform(1) ($\overline{\text{WE}}$ Controlled)

Page Write Timing Waveform(2) ($\overline{\text{CE}}$ Controlled)

Data Polling Timing Waveform

Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 31 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s of the preceding rising edge of \overline{WE} . When \overline{CE} or \overline{WE} is high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling

Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows the status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 3×10^3 cycles in case of byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to program mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data Protection at V_{CC} On/Off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

HN58C65PJ/FPI



In addition, when V_{CC} is turned on or off, the input level of control pins must be held as shown in the table below.

\overline{CE}	V_{CC}	x	x
\overline{OE}	x	V_{SS}	x
\overline{WE}	x	x	V_{CC}


x: Don't care.

V_{CC} : Pull-up to V_{CC} level.


V_{SS} : Pull-down to V_{SS} level.

Package Dimensions**HN58C65PJ Series (DP-28)**

Unit : mm

**HN58C65FPI Series (FP-28DA)**

Unit : mm



HN58C66 Series

8,192-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

Rev. 6.0
April 12, 1995

The Hitachi HN58C66 is an electrically erasable and programmable ROM organized as 8,192-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 32-byte page programming function to make its erase and write operations faster.

Features

- Single 5 V supply
- On-chip latches: address, data, CE, OE, WE
- Automatic byte write: 10 ms max
- Automatic page write (32 bytes): 10 ms max
- Fast access time: 250 ns max
- Low power dissipation:
 - 20 mW/MHz typ (active)
 - 2.0 mW typ (standby)
- Data polling, RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 years data retention
- Write protection by RES pin


Ordering Information

Type no.	Access time	Package
HN58C66P-25	250 ns	600 mil 28-pin plastic DIP (DP-28)
HN58C66FP-25	250 ns	28-pin *1 plastic SOP (FP-28D/DA)
HN58C66T-25	250 ns	32-pin plastic TSOP (TFP-32DA)

Notes: 1. T is added to the end of Type No. for a
SOP of 3.00 mm (max) thickness.

HN58C66 Series


Pin Arrangement



Pin Description

Pin name	Function
A0–A12	Address inputs
I/O0–I/O7	Data Input/output
OE	Output enable
CE	Chip enable
WE	Write enable
V _{CC}	Power (+5 V)
V _{SS}	Ground
RES	Reset
NC	No connection
RDY/Busy	Ready /Busy

Block Diagram



Mode Selection

Pin Mode	\overline{CE}	\overline{OE}	\overline{WE}	RDY/Busy	\overline{RES}	I/O
Read	V_{IL}	V_{IL}	V_{IH}	High-Z	V_H^{*1}	Dout
Standby	V_{IH}	x^2	x	High-Z	x	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	High-Z to V_{OL}	V_H	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	High-Z	V_H	High-Z
Write inhibit	x	x	V_{IH}	High-Z	x	—
		V_{IL}	x			
Data polling	V_{IL}	V_{IL}	V_{IH}	V_{OL}	V_H	Data out (I/O7)
Program reset	x	x	x	High-Z	V_{IL}	High-Z

Note: 1. Refer to the recommended DC operating condition.

2. x = Don't care

HN58C66 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V _{CC}	-0.6 to +7.0	V
Input voltage *1	V _{in}	-0.5*2 to +7.0	V
Operationg temperature range *3	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C

- Notes:
1. With respect to V_{SS}
 2. V_{in} min = -3.0 V for pulse width \leq 50 ns
 3. Including electrical characteristics and data retention

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IL}	-0.3	—	0.8	V
	V _{IH}	2.2	—	V _{CC} + 1.0	V
	V _H	V _{CC} - 0.5	—	V _{CC} + 1.0	V
Operating temperature	T _{opr}	0	—	70	°C

DC Characteristics (Ta=0 to +70°C, V_{CC} = 5.0 V ± 10 %)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2*1	µA	V _{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}	—	—	2	µA	V _{CC} = 5.5 V, Vout = 5.5/0.4 V
V _{CC} current (standby)	I _{CC1}	—	—	1	mA	CĒ = VH, CĒ = V _{CC}
V _{CC} current (active)	I _{CC2}	—	—	8	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 5.5 V
		—	—	25	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 250 ns at V _{CC} = 5.5 V
Input low voltage	V _{IL}	-0.3*2	—	0.8	V	
Input high voltage	V _{IH}	2.2	—	V _{CC} + 1.0	V	
	V _H	V _{CC} -0.5	—	V _{CC} + 1.0	V	
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4	—	—	V	I _{OH} = -400 µA

Note: 1. I_{LI} on RES = 100 µA max
 2. V_{IL} min = -1.0 V for pulse width ≤ 50 ns

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance	C _{in} *1	—	—	6	pF	V _{in} = 0 V
Output capacitance	C _{out} *1	—	—	12	pF	V _{out} = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

HN58C66 Series

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5.0 V ± 10 %)


Test Conditions

- Input pulse levels : 0.4 V to 2.4 V
 0V to V_{CC} (RES pin)
- Input rise and fall time : ≤ 20 ns
- Output load : 1TTL Gate +100 pF
- Reference levels for measuring timing : 0.8 V, 2.0 V

Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	—	250	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
\overline{CE} to output delay	t _{CE}	—	250	ns	$\overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
\overline{OE} to output delay	t _{OE}	10	100	ns	$\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$
\overline{OE} (\overline{CE}) high to output float*1	t _{DF}	0	90	ns	$\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$
\overline{RES} low to output float*1	t _{DFR}	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
Data output hold	t _{OH}	0	—	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$
\overline{RES} to output delay	t _{RR}	0	450	ns	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$

Note: 1. t_{DF}, t_{DFR} are defined at which the outputs achieve the open circuit conditions and are no longer driven.


Read Timing Waveform

HN58C66 Series

Write Cycle


Parameter	Symbol	Min ^{*1}	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	150	—	—	ns	
C _E to write setup time (\overline{WE} controlled)	t _{CS}	0	—	—	ns	
C _E hold time (\overline{WE} controlled)	t _{CH}	0	—	—	ns	
WE to write setup time (C _E controlled)	t _{WS}	0	—	—	ns	
WE hold time (C _E controlled)	t _{WH}	0	—	—	ns	
OE to write setup time	t _{OES}	0	—	—	ns	
OE hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	100	—	—	ns	
Data hold time	t _{DH}	20	—	—	ns	
WE pulse width (\overline{WE} controlled)	t _{WP}	200	—	—	ns	
C _E pulse width (C _E controlled)	t _{CW}	200	—	—	ns	
Data latch time	t _{DL}	100	—	—	ns	
Byte load cycle	t _{BLC}	0.30	—	30	μs	
Byte load window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	10 ^{*2}	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	150 ^{*3}	—	—	ns	
Reset protect time	t _{RP}	100	—	—	μs	
Reset high time	t _{RES}	1	—	—	μs	


- Note:
1. Use this device in longer cycle than this value.
 2. t_{WC} must be longer than this value unless polling technique or RDY/Busy are used. This device automatically completes the internal write operation within this value.
 3. Next read or write operation can be initiated after t_{DW} if polling technique or RDY/Busy are used.

Byte Write Timing Waveform(1) ($\overline{\text{WE}}$ Controlled)

HN58C66 Series


Byte Write Timing Waveform(2) (\overline{CE} Controlled)




Page Write Timing Waveform (1)(\overline{WE} Controlled)

HN58C66 Series

Page Write Timing Waveform (2)(\overline{CE} Controlled)



Data Polling Timing Waveform

Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 31 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of WE or CE. When CE or WE is high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows the status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

RES Signal

When RES is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping RES low when V_{CC} is switched. RES should be high during read and programming because it doesn't provide a latch function.



WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of WE or CE, and data is latched by the rising edge of WE or CE.

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 3×10^3 cycles in case of byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (CE, OE, WE) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data Protection at V_{CC} On/Off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state by using a CPU reset signal to RES pin. RES pin should be kept at V_{SS} level when V_{CC} is turned on or off.

The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input.




HN58C66 Series

Package Dimensions


HN58C66P Series (DP-28)

Unit : mm




HN58C66FP Series (FP-28D)

Unit : mm




Package Dimensions (cont)**HN58C66FP Series (FP-28DA)**

Unit : mm

**HN58C66T Series (TFP-32DA)**

Unit : mm



256K EEPROM

HN58C256A / HN58C257A Series

32,768-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

HITACHI

Preliminary
Rev. 0.0
June 19, 1995

The Hitachi HN58C256A and HN58C257A are electrically erasable and programmable EEPROMs organized as 32,768-word × 8-bit and employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

Features

- Single 5 V supply
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 10 ms max
- Automatic page write (64 bytes): 10 ms max
- Fast access time: 85/100 ns max
- Low power dissipation: 20 mW/MHz, typ
(active)
110 μ W max (standby)
- Ready/Busy (♦)*¹
- Data polling and Toggle bit
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by \overline{RES} pin (♦)*¹

Notes: 1. All through this datasheet, the mark (♦) indicates the function supported by only the HN58C257A series (32 pin package).

HN58C256A, HN58C257A Series


Ordering Information

Type No.	Compatible Type No.* ¹	Operating Voltage	Temperature Access Range	Time	Package
HN58C256AP-85	HN58C256P-20	4.5 to 5.5 V	0 to 70°C	85 ns	600 mil 28-pin plastic DIP(DP-28)
HN58C256AP-10				100 ns	
HN58C256AFP-85	HN58C256FP-20	4.5 to 5.5V	0 to 70°C	85 ns	400 mil 28-pin plastic SOP (FP-28D)
HN58C256AFP-10				100 ns	
HN58C256AT-85		4.5 to 5.5 V	0 to 70°C	85 ns	28-pin plastic TSOP (TFP-28DB)
HN58C256AT-10				100 ns	
HN58C257AT-85	HN58C257T-20	4.5 to 5.5 V	0 to 70°C	85 ns	8 × 14 mm 32-pin plastic TSOP (TFP-32DA)
HN58C257AT-10				100 ns	

Notes: 1. This type No. can be replaced by the corresponding A-version. (ex. HN58C256P to HN58C256AP)

HN58C256A, HN58C257A Series

Pin Arrangement




Pin Description

Pin name	Function
A0 to A14	Address inputs
I/O0 to I/O7	Data input/output
OE	Output enable
CE	Chip enable

Pin name	Function
WE	Write enable
V _{CC}	Power (+ 5.0 V)
V _{SS}	Ground
RDY/Busy (◆)	Ready busy
RES (◆)	Reset

HN58C256A, HN58C257A Series

Block Diagram



Mode Selection

Pin Mode	CE	OE	WE	RES (♦)	RDY/Busy (♦)	I/O
Read	V _{IL}	V _{IL}	V _{IH}	V _H ^{*1}	High-Z	Dout
Standby	V _{IH}	x ^{*2}	x	x	High-Z	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	V _H	High-Z to V _{OL}	Din
Deselect	V _{IL}	V _{IH}	V _{IH}	V _H	High-Z	High-Z
Write Inhibit	x	x	V _{IH}	x	—	—
	x	V _{IL}	x	x	—	—
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _H	V _{OL}	Data out (I/O7)
Program reset	x	x	x	V _{IL}	High-Z	High-Z

Note: 1. Refer to the recommended DC operating condition.

2. x : Don't care

HN58C256A, HN58C257A Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V _{CC}	-0.6 to +7.0	V
Input voltage *1	V _{IN}	-0.5*2 to +7.0	V
Operating temperature range *3	T _{OPR}	0 to +70	°C
Storage temperature range	T _{STG}	-55 to +125	°C

- Notes: 1. With respect to V_{SS}.
2. V_{IN} min : -3.0 V for pulse width ≤ 50 ns.
3. Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IL}	-0.3*1	—	0.6	V
	V _{IH}	3.0	—	V _{CC} + 0.3*2	V
	V _{H(♦)}	V _{CC} - 0.5	—	V _{CC} + 1.0	V
Operating temperature	T _{OPR}	0	—	70	°C

- Notes: 1. V_{IL} min: -1.0 V for pulse width ≤ 50 ns.
2. V_{IH} max: V_{CC} + 1.0 V for pulse width ≤ 50 ns.

HN58C256A, HN58C257A Series

DC Characteristics

Supply voltage range (V_{CC}), temperature range (T_{opr}) and input voltage ($V_{IH}/V_{IL}/V_H$) are referred to the table of Recommended DC Operating Conditions.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I_{LI}	—	—	2*1	μA	$V_{CC} = 5.5 V$, $V_{in} = 5.5 V$
Output leakage current	I_{LO}	—	—	2	μA	$V_{CC} = 5.5 V$, $V_{out} = 5.5/0.4 V$
V_{CC} current (standby)	I_{CC1}	—	—	20	μA	$\overline{CE} = V_{CC}$
	I_{CC2}	—	—	1	mA	$\overline{CE} = V_{IH}$
V_{CC} current (active)	I_{CC3}	—	—	12	mA	$I_{out} = 0 mA$, Duty = 100%, Cycle = 1 μs at $V_{CC} = 5.5 V$
		—	—	30	mA	$I_{out} = 0 mA$, Duty = 100%, Cycle = 85 ns at $V_{CC} = 5.5 V$
Output low voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 2.1 mA$
Output high voltage	V_{OH}	$V_{CC} \times 0.8$	—	—	V	$I_{OH} = -400 \mu A$

Note: 1. I_{LI} on \overline{RES} : 100 μA max (♦)

Capacitance ($T_a = 25^\circ C$, $f = 1 MHz$)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance	C_{in}^{*1}	—	—	6	pF	$V_{in} = 0 V$
Output capacitance	C_{out}^{*1}	—	—	12	pF	$V_{out} = 0 V$

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics

Supply voltage (V_{CC}) and temperature range (T_{opr}) are referred to the table of 'Recommended DC Operating Conditions'.

Test Conditions

- Input pulse levels : 0 V to 3.0 V
0 V to V_{CC} (\overline{RES} pin)
- Input rise and fall time : ≤ 20 ns
- Input timing reference levels : 0.8, 2.0 V
- Output load : 1TTL Gate +100 pF
- Output reference levels : 1.5 V, 1.5 V

Read Cycle


HN58C256A, HM58C257A

Parameter	Symbol	-85		-10		Unit	Test conditions
		Min	Max	Min	Max		
Address to output delay	t_{ACC}	—	85	—	100	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{CE} to output delay	t_{CE}	—	85	—	100	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{OE} to output delay	t_{OE}	10	40	10	50	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t_{OH}	0	—	0	—	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{OE} (\overline{CE}) high to output float ¹	t_{DF}	0	40	0	40	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{RES} low to output float ¹ (♦)	t_{DFR}	0	350	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
\overline{RES} to output delay(♦)	t_{RR}	0	450	0	450	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$

Note: 1. t_{DF} and t_{DFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

HN58C256A, HN58C257A Series

Read Timing Waveform



Write Cycle


Parameter	Symbol	Min ^{*1}	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	50	—	—	ns	
CE to write setup time (\overline{WE} controlled)	t _{CS}	0	—	—	ns	
CE hold time (\overline{WE} controlled)	t _{CH}	0	—	—	ns	
WE to write setup time (\overline{CE} controlled)	t _{WS}	0	—	—	ns	
WE hold time (CE controlled)	t _{WH}	0	—	—	ns	
OE to write setup time	t _{OES}	0	—	—	ns	
OE hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	50	—	—	ns	
Data hold time	t _{DH}	0	—	—	ns	
WE pulse width (\overline{WE} controlled)	t _{WP}	100	—	—	ns	
CE pulse width (\overline{CE} controlled)	t _{CW}	100	—	—	ns	
Data latch time	t _{DL}	50	—	—	ns	
Byte load cycle	t _{BLC}	0.2	—	30	μs	
Byte load window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	10 ^{*2}	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	0 ^{*3}	—	—	ns	
Reset protect time (♦)	t _{RP}	100	—	—	μs	
Reset low time (♦)	t _{RES}	1	—	—	μs	

Note: 1. Use this device in longer cycle than this value.


2. t_{WC} must be longer than this value unless polling techniques or RDY/Busy (♦) are used. This device automatically completes the internal write operation within this value.
3. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/Busy (♦) are used.

HN58C256A, HN58C257A Series

Byte Write Timing Waveform(1) (WE Controlled)




Byte Write Timing Waveform(2) (\overline{CE} Controlled)




HN58C256A, HN58C257A Series

Page Write Timing Waveform(1) (\overline{WE} Controlled)




Note: 1. A6 through A14 are page address and these address are latched at the first falling edge of \overline{WE}

Page Write Timing Waveform(2) (\overline{CE} Controlled)



HN58C256A, HN58C257A Series


Data Polling Timing Waveform



Toggle bit


This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.

Toggle bit Waveform




HN58C256A, HN58C257A Series

Software Data Protection Timing Waveform(1) (in protection mode)



Software Data Protection Timing Waveform(2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal (◆)

$\overline{RDY}/\overline{Busy}$ signal also allows status of the EEPROM to be determined. The $\overline{RDY}/\overline{Busy}$ signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the $\overline{RDY}/\overline{Busy}$ signal changes state to high impedance.

\overline{RES} Signal (◆)

When \overline{RES} is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping \overline{RES} low when V_{CC} is switched. \overline{RES} should be high during read and programming because it doesn't provide a latch function.



\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 10^4 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 20 ns or less in programming mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



HN58C256A, HN58C257A Series

2. Data protection at V_{CC} on/off


When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.



(2) Protection by RES (◆)

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's RES pin. RES should be kept VSS level during V_{CC} on/off.

The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input.



(1)Protection by CE, OE, WE

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

CE	V _{CC}	x	x
OE	x	V _{SS}	x
WE	x	x	V _{CC}


x: Don't care.

V_{CC}: Pull-up to V_{CC} level.

V_{SS}: Pull-down to V_{SS} level.

3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.



Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.

Address	Data
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	80
↓	↓
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	20


The software data protection is not enabled at the shipment.

HN58C256A, HN58C257A Series

Package Dimensions


HN58C256AP Series (DP-28)

Unit : mm



HN58C256AFP Series (FP-28D)


Unit : mm



Package Dimensions (cont)


HN58C256AT Series (TFP-28DB)

Unit : mm



HN58C257AT Series (TFP-32DA)

Unit : mm



HN58V256A / HN58V257A Series

32,768-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

HITACHI

Preliminary
Rev. 0.1
August 7, 1995

The Hitachi HN58V256A and HN58V257A are electrically erasable and programmable EEPROMs organized as 32,768-word × 8-bit and employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

Features

- Single 2.7 to 5.5 V supply
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 10 ms max
- Automatic page write (64 bytes): 10 ms max
- Fast access time: 120 ns max
- Low power dissipation: 20 mW/MHz, (typ)
(active)
110 μ W (max) (standby)
- Ready/ $\overline{\text{Busy}}$ (♦)*¹
- Data polling and Toggle bit
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by \overline{RES} pin (♦)*¹

Notes: 1. All through this datasheet, the mark (♦) indicates the function supported by only the HN58V257A series (32 pin package).

Notes: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.


HN58V256A, 257A Series

Ordering Information

Type No.	Compatible Type No. ¹	Operating Voltage	Temperature Range	Access Time	Package
HN58V256AFP-12		2.7 to 5.5V	0 to 70°C	120 ns	400 mil 28-pin plastic SOP (FP-28D)
HN58V256AFP-15				150 ns	
HN58V256AT-12		2.7 to 5.5 V	0 to 70°C	120 ns	28-pin plastic TSOP (TFP-28DB)
HN58V256AT-15				150 ns	
HN58V257AT-12	HN58V257T-35	2.7 to 5.5 V	0 to 70°C	120 ns	8 x 14 mm 32-pin plastic TSOP (TFP-32DA)
HN58V257AT-15				150 ns	

Notes: 1. This type No. can be replaced by the corresponding A-version. (ex. HN58C256P to HN58V256AP)


Pin Arrangement



Pin Description

Pin name	Function
A0 to A14	Address inputs
I/O0 to I/O7	Data input/output
OE	Output enable
CE	Chip enable
WE	Write enable
V _{CC}	Power (+2.7 to 5.5 V)
V _{SS}	Ground
RDY/Busy (♦)	Ready busy
(♦) RES	Reset
NC	No connection

Block Diagram



HN58V256A, 257A Series

Mode Selection

Pin Mode	\overline{CE}	\overline{OE}	\overline{WE}	$\overline{RES}(\diamond)$	$\overline{RDY/Busy}(\diamond)$	I/O
Read	V_{IL}	V_{IL}	V_{IH}	V_H^{*1}	High-Z	Dout
Standby	V_{IH}	x^{*2}	x	x	High-Z	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	V_H	High-Z to V_{OL}	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	V_H	High-Z	High-Z
Write Inhibit	x	x	V_{IH}	x	—	—
	x	V_{IL}	x	x	—	—
Data Polling	V_{IL}	V_{IL}	V_{IH}	V_H	V_{OL}	Data out (I/O7)
Program reset	x	x	x	V_{IL}	High-Z	High-Z

Note: 1. Refer to the recommended DC operating condition.

2. x : Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V_{CC}	-0.6 to +7.0	V
Input voltage *1	V_{IN}	-0.5*2 to +7.0	V
Operating temperature range *3	T_{OPR}	0 to +70	°C
Storage temperature range	T_{STG}	-55 to +125	°C

Notes: 1. With respect to V_{SS} .

2. V_{IN} min : -3.0 V for pulse width ≤ 50 ns.

3. Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	2.7	3.0	5.5	V
Input voltage	V_{IL}	-0.3*1	—	0.6	V
	V_{IH}	2.4*2	—	$V_{CC} + 0.3^{*3}$	V
	$V_H(\diamond)$	$V_{CC} - 0.5$	—	$V_{CC} + 1.0$	V
Operating temperature	T_{OPR}	0	—	70	°C

Notes: 1. V_{IL} min: -1.0 V for pulse width ≤ 50 ns.

2. V_{IH} min for $V_{CC} = 3.6$ to 5.5 V is 3.0 V.

3. V_{IH} max: $V_{CC} + 1.0$ V for pulse width ≤ 50 ns.

HN58V256A, 257A Series

DC Characteristics (Ta = 0 to + 70°C, V_{CC} = 2.7 to 5.5 V)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2 ^{*1}	µA	V _{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}	—	—	2	µA	V _{CC} = 5.5 V, Vout = 5.5/0.4 V
V _{CC} current (standby)	I _{CC1}	—	—	20	µA	CE = V _{CC}
	I _{CC2}	—	—	1	mA	CE = V _{IH}
V _{CC} current (active)	I _{CC3}	—	—	8	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 3.6 V
		—	—	12	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 5.5 V
		—	—	20	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 120 ns at V _{CC} = 3.6 V
		—	—	30	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 120 ns at V _{CC} = 5.5 V
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	V _{CC} × 0.8	—	—	V	I _{OH} = -400 µA

Note: 1. I_{LI} on RES : 100 µA max (♦)

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance	C _{in} ^{*1}	—	—	6	pF	V _{in} = 0 V
Output capacitance	C _{out} ^{*1}	—	—	12	pF	V _{out} = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

HN58V256A, 257A Series

AC Characteristics (Ta = 0 to + 70°C, V_{CC} = 2.7 to 5.5 V)

Test Conditions

- Input pulse levels : 0 V to 3.0 V
 0 V to V_{CC} ($\overline{\text{RES}}$ pin)
- Input rise and fall time : ≤ 20 ns
- Input timing reference levels : 0.8, 1.8 V
- Output load : 1TTL Gate +100 pF
- Output reference levels : 1.5 V, 1.5 V


Read Cycle

HN58V256A, 257A

Parameter	Symbol	-12		-15		Unit	Test conditions
		Min	Max	Min	Max		
Address to output delay	t _{ACC}	—	120	—	150	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $WE = V_{IH}$
$\overline{\text{CE}}$ to output delay	t _{CCE}	—	120	—	150	ns	$\overline{\text{OE}} = V_{IL}$, $WE = V_{IH}$
$\overline{\text{OE}}$ to output delay	t _{OE}	10	60	10	60	ns	$\overline{\text{CE}} = V_{IL}$, $WE = V_{IH}$
Address to output hold	t _{OH}	0	—	0	—	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $WE = V_{IH}$
OE (CE) high to output float ¹	t _{DFF}	0	40	0	40	ns	$\overline{\text{CE}} = V_{IL}$, $WE = V_{IH}$
$\overline{\text{RES}}$ low to output float ¹ (♦)	t _{DFR}	0	350	0	350	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $WE = V_{IH}$
$\overline{\text{RES}}$ to output delay(♦)	t _{RR}	0	600	0	600	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $WE = V_{IH}$

Note: 1. t_{DFF} and t_{DFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

Read Timing Waveform




HN58V256A, 257A Series

Write Cycle

Parameter	Symbol	Min ¹	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	50	—	—	ns	
CE to write setup time (WE controlled)	t _{CS}	0	—	—	ns	
CE hold time (WE controlled)	t _{CH}	0	—	—	ns	
WE to write setup time (CE controlled)	t _{WS}	0	—	—	ns	
WE hold time (CE controlled)	t _{WH}	0	—	—	ns	
OE to write setup time	t _{OES}	0	—	—	ns	
OE hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	50	—	—	ns	
Data hold time	t _{DH}	0	—	—	ns	
WE pulse width (WE controlled)	t _{WP}	200	—	—	ns	
CE pulse width (CE controlled)	t _{CW}	200	—	—	ns	
Data latch time	t _{DL}	100	—	—	ns	
Byte load cycle	t _{BLC}	0.3	—	30	μs	
Byte load window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	10 ²	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	0 ³	—	—	ns	
Reset protect time (♦)	t _{RP}	100	—	—	μs	
Reset high time (♦)	t _{RES}	1	—	—	μs	


- Note:
1. Use this device in longer cycle than this value.
 2. t_{WC} must be longer than this value unless polling techniques or RDY/Busy (♦) are used. This device automatically completes the internal write operation within this value.
 3. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/Busy (♦) are used.


Byte Write Timing Waveform(1) (\overline{WE} Controlled)



HN58V256A, 257A Series


Byte Write Timing Waveform(2) (\overline{CE} Controlled)



Page Write Timing Waveform(1) (\overline{WE} Controlled)


HN58V256A, 257A Series

Page Write Timing Waveform(2) (\overline{CE} Controlled)



Note: 1. A6 through A14 are page address and these address are latched at the first falling edge of \overline{CE}


Data Polling Timing Waveform





Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.

Toggle bit Waveform



Data Protection Timing Waveform(1) (in protection mode)**Software Data Protection Timing Waveform(2) (in non-protection mode)**

Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal (◆)

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

\overline{RES} Signal (◆)

When \overline{RES} is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping \overline{RES} low when V_{CC} is switched. \overline{RES} should be high during read and programming because it doesn't provide a latch function.



\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 10^4 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.


To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 20 ns or less in programming mode.

Be careful not to allow noise of a width of more than 20 ns on the control pins.




2. Data protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.



3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.



(1) Protection by \overline{CE} , \overline{OE} , \overline{WE}

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

\overline{CE}	V _{CC}	x	x
\overline{OE}	x	V _{SS}	x
\overline{WE}	x	x	V _{CC}

x: Don't care.

V_{CC}: Pull-up to V_{CC} level.


V_{SS}: Pull-down to V_{SS} level.

(2) Protection by \overline{RES} (♦)

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's \overline{RES} pin. \overline{RES} should be kept V_{SS} level during V_{CC} on/off.

The EEPROM breaks off programming operation when \overline{RES} becomes low, programming operation doesn't finish correctly in case that \overline{RES} falls low during programming operation. \overline{RES} should be kept high for 10 ms after the last data input.

Software data protection mode can be cancelled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the cancelling cycle, the data cannot be written.




The software data protection is not enabled at the shipment.Package Dimensions

HN58V256A, 257A Series

Package Dimensions


HN58V256AFP Series (FP-28D)

Unit : mm



HN58V256AT Series (TFP-28DB)


Unit : mm



Package Dimensions (cont)

HN58V257AT Series (TFP-32DA)

Unit : mm



1M EEPROM

100 Hitachi

HN58C1001 Series

131,072-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

Rev. 5.0
May 23, 1995

The Hitachi HN58C1001 is an electrically erasable and programmable EEPROM organized as 131,072-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 128-byte page programming function to make its erase and write operations faster.

Features


- Single 5 V supply
- On-chip latches: address, data, CE, OE, WE
- Automatic byte write: 10 ms max
- Automatic page write (128 bytes): 10 ms max
- Fast access time: 150 ns max
- Low power dissipation: 20 mW/MHz, typ
(active)
110 µW max (standby)
- Data polling and RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^4 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by RES pin

Ordering Information


Type no.	Access time	Package
HN58C1001P-15	150 ns	600 mil 32-pin plastic DIP(DP-32)
HN58C1001FP-15	150 ns	525 mil 32-pin plastic SOP (FP-32D)
HN58C1001T-15	150 ns	8 × 14 mm 32-pin plastic TSOP (TFP-32DA)

HN58C1001 Series

Pin Arrangement




(Top View)



(Top View)

Pin Description

Pin name	Function	Pin name	Function
A0-A16	Address inputs	WE	Write enable
I/O0-I/O7	Data input/output	V _{cc}	Power (+5 V)
OE	Output enable	V _{ss}	Ground
CE	Chip enable	RDY/Busy	Ready busy
		RES	Reset

Block Diagram**Mode Selection**

Pin Mode	CE	OE	WE	RES	RDY/Busy	I/O
Read	V_{IL}	V_{IL}	V_{IH}	V_H	High-Z	Dout
Standby	V_{IH}	x	x	x	High-Z	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	V_H	High-Z to V_{OL}	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	V_H	High-Z	High-Z
Write Inhibit	x	x	V_{IH}	x	—	—
	x	V_{IL}	x	x	—	—
Data Polling	V_{IL}	V_{IL}	V_{IH}	V_H	V_{OL}	Data Out (I/O7)
Program Reset	x	x	x	V_{IL}	High-Z	High-Z

Note: 1. x : Don't care

HN58C1001 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V _{CC}	-0.6 to +7.0	V
Input voltage *1	V _{in}	-0.5*2 to +7.0	V
Operating temperature range *3	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C

- Notes:
- With respect to V_{SS}
 - V_{in} min : -3.0 V for pulse width ≤ 50 ns
 - Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IL}	-0.3	—	0.8	V
	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _H	V _{CC} - 0.5	—	V _{CC} + 1.0	V
Operating temperature	T _{opr}	0	—	70	°C

DC Characteristics (Ta=0 to +70°C, V_{CC} = 5 V ± 10 %)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2*1	µA	V _{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}	—	—	2	µA	V _{CC} = 5.5 V, Vout = 5.5/0.4 V
V _{CC} current (standby)	I _{CC1}	—	—	20	µA	CĒ = V _{CC}
	I _{CC2}	—	—	1	mA	CĒ = V _{IH}
V _{CC} current (active)	I _{CC3}	—	—	15	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 5.5 V
		—	—	50	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 150 ns at V _{CC} = 5.5 V
Input low voltage	V _{IL}	-0.3*2	—	0.8	V	
Input high voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V	
	V _H	V _{CC} - 0.5	—	V _{CC} + 1.0	V	
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4	—	—	V	I _{OH} = -400 µA

- Note:
- I_{LI} on RES : 100 µA max
 - V_{IL} min : -1.0 V for pulse width ≤ 50 ns

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance*1	Cin	—	—	6	pF	Vin = 0 V
Output capacitance*1	Cout	—	—	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%)**Test Conditions**

- Input pulse levels : 0.4 V to 2.4 V
0 V to V_{CC} ($\overline{\text{RES}}$ pin)
- Input rise and fall time : ≤ 20 ns
- Output load : 1 TTL Gate +100 pF
- Reference levels for measuring timing : 0.8 V, 2.0 V


Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	—	150	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$
$\overline{\text{CE}}$ to output delay	t _{CE}	—	150	ns	$\overline{\text{OE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$
$\overline{\text{OE}}$ to output delay	t _{OE}	10	75	ns	$\overline{\text{CE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$
Address to output hold	t _{OH}	0	—	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$
$\overline{\text{OE}}$ ($\overline{\text{CE}}$) high to output float*1	t _{DF}	0	50	ns	$\overline{\text{CE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$
$\overline{\text{RES}}$ low to output float*1	t _{DFFR}	0	350	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$
$\overline{\text{RES}}$ to output delay	t _{RR}	0	450	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$, $\overline{\text{WE}} = V_{IH}$

Note: 1. t_{DF} and t_{DFFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

HN58C1001 Series

Read Timing Waveform



Write Cycle


Parameter	Symbol	Min ^{*1}	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	150	—	—	ns	
CE to write setup time (\overline{WE} controlled)	t _{CS}	0	—	—	ns	
CE hold time (\overline{WE} controlled)	t _{CH}	0	—	—	ns	
WE to write setup time (CE controlled)	t _{WS}	0	—	—	ns	
WE hold time (CE controlled)	t _{WH}	0	—	—	ns	
OE to write setup time	t _{OES}	0	—	—	ns	
OE hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	100	—	—	ns	
Data hold time	t _{DH}	10	—	—	ns	
WE pulse width (\overline{WE} controlled)	t _{WP}	250	—	—	ns	
CE pulse width (CE controlled)	t _{CW}	250	—	—	ns	
Data latch time	t _{DL}	300	—	—	ns	
Byte load cycle	t _{BLC}	0.55	—	30	μs	
Byte load window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	10 ^{*2}	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	150 ^{*3}	—	—	ns	
Reset protect time	t _{RP}	100	—	—	μs	
Reset low time	t _{RES}	1	—	—	μs	


Note: 1. Use this device in longer cycle than this value.

2. t_{WC} must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value.
3. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/Busy are used.

HN58C1001 Series


Byte Write Timing Waveform(1) (WE Controlled)




Byte Write Timing Waveform (2) (\overline{CE} Controlled)


HN58C1001 Series

Page Write Timing Waveform (1) (\overline{WE} Controlled)



Page Write Timing Waveform (2) ($\overline{\text{CE}}$ Controlled)

Data Polling Timing Waveform




Toggle bit


This device provides another function to determine the internal programming cycle. If EEPROM set to read mode during the internal programming cycle,

I/O6 will change from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Toggle Bit Waveform



Software Data Protection Timing Waveform (1) (in protection mode)



Software Data Protection Timing Waveform (2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 128 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

\overline{RES} Signal

When \overline{RES} is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping \overline{RES} low when V_{CC} is switched. \overline{RES} should be high during read and programming because it doesn't provide a latch function.



\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^4 cycles in case of the page programming and 10^3 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, the this device has a noise cancelation function that cuts noise if its width is 20 ns or less in programming mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state by using a CPU reset signal to RES pin. RES pin should be kept at V_{SS} level when V_{CC} is turned on or off.

The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input.



Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.

Address	Data
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	80
↓	↓
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	20

The software data protection is not enabled at the shipment.

3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.


Address	Data
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	A0
↓	↓
Write address	Write data }
Normal data input	

HN58C1001 Series

Package Dimensions


HN58C1001P Series (DP-32)

Unit : mm




HN58C1001FP Series (FP-32D)

Unit : mm



Package Dimensions (cont)**HN58C1001T Series (TFP-32DA)**

Unit : mm



HN58V1001 Series

131,072-word × 8-bit Electrically Erasable and
Programmable CMOS ROM

Rev. 5.0
May 23, 1995

The Hitachi HN58V1001 is an electrically erasable and programmable EEPROM organized as 131,072-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 128-byte page programming function to make its erase and write operations faster.

Features

- Single 3 V supply
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 15 ms max
- Automatic page write (128 bytes): 15 ms max
- Fast access time: 250 ns max
- Low power dissipation: 20 mW/MHz, typ
(active)
110 μ W max (standby)
- Data polling and RDY/Busy
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^4 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by \overline{RES} pin


Ordering Information

Type no.	Access time	Package
HN58V1001P-25	250 ns	600 mil 32-pin plastic DIP(DP-32)
HN58V1001FP-25	250 ns	525 mil 32-pin plastic SOP (FP-32D)
HN58V1001T-25	250 ns	8 × 14 mm 32-pin plastic TSOP (TFP-32DA)

HN58V1001 Series


Pin Arrangement

• HN58V1001P/FP Series



(Top View)

• HN58V1001T Series




(Top View)

Pin Description

Pin name	Function
A0-A16	Address inputs
I/O0-I/O7	Data input/output
OE	Output enable
CE	Chip enable

Pin name	Function
WE	Write enable
V _{CC}	Power (+3 V)
V _{SS}	Ground
RDY/Busy	Ready busy
RES	Reset

Block Diagram



Mode Selection

Pin Mode	CE	OE	WE	RES	RDY/Busy	I/O
Read	V _{IL}	V _{IL}	V _{IH}	V _H	High-Z	Dout
Standby	V _{IH}	* ¹	x	x	High-Z	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	V _H	High-Z to V _{OL}	Din
Deselect	V _{IL}	V _{IH}	V _{IH}	V _H	High-Z	High-Z
Write Inhibit	x	x	V _{IH}	x	—	—
	x	V _{IL}	x	x	—	—
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _H	V _{OL}	Data out (I/O7)
Program reset	x	x	x	V _{IL}	High-Z	High-Z

Note: 1. x : Don't care

HN58V1001 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage *1	V _{CC}	-0.6 to +7.0	V
Input voltage *1	V _{in}	-0.5 ² to +7.0	V
Operating temperature range *3	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C

- Notes: 1. With respect to V_{SS}
 2. V_{in} min : -3.0 V for pulse width ≤ 50 ns
 3. Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	3.0	5.5	V
Input voltage	V _{IL}	-0.3	—	0.8	V
	V _{IH}	1.9	—	V _{CC} + 0.3	V
	V _H	V _{CC} - 0.5	—	V _{CC} + 1.0	V
Operating temperature	T _{opr}	0	—	70	°C

DC Characteristics (Ta=0 to +70°C, V_{CC} = 2.7 to 5.5 V)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2 ^{*1}	μA	V _{CC} = 3.6 V, Vin = 3.6 V
Output leakage current	I _{LO}	—	—	2	μA	V _{CC} = 3.6 V, Vout = 3.6/0.4 V
V _{CC} current (standby)	I _{CC1}	—	—	20	μA	CĒ = V _{CC}
	I _{CC2}	—	—	1	mA	CĒ = V _{IH}
V _{CC} current (active)	I _{CC3}	—	—	6	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 1 μs at V _{CC} = 3.3 V
		—	—	15	mA	I _{out} = 0 mA, Duty = 100%, Cycle = 250 ns at V _{CC} = 3.3 V
Input low voltage	V _{IL}	-0.3 ^{*2}	—	0.8	V	
Input high voltage	V _{IH}	1.9 ^{*3}	—	V _{CC} + 0.3	V	
	V _H	V _{CC} - 0.5	—	V _{CC} + 1.0	V	
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	V _{CC} × 0.8	—	—	V	I _{OH} = -400 μA

- Note: 1. I_{LI} on RES : 100 μA max
 2. V_{IL} min : -1.0 V for pulse width ≤ 50 ns
 3. V_{IH} min : 2.2 V for V_{CC} = 3.6 to 5.5 V.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance*1	Cin	—	—	6	pF	V _{in} = 0 V
Output capacitance*1	Cout	—	—	12	pF	V _{out} = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 2.7 to 5.5 V)**Test Conditions**

- Input pulse levels : 0.4 V to 2.4 V
0 V to V_{CC} ($\overline{\text{RES}}$ pin)
- Input rise and fall time : ≤ 20 ns
- Output load : 1TTL Gate +100 pF
- Reference levels for measuring timing : 0.8 V, 1.8 V


Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	—	250	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$
$\overline{\text{CE}}$ to output delay	t _{CE}	—	250	ns	$\overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$
$\overline{\text{OE}}$ to output delay	t _{OE}	10	120	ns	$\overline{\text{CE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$
Address to output hold	t _{OH}	0	—	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$
$\overline{\text{OE}}$ ($\overline{\text{CE}}$) high to output float*1	t _{DF}	0	50	ns	$\overline{\text{CE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$
$\overline{\text{RES}}$ low to output float*1	t _{DFFR}	0	350	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$
$\overline{\text{RES}}$ to output delay	t _{RR}	0	600	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{WE}} = V_{IH}$

Note: 1. t_{DF} and t_{DFFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

HN58V1001 Series

Read Timing Waveform




Write Cycle


Parameter	Symbol	Min ¹	Typ	Max	Unit	Test conditions
Address setup time	t _{AS}	0	—	—	ns	
Address hold time	t _{AH}	150	—	—	ns	
CE to write setup time (\overline{WE} controlled)	t _{CS}	0	—	—	ns	
\overline{CE} hold time (\overline{WE} controlled)	t _{CH}	0	—	—	ns	
WE to write setup time (\overline{CE} controlled)	t _{WS}	0	—	—	ns	
WE hold time (\overline{CE} controlled)	t _{WH}	0	—	—	ns	
OE to write setup time	t _{OES}	0	—	—	ns	
OE hold time	t _{OEH}	0	—	—	ns	
Data setup time	t _{DS}	100	—	—	ns	
Data hold time	t _{DH}	10	—	—	ns	
WE pulse width (\overline{WE} controlled)	t _{WP}	250	—	—	ns	
\overline{CE} pulse width (\overline{CE} controlled)	t _{CW}	250	—	—	ns	
Data latch time	t _{DL}	750	—	—	ns	
Byte load cycle	t _{BLC}	1.0	—	30	μs	
Byte load window	t _{BL}	100	—	—	μs	
Write cycle time	t _{WC}	—	—	15 ²	ms	
Time to device busy	t _{DB}	120	—	—	ns	
Write start time	t _{DW}	250 ³	—	—	ns	
Reset protect time	t _{RP}	100	—	—	μs	
Reset low time	t _{RES}	1	—	—	μs	

- Note:
1. Use this device in longer cycle than this value.
 2. t_{WC} must be longer than this value unless polling techniques or RDY/ \overline{Busy} are used. This device automatically completes the internal write operation within this value.
 3. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/ \overline{Busy} are used. Read Timing Waveform (2)³*4*6

HN58V1001 Series


Byte Write Timing Waveform(1) (\overline{WE} Controlled)




Byte Write Timing Waveform(2) ($\overline{\text{CE}}$ Controlled)

HN58V1001 Series


Page Write Timing Waveform (1) (\overline{WE} Controlled)



Page Write Timing Waveform (2) (\overline{CE} Controlled)

HN58V1001 Series

Data Polling Timing Waveform




Toggle bit


This device provides another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming

cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Toggle Bit Waveform



Software Data Protection Timing Waveform (1) (in protection mode)



Software Data Protection Timing Waveform (2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 128 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

RES Signal

When \overline{RES} is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping \overline{RES} low when V_{CC} is switched. \overline{RES} should be high during read and programming because it doesn't provide a latch function.



\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^4 cycles in case of the page programming and 10^3 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in programming mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state by using a CPU reset signal to RES pin. RES pin should be kept at V_{SS} level when V_{CC} is turned on or off.

The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 15 ms after the last data input.



Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.

Address	Data
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	80
↓	↓
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	20

The software data protection is not enabled at the shipment.

3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.


Address	Data
5555	AA
↓	↓
AAAA or 2AAA	55
↓	↓
5555	A0
↓	↓
Write address	Write data }
Normal data input	

HN58V1001 Series

Package Dimensions


HN58V1001P Series (DP-32)

Unit : mm



HN58V1001FP Series (FP-32D)


Unit : mm



Package Dimensions (cont)

HN58V1001T Series (TFP-32DA)

Unit : mm



Part 2 Mask ROM

4M Mask ROM

HN62434 Series

262,144-word × 16-bit / 524,288-word × 8-bit CMOS
Programmable Mask ROM

Rev. 2.0
September 12, 1995

The HN62434 is a 4-Mbit CMOS Programmable Mask ROM organized either as 262,144 words by 16 bits or as 524,288 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation.

Features

- Single +5 V power supply
- Access time: 120/150 ns (max)
- Low power consumption: 100 mW (typ) active
5 µW (typ) standby
- Byte-wide or word-wide data organization with BHE
- Wired OR is permitted for the output in three status
- TTL compatible

Ordering Information

Type No.	Access time	Package
HN62434P-12	120 ns	600 mil 40-pin plastic DIP (DP-40)
HN62434P-15	150 ns	
HN62434F-12	120 ns	48-pin plastic SOP (FP-48DA)
HN62434F-15	150 ns	
HN62434FA-12	120 ns	40-pin plastic SOP (FP-40D)
HN62434FA-15	150 ns	
HN62434TT-12	120 ns	44-pin plastic TSOP II (TTP-44D)
HN62434TT-15	150 ns	

HN62434 Series

Pin Arrangement

HN62434P Series

A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}

(Top View)

HN62434FA Series

A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}

(Top View)

HN62434F Series

NC	1	48	NC
A17	2	47	A8
A7	3	46	A9
A6	4	45	A10
A5	5	44	A11
A4	6	43	A12
A3	7	42	A13
A2	8	41	A14
A1	9	40	A15
A0	10	39	A16
NC	11	38	NC
NC	12	37	NC
NC	13	36	NC
CE	14	35	BHE
V _{SS}	15	34	V _{SS}
OE	16	33	D15/A-1
D0	17	32	D7
D8	18	31	D14
D1	19	30	D6
D9	20	29	D13
D2	21	28	D5
D10	22	27	D12
D3	23	26	D4
D11	24	25	V _{CC}

(Top View)

11-12-13 pin and 36-37-38 pin are connected to inner lead frame.

Pin Arrangement (cont.)


HN62434TT Series	
NC	1
NC	2
A17	3
A7	4
A6	5
A5	6
A4	7
A3	8
A2	9
A1	10
A0	11
CE	12
V _{SS}	13
OE	14
D0	15
D8	16
D1	17
D9	18
D2	19
D10	20
D3	21
D11	22
	44
	43
	42
	41
	40
	39
	38
	37
	36
	35
	34
	33
	32
	31
	30
	29
	28
	27
	26
	25
	24
	23
NC	
NC	
A8	
A9	
A10	
A11	
A12	
A13	
A14	
A15	
A16	
BHE	
V _{SS}	
D15/A-1	
D7	
D14	
D6	
D13	
D5	
D12	
D4	
V _{CC}	

(Top View)

Pin Description

Pin name	Function
A0 to A17	Address input
D0 to D14	Data out
D15/A-1	Data out/address input
OE	Output enable
CE	Chip enable
BHE	Byte/word select
NC	No connection
V _{CC}	Power (+5 V)
V _{SS}	Ground

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V	1
Operating temperature range	T _{opr}	0 to +70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	Symbol	Min	Max	Unit	Test conditions
Supply current	I _{CC}	—	50	mA	V _{CC} = 5.5 V, IDout = 0 mA, t _{RC} = Min
	I _{SB1}	—	30	µA	V _{CC} = 5.5 V, CE ≥ V _{CC} - 0.2 V
	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, CE ≥ 2.2 V
Input leakage current	I _{LI}	—	10	µA	V _{in} = 0 to V _{CC}
Output leakage current	I _{LO}	—	10	µA	CE = 2.2 V, V _{out} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -205 µA
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA

Capacitance (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = +25°C, Vin = 0 V, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance ^{*1}	C _{in}	—	15	pF
Output capacitance ^{*1}	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested.

HN62434 Series

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Test Condition


- Output load: 1 TTL gate + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.8 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 10 ns

Parameter	Symbol	HN62434-12		HN62434-15		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	120	—	150	—	ns	
Address access time	t_{AA}	—	120	—	150	ns	
\overline{CE} access time	t_{ACE}	—	120	—	150	ns	
\overline{OE} access time	t_{OE}	—	60	—	70	ns	
BHE access time	t_{BHE}	—	120	—	150	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \overline{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \overline{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
\overline{CE} to output in high Z	t_{CHZ}	—	60	—	70	ns	1
\overline{OE} to output in high Z	t_{OHZ}	—	60	—	70	ns	1
BHE to output in high Z	t_{BHZ}	—	60	—	70	ns	1
\overline{CE} to output in low Z	t_{CLZ}	5	—	10	—	ns	
\overline{OE} to output in low Z	t_{OLZ}	5	—	10	—	ns	
BHE to output in low Z	t_{BLZ}	5	—	10	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveform

Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}'')



Word Mode, Byte Mode Switch




HN62434 Series

Package Dimensions


HN62434P Series (DP-40)

Unit: mm




HN62434F Series (FP-48DA)

Unit: mm




Package Dimensions (cont.)**HN62434FA Series (FP-40D)**

Unit: mm

**HN62434TT Series (TTP-44D)**

Unit: mm



HN62435 Series

262,144-word × 16-bit / 524,288-word × 8-bit CMOS
Programmable Mask ROM

Rev. 1.0
November 16, 1995

The HN62435 is a 4-Mbit CMOS Programmable Mask ROM organized either as 262,144 words by 16 bits or 524,288 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation.

Features

- Single 5 V supply
- High speed
Access time: 120/150 ns (max)
- Low power
Active: 275 mW (max)
Standby: 165 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- Three-state data output for or-tying
- Directly TTL compatible
All inputs and outputs
- Pin compatible with 4 Mbit EPROM
(HN27C4000G/FP)

Ordering Information

Type No.	Access time	Package
HN62435P-12	120 ns	600 mil 40-pin
HN62435P-15	150 ns	plastic DIP (DP-40)
HN62435FA-12	120 ns	525 mil 40-pin
HN62435FA-15	150 ns	plastic SOP (FP-40D)
HN62435TT-12	120 ns	400 mil 44-pin
HN62435TT-15	150 ns	plastic TSOP II (TTP-44D)

HN62435 Series


Pin Arrangement

HN62435P Series HN62435FA Series		HN62435TT Series	
A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}
(Top View)		(Top View)	

Pin Description

Symbol	Function
A-1, A0 to A17	Address inputs
D0 to D15	Data outputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



HN62435 Series

Mode Selection

Mode	Pin					Data output		Address input	
	CE	OE	BHE	D15/A-1		D0-D7	D8-D15	LSB	MSB
Standby	H	x ^{*1}	x	x		High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x		High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A17	
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A17	
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A17	

Notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	-0.3 to +7.0	V
All input and output voltage ^{*1}	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C
Temperature under bias	T _{bias}	-20 to +85	°C

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 0 to + 70°C)

Parameter		Symbol	Min	Max	Unit	Test condition
Supply current	Active	I _{CC}	—	50	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = min
	Standby	I _{SB1}	—	30	µA	V _{CC} = 5.5 V, $\overline{CE} \geq V_{CC} - 0.2$ V
	Standby	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, $\overline{CE} \geq 2.2$ V
Input leakage current	I _{IL}	—	10	µA	V _{in} = 0 to V _{CC}	
Output leakage current	I _{OL}	—	10	µA	$\overline{CE} = 2.2$ V, V _{out} = 0 to V _{CC}	
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -205 µA	
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA	

Capacitance (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	10	pF
Output capacitance*1	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN62435 Series

AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.6 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5ns

Parameter	Symbol	HN62435-12		HN62435-15		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	120	—	150	—	ns	
Address access time	t_{AA}	—	120	—	150	ns	
\overline{CE} access time	t_{ACE}	—	120	—	150	ns	
\overline{OE} access time	t_{OE}	—	60	—	70	ns	
BHE access time	t_{BHE}	—	120	—	150	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \overline{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \overline{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
CE to output in high-Z	t_{CHZ}	—	60	—	70	ns	1
\overline{OE} to output in high-Z	t_{OHZ}	—	60	—	70	ns	1
BHE to output in high-Z	t_{BHZ}	—	60	—	70	ns	1
CE to output in low-Z	t_{CLZ}	5	—	5	—	ns	
\overline{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Word Mode (BHE = 'V_{IL}' or Byte Mode (BHE = 'V_{IL}')



Word Mode, Byte Mode Switch




HN62435 Series

Package Dimensions


HN62435P Series (DP-40)


Unit: mm



HN62435FA Series (FP-40D)

Unit: mm



Package Dimensions (cont)**HN62435TT Series (TTP-44D)****Unit: mm**

HN62454 Series

524,288-word × 8-bit / 262,144-word × 16-bit CMOS
Programmable Mask ROM

Preliminary
Rev. 0.1
July 19, 1995

The HN62454 is a 4-Mbit CMOS Programmable Mask ROM organized either as 262,144 words by 16 bits or 524,288 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 85/100 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features

- Single 5 V supply
- High speed
Normal access time: 85/100 ns (max)
- Low power
Active: 440 mW (max)
Standby: 165 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- Three-state data output for or-tying
- Directly TTL compatible
All inputs and outputs
- Pin compatible with 4 Mbit EPROM
(HN27C4000G/FP)

Ordering Information

Type No.	Access time	Package
HN62454P-85	85 ns	600 mil 40-pin
HN62454P-10	100 ns	plastic DIP (DP-40)
HN62454FA-85	85 ns	525 mil 40-pin
HN62454FA-10	100 ns	plastic SOP (FP-40D)
HN62454TT-85	85 ns	400 mil 44-pin
HN62454TT-10	100 ns	plastic TSOP II (TTP-44D)

HN62454 Series

Pin Arrangement

HN62454PSeries

A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}

(Top View)

HN62454TT Series

NC	1	44	NC
NC	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

HN62454FA Series


A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}

(Top View)

Pin Description

Symbol	Function
A-1, A0 to A17	Address inputs
D0 to D15	Data outputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



HN62454 Series

Mode Selection

Mode	Pin					Data output		Address input	
	CE	OE	BHE	D15/A-1		D0-D7	D8-D15	LSB	MSB
Standby	H	x ^{*1}	x	x		High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x		High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A17	
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A17	
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A17	

notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	-0.3 to + 7.0	V
All input and output voltage ^{*1}	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{opr}	0 to + 70	°C
Storage temperature range	T _{stg}	-55 to + 125	°C
Temperature under bias	T _{bias}	-20 to + 85	°C

Notes: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input Voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 0 to + 70°C)

Parameter		Symbol	Min	Max	Unit	Test condition
Supply current	Active	I _{CC}	—	80/60	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = 85/100 ns
	Standby	I _{SB1}	—	30	µA	V _{CC} = 5.5 V, CĒ ≥ V _{CC} - 0.2 V
	Standby	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, CĒ ≥ 2.2 V
Input leakage current	I _{IL}	—	10	µA	V _{in} = 0 to V _{CC}	
Output leakage current	I _{OL}	—	10	µA	CĒ = 2.2 V, V _{out} = 0 to V _{CC}	
Output voltage	V _{OH}	2.4	—	V	I _{OH} = - 205 µA	
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA	

Capacitance (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	10	pF
Output capacitance*1	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN62454 Series

AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5ns

Parameter	Symbol	HN62454-85		HN62454-10		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	85	—	100	—	ns	
Address access	t_{AA}	—	85	—	100	ns	
\bar{CE} access time	t_{ACE}	—	85	—	100	ns	
\bar{OE} access time	t_{OE}	—	35	—	40	ns	
BHE access time	t_{BHE}	—	85	—	100	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	30	—	30	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	30	—	30	ns	1
BHE to output in high-Z	t_{BHZ}	—	30	—	30	ns	1
\bar{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Word mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}'')



Word Mode, Byte Mode Switch




HN62454 Series

Package Dimensions


HN62454P Series (DP-40)

Unit: mm




HN62454FA Series (FP-40D)

Unit: mm



Package Dimensions (cont)**HN62454TT Series (TTP-44D)**

Unit: mm



HN62454B Series

262,144-word × 16-bit CMOS Programmable Mask ROM

Preliminary
Rev. 0.0
October 25, 1995

The HN62454B is a 262,144 words by 16 bits CMOS Programmable Mask ROM. A high speed access of 85/100 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features


- Single 5 V supply
- High speed
Access time: 85/100 ns (max)
- Low power
Active: 440 mW (max)
Standby: 165 µW (max)
- Directly TTL compatible
All inputs and outputs
- Pin compatible with 4 Mbit EPROM
(HN27C4096G/CC/CP)

Ordering Information

Type No.	Access time	Package
HN62454BP-85	85 ns	600 mil 40-pin plastic DIP (DP-40)
HN62454BP-10	100 ns	
HN62454BCP-85	85 ns	44-pin plastic
HN62454BCP-10	100 ns	PLCC (CP-44)

HN62454B Series


Pin Arrangement



Pin Description

Symbol	Function
A0 to A17	Address inputs
D0 to D15	Data outputs
CE	Chip enable
OE	Output enable

Symbol	Function
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram**Mode Selection**

Mode	Pin					
	CE	OE	Address input			
			LSB	MSB	Dout	Data output
Standby	H	x ¹				High-Z ²
Output disable	L	H				High-Z
Read	L	L	A0	A17		Dout

Notes: 1. x: Don't care.

2. High-Z: High impedance

HN62454B Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	-0.3 to +7.0	V
All input and output voltage ^{*1}	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C
Temperature under bias	T _{bias}	-20 to +85	°C

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	I _{CC}	—	80/60	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = 85/100 ns
	I _{SB1}	—	30	µA	V _{CC} = 5.5 V, C _E ≥ V _{CC} - 0.2 V
	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, C _E ≥ 2.2 V
Input leakage current	I _{IL}	—	10	µA	V _{in} = 0 to V _{CC}
Output leakage current	I _{OL}	—	10	µA	C _E = 2.2 V, V _{out} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -400 µA
	V _{OL}	—	0.4	V	I _{OL} = 2.1 mA

Capacitance (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance ^{*1}	C _{in}	—	10	pF
Output capacitance ^{*1}	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested.


AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5 ns

Parameter	Symbol	HN62454B-85		HN62454B-10		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	85	—	100	—	ns	
Address access	t_{AA}	—	85	—	100	ns	
\bar{CE} access time	t_{ACE}	—	85	—	100	ns	
\bar{OE} access time	t_{OE}	—	35	—	40	ns	
Output hold time from address change	t_{DHA}	5	—	5	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from OE	t_{DHO}	0	—	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	30	—	30	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	30	—	30	ns	1
\bar{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	

Note: 1. t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveform




HN62454B Series

Package Dimensions


HN62454BP Series (DP-40)

Unit: mm



HN62454BCP Series (CP-44)

Unit: mm



HN62454BN Series

262,144-word × 16-bit CMOS Programmable Mask ROM

Preliminary
Rev. 0.0
October 25, 1995

The HN62454BN is a 262,144-word by 16-bit CMOS Programmable Mask ROM featuring page access mode to get very high speed 4-word serial access. A high speed access of 85/100 ns (max) and page access of 35/40 ns (max) is the most suitable to the system using a high speed microcomputer by 16 bits.

Features

- Single 5 V supply
- High speed
 - Normal access time: 85/100 ns (max)
 - Page access time: 35/40 ns (max)
- Low power
 - Active: 660 mW (max)
 - Standby: 165 µW (max)
- 4 word page access on word-wide mode
- Directly TTL compatible
 - All inputs and outputs
- Pin compatible with 4 Mbit EPROM
 - (HN27C4096AG/ACC/ACP)


Ordering Information

Type No.	Access time	Package
HN62454BNP-85	85 ns	600 mil 40-pin plastic DIP (DP-40)
HN62454BNP-10	100 ns	
HN62454BNCP-85	85 ns	44-pin plastic
HN62454BNCP-10	100 ns	PLCC (CP-44)

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

HN62454BN Series


Pin Arrangement



Pin Description

Symbol	Function
A2 to A17	Address inputs
A0, A1	Page address inputs
D0 to D15	Data outputs
CE	Chip enable

Symbol	Function
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram

HN62454BN Series

Mode Selection

Mode	Pin		Data output	Address input	
	CE	OE		LSB	MSB
Standby	H	x ¹	High-Z ²	—	—
Output disable	L	H	High-Z	—	—
Read	L	L	Dout	A0	A17

Notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ¹	V _{CC}	-0.3 to +7.0	V
All input and output voltage ¹	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{opr}	0 to +70	°C
Storage temperature range	T _{stg}	-55 to +125	°C
Temperature under bias	T _{bias}	-20 to +85	°C

Notes: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	I _{CC}	—	120/100	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = 85/100 ns
Active	I _{SB1}	—	30	μA	V _{CC} = 5.5 V, CĒ ≥ V _{CC} - 0.2 V
Standby	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, CĒ ≥ 2.2 V
Input leakage current	I _{IL}	—	10	μA	V _{in} = 0 to V _{CC}
Output leakage current	I _{OL}	—	10	μA	CĒ = 2.2 V, V _{out} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -400 μA
	V _{OL}	—	0.4	V	I _{OL} = 2.1 mA

Capacitance ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0 \text{ V}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance* ¹	C _{in}	—	10	pF
Output capacitance* ¹	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0$ to $+70^\circ\text{C}$)


- Output load: 1TTL + C_L = 100 pF (including jig)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5 ns

Parameter	Symbol	HN62454BN-85		HN62454BN-10		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t _{RC}	85	—	100	—	ns	
Page read cycle time	t _{PC}	35	—	40	—	ns	
Address access	t _{AA}	—	85	—	100	ns	
Page address access time	t _{PA}	—	35	—	40	ns	
CE access time	t _{ACE}	—	85	—	100	ns	
OE access time	t _{OE}	—	35	—	40	ns	
Output hold time from address change	t _{DHA}	5	—	5	—	ns	
Output hold time from CE	t _{DHC}	0	—	0	—	ns	
Output hold time from OE	t _{DHO}	0	—	0	—	ns	
CE to output in high-Z	t _{CHZ}	—	30	—	30	ns	1
OE to output in high-Z	t _{OHZ}	—	30	—	30	ns	1
CE to output in low-Z	t _{CLZ}	5	—	5	—	ns	
OE to output in low-Z	t _{OLZ}	5	—	5	—	ns	

Note: 1. t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.


Timing Waveforms

Normal mode



- Notes:
1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.
 2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.
 3. t_{CLZ} , t_{OLZ} : Determined by slower.


Page mode




- Note: 1. \overline{CE} and \overline{OE} are enable.

Package Dimensions**HN62454BNP Series (DP-40)**

Unit: mm

**HN62454BNCP Series (CP-44)**

Unit: mm



HN62454N Series

524,288-word × 8-bit / 262,144-word × 16-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary
Rev. 0.1
July 19, 1995

The HN62454N is a 4-Mbit CMOS Programmable Mask ROM organized either as 262,144 words by 16 bits or 524,288 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 85/100 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features

- Single 5 V supply
- High speed
Normal access time: 85/100 ns (max)
Page access time: 35/40 ns (max)
- Low power
Active: 660 mW (max)
Standby: 165 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- 4 word page access on word-wide mode
- 8 byte page access on byte-wide mode
- Three-state data output for or-tying
- Directly TTL compatible
All inputs and outputs
- Pin compatible with 4 Mbit EPROM
(HN27C4000G/FP)

Ordering Information

Type No.	Access time	Package
HN62454NP-85	85 ns	600 mil 40-pin
HN62454NP-10	100 ns	plastic DIP (DP-40)
HN62454NFA-85	85 ns	525 mil 40-pin
HN62454NFA-10	100 ns	plastic SOP (FP-40D)
HN62454NTT-85	85 ns	400 mil 44-pin
HN62454NTT-10	100 ns	plastic TSOP II (TTP-44D)

HN62454N Series

Pin Arrangement

HN62454NPSeries

A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{DD}

(Top View)

HN62454NTT Series

NC	1	44	NC
NC	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{DD}

(Top View)

HN62454NFA Series


A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{DD}

(Top View)

Pin Description

Symbol	Function
A2 to A17	Address inputs
A-1, A0, A1	Page address inputs
D0 to D15	Data outputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



HN62454N Series

Mode Selection

Mode	Pin					Data output		Address input	
	CE	OE	BHE	D15/A-1		D0-D7	D8-D15	LSB	MSB
Standby	H	x ^{*1}	x	x		High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x		High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0		A17
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1		A17
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1		A17

notes: 1. x: Don't care.
 2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	–0.3 to + 7.0	V
All input and output voltage ^{*1}	V _{in} , V _{out}	–0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{op}	0 to + 70	°C
Storage temperature range	T _{stg}	–55 to + 125	°C
Temperature under bias	T _{bias}	–20 to + 85	°C

Notes: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input Voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	–0.3	—	0.8	V

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	Active I_{CC}	—	120/100	mA	$V_{CC} = 5.5 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $t_{RC} = 85/100 \text{ ns}$
	Standby I_{SB1}	—	30	μA	$V_{CC} = 5.5 \text{ V}$, $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$
	Standby I_{SB2}	—	3	mA	$V_{CC} = 5.5 \text{ V}$, $\overline{CE} \geq 2.2 \text{ V}$
Input leakage current	$ I_{IL} $	—	10	μA	$V_{in} = 0 \text{ to } V_{CC}$
Output leakage current	$ I_{OL} $	—	10	μA	$\overline{CE} = 2.2 \text{ V}$, $V_{out} = 0 \text{ to } V_{CC}$
Output voltage	V_{OH}	2.4	—	V	$I_{OH} = -205 \mu\text{A}$
	V_{OL}	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$

Capacitance ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0 \text{ V}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance ^{*1}	C_{in}	—	10	pF
Output capacitance ^{*1}	C_{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN62454N Series

AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5ns

Parameter	Symbol	HN62454N-85		HN62454N-10		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	85	—	100	—	ns	
Page read cycle time	t_{PC}	35	—	40	—	ns	
Address access	t_{AA}	—	85	—	100	ns	
Page address access time	t_{PA}	—	35	—	40	ns	
\bar{CE} access time	t_{ACE}	—	85	—	100	ns	
\bar{OE} access time	t_{OE}	—	35	—	40	ns	
BHE access time	t_{BHE}	—	85	—	100	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	30	—	30	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	30	—	30	ns	1
BHE to output in high-Z	t_{BHZ}	—	30	—	30	ns	1
\bar{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms


Word mode (**BHE = 'V_{IH}'**) or Byte Mode (**BHE = 'V_{IL}'**)



Word Mode, Byte Mode Switch




Page mode



Package Dimensions


HN62454NP Series (DP-40)

Unit: mm



HN62454NFA Series (FP-40D)

Unit: mm




HN62454N Series

Package Dimensions (cont)

HN62454NTT Series (TTP-44D)

Unit: mm



HN62W454 Series

524,288-word × 8-bit / 262,144-word × 16-bit CMOS
Programmable Mask ROM

Preliminary

Rev. 0.0

June 21, 1995

The HN62W454 is a 4-Mbit CMOS Programmable Mask ROM organized either as 262,144 words by 16 bits or 524,288 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. A high speed access of 120 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features

- Low voltage operation
Operating supply voltage: + 3.0 V to 3.6 V
- High speed
Normal access time: 120/150 ns (max)
- Low power
Active: 216 mW (max)
Standby: 108 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- Three-state data output for or-tying
- Directly LV-TTL compatible
All inputs and outputs

Ordering Information

Type No.	Access time	Package
HN62W454P-12	120 ns	600 mil 40-pin
HN62W454P-15	150 ns	plastic DIP (DP-40)
HN62W454FA-12	120 ns	525 mil 40-pin
HN62W454FA-15	150 ns	plastic SOP (FP-40D)
HN62W454TT-12	120 ns	400 mil 44-pin
HN62W454TT-15	150 ns	plastic TSOP II (TTP-44D)

HN62W454 Series

Pin Arrangement

HN62W454PSeries

A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}

(Top View)

HN62W454TT Series

NC	1	44	NC
NC	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

HN62W454FA Series


A17	1	40	A8
A7	2	39	A9
A6	3	38	A10
A5	4	37	A11
A4	5	36	A12
A3	6	35	A13
A2	7	34	A14
A1	8	33	A15
A0	9	32	A16
CE	10	31	BHE
V _{SS}	11	30	V _{SS}
OE	12	29	D15/A-1
D0	13	28	D7
D8	14	27	D14
D1	15	26	D6
D9	16	25	D13
D2	17	24	D5
D10	18	23	D12
D3	19	22	D4
D11	20	21	V _{CC}

(Top View)

Pin Description

Symbol	Function
A-1, A0 to A17	Address inputs
D0 to D15	Data outputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{DD}	Power supply
V _{SS}	Ground

Block Diagram



HN62W454 Series

Mode Selection

Mode	Pin					Data output		Address input	
	\overline{CE}	\overline{OE}	BHE	D15/A-1	D0-D7	D8-D15	LSB	MSB	
Standby	H	x ^{*1}	x	x	High-Z ^{*2}	High-Z	—	—	
Output disable	L	H	x	x	High-Z	High-Z	—	—	
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A17	
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A17	
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A17	

notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V_{DD}	-0.3 to + 5.5	V
All input and output voltage ^{*1}	V_{in}, V_{out}	-0.3 to $V_{DD} + 0.3$	V
Operating temperature range	T_{opr}	0 to + 70	°C
Storage temperature range	T_{stg}	-55 to + 125	°C
Temperature under bias	T_{bias}	-20 to + 85	°C

Notes: 1. With respect to V_{SS} .

Recommended DC Operating Conditions ($T_a = 0$ to $+ 70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{DD}	3.0	3.3	3.6	V
	V_{SS}	0	0	0	V
Input Voltage	V_{IH}	2.2	—	$V_{DD} + 0.3$	V
	V_{IL}	-0.3	—	0.8	V

DC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	Active I_{DD}	—	60/50	mA	$V_{DD} = 3.6 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $t_{RC} = 120/150\text{ns}$
	Standby I_{SB1}	—	30	μA	$V_{DD} = 3.6 \text{ V}$, $\overline{CE} \geq V_{DD} - 0.2 \text{ V}$
	Standby I_{SB2}	—	3	mA	$V_{DD} = 3.6 \text{ V}$, $\overline{CE} \geq 2.2 \text{ V}$
Input leakage current	$ I_{IL} $	—	10	μA	$V_{in} = 0 \text{ to } V_{DD}$
Output leakage current	$ I_{OL} $	—	10	μA	$\overline{CE} = 2.2 \text{ V}$, $V_{out} = 0 \text{ to } V_{DD}$
Output voltage	V_{OH}	2.4	—	V	$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	—	0.4	V	$I_{OL} = 2.0 \text{ mA}$

Capacitance ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0 \text{ V}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C_{in}	—	10	pF
Output capacitance*1	C_{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN62W454 Series

AC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.4 to 2.4 V
- Input and output timing reference level: 1.4 V
- Input rise and fall time: 5ns

Parameter	Symbol	HN62W454-12		HN62W454-15		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	120	—	150	—	ns	
Address access	t_{AA}	—	120	—	150	ns	
\bar{CE} access time	t_{ACE}	—	120	—	150	ns	
\bar{OE} access time	t_{OE}	—	60	—	70	ns	
BHE access time	t_{BHE}	—	120	—	150	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	50	—	60	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	50	—	60	ns	1
BHE to output in high-Z	t_{BHZ}	—	50	—	60	ns	1
\bar{CE} to output in low-Z	t_{CHZ}	5	—	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Word mode (BHE = 'V_{IL}') or Byte Mode (BHE = 'V_{IL}'')



Word Mode, Byte Mode Switch




HN62W454 Series

Package Dimensions


HN62W454P Series (DP-40)

Unit: mm




HN62W454FA Series (FP-40D)

Unit: mm



Package Dimensions (cont)**HN62W454TT Series (TTP-44D)**

Unit: mm



8M Mask ROM

HN62338B Series

1,048,576-word x 8-bit CMOS Mask Programmable ROM

HITACHI

Under Development

The HN62338B is a 8-Mbit CMOS Programmable Mask ROM organized as 1,048,576 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. In addition, the HN62338B, which provides large capacity of 8M bits, is ideally suited for kanji character generators.

Features


- Single +5V power supply
- Maximum access time: 120 ns (max)
- Low power consumption: 250 mW (typ) active
5 μ W (typ) standby
- Byte-wide data organization
- Pin compatible with JEDEC

Pin Arrangement

A19	1	32	V _{CC}
A16	2	31	A ₁₈
A15	3	30	A ₁₇
A12	4	29	A ₁₄
A7	5	28	A ₁₃
A6	6	27	A ₈
A5	7	26	A ₉
A4	8	25	A ₁₁
A3	9	24	\overline{OE}
A2	10	23	A ₁₀
A1	11	22	\overline{CE}
A0	12	21	D ₇
D0	13	20	D ₆
D1	14	19	D ₅
D2	15	18	D ₄
V _{SS}	16	17	D ₃

(Top view)

Block Diagram



HN62338B Series

Ordering Information

Type No.	Access time	Package
HN62338BP-12	120 ns	600 mil 32-pin plastic DIP (DP-32)
HN62338BF-12	120 ns	32-pin plastic SOP (FP-32D)
HN62338BTT-12	120 ns	32-pin plastic TSOP-II (TTP-32D)

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage	V_{CC}	-0.3 to +7.0	V	1
All input and output voltage	V_{in}, V_{out}	-0.3 to $V_{CC} + 0.3$	V	1
Operating temperature range	T_{opr}	0 to +70	°C	
Storage temperature range	T_{stg}	-55 to +125	°C	
Temperature under bias	T_{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS} .

Recommended DC Operating Conditions ($V_{SS} = 0$ V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Input voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
	V_{IL}	-0.3	—	0.8	V

DC Electrical Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Item		Symbol	Min	Max	Unit	Test conditions
Supply current	Active	I_{CC}	—	80	mA	$V_{CC} = 5.5 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $t_{RC} = \text{min}$
	Standby	I_{SB}	—	30	μA	$V_{CC} = 5.5 \text{ V}$, $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$
Input leakage current		$ I_{IL} $	—	10	μA	$V_{IN} = 0 \text{ to } V_{CC}$
Output leakage current		$ I_{OL} $	—	10	μA	$\overline{CE} = 2.4 \text{ V}$, $V_{OUT} = 0 \text{ to } V_{CC}$
Output voltage		V_{OH}	2.4	—	V	$I_{OH} = -205 \mu\text{A}$
		V_{OL}	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$

Capacitance ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{IN} = 0 \text{ V}$, $f = 1 \text{ MHz}$)

Item		Symbol	Min	Max	Unit
Input capacitance		C_{in}	—	15	pF
Output capacitance		C_{out}	—	15	pF

Note: This parameter is sampled and not 100% tested.

HN62338B Series


AC Electrical Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

- Output load: 1TTL gate + $C_L = 100 \text{ pF}$
(including jig capacitance)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5 ns

HN62338B-12

Item	Symbol	Min	Max	Unit
Read cycle time	t_{RC}	120	—	ns
Address access time	t_{AA}	—	120	ns
\overline{CE} access time	t_{ACE}	—	120	ns
\overline{OE} access time	t_{OE}	—	60	ns
Output hold time from address change	t_{DHA}	0	—	ns
Output hold time from \overline{CE}	t_{DHC}	0	—	ns
Output hold time from \overline{OE}	t_{DHO}	0	—	ns
\overline{CE} to output in high Z	$t_{CHZ^{>1}}$	—	40	ns
\overline{OE} to output in high Z	$t_{OHZ^{>1}}$	—	40	ns
\overline{CE} to output in low Z	t_{CLZ}	5	—	ns
\overline{OE} to output in low Z	t_{OLZ}	5	—	ns


Note: 1. t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Diagram

Notes: 1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.

2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.

3. t_{CLZ} , t_{OLZ} : Determined by slower.

Power Up Sequence


Note: This device is used ATD (Address Transient Detector). Therefore, Transfer either \overline{CE} or address after power up to 4.5 V.

HN62338B Series

Package Dimensions


HN62338BP Series (DP-32)

Unit : mm



HN62338BF Series (FP-32D)


Unit : mm



Package Dimensions (cont)

HN62338BTT Series (TTP-32D)

Unit : mm



HN62428 Series

**524,288-word x 16-bit / 1,048,576-word x 8-bit CMOS
Programmable Mask ROM**

HITACHI

The HN62428 Series is a 8-Mbit CMOS Programmable Mask ROM organized either as 524,288 words by 16 bits or as 1,048,576 words by 8 bits. It can be operated with a battery because of low power consumption.

Features


- Single 5 V
- Wired OR is permitted for the output in three states.
- TTL compatible
- Address access time: 150/200 ns (max)
- Low power consumption: 100 mW (typ) active
5 µW (typ) standby
- Byte-wide or word-wide data organization
(switched by BHE terminal)

Ordering Information

Type No.	Access time	Package
HN62428P-15/-20	150/200 ns	600 mil 42-pin plastic DIP (DP-42)
HN62428TT-15/-20	150/200 ns	44-pin plastic TSOP-II (TTP-44D)
HN62428FB-15/-20	150/200 ns	44-pin plastic SOP (FP-44D)

HN62428 Series

Block Diagram



Pin Arrangement

HN62428P

A18	1	42	NC
A17	2	41	A8
A7	3	40	A9
A6	4	39	A10
A5	5	38	A11
A4	6	37	A12
A3	7	36	A13
A2	8	35	A14
A1	9	34	A15
A0	10	33	A16
CE	11	32	BHE
V _{SS}	12	31	V _{SS}
OE	13	30	D15/A-1
D0	14	29	D7
D8	15	28	D14
D1	16	27	D6
D9	17	26	D13
D2	18	25	D5
D10	19	24	D12
D3	20	23	D4
D11	21	22	V _{CC}

(Top View)

HN62428TT

NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

HN62428FB

NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

HN62428 Series

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage	V _{CC}	-0.3 to +7.0	V
Terminal voltage	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{tsg}	-55 to +125	°C
Bias temperature	T _{bias}	-20 to +85	°C

Note: With respect to V_{SS}.

Recommended DC Operating Conditions (V_{SS} = 0 V, Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Item	Symbol	Min	Max	Unit	Test conditions
Power supply current	Active I _{CC}	—	50	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = min
	Standby I _{SB}	—	30	μA	V _{CC} = 5.5 V, C _E ≥ V _{CC} - 0.2 V
Input leak current	I _{LI}	—	10	μA	V _{in} = 0 to V _{CC}
Output leak current	I _{LO}	—	10	μA	C _E = 2.2 V, V _{out} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -205 μA
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA

Capacitance (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 25°C, V_{IN} = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance	C _{in}	—	15	pF
Output capacitance	C _{out}	—	15	pF

Note: This parameter is sampled and not 100% tested.

AC Operating Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Test Conditions

- Input pulse level: 0.8 to 2.4 V
- I/O timing reference level: 1.5 V
- Input rise/fall time: 10 ns
- Output load: 1 TTL gate + $C_L = 100 \text{ pF}$
(including jig capacitance)


Item	Symbol	HN62428-15		HN62428-20		Unit
		Min	Max	Min	Max	
Cycle time	t_{RC}	150	—	200	—	ns
Address access time	t_{AA}	—	150	—	200	ns
\overline{CE} access time	t_{ACE}	—	150	—	200	ns
\overline{OE} access time	t_{OE}	—	70	—	100	ns
BHE access time	t_{BHE}	—	150	—	200	ns
Output hold time from address change	t_{DHA}	0	—	0	—	ns
Output hold time from \overline{CE}	t_{DHC}	0	—	0	—	ns
Output hold time from \overline{OE}	t_{DHO}	0	—	0	—	ns
Output hold time from BHE	t_{DHB}	0	—	0	—	ns
\overline{CE} to output in high-Z	t_{CHZ}^{*1}	—	70	—	70	ns
\overline{OE} to output in high-Z	t_{OHZ}^{*1}	—	70	—	70	ns
BHE to output in high-Z	t_{BHZ}^{*1}	—	70	—	70	ns
\overline{CE} to output in low-Z	t_{CLZ}	10	—	10	—	ns
\overline{OE} to output in low-Z	t_{OLZ}	10	—	10	—	ns
BHE to output in low-Z	t_{BLZ}	10	—	10	—	ns

Note: *1 t_{CHZ} , t_{OHZ} and t_{BHZ} define the time at which the output goes to the high impedance state and is not referenced to output voltage level.


HN62428 Series

Timing Waveform

Word Mode (BHE = "V_{IH}") or Byte Mode (BHE = "V_{IL}")




Switching between Word Mode and Byte Mode



- Notes:
1. \overline{CE} , \overline{OE} are of selected status. A18 – A0 are fixed.
 2. D15/A-1 terminal is of output state when BHE = V_{IH} , \overline{CE} and \overline{OE} are of selected state. At this time, an input signal that is of the inverse phase to the output should not be impressed.

HN62428 Series

Switching between Word Mode and Byte Mode




- Notes:
1. \overline{CE} , \overline{OE} are of selected status. A18 – A0 are fixed.
 2. D15/A-1 terminal is of output state when BHE = V_{IH} , \overline{CE} and \overline{OE} are of selected state. At this time, an input signal that is of the inverse phase to the output should not be impressed.

Package Dimensions


HN62428P Series (DP-42)

Unit : mm




Package Dimensions (cont)**HN62428TT Series (TTP-44D)**

Unit : mm

**HN62428FB Series (FP-44D)**

Unit : mm



HN62W428 Series

524,288-word × 16-bit / 1,048,576-word x 8-bit CMOS
Programmable Mask ROM

HITACHI

The HN62W428 is a 8-Mbit CMOS Programmable Mask ROM organized either as 524,288 words by 16 bits or as 1,048,576 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation.


Features

- Low voltage and wide range operation: 3.0 to 5.5 V
- Maximum access time: 300 ns (max)
- Low power consumption: 100 mW (typ) active 5 μ W (typ) standby
- Byte-wide or word-wide data organization with BHE

Ordering Information

Type No.	Access time	Package
HN62W428P	300 ns	600 mil 42-pin plastic DIP (DP-42)
HN62W428FB	300 ns	44-pin plastic SOP (FP-44D)
HN62W428TT	300 ns	44-pin plastic TSOP-II (TTP-44D)


Block Diagram



HN62W428 Series


Pin Arrangement

HN62W428P




(Top view)

HN62W428FB



(Top view)

HN62W428TT



(Top view)

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V	1
Operating temperature range	T _{opr}	0 to +70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (V_{SS} = 0 V, Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	3.0	5.0	5.5	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.6	V

DC Electrical Characteristics (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, Ta = 0 to +70°C)

Item	Symbol	Min	Max	Unit	Test conditions
Supply current	I _{CC}	—	50	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = min
	I _{CC}	—	25	mA	V _{CC} = 3.0 V, I _{DOUT} = 0 mA, t _{RC} = min
	I _{SB}	—	30	μA	V _{CC} = 5.5 V, C _E ≥ V _{CC} - 0.2V
Input leakage current	I _{IL}	—	10	μA	V _{IN} = 0 to V _{CC}
Output leakage current	I _{OL}	—	10	μA	C _E = 2.2 V, V _{OUT} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -205 μA
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA

HN62W428 Series

Capacitance ($V_{CC} = 3.0$ to 5.5 V, $V_{SS} = 0$ V, $T_a = 25^\circ\text{C}$, $V_{IN} = 0$ V, $f = 1$ MHz)

Item	Symbol	Min	Max	Unit
Input capacitance	C_{in}	—	15	pF
Output capacitance	C_{out}	—	15	pF

Note: This parameter is sampled and not 100% tested.

AC Electrical Characteristics ($V_{CC} = 3.0$ to 5.5 V, $V_{SS} = 0$ V, $T_a = 0$ to $+70^\circ\text{C}$)


- Output load: 1TTL gate + $C_L = 100$ pF
(including jig capacitance)
- Input pulse level: 0.6 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 10 ns

Item	Symbol	Min	Max	Unit
Read cycle time	t_{RC}	300	—	ns
Address access time	t_{AA}	—	300	ns
\overline{CE} access time	t_{ACE}	—	300	ns
\overline{OE} access time	t_{OE}	—	150	ns
BHE access time	t_{BHE}	—	300	ns
Output hold time from address change	t_{DHA}	0	—	ns
Output hold time from \overline{CE}	t_{DHC}	0	—	ns
Output hold time from \overline{OE}	t_{DHO}	0	—	ns
Output hold time from BHE	t_{DHB}	0	—	ns
\overline{CE} to output in high Z	t_{CHZ}^{*1}	—	100	ns
\overline{OE} to output in high Z	t_{OHZ}^{*1}	—	100	ns
BHE to output in high Z	t_{BHZ}^{*1}	—	100	ns
\overline{CE} to output in low Z	t_{CLZ}	10	—	ns
\overline{OE} to output in low Z	t_{OLZ}	10	—	ns
BHE to output in low Z	t_{BLZ}	10	—	ns

Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Diagram

(1) Word mode ($BHE = 'V_{IH}'$) or Byte mode ($BHE = 'V_{IL}'$)




Notes: 1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.

2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.

3. t_{CLZ} , t_{OLZ} : Determined by slower.

(2) Word mode, Byte mode switch



Notes: 1. \overline{CE} and \overline{OE} are enable A18 to A0 are valid.


2. D15/A-1 pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not be applied to them.

HN62W428 Series

Package Dimensions


HN62W428P Series (DP-42)

Unit : mm




HN62W428FB Series (FP-44D)

Unit : mm



Package Dimensions (cont)**HN62W428TT Series (TTP-44D)**

Unit : mm



HN62448 Series

524,288-word × 16-bit / 1,048,576-word × 8-bit CMOS
Programmable Mask ROM

Rev. 1.0
June 13, 1995

The Hitachi HN62448 is a 8-Mbit CMOS Programmable Mask ROM organized either as 524,288 words by 16 bits or as 1,048,576 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. A high speed access of 100/120 ns is the most suitable to the system using a high speed microcomputer by 16 bits as 8,086 and 68,000 e.t.c.

Features

- Single + 5V power supply
- Access time: 100 ns/120 ns (max)
- Low power dissipation: 300 mW typ (active)
5 µW typ (standby)
- Byte-wide or word-wide data organization with BHE

Ordering Information

Type No.	Access time	Package
HN62448P-10	100 ns	600mil
HN62448P-12	120 ns	42-pin plastic DIP (DP-42)
HN62448FB-10	100 ns	44-pin plastic
HN62448FB-12	120 ns	SOP (FP-44D)
HN62448TT-10	100 ns	44-pin plastic
HN62448TT-12	120 ns	TSOP II (TTP-44D)

HN62448 Series

Pin Arrangement

HN62448P Series

A18	1	42	NC
A17	2	41	A8
A7	3	40	A9
A6	4	39	A10
A5	5	38	A11
A4	6	37	A12
A3	7	36	A13
A2	8	35	A14
A1	9	34	A15
A0	10	33	A16
CE	11	32	BHE
V _{SS}	12	31	V _{SS}
OE	13	30	D15/A-1
D0	14	29	D7
D8	15	28	D14
D1	16	27	D6
D9	17	26	D13
D2	18	25	D5
D10	19	24	D12
D3	20	23	D4
D11	21	22	V _{CC}

(Top View)

HN62448FB Series

NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

HN62448TT Series


NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

Pin Description

Pin name	Function
A0 to A18	Address
D0 to D14	Output
D15/A-1	Output/address
OE	Output enable
CE	Chip enable
BHE	Byte/word selection
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

Block Diagram



HN62448 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Supply voltage	V_{CC}	-0.3 to 7.0	V	1
All input and output voltage	V_{IN}, V_{OUT}	-0.3 to $V_{CC} + 0.3$	V	1
Operating temperature range	T_{OPR}	0 to 70	°C	
Storage temperature range	T_{STG}	-55 to +125	°C	
Temperature under bias	T_{BIA}	-20 to +85	°C	

Notes: 1. With respect to V_{SS} .

Recommended DC Operating Conditions ($V_{SS} = 0$ V, $T_a = 0$ to +70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Input voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
	V_{IL}	-0.3	—	0.8	V

DC Characteristics ($V_{CC} = 5$ V ± 10%, $V_{SS} = 0$ V, $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	Active I_{CC}	—	100/80	mA	$V_{CC} = 5.5$ V, $I_{DOUT} = 0$ mA, $t_{RC} = \text{min}$
	Standby I_{SB1}	—	30	μA	$V_{CC} = 5.5$ V, $\overline{CE} \geq V_{CC} - 0.2$ V
	Standby I_{SB2}	—	3	mA	$V_{CC} = 5.5$ V, $\overline{CE} \geq 2.4$ V
Input leakage current	$ I_{IL} $	—	10	μA	$V_{IN} = 0$ to V_{CC}
Output leakage current	$ I_{OL} $	—	10	μA	$\overline{CE} = 2.2$ V, $V_{OUT} = 0$ to V_{CC}
Output voltage	V_{OH}	2.4	—	V	$I_{OH} = -205$ μA
	V_{OL}	—	0.4	V	$I_{OL} = 1.6$ mA

Capacitance ($V_{CC} = 5$ V ± 10%, $V_{SS} = 0$ V, $T_a = 25^\circ\text{C}$, $V_{IN} = 0$ V, $f = 1$ MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C_{IN}	—	15	pF
Output capacitance*1	C_{OUT}	—	15	pF

Notes: 1. This Parameter is periodically sampled and not 100% tested.

AC Characteristics (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 0 to + 70°C)


- Output load: 1TTL gate + C_L = 100 pF
(including scope & jig)
- Input pulse levels: 0.45 to 2.4 V
- Input and output timing reference level: 1.5V
- Input rise and fall times: 5 ns

Parameter	Symbol	HN62448-10		HN62448-12		Unit
		Min	Max	Min	Max	
Read cycle time	t _{RC}	100	—	120	—	ns
Address access time	t _{AA}	—	100	—	120	ns
CĒ access time	t _{ACE}	—	100	—	120	ns
OĒ access time	t _{OE}	—	40	—	50	ns
BHE access time	t _{BHE}	—	100	—	120	ns
Output hold time from address change	t _{DHA}	0	—	0	—	ns
Output hold time from CĒ	t _{DHC}	0	—	0	—	ns
Output hold time from OĒ	t _{DHO}	0	—	0	—	ns
Output hold time from BHE	t _{DHB}	0	—	0	—	ns
CĒ to output in high-Z	t _{CHZ} * ¹	—	40	—	40	ns
OĒ to output in high-Z	t _{OHZ} * ¹	—	40	—	40	ns
BHE to output in high-Z	t _{BHZ} * ¹	—	40	—	40	ns
CĒ to output in low-Z	t _{CLZ}	5	—	5	—	ns
OĒ to output in low-Z	t _{OLZ}	5	—	5	—	ns
BHE to output in low-Z	t _{BLZ}	5	—	5	—	ns


Note: 1. t_{CHZ}, t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.


Timing Waveform

Word mode (BHE = 'V_{IH}') or Byte mode (BHE = 'V_{IL}')



Word mode, Byte mode switch



Power Up Sequence

Notes: This device is used ATD (Address Transient Detector).


Therefore, transfer either $\overline{\text{CE}}$ or address (A0 to A18) after power up to 4.5 V.

HN62448 Series

Package Dimensions


HN62448P Series (DP-42)

Unit : mm




HN62448FB Series (FP-44D)

Unit : mm



Package Dimensions (cont)**HN62448TT Series (TTP-44D)**

Unit : mm



HN62448N Series

524,288-word × 16-bit / 1,048,576-word × 8-bit CMOS
Programmable Mask ROM

Rev. 1.0
May 23, 1995

The Hitachi HN62448N is a 8-Mbit CMOS Programmable Mask ROM organized either as 524,288 words by 16 bits or as 1,048,576 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. A high speed access of 100/120 ns is the most suitable to the system using a high speed microcomputer by 16 bits as 8,086 and 68,000 e.t.c.

Features

- Single +5V power supply
- Normal access time: 100 ns/120 ns (max)
- Page access time: 40 ns/50 ns (max)
- Low power dissipation: 300 mW typ (active)
 5 µW typ (standby)
- Byte-wide or word-wide data organization with
 BHE

Ordering Information

Type No.	Access time	Package
HN62448NP-10	100 ns	600mil
HN62448NP-12	120 ns	42-pin plastic DIP (DP-42)
HN62448NFB-10	100 ns	44-pin plastic SOP
HN62448NFB-12	120 ns	(FP-44D)
HN62448NTT-10	100 ns	44-pin plastic
HN62448NTT-12	120 ns	TSOP II (TTP-44D)

HN62448N Series

Pin Arrangement

HN62448NP Series

A18	1	42	NC
A17	2	41	A8
A7	3	40	A9
A6	4	39	A10
A5	5	38	A11
A4	6	37	A12
A3	7	36	A13
A2	8	35	A14
A1	9	34	A15
A0	10	33	A16
CE	11	32	BHE
V _{SS}	12	31	V _{SS}
OE	13	30	D15/A-1
D0	14	29	D7
D8	15	28	D14
D1	16	27	D6
D9	17	26	D13
D2	18	25	D5
D10	19	24	D12
D3	20	23	D4
D11	21	22	V _{CC}

(Top View)

HN62448NFB Series

NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

HN62448NTT Series


NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{CC}

(Top View)

Pin Description

Pin name	Function
A0 to A18	Address
D0 to D14	Output
D15/A-1	Output/address
OE	Output enable
CE	Chip enable
BHE	Byte/word selection
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

Block Diagram



HN62448N Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Supply voltage	V _{CC}	-0.3 to 7.0	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{CC} +0.3	V	1
Operating temperature range	T _{opr}	0 to 70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Notes: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (V_{SS} = 0 V, Ta = 0 to +70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2	—	V _{CC} +0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	I _{CC}	—	120/100	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = min
Standby	I _{SB1}	—	30	µA	V _{CC} = 5.5 V, C _E ≥ V _{CC} -0.2 V
Standby	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, C _E ≥ 2.4 V
Input leakage current	I _{IL}	—	10	µA	V _{in} = 0 to V _{CC}
Output leakage current	I _{OL}	—	10	µA	C _E = 2.2 V, V _{OUT} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -205 µA
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA

Capacitance (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	15	pF
Output capacitance*1	C _{out}	—	15	pF

Notes: 1. This Parameter is periodically sampled and not 100% tested.

AC Electrical Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: 1TTL gate + $C_L = 100 \text{ pF}$
(including scope & jig)
- Input pulse levels: 0.45 to 2.4 V
- Input and output timing reference level: 1.5V
- Input rise and fall times: 5 ns

Parameter	Symbol	HN62448N-10		HN62448N-12		Unit
		Min	Max	Min	Max	
Read cycle time	t_{RC}	100	—	120	—	ns
Page read cycle time	t_{PC}	40	—	50	—	ns
Address access time	t_{AA}	—	100	—	120	ns
Page address access time	t_{PA}	—	40	—	50	ns
\bar{CE} access time	t_{ACE}	—	100	—	120	ns
\bar{OE} access time	t_{OE}	—	40	—	50	ns
BHE access time	t_{BHE}	—	100	—	120	ns
Output hold time from address change	t_{DHA}	0	—	0	—	ns
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns
Output hold time from BHE	t_{DHB}	0	—	0	—	ns
CE to output in high-Z	t_{CHZ}^{*1}	—	40	—	40	ns
OE to output in high-Z	t_{OHZ}^{*1}	—	40	—	40	ns
BHE to output in high-Z	t_{BHZ}^{*1}	—	40	—	40	ns
\bar{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.


Timing Waveform

Word mode (BHE = 'V_{IL}') or Byte mode (BHE = 'V_{IL}'')




Word mode, Byte mode switch



Page mode

Notes: \overline{CE} and \overline{OE} are enable.


Power Up Sequence

HN62448N Series

Package Dimensions


HN62448NP Series (DP-42)

Unit : mm



HN62448NFB Series (FP-44D)


Unit : mm



Package Dimensions (cont)

HN62448NTT Series (TTP-44D)

Unit : mm



HN62W448N Series

524,288-word × 16-bit / 1,048,576-word × 8-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary

Rev. 0.0

November 22, 1995

The Hitachi HN62W448N is a 8-Mbit CMOS Programmable Mask ROM organized either as 524,288 words by 16 bits or as 1,048,576 words by 8 bits. Realizing low power consumption with low voltage operation, this memory is allowed for battery operation. And low voltage high speed page access of 60/70 ns and normal access of 120/150 ns are realized.

Features

- Low voltage operation : 3.3 V ± 0.3 V
- Normal access time: 120/150 ns (max)
- Page access time: 60/70 ns (max)
- Low power dissipation
 - Active: 220 mW (max)
 - Standby: 3 µW (max)
- Byte-wide or word-wide data organization
 - (Switched by BHE terminal)
- 4-word page access mode
- Three-state data output for wired or-tying
- Directly LV-TTL compatible
 - All inputs and outputs

Ordering Information

Type No.	Access time	Package
HN62W448NP-12	120 ns	600mil
HN62W448NP-15	150 ns	42-pin plastic DIP (DP-42)
HN62W448NFB-12	120 ns	44-pin plastic SOP
HN62W448NFB-15	150 ns	(FP-44D)
HN62W448NTT-12	120 ns	44-pin plastic
HN62W448NTT-15	150 ns	TSOP II (TTP-44D)

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

HN62W448N Series

Pin Arrangement

HN62W448NP Series

A18	1	42	NC
A17	2	41	A8
A7	3	40	A9
A6	4	39	A10
A5	5	38	A11
A4	6	37	A12
A3	7	36	A13
A2	8	35	A14
A1	9	34	A15
A0	10	33	A16
CE	11	32	BHE
V _{SS}	12	31	V _{SS}
OE	13	30	D15/A-1
D0	14	29	D7
D8	15	28	D14
D1	16	27	D6
D9	17	26	D13
D2	18	25	D5
D10	19	24	D12
D3	20	23	D4
D11	21	22	V _{DD}

(Top View)

HN62W448NFB Series

NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{DD}

(Top View)

HN62W448NTT Series


NC	1	44	NC
A18	2	43	NC
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{SS}	13	32	V _{SS}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{DD}

(Top View)

Pin Description

Pin name	Function
A0 to A18	Address
D0 to D14	Output
D15/A-1	Output/address
OE	Output enable
CE	Chip enable
BHE	Byte/word selection
V _{DD}	Power supply
V _{SS}	Ground
NC	No connection

Block Diagram



HN62W448N Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Supply voltage	V _{DD}	-0.3 to +5.5	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{DD} +0.3	V	1
Operating temperature range	T _{opr}	0 to 70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to +70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{DD} +0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{DD} = 3.3 V ± 0.3V, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	Active I _{DD}	—	60	mA	V _{DD} = 3.6 V, I _{DOUT} = 0 mA, t _{RC} = 120/150 ns
	Standby I _{SB1}	—	30	µA	V _{DD} = 3.6 V, C _E ≥ V _{DD} -0.2 V
	Standby I _{SB2}	—	3	mA	V _{DD} = 3.6 V, C _E = 2.2 V
Input leakage current	I _{IL}	—	10	µA	V _{in} = 0 to V _{DD}
Output leakage current	I _{OL}	—	10	µA	C _E = 2.2 V, V _{OUT} = 0 to V _{DD}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -2.0 mA
	V _{OL}	—	0.4	V	I _{OL} = 2.0 mA

Capacitance (V_{DD} = 3.3 V ± 0.3V, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	10	pF
Output capacitance*1	C _{out}	—	15	pF

Note: 1. This Parameter is periodically sampled and not 100% tested.

AC Characteristics ($V_{DD} = 3.3\text{ V} \pm 0.3\text{V}$, $V_{SS} = 0\text{ V}$, $T_a = 0$ to $+70^\circ\text{C}$)


- Output load: 1TTL gate + $C_L = 100\text{ pF}$
(including scope & jig)
- Input pulse levels: 0.4 to 2.4 V
- Input and output timing reference level: 1.4V
- Input rise and fall time: 5 ns

Parameter	Symbol	HN62W448N-12		HN62W448N-15		Unit
		Min	Max	Min	Max	
Read cycle time	t_{RC}	120	—	150	—	ns
Page read cycle time	t_{PC}	60	—	70	—	ns
Address access time	t_{AA}	—	120	—	150	ns
Page address access time	t_{PA}	—	60	—	70	ns
\bar{CE} access time	t_{ACE}	—	120	—	150	ns
\bar{OE} access time	t_{OE}	—	60	—	70	ns
BHE access time	t_{BHE}	—	120	—	150	ns
Output hold time from address change	t_{DHA}	0	—	0	—	ns
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns
Output hold time from BHE	t_{DHB}	0	—	0	—	ns
\bar{CE} to output in high-Z	t_{CHZ}^{*1}	—	60	—	70	ns
\bar{OE} to output in high-Z	t_{OHZ}^{*1}	—	60	—	70	ns
BHE to output in high-Z	t_{BHZ}^{*1}	—	60	—	70	ns
\bar{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.


Timing Waveforms

Word Mode (BHE = 'V_{IL}') or Byte Mode (BHE = 'V_{IL}'')




Word Mode, Byte Mode Switch



Page Mode

Notes: \overline{CE} and \overline{OE} are enable.


Power Up Sequence

HN62W448N Series

Package Dimensions


HN62W448NP Series (DP-42)


Unit : mm



HN62W448NFB Series (FP-44D)

Unit : mm



Package Dimensions (cont)**HN62W448NTT Series (TTP-44D)****Unit : mm**

16M Mask ROM

HN62W4018M Series

1,048,576-word × 16-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary

Rev. 0.0

November 1, 1995

The HN62W4018M is a 16-Mbit CMOS Programmable Mask ROM organized as 1,048,576 words by 16 bits. Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 120/150 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Ordering Information

Type No.	Access time	Package
HN62W4018MTA-12	120 ns	48 pin
HN62W4018MTA-15	150 ns	plastic TSOP - II (TTP-48D)

Features

- Low voltage operation: $3.3\text{ V} \pm 0.3\text{ V}$
- High speed
 - Normal access time: 120 ns/150 ns (max)
 - Page access time: 40 ns/50 ns (max)
- Low power consumption
 - Active : 360 mW (max)
 - Standby : 0.72 mW (max)
 - Power down mode : 36 μW (max)
- 8-word page access mode
- Three-state data output for or-tying
- LV-TTL compatible

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

HN62W4018M Series

Pin Arrangement

HN62W4018MTA


A0	1	48	PWD
A1	2	47	NC
A2	3	46	A19
A3	4	45	OE
A4	5	44	CE
V _{DD}	6	43	V _{SS}
D0	7	42	D15
D1	8	41	D14
D2	9	40	D13
D3	10	39	D12
V _{SS}	11	38	V _{SS}
V _{DD}	12	37	V _{DD}
D4	13	36	D11
D5	14	35	D10
D6	15	34	D9
D7	16	33	D8
V _{SS}	17	32	V _{DD}
A5	18	31	A18
A6	19	30	A17
A7	20	29	A16
A8	21	28	A15
A9	22	27	A14
A10	23	26	A13
A11	24	25	A12

(Top view)

Pin Description

Pin name	Function	Pin name	Function
A3 to A19	Address inputs	PWD	Power down input
A0 to A2	Page address inputs	NC	No connection
D0 to D15	Data output	V _{DD}	Power supply
CE	Chip enable	V _{SS}	Ground
OE	Output enable		

Block Diagram



Mode Selection

Mode	Pin			Data output D0-D15	Address input	
	PWD	CE	OE		LSB	MSB
Power down	L	x ¹	x	High-Z ²	—	—
Standby	H	H	x	High-Z	—	—
Output disable	H	L	H	High-Z	—	—
Read (16-bit)	H	L	L	D0 to D15	A0	A19

Notes: 1. x: Don't care.

2. High-Z: High impedance.

HN62W4018M Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Supply voltage	V _{DD}	-0.3 to +5.5	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{DD} + 0.3	V	1
Operating temperature range	T _{opr}	0 to +70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS}

Recommended DC Operating Conditions (V_{SS} = 0 V, Ta = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
Input voltage	V _{IH}	2.2	—	V _{DD} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0 V, Ta = 0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Active supply current	I _{DD}	—	100	mA	V _{DD} = 3.6 V, I _{DOUT} = 0 mA, t _{RC} = min
Standby power supply current	I _{SB1}	—	200	μA	V _{DD} = 3.6 V, C _E ≥ V _{DD} - 0.2 V
	I _{SB2}	—	3	mA	V _{DD} = 3.6 V, C _E ≥ 2.2 V
Power down supply current	I _{PWD}	—	10	μA	V _{DD} = 3.6 V, PWD ≤ 0.2 V
Input leakage current	I _{IL}	—	10	μA	V _{in} = 0 V to V _{DD}
Output leakage current	I _{OL}	—	10	μA	C _E = 2.2 V, V _{out} = 0 V to V _{DD}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -2 mA
	V _{OL}	—	0.4	V	I _{OL} = 2 mA

Capacitance (V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	10	pF
Output capacitance*1	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } 70^\circ\text{C}$)


- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig capacitance)
- Input pulse level: 0.4 V to 2.4 V
- Input and output timing reference level: 1.4 V
- Input rise and fall time: 5 ns

Parameter	Symbol	HN62W4018M-12		HN62W4018M-15		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	120	—	150	—	ns	
Page read cycle time	t_{PC}	40	—	50	—	ns	
Address access time	t_{AA}	—	120	—	150	ns	
Page address access time	t_{PA}	—	40	—	50	ns	
\overline{CE} access time	t_{ACE}	—	120	—	150	ns	
\overline{OE} access time	t_{OE}	—	40	—	50	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \overline{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \overline{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from \overline{PWD}	t_{DHP}	0	—	0	—	ns	
\overline{CE} to output in high Z	t_{CHZ}	—	40	—	50	ns	1
\overline{OE} to output in high Z	t_{OHZ}	—	40	—	50	ns	1
\overline{CE} to output in low Z	t_{CLZ}	5	—	5	—	ns	
\overline{OE} to output in low Z	t_{OLZ}	5	—	5	—	ns	
Recovery time from \overline{PWD}	t_R	10	—	10	—	μs	


Note: 1. t_{CHZ} and t_{OHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.



Timing Waveform

Normal Mode



Page Mode



Power Down Mode**Power Up Sequence**

Notes:


1. This device is used ATD(Address Transition Detector). Therefore, transfer either \overline{CE} or address(A19 to A3) after power up to 3.0 V.
2. t_P , t_R : Determined by slower.

HN62W4018M Series

Package Dimensions

HN62W4018MTA Series (TTP-48D)

Unit : mm



HN624316 Series

1,048,576-word × 16-bit / 2,097,152 × 8-bit CMOS
Programmable Mask ROM

HITACHI

The HN624316 is a 16-Mbit CMOS Programmable Mask ROM organized either as 1,048,576 words by 16 bits or as 2,097,152 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 120/150 ns is the most suitable to the system using a high speed microcomputer by 16 bits as 8,086 and 68,000, etc.


Features

- Single +5 V power supply
- Maximum access time: 120/150 ns (max)
- Low power consumption: 300 mW (typ) active
5 μ W (typ) standby
- Byte-wide or word-wide data organization with BHE

Ordering Information

Type No.	Access time	Package
HN624316P-12	120 ns	600 mil 42-pin plastic DIP (DP-42)
HN624316FB-12	120 ns	44-pin plastic SOP (FP-44D)
HN624316FB-15	150 ns	
HN624316TA-12	120 ns	48-pin plastic TSOP-II
HN624316TA-15	150 ns	(TTP-48D)

Block Diagram



HN624316 Series

Pin Arrangement

HN624316P

A18	1	42	A19
A17	2	41	A8
A7	3	40	A9
A6	4	39	A10
A5	5	38	A11
A4	6	37	A12
A3	7	36	A13
A2	8	35	A14
A1	9	34	A15
A0	10	33	A16
CE	11	32	BHE
V _{SS}	12	31	V _{ss}
OE	13	30	D15/A-1
D0	14	29	D7
D8	15	28	D14
D1	16	27	D6
D9	17	26	D13
D2	18	25	D5
D10	19	24	D12
D3	20	23	D4
D11	21	22	V _{cc}

(Top view)

HN624316FB

NC	1	44	NC
A18	2	43	A19
A17	3	42	A8
A7	4	41	A9
A6	5	40	A10
A5	6	39	A11
A4	7	38	A12
A3	8	37	A13
A2	9	36	A14
A1	10	35	A15
A0	11	34	A16
CE	12	33	BHE
V _{ss}	13	32	V _{ss}
OE	14	31	D15/A-1
D0	15	30	D7
D8	16	29	D14
D1	17	28	D6
D9	18	27	D13
D2	19	26	D5
D10	20	25	D12
D3	21	24	D4
D11	22	23	V _{cc}

(Top view)

HN624316TA

NC	1	48	NC
NC	2	47	NC
NC	3	46	NC
NC	4	45	A19
A18	5	44	A8
A17	6	43	A9
A7	7	42	A10
A6	8	41	A11
A4	9	40	A12
A3	10	39	A13
A2	11	38	A14
A1	12	37	A15
A0	13	36	A16
CE	14	35	BHE
V _{ss}	15	34	V _{ss}
OE	16	33	D15/A-1
D0	17	32	D7
D8	18	31	D14
D1	19	30	D6
D9	20	29	D13
D2	21	28	D5
D10	22	27	D12
D3	23	26	D4
D11	24	25	V _{cc}

(Top view)

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage	V_{CC}	-0.3 to +7.0	V	1
All input and output voltage	V_{IN}, V_{OUT}	-0.3 to $V_{CC} + 0.3$	V	1
Operating temperature range	T_{OPR}	0 to +70	°C	
Storage temperature range	T_{STG}	-55 to +125	°C	
Temperature under bias	T_{BIA}	-20 to +85	°C	

Note: 1. With respect to V_{SS} .

Recommended DC Operating Conditions ($V_{SS} = 0$ V, $T_a = 0$ to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Input voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
	V_{IL}	-0.3	—	0.8	V

DC Electrical Characteristics ($V_{CC} = 5$ V ± 10%, $V_{SS} = 0$ V, $T_a = 0$ to +70°C)

Item	Symbol	Min	Max	Unit	Test conditions
Supply current	I_{CC}	—	90/80	mA	$V_{CC} = 5.5$ V, $I_{DOUT} = 0$ mA, $t_{RC} = 120$ ns/150 ns
	I_{SB1}	—	30	μA	$V_{CC} = 5.5$ V, $\overline{CE} \geq V_{CC} - 0.2$ V
	I_{SB2}	—	3	mA	$V_{CC} = 5.5$ V, $\overline{CE} \geq 2.2$ V
Input leakage current	$ I_{IL} $	—	10	μA	$V_{IN} = 0$ to V_{CC}
Output leakage current	$ I_{OL} $	—	10	μA	$\overline{CE} = 2.2$ V, $V_{OUT} = 0$ to V_{CC}
Output voltage	V_{OH}	2.4	—	V	$I_{OH} = -205$ μA
	V_{OL}	—	0.4	V	$I_{OL} = 1.6$ mA

HN624316 Series

Capacitance (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 25°C, V_{IN} = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance	C _{in}	—	15	pF
Output capacitance	C _{out}	—	15	pF

Note: This parameter is sampled and not 100% tested.

AC Electrical Characteristics (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70°C)


- Output load: 1TTLgate + C_L = 100 pF (including jig capacitance)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5 ns

Item	Symbol	HN624316-12		HN624316-15		Unit
		Min	Max	Min	Max	
Read cycle time	t _{RC}	120	—	150	—	ns
Address access time	t _{AA}	—	120	—	150	ns
CĒ access time	t _{ACE}	—	120	—	150	ns
OĒ access time	t _{OE}	—	55	—	70	ns
BHE access time	t _{BHE}	—	120	—	150	ns
Output hold time from address change	t _{DHA}	0	—	0	—	ns
Output hold time from CĒ	t _{DHC}	0	—	0	—	ns
Output hold time from OĒ	t _{DHO}	0	—	0	—	ns
Output hold time from BHE	t _{DHB}	0	—	0	—	ns
CĒ to output in high Z	t _{CHZ} * ¹	—	40	—	70	ns
OĒ to output in high Z	t _{OHZ} * ¹	—	40	—	70	ns
BHE to output in high Z	t _{BHZ} * ¹	—	40	—	70	ns
CĒ to output in low Z	t _{CLZ}	5	—	5	—	ns
OĒ to output in low Z	t _{OLZ}	5	—	5	—	ns
BHE to output in low Z	t _{BLZ}	5	—	5	—	ns

Note: 1. t_{CHZ} and t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Diagram

(1) Word mode (BHE = ' V_{IH} ') or Byte mode (BHE = ' V_{IL} '')




Notes: 1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.

2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.

3. t_{CLZ} , t_{OLZ} : Determined by slower.

(2) Word mode, Byte mode switch




Notes: 1. \overline{CE} and \overline{OE} are enable A19 to A0 are valid.


2. D15/A-1 pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not be applied to them.

HN624316 Series

Power Up Sequence



Power Up Sequence




Note: This device is used ATD (Address Transient Detector). Therefore, transfer either \overline{CE} or address after power up to 4.5 V.

Package Dimensions

HN624316P Series (DP-42)

Unit : mm




HN624316 Series

Package Dimensions (cont)


HN624316FB Series (FP-44D)

Unit : mm



HN624316TA Series (TTP-48D)

Unit : mm



HN624316N Series

1,048,576-word × 16-bit / 2,097,152-word × 8-bit CMOS
Programmable Mask ROM

HITACHI

The HN624316N is a 16-Mbit CMOS Programmable Mask ROM organized either as 1,048,576 words by 16 bits or as 2,097,152 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 120/150 ns is the most suitable to the system using a high speed microcomputer by 16 bits as 8,086 and 68,000, etc.


Features

- Single +5 V power supply
- Normal access time: 120 ns/150 ns (max)
- Burst access time: 60 ns/70 ns (max)
- Low power consumption: 300 mW (typ) active
5 μ W (typ) standby
- Byte-wide or word-wide data organization with BHE

Ordering Information

Type No.	Access time	Package
HN624316NP-12	120 ns	600 mil 42-pin plastic DIP (DP-42)
HN624316NP-15	150 ns	
HN624316NFB-12	120 ns	44-pin plastic SOP
HN624316NFB-15	150 ns	(FP-44D)
HN624316NTA-12	120 ns	48-pin plastic TSOP-II
HN624316NTA-15	150 ns	(TTP-48D)


Block Diagram



HN624316N Series


Pin Arrangement

HN624316NP




(Top view)

HN624316NFB



(Top view)

HN624316NTA



(Top view)

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V	1
Operating temperature range	T _{opr}	0 to +70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (V_{SS} = 0 V, Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Electrical Characteristics (V_{CC} = 5 V ± 10%, V_{SS} = 0 V, Ta = 0 to +70 °C)

Item	Symbol	Min	Max	Unit	Test conditions
Supply current	I _{CC}	—	120/ 110	mA	V _{CC} = 5.5 V, I _{DOUT} = 0 mA, t _{RC} = 120 ns/150 ns
	I _{SB1}	—	30	μA	V _{CC} = 5.5 V, C _E ≥ V _{CC} - 0.2 V
	I _{SB2}	—	3	mA	V _{CC} = 5.5 V, C _E ≥ 2.2 V
Input leakage current	I _{IL}	—	10	μA	V _{IN} = 0 to V _{CC}
Output leakage current	I _{OL}	—	10	μA	C _E = 2.2 V, V _{OUT} = 0 to V _{CC}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -205 μA
	V _{OL}	—	0.4	V	I _{OL} = 1.6 mA

HN624316N Series

Capacitance ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{IN} = 0 \text{ V}$, $f = 1 \text{ MHz}$)

Item	Symbol	Min	Max	Unit
Input capacitance	C_{in}	—	15	pF
Output capacitance	C_{out}	—	15	pF

Note: This parameter is sampled and not 100% tested.

AC Electrical Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: $1 \text{ TTL gate} + C_L = 100 \text{ pF}$
(including jig capacitance)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5 ns

Item	Symbol	HN624316N-12		HN624316N-15		Unit
		Min	Max	Min	Max	
Read cycle time	t_{RC}	120	—	150	—	ns
Burst read cycle time	t_{BC}	60	—	70	—	ns
Address access time	t_{AA}	—	120	—	150	ns
Burst address access time	t_{BA}	—	55	—	70	ns
\bar{CE} access time	t_{ACE}	—	120	—	150	ns
\bar{OE} access time	t_{OE}	—	55	—	70	ns
BHE access time	t_{BHE}	—	120	—	150	ns
Output hold time from address change	t_{DHA}	0	—	0	—	ns
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns
Output hold time from BHE	t_{DHB}	0	—	0	—	ns
\bar{CE} to output in high Z	t_{CHZ}^{*1}	—	40	—	70	ns
\bar{OE} to output in high Z	t_{OHZ}^{*1}	—	40	—	70	ns
BHE to output in high Z	t_{BHZ}^{*1}	—	40	—	70	ns
\bar{CE} to output in low Z	t_{CLZ}	5	—	5	—	ns
\bar{OE} to output in low Z	t_{OLZ}	5	—	5	—	ns
BHE to output in low Z	t_{BLZ}	5	—	5	—	ns

Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Diagram

(1) Word mode ($BHE = 'V_{IH}'$) or Byte mode ($BHE = 'V_{IL}'$)




Notes: 1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.

2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.

3. t_{CLZ} , t_{OLZ} : Determined by slower.

(2) Word mode, Byte mode switch




Notes: 1. \overline{CE} and \overline{OE} are enable A19 to A0 are valid.

2. D15/A-1 pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not be applied to them.


HN624316N Series

(3) Burst mode



Note: \overline{CE} and \overline{OE} are enable.

Power Up Sequence




Note: This device is used ATD (Address Transient Detector). Therefore, Transfer either \overline{CE} or address

Package Dimensions


HN624316NP Series (DP-42)

Unit : mm



HN624316NFB Series (FP-44D)

Unit : mm




HN624316N Series

Package Dimensions (cont)

HN624316NTA Series (TTP-48D)

Unit : mm



HN624416 Series

1,048,576-word × 16-bit / 2,097,152-word × 8-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary

Rev. 0.0

November 20, 1995

The HN624416 is a 16-Mbit CMOS Programmable Mask ROM organized either as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 100/120 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features

- Single 5 V supply
- High speed
 - Access time: 100/120 ns (max)
- Low power
 - Active: 660 mW (max)
 - Standby: 165 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- Three-state data output for or-tying
- Directly TTL compatible
 - All inputs and outputs
- Pin compatible with 8 Mbit Mask ROM
(HN62448)

Ordering Information


Type No.	Access time	Package
HN624416P-10	100 ns	600 mil 42-pin
HN624416P-12	120 ns	plastic DIP (DP-42)
HN624416FB-10	100 ns	600 mil 44-pin
HN624416FB-12	120 ns	plastic SOP (FP-44D)
HN624416TT-10	100 ns	400 mil 44-pin
HN624416TT-12	120 ns	plastic TSOP II (TTP-44D)

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

HN624416 Series

Pin Arrangement


HN624416P Series



(Top View)

HN624416FB Series

HN624416TT Series




(Top View)

Pin Description

Symbol	Function
A-1, A0 to A19	Address inputs
D0 to D15	Data outputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



HN624416 Series

Mode Selection

Mode	Pin					Data output		Address input	
	CE	OE	BHE	D15/A-1		D0-D7	D8-D15	LSB	MSB
Standby	H	x ^{*1}	x	x		High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x		High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A19	
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A19	
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A19	

Notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	– 0.3 to + 7.0	V
All input and output voltage ^{*1}	V _{in} , V _{out}	– 0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{opr}	0 to + 70	°C
Storage temperature range	T _{stg}	– 55 to + 125	°C
Temperature under bias	T _{bias}	– 20 to + 85	°C

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	– 0.3	—	0.8	V

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Parameter		Symbol	Min	Max	Unit	Test condition
Supply current	Active	I_{CC}	—	120/100	mA	$V_{CC} = 5.5 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $t_{RC} = 100/120 \text{ ns}$
	Standby	I_{SB1}	—	30	μA	$V_{CC} = 5.5 \text{ V}$, $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$
	Standby	I_{SB2}	—	3	mA	$V_{CC} = 5.5 \text{ V}$, $\overline{CE} \geq 2.2 \text{ V}$
Input leakage current		$ I_{IL} $	—	10	μA	$V_{in} = 0 \text{ to } V_{CC}$
Output leakage current		$ I_{OL} $	—	10	μA	$\overline{CE} = 2.2 \text{ V}$, $V_{out} = 0 \text{ to } V_{CC}$
Output voltage		V_{OH}	2.4	—	V	$I_{OH} = -205 \mu\text{A}$
		V_{OL}	—	0.4	V	$I_{OL} = 1.6 \text{ mA}$

Capacitance ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0 \text{ V}$, $f = 1\text{MHz}$)

Parameter		Symbol	Min	Max	Unit
Input capacitance*1		C_{in}	—	10	pF
Output capacitance*1		C_{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN624416 Series

AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5ns

Parameter	Symbol	HN624416-10		HN624416-12		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	100	—	120	—	ns	
Address access time	t_{AA}	—	100	—	120	ns	
\overline{CE} access time	t_{ACE}	—	100	—	120	ns	
\overline{OE} access time	t_{OE}	—	40	—	50	ns	
BHE access time	t_{BHE}	—	100	—	120	ns	
Output hold time from address change	t_{DHA}	5	—	5	—	ns	
Output hold time from \overline{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \overline{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
\overline{CE} to output in high-Z	t_{CHZ}	—	30	—	30	ns	1
\overline{OE} to output in high-Z	t_{OHZ}	—	30	—	30	ns	1
BHE to output in high-Z	t_{BHZ}	—	30	—	30	ns	1
\overline{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns	
\overline{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Word Mode (BHE = 'V_{IH}') or Byte Mode (BHE = 'V_{IL}'')




Word Mode, Byte Mode Switch




HN624416 Series

Power Up Sequence




Package Dimensions**HN624416P Series (DP-42)**

Unit: mm

**HN624416FB Series (FP-44D)**

Unit: mm




HN624416 Series

Package Dimensions (cont)

HN624416TT Series (TTP-44D)

Unit: mm



HN624416N Series

1,048,576-word × 16-bit / 2,097,152-word × 8-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary
Rev. 0.0
October 18, 1995

The HN624416N is a 16-Mbit CMOS Programmable Mask ROM organized either as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 100/120 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features

- Single 5 V supply
- High speed
 - Normal access time: 100/120 ns (max)
 - Page access time: 40/50 ns (max)
- Low power
 - Active: 770 mW (max)
 - Standby: 165 µW (max)
- Byte-wide or word-wide data organization
 - (Switched by BHE terminal)
- 4 word page access on word-wide mode
- 8 byte page access on byte-wide mode
- Three-state data output for or-tying
- Directly TTL compatible
 - All inputs and outputs
- Pin compatible with 8 Mbit Mask ROM (HN62448)

Ordering Information

Type No.	Access time	Package
HN624416NP-10	100 ns	600 mil 42-pin plastic DIP (DP-42)
HN624416NP-12	120 ns	600 mil 44-pin plastic SOP (FP-44D)
HN624416NFB-10	100 ns	400 mil 44-pin plastic TSOP II (TTP-44D)
HN624416NFB-12	120 ns	400 mil 44-pin plastic TSOP II (TTP-44D)
HN624416NTT-10	100 ns	400 mil 44-pin plastic TSOP II (TTP-44D)
HN624416NTT-12	120 ns	400 mil 44-pin plastic TSOP II (TTP-44D)

HN624416N Series


Pin Arrangement

HN624416NP Series		HN624416NFB Series HN624416NTT Series	
A18	1	A19	1
A17	2	41	A8
A7	3	40	A9
A6	4	39	A10
A5	5	38	A11
A4	6	37	A12
A3	7	36	A13
A2	8	35	A14
A1	9	34	A15
A0	10	33	A16
CE	11	32	BHE
V _{SS}	12	31	V _{SS}
OE	13	30	D15/A-1
D0	14	29	D7
D8	15	28	D14
D1	16	27	D6
D9	17	26	D13
D2	18	25	D5
D10	19	24	D12
D3	20	23	D4
D11	21	22	V _{CC}
(Top View)		(Top View)	

Pin Description

Symbol	Function
A2 to A19	Address inputs
D0 to D15	Data outputs
A-1, A0, A1	Page address inputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



HN624416N Series

Mode Selection

Mode	Pin					Data output		Address input	
	CE	OE	BHE	D15/A-1		D0-D7	D8-D15	LSB	MSB
Standby	H	x ^{*1}	x	x		High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x		High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A19	
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A19	
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A19	

Notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	-0.3 to + 7.0	V
All input and output voltage ^{*1}	V _{in} , V _{out}	-0.3 to V _{CC} + 0.3	V
Operating temperature range	T _{op} r	0 to + 70	°C
Storage temperature range	T _{stg}	-55 to + 125	°C
Temperature under bias	T _{bias}	-20 to + 85	°C

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input Voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics ($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 0\text{ to }+70^\circ\text{C}$)

Parameter		Symbol	Min	Max	Unit	Test condition
Supply current	Active	I _{CC}	—	140/120	mA	$V_{CC} = 5.5\text{ V}$, $I_{DOUT} = 0\text{ mA}$, $t_{RC} = 100/120\text{ ns}$
	Standby	I _{SB1}	—	30	μA	$V_{CC} = 5.5\text{ V}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}$
	Standby	I _{SB2}	—	3	mA	$V_{CC} = 5.5\text{ V}$, $\overline{CE} \geq 2.2\text{ V}$
Input leakage current		I _{IL}	—	10	μA	$V_{in} = 0\text{ to }V_{CC}$
Output leakage current		I _{OL}	—	10	μA	$\overline{CE} = 2.2\text{ V}$, $V_{out} = 0\text{ to }V_{CC}$
Output voltage		V _{OH}	2.4	—	V	$I_{OH} = -205\text{ μA}$
		V _{OL}	—	0.4	V	$I_{OL} = 1.6\text{ mA}$

Capacitance ($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0\text{ V}$, $f = 1\text{MHz}$)

Parameter		Symbol	Min	Max	Unit
Input capacitance*1		C _{in}	—	10	pF
Output capacitance*1		C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN624416N Series

AC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)


- Output load: $1\text{TTL} + C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.45 to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 5ns

Parameter	Symbol	HN624416N-10		HN624416N-12		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	100	—	120	—	ns	
Page read cycle time	t_{PC}	40	—	50	—	ns	
Address access time	t_{AA}	—	100	—	120	ns	
Page address access time	t_{PA}	—	40	—	50	ns	
\bar{CE} access time	t_{ACE}	—	100	—	120	ns	
\bar{OE} access time	t_{OE}	—	40	—	50	ns	
BHE access time	t_{BHE}	—	100	—	120	ns	
Output hold time from address change	t_{DHA}	5	—	5	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \bar{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	30	—	30	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	30	—	30	ns	1
BHE to output in high-Z	t_{BHZ}	—	30	—	30	ns	1
\bar{CE} to output in low-Z	t_{CLZ}	5	—	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	5	—	ns	

Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.


Timing Waveforms

Word mode (BHE = 'V_{IL}' or Byte Mode (BHE = 'V_{IL}')



- Notes:
1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.
 2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.
 3. t_{CLZ} , t_{OLZ} : Determined by slower.


Word Mode, Byte Mode Switch




- Notes:
1. \overline{CE} and \overline{OE} are enable, A19 to A0 are valid.
 2. D15/A-1 pin is in the output state when BHE is high, \overline{CE} and \overline{OE} are enable.
Therefore, the input signals of opposite phase to the output must not be applied to them.

HN624416N Series

Page mode






Power up sequence





Package Dimensions**HN624416NP Series (DP-42)**

Unit: mm

**HN624416NFB Series (FP-44D)**

Unit: mm




HN624416N Series

Package Dimensions (cont)

HN624416NTT Series (TTP-44D)

Unit: mm



HN62W4416 Series

1,048,576-word × 16-bit / 2,097,152-word × 8-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary

Rev. 0.0

November 20, 1995

The HN62W4416 is a 16-Mbit CMOS Programmable Mask ROM organized either as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 150 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features


- Low voltage operation Mask ROM
Single 3.3 V supply
- High speed
Access time: 150 ns (max)
- Low power
Active: 216 mW (max)
Standby: 108 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- Three-state data output for or-tying
- Directly LV-TTL compatible
All inputs and outputs

Ordering Information

Type No.	Access time	Package
HN62W4416P-15	150 ns	600 mil 42-pin plastic DIP (DP-42)
HN62W4416FB-15	150 ns	600 mil 44-pin plastic SOP (FP-44D)
HN62W4416TT-15	150 ns	400 mil 44-pin plastic TSOP II (TTP-44D)

HN62W4416 Series


Pin Arrangement



Pin Description

Symbol	Function
A-1, A0 to A19	Address inputs
D0 to D15	Data outputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{DD}	Power supply
V _{SS}	Ground

Block Diagram



HN62W4416 Series

Mode Selection

Mode	<u>CE</u>	<u>OE</u>	<u>BHE</u>	<u>D15/A-1</u>	Data output		Address input	
					<u>D0-D7</u>	<u>D8-D15</u>	<u>LSB</u>	<u>MSB</u>
Standby	H	x ^{*1}	x	x	High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x	High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A19
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A19
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A19

Notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{DD}	– 0.3 to + 5.5	V
All input and output voltage ^{*1}	V _{in} , V _{out}	– 0.3 to V _{DD} + 0.3	V
Operating temperature range	T _{opr}	0 to + 70	°C
Storage temperature range	T _{stg}	– 55 to + 125	°C
Temperature under bias	T _{bias}	– 20 to + 85	°C

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{DD} + 0.3	V
	V _{IL}	– 0.3	—	0.8	V

DC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Parameter	Symbol	Min	Max	Unit	Test condition
Supply current	Active I_{DD}	—	60	mA	$V_{DD} = 3.6 \text{ V}$, $I_{DOUT} = 0 \text{ mA}$, $t_{RC} = 150 \text{ ns}$
	Standby I_{SB1}	—	30	μA	$V_{DD} = 3.6 \text{ V}$, $\overline{CE} \geq V_{DD} - 0.2 \text{ V}$
	Standby I_{SB2}	—	3	mA	$V_{DD} = 3.6 \text{ V}$, $\overline{CE} \geq 2.2 \text{ V}$
Input leakage current	$ I_{IL} $	—	10	μA	$V_{in} = 0 \text{ to } V_{DD}$
Output leakage current	$ I_{OL} $	—	10	μA	$\overline{CE} = 2.2 \text{ V}$, $V_{out} = 0 \text{ to } V_{DD}$
Output voltage	V_{OH}	2.4	—	V	$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	—	0.4	V	$I_{OL} = 2.0 \text{ mA}$

Capacitance ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0 \text{ V}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C_{in}	—	10	pF
Output capacitance*1	C_{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN62W4416 Series

AC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.4 to 2.4 V
- Input and output timing reference level: 1.4 V
- Input rise and fall time: 5ns


HN62W4416M-15

Parameter	Symbol	Min	Max	Unit	Note
Read cycle time	t_{RC}	150	—	ns	
Address access time	t_{AA}	—	150	ns	
\bar{CE} access time	t_{ACE}	—	150	ns	
\bar{OE} access time	t_{OE}	—	50	ns	
BHE access time	t_{BHE}	—	150	ns	
Output hold time from address change	t_{DHA}	5	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	ns	
Output hold time from \bar{OE}	t_{DHO}	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	50	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	50	ns	1
BHE to output in high-Z	t_{BHZ}	—	30	ns	1
\bar{CE} to output in low-Z	t_{CLZ}	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Word Mode (BHE = 'V_{IL}') or Byte Mode (BHE = 'V_{IL}')




Word Mode, Byte Mode Switch



HN62W4416 Series

Power Up Sequence




Notes: 1. This device is used ATD (Address Transition Detector). Therefore, transfer either \overline{CE} or address (A19 to A0) after power up to 3.0V.

Package Dimensions


HN62W4416P Series (DP-42)

Unit: mm



HN62W4416FB Series (FP-44D)

Unit: mm




HN62W4416 Series

Package Dimensions (cont)

HN62W4416TT Series (TTP-44D)

Unit: mm



HN62W4416N Series

1,048,576-word × 16-bit / 2,097,152-word × 8-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary

Rev. 0.0

November 20, 1995

The HN62W4416N is a 16-Mbit CMOS Programmable Mask ROM organized either as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits.

Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 150 ns (max) is the most suitable to the system using a high speed micro-computer by 16 bits.

Features


- Low voltage operation Mask ROM
Single 3.3 V supply
- High speed
Normal access time: 150 ns (max)
Page access time: 50 ns (max)
- Low power
Active: 252 mW (max)
Standby: 108 µW (max)
- Byte-wide or word-wide data organization
(Switched by BHE terminal)
- 4 word page access on word-wide mode
- 8 byte page access on byte-wide mode
- Three-state data output for or-tying
- Directly LV-TTL compatible
All inputs and outputs

Ordering Information

Type No.	Access time	Package
HN62W4416NP-15	150 ns	600 mil 42-pin plastic DIP (DP-42)
HN62W4416NFB-15	150 ns	600 mil 44-pin plastic SOP (FP-44D)
HN62W4416NTT-15	150 ns	400 mil 44-pin plastic TSOP II (TTP-44D)

HN62W4416N Series


Pin Arrangement



Pin Description

Symbol	Function
A2 to A19	Address inputs
D0 to D15	Data outputs
A-1, A0, A1	Page address inputs
BHE	8/16 bit (byte/word) mode switch
CE	Chip enable
OE	Output enable
NC	No connection
V _{DD}	Power supply
V _{SS}	Ground

Block Diagram



HN62W4416N Series

Mode Selection

Mode	Pin					Data output		Address input	
	CE	OE	BHE	D15/A-1		D0-D7	D8-D15	LSB	MSB
Standby	H	x ^{*1}	x	x		High-Z ^{*2}	High-Z	—	—
Output disable	L	H	x	x		High-Z	High-Z	—	—
Read (16-bit)	L	L	H	Dout	D0 to D7	D8 to D15	A0	A19	
Read (8-bit)	L	L	L	L	D0 to D7	High-Z	A-1	A19	
Read (8-bit)	L	L	L	H	D8 to D15	High-Z	A-1	A19	

Notes: 1. x: Don't care.

2. High-Z: High impedance

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{DD}	-0.3 to + 5.5	V
All input and output voltage ^{*1}	V _{in} , V _{out}	-0.3 to V _{DD} + 0.3	V
Operating temperature range	T _{op} r	0 to + 70	°C
Storage temperature range	T _{stg}	-55 to + 125	°C
Temperature under bias	T _{bias}	-20 to + 85	°C

Note: 1. With respect to V_{SS}.

Recommended DC Operating Conditions (Ta = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	—	V _{DD} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0 V, Ta = 0 to + 70°C)

Parameter		Symbol	Min	Max	Unit	Test condition
Supply current	Active	I _{DD}	—	70	mA	V _{DD} = 3.6 V, I _{DOUT} = 0 mA, t _{RC} = 150 ns
	Standby	I _{SB1}	—	30	μA	V _{DD} = 3.6 V, C _E ≥ V _{DD} - 0.2 V
	Standby	I _{SB2}	—	3	mA	V _{DD} = 3.6 V, C _E ≥ 2.2 V
Input leakage current	I _{IL}	—	10	μA	V _{in} = 0 to V _{DD}	
Output leakage current	I _{OL}	—	10	μA	C _E = 2.2 V, V _{out} = 0 to V _{DD}	
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -2.0 mA	
	V _{OL}	—	0.4	V	I _{OL} = 2.0 mA	

Capacitance (V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0 V, Ta = 25°C, Vin = 0 V, f = 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	10	pF
Output capacitance*1	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D15/A-1 pin is output.

HN62W4416N Series

AC Characteristics ($V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

- Output load: 1TTL + $C_L = 100 \text{ pF}$ (including jig)
- Input pulse level: 0.4 to 2.4 V
- Input and output timing reference level: 1.4 V
- Input rise and fall time: 5ns


HN62W4416N-15

Parameter	Symbol	Min	Max	Unit	Note
Read cycle time	t_{RC}	150	—	ns	
Page read cycle time	t_{PC}	50	—	ns	
Address access time	t_{AA}	—	150	ns	
Page address access time	t_{PA}	—	50	ns	
\bar{CE} access time	t_{ACE}	—	150	ns	
\bar{OE} access time	t_{OE}	—	50	ns	
BHE access time	t_{BHE}	—	150	ns	
Output hold time from address change	t_{DHA}	5	—	ns	
Output hold time from \bar{CE}	t_{DHC}	0	—	ns	
Output hold time from \bar{OE}	t_{DHO}	0	—	ns	
Output hold time from BHE	t_{DHB}	0	—	ns	
\bar{CE} to output in high-Z	t_{CHZ}	—	50	ns	1
\bar{OE} to output in high-Z	t_{OHZ}	—	50	ns	1
BHE to output in high-Z	t_{BHZ}	—	50	ns	1
\bar{CE} to output in low-Z	t_{CLZ}	5	—	ns	
\bar{OE} to output in low-Z	t_{OLZ}	5	—	ns	
BHE to output in low-Z	t_{BLZ}	5	—	ns	


Note: 1. t_{CHZ} , t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Word Mode (BHE = 'V_{IL}' or Byte Mode (BHE = 'V_{IL}')




Word Mode, Byte Mode Switch




HN62W4416N Series

Page Mode




Power Up Sequence




Package Dimensions**HN62W4416NP Series (DP-42)**

Unit: mm

**HN62W4416NFB Series (FP-44D)**

Unit: mm




HN62W4416N Series

Package Dimensions (cont)

HN62W4416NTT Series (TTP-44D)

Unit: mm



HN62W5016N Series

524,288-word × 32-bit / 1,048,576-word × 16-bit CMOS
Programmable Mask ROM

HITACHI

Preliminary
Rev. 0.0
October 4, 1995

The HN62W5016N is a 16-Mbit CMOS Programmable Mask ROM organized either as 524,288 words by 32 bits or as 1,048,576 words by 16 bits. Realizing low power consumption, this memory is allowed for battery operation. A high speed access of 120/150 ns is the most suitable to the system using a high speed micro-computer by 32 bits.

Ordering Information

Type No.	Access time	Package
HN62W5016NF-12	120 ns	70 pin plastic SSOP
HN62W5016NF-15	150 ns	(FP-70DS)

Features

- Low voltage operation: $3.3\text{ V} \pm 0.3\text{ V}$
- High speed
 - Normal access time: 120 ns/150 ns (max)
 - Page access time: 40 ns/50 ns (max)
- Low power consumption
 - Active : 360 mW (max)
 - Standby : 0.72 mW (max)
 - Power down mode : 36 μW (max)
- Double word-wide or word-wide data organization with DW/W
- 4 double-word page access on double word-wide mode
- 8 word page access on word-wide mode
- Three-state data output for or-tying
- LV-TTL compatible

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.

HN62W5016N Series

Pin Arrangement

HN62W5016NF	
A0	1
A1	2
A2	3
A3	4
A4	5
A5	6
V _{DD}	7
D0	8
D16	9
D1	10
D17	11
V _{SS}	12
V _{DD}	13
D2	14
D18	15
D3	16
D19	17
D4	18
D20	19
D5	20
D21	21
V _{SS}	22
V _{DD}	23
D6	24
D22	25
D7	26
D23	27
V _{SS}	28
A6	29
A7	30
A8	31
A9	32
A10	33
A11	34
A12	35
	70
	69
	68
	67
	66
	65
	64
	63
	62
	61
	60
	59
	58
	57
	56
	55
	54
	53
	52
	51
	50
	49
	48
	47
	46
	45
	44
	43
	42
	41
	40
	39
	38
	37
	36


(Top view)

Pin Description

Pin name	Function
A2 to A18	Address inputs
A-1, A0 to A1	Page address inputs
D0 to D31	Data output
DW/W	32/16 bit (Double word/word) mode switch inputs
CE	Chip enable

Pin name	Function
OE	Output enable
PWD	Power down input
NC	No connection
V _{DD}	Power supply
V _{SS}	Ground

Block Diagram



Mode Selection

Mode	Pin					Data output		Address input	
	PWD	CE	OE	DW/W	D31/A-1	D0-D15	D16-D31	LSB	MSB
Power down	L	x ^{*1}	x	x	x	High-Z ^{*2}	High-Z	—	—
Standby	H	H	x	x	x	High-Z	High-Z	—	—
Output disable	H	L	H	x	x	High-Z	High-Z	—	—
Read (32-bit)	H	L	L	H	Dout	D0 to D15	D16 to D31	A0	A18
Read (16-bit)	H	L	L	L	L	D0 to D15	High-Z	A-1	A18
Read (16-bit)	H	L	L	L	H	D16 to D31	High-Z	A-1	A18

Notes: 1. x: Don't care.

2. High-Z: High impedance.

HN62W5016N Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Supply voltage	V _{DD}	-0.3 to +5.5	V	1
All input and output voltage	V _{in} , V _{out}	-0.3 to V _{DD} + 0.3	V	1
Operating temperature range	T _{opr}	0 to +70	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-20 to +85	°C	

Note: 1. With respect to V_{SS}

Recommended DC Operating Conditions (V_{SS} = 0 V, Ta = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
Input voltage	V _{IH}	2.2	—	V _{DD} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

DC Characteristics (V_{DD} = 3.3 ± 0.3 V, V_{SS} = 0 V, Ta = 0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Test condition
Operating power supply current	I _{DD}	—	100	mA	V _{DD} = 3.6 V, I _{DOUT} = 0 mA, t _{RC} = min
Standby power supply current	I _{SB1}	—	200	μA	V _{DD} = 3.6 V, C _E ≥ V _{DD} - 0.2 V
	I _{SB2}	—	3	mA	V _{DD} = 3.6 V, C _E ≥ 2.2 V
Power down supply current	I _{PWD}	—	10	μA	V _{DD} = 3.6 V, PWD ≤ 0.2 V
Input leakage current	I _{IL}	—	10	μA	V _{IN} = 0 V to V _{DD}
Output leakage current	I _{OL}	—	10	μA	C _E = 2.2 V, V _{OUT} = 0 V to V _{DD}
Output voltage	V _{OH}	2.4	—	V	I _{OH} = -2 mA
	V _{OL}	—	0.4	V	I _{OL} = 2 mA

Capacitance (V_{DD} = 3.3 ± 0.3 V, V_{SS} = 0 V, Ta = 25°C, V_{IN} = 0 V, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance*1	C _{in}	—	10	pF
Output capacitance*1	C _{out}	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D31/A-1 pin is output.

AC Characteristics ($V_{DD} = 3.3 \pm 0.3$ V, $V_{SS} = 0$ V, $T_a = 0$ to 70°C)

- Output load: 1TTL + $C_L = 100$ pF (including jig capacitance)
- Input pulse level: 0.4 V to 2.4 V
- Input and output timing reference level: 1.4 V
- Input rise and fall time: 5 ns


Parameter	Symbol	HN62W5016N-12		HN62W5016N-15		Unit	Note
		Min	Max	Min	Max		
Read cycle time	t_{RC}	120	—	150	—	ns	
Page read cycle time	t_{PC}	40	—	50	—	ns	
Address access time	t_{AA}	—	120	—	150	ns	
Page address access time	t_{PA}	—	40	—	50	ns	
\overline{CE} access time	t_{ACE}	—	120	—	150	ns	
\overline{OE} access time	t_{OE}	—	40	—	50	ns	
DW/W access time	t_{DWW}	—	120	—	150	ns	
Output hold time from address change	t_{DHA}	0	—	0	—	ns	
Output hold time from \overline{CE}	t_{DHC}	0	—	0	—	ns	
Output hold time from \overline{OE}	t_{DHO}	0	—	0	—	ns	
Output hold time from DW/W	t_{DHD}	0	—	0	—	ns	
Output hold time from \overline{PWD}	t_{DHP}	0	—	0	—	ns	
\overline{CE} to output in high Z	t_{CHZ}	—	40	—	50	ns	1
\overline{OE} to output in high Z	t_{OHZ}	—	40	—	50	ns	1
DW/W to output in high Z	t_{DHZ}	—	40	—	50	ns	1
\overline{CE} to output in low Z	t_{CLZ}	5	—	5	—	ns	
\overline{OE} to output in low Z	t_{OLZ}	5	—	5	—	ns	
DW/W to output in low Z	t_{DLZ}	5	—	5	—	ns	
Recovery time from \overline{PWD}	t_R	10	—	10	—	μs	

Note: 1. t_{CHZ} , t_{OHZ} and t_{DHZ} are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

HN62W5016N Series


Timing Waveform

Double word mode (DW/W = 'V_{IH}') or Word mode (DW/W = 'V_{IL}'')




- Notes:
1. t_{DHA} , t_{DHC} , t_{DHO} : Determined by faster.
 2. t_{AA} , t_{ACE} , t_{OE} : Determined by slower.
 3. t_{CLZ} , t_{OLZ} : Determined by slower.

Double Word Mode, Word mode switch



- Notes:
1. \overline{CE} and \overline{OE} are enable, A18 to A0 are valid.
 2. D31/A-1 pin is in the output state when DW/W is high, \overline{CE} and \overline{OE} are enable. Therefore, the input signals of opposite phase to the output must not be applied to them.


Page mode



Notes:


1. Page address is determined as below
Double word mode (DW/W = 'Vih'): A0, A1
Word mode (DW/W = 'Vil'): A-1, A0, A1
2. \overline{CE} and \overline{OE} are enable.

Power down mode



HN62W5016N Series


Power Up Sequence



Notes: 1. This device is used ATD(Address Transition Detector). Therefore, transfer either
CE or address(A18 to A2) after power up to 3.0 V.
2. t_P , t_R : Determined by slower.

Package Dimensions**HN62W5016NF Series (FP-70DS)**

Unit : mm



NOTES

HITACHI

Hitachi America, Ltd.

Semiconductor & I.C.

Division

2000 Sierra Point Parkway
Brisbane, CA 94005-1897
(415) 589-8300
FAX (415) 583-4207
Internet Address:
<http://www.hitachi.com>

To order literature: 1-800-285-1601

Engineering Facility

Hitachi Micro Systems, Inc.
179 East Tasman Drive
San Jose, CA 95134
Internet Address:
<http://www.hmsi.com>

Manufacturing Facility

Hitachi Semiconductor (America)
Inc.
6321 Longhorn Drive
Irving, TX 75063-2712

Area Offices

Western

Hitachi America, Ltd.
1740 Technology Drive
Suite 500
San Jose, CA 95110
(408) 451-9570

Central

Hitachi America, Ltd.
Two Lincoln Centre
5420 LBJ Freeway, Suite 1446
Dallas, TX 75240
(214) 991-4510

Eastern

Hitachi America, Ltd.
5511 Capitol Center Drive
Suite 204
Raleigh, NC 27606
(919) 233-0800

Regional/District Offices

Southwest

Hitachi America, Ltd.
2030 Main Street
Suite 450
Irvine, CA 92714
(714) 553-8500

Great Lakes

Hitachi America, Ltd.
Fairlane Plaza North
Suite 311
290 Town Center Drive
Dearborn, MI 48126
(313) 271-4410

IBM Engineering

Hitachi America, Ltd.
909 Capitol of Texas
Highway
Suite 340
Austin, TX 78731
(512) 418-9360

Southeast

Hitachi America, Ltd.
4901 N.W. 17th Way
Suite 302
Ft. Lauderdale, FL 33309
(305) 491-6154

Toronto

Hitachi (Canadian), Ltd.
6740 Campobello Road
Mississauga, Ontario
Canada L5N 2L8
(416) 826-4100

Mountain Pacific

Hitachi America, Ltd.
4600 S. Ulster Street
Suite 690
Denver, CO 80237
(303) 779-5535

North Central

Hitachi America, Ltd.
500 Park Boulevard
Suite 415
Itasca, IL 60143
(708) 773-4864

IBM

Hitachi America, Ltd.
21 Old Main Street
Suite 206
Fishkill, NY 12524
(914) 897-3000

Calgary

Hitachi (Canadian), Ltd.
10655 Southport Road
S.W. Suite 460
Calgary, Alberta
Canada T2W 4Y1
(403) 278-1881

Bloomington

Hitachi America, Ltd.
3800 W. 80th Street
Suite 1550
Bloomington, MN 55431
(612) 896-3444

South Central

Hitachi America, Ltd.
One Westchase Center
10777 Westheimer Drive
Suite 1040
Houston, TX 77042
(713) 974-0534

Northeast

Hitachi America, Ltd.
25 Mall Road
Burlington, MA 01803
(617) 229-2150

Ottawa

Hitachi (Canadian), Ltd.
320 March Road
Suite 602
Kanata, Ontario,
Canada K2K2E3
(613) 591-1990

Mid-Atlantic

Hitachi America, Ltd.
325 Columbia Turnpike
Suite 203
Florham Park, NJ 07932
(201) 514-2100

Representative Offices

The Novus Group, Inc.

System Sales of Arizona, Inc.
QuadRep Southern, Inc.

QuadRep Incorporated

QuadRep Southern, Inc.

Parker-Webster Co.

Technology Sales, Inc.

EIR, Inc.

The Novus Group, Inc.

Wes Tech Associates

QuadRep Crown, Inc.

Sumer Incorporated

M. Gottlieb Associates, Inc.

Electronic Sales & Engineering

Electri-Rep

Technology Sales, Inc.

Robert Electronic Sales

Thompson & Associates, Inc.

TekRep, Inc.

Electri-Rep

The Novus Group, Inc.

The Novus Group, Inc.

The Novus Group, Inc.

(205) 534-0044

(602) 464-9999

(619) 755-1188

(408) 432-3300

(714) 727-4222

(303) 841-4888

(203) 269-8853

(407) 660-9600

(770) 263-0320

(319) 393-3790

(208) 375-9868

(708) 991-8500

(317) 455-0444

(317) 849-4260

(913) 649-2168

(617) 890-5700

(410) 995-1900

(810) 476-0505

(612) 832-0277

(314) 993-4421

(919) 460-7771

(704) 846-4044

(704) 599-9313

Huntsville, AL

Mesa, AZ

San Diego, CA

San Jose, CA

Irvine, CA

Longmont, CO

Wallingford, CT

Maitland, FL

Norcross, GA

Cedar Rapids, IA

Boise, ID

Rolling Meadows, IL

Kokomo, IN

Indianapolis, IN

Overland Park, KS

Waltham, MA

Columbia, MD

Farmington Hills, MI

Minneapolis, MN

St. Louis, MO

Cary, NC

Weddington, NC

Charlotte, NC

Strategic Sales, Inc.

System Sales of New Mexico

Technology Sales, Inc.

Thompson & Associates, Inc.

Thompson & Associates, Inc.

Thompson & Associates, Inc.

West Associates

West Associates

West Associates

Parker-Webster Company

QuadRep Crown, Inc.

Sumer Incorporated

Longman Sales, Inc.

Technology Sales, Inc.

(201) 833-0099

(505) 889-2901

(716) 223-7500

(614) 877-4304

(216) 831-6277

(513) 435-7733

(118) 492-4300

(503) 620-8320

(215) 830-8650

(423) 995-2365

(214) 680-2800

(512) 343-1199

(713) 999-0101

(801) 266-9939

(206) 453-5100

(414) 784-6641

(403) 295-6324

(604) 454-0044

(905) 670-8100

(613) 596-9625

(514) 694-3911

011525-255-3389

(809) 892-4745

Teaneck, NJ

Albuquerque, NM

Fairport, NY

Orient, OH

Beachwood, OH

Dayton, OH

Tulsa, OK

Portland, OR

Willow Grove, PA

Friendsville, TN

Richardson, TX

Austin, TX

Houston, TX

Murray, UT

Belleview, WA

Brookfield, WI

Alberta, Canada

B.C., Canada

Ontario, Canada

Ontario, Canada

Quebec, Canada

D.F., Mexico

San German, P.Rico

Distributors

Marsh Electronics • Marshall Industries • Milgray Electronics • Reptron Electronics • Sterling Electronics
(800) 558-1238 (800) 522-0084 (800) 476-9002 (800) 800-5441 (800) 745-5500

For literature fulfillment request contact Hitachi Literature Fulfillment at 1-800-285-1601

