

HITACHI GATE ARRAY



1600Gates CMOS HD61L Series

The HD61L is a master slice CMOS gate array using 2-layer metal process. The HD61L has 1,584 internal 2-NAND equivalent gates, and 68 input/output buffers that are directly compatible with TTL. These gates are interconnected to meet customer's system requirement.

The LSI design is automated by DA (Design Automation) system.

The custom LSI is developed in a short lead time and at a low cost, that exactly matches the logic diagram and test pattern supplied by the customer. The HD61L Series are best suited for redesigning conventional TTL or CMOS standard logic ICs to an LSI configuration.


HD61L makes customer's systems low cost, compact, light-weight, and reliable.

■ FEATURES

- Fast operation
Internal gates 5ns/gate (typ.)
Input buffers 15ns (typ.)
Output buffers 40ns (typ., $C_L = 130\text{pF}$)
- Low power dissipation
100 $\mu\text{W}/\text{gate}$ (typ., 10 MHz)
- Logic blocks56 kinds
- Input/output format
All 68 pins selectable for INPUT/OUTPUT/
INPUT-OUTPUT
Outputs selectable for CMOS/OPEN DRAIN/
3-STATE


- Reliable package
Ceramic DIP 28 pin/ceramic DIP 40 pin/Ceramic axial 72 pin/Plastic DIP 28 pin/Plastic DIP 40 pin/Plastic Flat 80 pin
- Simple customer interface
Logical diagrams and test patterns only
- Short development time and low development cost
- Suitable for production of proliferated types in a small quantity

■ CHIP LAYOUT





1600 Gates CMOS Gate Array HD61L Series

■ BASIC CELL



■ PACKAGE

- Ceramic Axial 72 Pin
- Ceramic DIP 40 Pin
- Ceramic DIP 28 Pin



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Supply Voltage	V_{CC}	-0.3 ~ +6.7	V
Terminal Voltage	V_T	-0.3 ~ $V_{CC} + 0.3$	V
Operating Temperature	T_{opr}	-20 ~ +75	°C
Storage Temperature	T_{stg}	-55 ~ +150	°C

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $T_a = -20$ to $+75^\circ C$ unless otherwise specified)

Item	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Voltage	V_{IH}		2.0	—	$V_{CC} + 0.3$	V
	V_{IL}		-0.3	—	0.8	V
Output Voltage	V_{OH}	$I_{OH} = -2$ mA	2.4	—	—	V
	V_{OL}	$I_{OL} = 2$ mA	—	—	0.4	V
Input Leakage Current	I_{IL}		—	—	1.0	μA
Output Leakage Current	I_{OL}	$V_{CC} = 5.25V$, at high impedance output	—	—	1.0	μA
Delay Time	Internal	Average/gate (reference only)	—	5	—	ns
	t_{pd}	F.O. = 16	—	15	—	
	Output	$C_L = 130$ pF	—	40	—	
Power Dissipation	Operating	I_{CC} $V_{CC} = 5V$, internal gate	—	20	—	$\mu A/gate$
Standby	I_{CCS}	$V_{CC} = 5V$, internal gate	—	10	—	μA

■ DEVELOPMENT FLOW


Gate arrays will be developed in conformity to the flow shown. The interface between user and Hitachi is based on hand-drawn logical diagrams and test patterns. Hitachi will submit these data into computer for logic simulation, layout, wiring, and test program preparation. After that, a sample will be produced. In the process, the machine-drawn logic diagrams and the result of the logic simulation are to be verified by the user to Hitachi will perform delay simulation (such as critical path) on request.




■ DRAWING LOGIC DIAGRAMS

NO.	ITEM	RULES										
1	Forms	Size A-3 forms supplied by Hitachi.										
2	Characters	<p>(1) 2 ~ 3 mm or larger alphanumerics and special characters [/ (slant), = (equal), - (minus), ((left parenthesis), , (comma),) (right parenthesis)]</p> <p>(2) The alphabets shown must be written as in the bottom column.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Alphabet</td> <td>I</td> <td>J</td> <td>O</td> <td>U</td> </tr> <tr> <td>Script</td> <td>i</td> <td>j</td> <td>o</td> <td>u</td> </tr> </table>	Alphabet	I	J	O	U	Script	i	j	o	u
Alphabet	I	J	O	U								
Script	i	j	o	u								
3	Signal name	<p>(1) The following signals must be accompanied by the corresponding signal name.</p> <p>(i) LSI input/output signals: up to 14 characters beginning with an alphabetic character</p> <p>(ii) Signals extending over two or more diagrams: up to 10 characters beginning with an alphabetic character</p> <p>(2) LSI internal signals terminating within one diagram:</p> <p>(i) up to 10 characters beginning with an alphabetic character</p> <p>(ii) a 4-digit number preceded by an asterisk(*)</p> <p>* O O O O serial number within page (50 ~ 99) page of diagram (01 ~ 49)</p>										
4	Logic symbol	<p>(1) Use templates supplied by Hitachi.</p> <p>(2) Affix the following information to each logical symbol:</p> <p>(i) Function name (A, OR, FF)</p> <p>(ii) Block name</p> <p>(iii) Pin function name (S, R, CK)</p> <p>(iv) Negation symbol (\circ or \triangleright)</p> <p>(v) Block terminal number</p> <p>Function name Neg. symbol Pin function name Terminal number Blank terminal (may be omitted) Block name</p>										
5	Signal line	<p>(1) LSI input/output signals must be shown by \square with LSI pin number given in [].</p> <p>(2) Up to three lines can be led out at one junction point.</p> <p>(good) (good) (not good)</p>										
6	Symbol layout	<p>(1) A signal must be drawn from left to right like a stream.</p> <p>(2) No symbol must be placed in columns 1 and 13 and in row R (hatched portions shown).</p> <p>(3) No symbol must be placed in 5 or more consecutive rows to provide a path for signal lines.</p> <p>(4) No symbol must be placed in two or more consecutive columns to provide an area accommodating signal names and cross reference information.</p> <p>A B C D E F R 1 2 3. 4 5 12 13 Symbols Space Title</p>										
7	Cross reference	<p>(1) If a signal extends over two or more machine-drawn logical diagrams, the following information is given under the signal name:</p> <p>K — 15, B10</p> <p>Logical coordinates of the destination Logic diagram page of the destination</p> <p>Terminal specification of the destination</p> <p>K : sink S : source Z : 3-state output N : 3-state control</p>										



● MANUAL-DRAWN LOGIC DIAGRAM






● MACHINE-DRAWN LOGIC DIAGRAM



■ DESCRIBING TEST PATTERNS

NO.	ITEM	RULES	EXAMPLE OF DESCRIPTION																																													
1	Timing definition	<p>(1) Three input signal formats are used:</p>  <p>(2) Only one output strobe timing is used:</p> 	<table border="1"> <thead> <tr> <th colspan="2">Tester period</th> <th colspan="3">300 ns</th> </tr> <tr> <th></th> <th>Timing No.</th> <th>Format</th> <th>d (ns)</th> <th>w (ns)</th> </tr> </thead> <tbody> <tr> <td rowspan="7">Input</td> <td>I0</td> <td>DT</td> <td>0</td> <td>—</td> </tr> <tr> <td>I1</td> <td>DT</td> <td>20</td> <td>—</td> </tr> <tr> <td>I2</td> <td>PP</td> <td>50</td> <td>100</td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td>I6</td> <td>NP</td> <td>100</td> <td>100</td> </tr> <tr> <td rowspan="2">Common</td> <td>B1</td> <td colspan="3">I0</td> </tr> <tr> <td>B2</td> <td colspan="3">I1</td> </tr> <tr> <td>Output</td> <td>O1</td> <td colspan="3">200 ns</td> </tr> </tbody> </table> <p>[Notes]</p> <ol style="list-style-type: none"> Number of input timing pulses: up to 7 All I0 must be DT format with d = 0. What input format to be used must be specified. 	Tester period		300 ns				Timing No.	Format	d (ns)	w (ns)	Input	I0	DT	0	—	I1	DT	20	—	I2	PP	50	100	⋮	⋮	⋮	⋮	I6	NP	100	100	Common	B1	I0			B2	I1			Output	O1	200 ns		
Tester period		300 ns																																														
	Timing No.	Format	d (ns)	w (ns)																																												
Input	I0	DT	0	—																																												
	I1	DT	20	—																																												
	I2	PP	50	100																																												
	⋮	⋮	⋮	⋮																																												
	I6	NP	100	100																																												
	Common	B1	I0																																													
		B2	I1																																													
Output	O1	200 ns																																														
2	Test pattern	<p>(1) Specify pattern layout and timing.</p> <table> <tr><td>signal name 1</td><td>timing No.</td></tr> <tr><td>signal name 2</td><td>timing No.</td></tr> <tr><td>⋮</td><td>⋮</td></tr> <tr><td>signal name n</td><td>timing No.</td></tr> </table> <p>(2) Pattern must be drawn with time set vertically and by using the following characters:</p> <table border="1"> <tr><td>Input</td><td>DT format</td><td>0, 1</td></tr> <tr><td></td><td>PP format</td><td>0, P</td></tr> <tr><td></td><td>NP format</td><td>N, 1</td></tr> <tr><td>Output</td><td></td><td>H, L, Z, X</td></tr> </table> <p>[Notes]</p> <ol style="list-style-type: none"> Z ... Hi-Z; X ... undefined, mask Blank may be used when signals do not change. If the same pattern is repeated, draw as follows: <pre>#REPT count-1; Repeated pattern #REND:</pre>	signal name 1	timing No.	signal name 2	timing No.	⋮	⋮	signal name n	timing No.	Input	DT format	0, 1		PP format	0, P		NP format	N, 1	Output		H, L, Z, X	<div style="display: flex; align-items: center;"> <div style="border: 1px solid black; padding: 5px; margin-right: 20px;"> INP-1 I2 ⋮ ⋮ BUS-1 B1 ⋮ ⋮ OUT-1 O1 ⋮ ⋮ </div> <div style="flex-grow: 1; text-align: right;"> INP-1 is input at timing I2. </div> </div> <div style="display: flex; align-items: center;"> <div style="border: 1px solid black; padding: 5px; margin-right: 20px;"> 1 0 1 1 0 X X X X #REPT 5; 1 0 1 0 0 X X H L 1 1 0 0 0 X X H L 0 1 1 0 1 X X H L ⋮ ⋮ #REND; 0 1 0 0 1 Z Z H L 1 0 1 0 0 1 0 L L 1 1 0 1 0 0 0 L L 0 1 0 0 0 1 1 L H 0 0 0 1 0 Z Z H H 1 0 1 1 1 H L L H 0 1 1 0 0 L L H L ⋮ ⋮ 0 H H H H </div> <div style="flex-grow: 1; text-align: right; margin-left: 20px;"> Repeated (5 + 1) times </div> </div>																									
signal name 1	timing No.																																															
signal name 2	timing No.																																															
⋮	⋮																																															
signal name n	timing No.																																															
Input	DT format	0, 1																																														
	PP format	0, P																																														
	NP format	N, 1																																														
Output		H, L, Z, X																																														
3	Logical simulation	Test patterns are also used for logical simulation. If the result of simulation contains LSI internal signals you want to output, list all of their names.																																														

■ LOGIC DESIGN PRECAUTIONS

NO.	ITEM	CONTENTS	EXAMPLES
1	Don'ts	Multiple same input within the same macro cell is inhibited.	
		Output-to-output connection is inhibited (except for 3-state output buffer).	
		Chopper circuit using delay of macro cell is inhibited.	








NO.	ITEM	CONTENTS	EXAMPLES
2	Recommendations for improved detection rate	Use circuits that can be initialized from outside not those which cannot be initialized.	
		Use externally controllable terminals in proper positions for serial multistage connection of such as shift registers and counters.	
		Use externally controllable terminals in circuits using, as clock input, those signals (ϕ_L) which are long in time interval as compared with base clock.	
		Consider adding a test circuit which permits detection of internal latching by input of test signals and clocks from external pin. (scanpath design)	
3	Recommendations for improved characteristics	Clock distribution Drive capability that can be derived from one buffer is limited. It is recommended that clock buffer output with high fanout be distributed to some buffers as shown.	

■ INSTRUCTIONS ON BLOCK LIBRARY

NO.	ITEM	INSTRUCTIONS
1	Maximum packaging density	For efficient automatic design, the packaging density should preferably be 90 ~ 95% of the maximum design density (1,584 gates).
2	Macro cell	Using macro cells dedicated to the HD61L, perform logic design in accordance with the format specified in advance.
3	Product-sum conversion	If you want to use the same macro cells (such as NAND and NOR) shown in the block library table as product-sum converted ones, change the positions of the function name and negation symbols as shown.
4	Propagation delay time	Calculation of propagation delay time is supported by DA. However, if you want to obtain critical path and other important factors by pencil-and-paper calculation, apply the equations shown at the right according to the block library table. $t_{PLH} = t_{OLH} + K_{LH} \cdot C_L$ $t_{PHL} = t_{OHL} + K_{HL} \cdot C_L$ where, 0.4 pF/fanout must be used for calculation of load capacitance C_L .
5	Total number of gates	The total number of gates to be used can be calculated by obtaining the total sum of the equivalent gates. This can check whether or not the maximum packaging density (see 1 above) is exceeded. Total number of gates = $\sum_i [n_i]$ gates

1600 Gates CMOS Gate Array HD61L Series

● I/O Buffer



Macro Cell		Symbol No.	Propagation delay time						
Functional block name	Equivalent circuit		Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)		
					t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
Input buffer		8	810 (811)	2 (5)	7.7	2.0	6.7	1.0	
NA001 or NA002 (Note 1)		8	810 (811)	2 (5)	See "Input Buffer".				
NA001 or NA002 (Note 1)		8	808 (813)	C	Input	See "3-stage Buffer".			
3-state output		8	808 (813)	1 (PMOS) 3 (NMOS) (6 (PMOS) (4 (NMOS))	808 (813)	1.5	0.17	2.5	0.34
NA001 or NA002 (Note 1)		8	807 (814)	1 (6)	807 (814)	2.0	0.17	4.0	0.34
Inverted output		8	807 (814)	1 (6)	807 (814)	2.0	0.17	4.0	0.34
Open drain output		8	809 (812)	3 (4)	809 (812)	—	—	2.5	0.34
NA001 or NA002 (Note 1)		8	809 (812)	3 (4)	809 (812)	—	—	2.5	0.34

(Note 1) NA001 applies to pins 11 ~ 18, 27 ~ 37, 45 ~ 52, 61 ~ 64, 66 ~ 70
 NA002 applies to pins 1 ~ 10, 19 ~ 26, 38 ~ 43, 53 ~ 59, 71
 60, 65 = VCC
 44, 72 = GND

(Note 2) Pin No. of chips to which parenthesized terminals apply:

1, 2, 3, 8, 9, 11, 12, 14, 15, 17, 18, 19, 20, 21, 27, 28, 29, 32, 33, 35, 36, 37, 40, 41, 42, 45, 48, 52, 55, 56, 57,
 58, 59, 63

● Power Gate

Macro Cell		Symbol No.	Propagation delay time						
Functional block name	Equivalent circuit		t_{PLH} (ns)		t_{PHL} (ns)				
			t_{OLH}	K_{LH}	t_{OHL}	K_{HL}			
Power inverter		11	2	4	1.2	1.5	0.9	1.5	
NG001		1	N	NG001					
Power-2 input NAND NG002		11	2	7	1.3	1.9	1.2	1.3	
NG002		2	A	NG002					
Power-3 input NAND NG003		11	2	10	2.1	2.0	1.9	1.7	
NG003		3	A	NG003					

Macro Cell			Symbolic diagram	Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate			t_{PLH} (ns)		t_{PHL} (ns)			
					t_{OLH}	K_{LH}	t_{OHL}	K_{HL}		
Power-4 input NAND NG004		4		8	2.7	2.2	2.9	2.1		
Power-2 input NOR NG005		2		11	1.9	2.5	0.9	1.5		
Power-3 input NOR NG006		3		11	3.7	3.3	1.5	1.5		
Power-4 input NOR NG007		4		8	6.1	4.3	1.8	1.5		

● Gate




Macro Cell			Symbolic diagram	Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate			t_{PLH} (ns)		t_{PHL} (ns)			
					t_{OLH}	K_{LH}	t_{OHL}	K_{HL}		
Inverter NG012		0.5		11	0.6	3.0	0.4	2.2		
2 input NAND NG008		1.0		11	1.3	3.6	1.0	2.7		
3 input NAND NG009		1.5		11	2.0	3.9	1.9	3.4		
4 input NAND NG010		2.0		8	2.9	4.3	3.2	4.1		
6 input NAND NG013		4.5		6	4.1	2.7	6.0	2.0		

1600 Gates CMOS Gate Array HD61L Series

Macro Cell			Symbolic diagram	Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate			t_{PLH} (ns)		t_{PHL} (ns)			
					t_{OLH}	K_{LH}	t_{OHL}	K_{HL}		
8 input NAND NG014		5.5		5	4.7	2.9	7.7	2.0		
9 input NAND NG015		6.5		7	4.6	2.9	8.2	2.2		
12 input NAND NG016		8.0		9	5.0	3.0	9.9	2.2		

Macro Cell			Symbol No.	Propagation delay time				
Functional block name	Equivalent circuit	No. of equivalent gate		t_{PLH} (ns)		t_{PHL} (ns)		
				t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
16 input NAND NG017		10.5	10	5.3	3.0	12.5	2.5	
2 input NOR NG018		1.0	11	1.8	4.7	1.0	2.7	
3 input NOR NG019		1.5	11	3.7	6.8	1.4	2.7	
4 input NOR NG020		2.0	8	6.5	8.5	1.5	3.1	
6 input NOR NG023		4.5	6	7.6	2.6	3.6	2.1	

1600 Gates CMOS Gate Array HD61L Series

Macro Cell			Symbol No.	Propagation delay time				
Functional block name	Equivalent circuit	No. of equivalent gate		t_{PLH} (ns)		t_{PHL} (ns)		
				t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
8 input NOR NG024		5.5	5	10.5	2.8	3.7	2.0	
9 input NOR NG025		6.5	7	8.6	2.8	4.2	2.1	
12 input NOR NG026		8.0	9	12.1	2.8	4.5	2.0	

Macro Cell			Symbol No.	Propagation delay time				
Functional block name	Equivalent circuit	No. of equivalent gate		t_{PLH} (ns)		t_{PHL} (ns)		
				t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
16 input NOR		10.5	10	13.2	3.0	4.9	2.1	
NG027								
2 input EOR		2.5	12	EOR	17	4.2	4.5	
NG032			13	NG032		3.9	2.0	
2 input ENOR		2.5	12	EOR	17	3.2	2.5	
NG033			13	NG033		3.2	3.0	

● Flip-flop

Macro Cell			Symbol No.	Propagation delay time						
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)		
				t_{OLH}	K_{LH}	t_{OHL}	K_{HL}			
DFF (Level)		6	36	FF	Q	4.5 5.0 4.3	2.8 6.6 9.6	8.3 6.6 2.3		
NG050		35	D	35	Q	3.3 3.8 5.1	2.6 10.0 9.1	10.0 10.6 2.5		
		9	R	4	\bar{Q}					
		NG050								

1600 Gates CMOS Gate Array HD61L Series

Macro Cell			Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)	
						t_{OLH}	K_{LH}	t_{OHL}	
DFF (Level) NG051		6	15	FF	Q	8.6 6.6 4.5 9.1	2.7	5.3 — 3.4 6.8	
				CK	\bar{Q}	9.1 4.5 7.3 10.5	2.7	5.3 3.1 — 5.6	
DFF (Edge) NG052		10.5	15	FF	Q	10.3 6.9 6.2	2.7	7.0 — 4.5	
				CK	\bar{Q}	10.6 4.7 8.0	2.7	6.8 3.4 —	
TKFF NG053		12	15	FF	Q	7.2 3.0 —	2.3	7.5 3.0 7.2	
				CK	\bar{Q}	4.7 — 4.4	2.3	10.1 5.7 4.5	
				J.K	—	—	—	—	

● Latch

Macro Cell			Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)	
						t_{OLH}	K_{LH}	t_{OHL}	
RSLCH NG046		3	17	FF	Q	5.1 3.0	2.5	— 3.3	
				SR	\bar{Q}	3.4 5.6	2.3	2.9 —	
RSLCH NG047		3	17	FF	Q	2.9 —	2.3	4.0 5.5	
				SR	\bar{Q}	— 3.0	2.3	5.8 4.2	
RSLCH NG048		4	15	FF	Q	7.2 4.5	2.6	— 3.4	
				SR	\bar{Q}	4.4 6.9	2.6	3.7 —	

Macro Cell			Symbolic diagram	Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate			Input terminal name	Output terminal name	t _{PLH} (ns)			
							t _{OLH}	K _{LH}		
RSLCH		4		15	S	Q	3.3	2.3		
					R	-	-	7.5		
NG049		4		15	S	Q-bar	-	2.3		
					R	3.3	2.3	7.5		
					S ₂	Q-bar	6.6	2.2		

● AND-NOR Gate

Macro Cell			Symbolic diagram	Symbol No.	Propagation delay time					
Functional block name	Equivalent circuit	No. of equivalent gate			Input terminal name	Output terminal name	t _{PLH} (ns)			
							t _{OLH}	K _{LH}		
2 AND-NOR		1.5		4	AND input		2.6	5.5		
					NOR input		2.0	-		
2 wide-2 input AND-NOR		2.0		2			3.0	4.1		
							2.2	2.8		
2 OR-NAND		1.5		4	OR input		2.5	5.0		
					NAND input		1.9	-		
2 wide-2 input OR-NAND		2.0		2			3.8	5.0		
							1.8	2.7		
4 wide-2 input AND-NOR		4.5		3	NOR		8.5	5.1		
					Inverter		5.6	3.5		
							9.0	3.5		
NG034										

1600 Gates CMOS Gate Array HD61L Series







Macro Cell			Symbol No.	Propagation delay time						
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)		
						t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
8 wide- 2 input AND-NOR		9.5	1		Inverter	11.8	3.4	6.8	2.4	
						6.3	2.5	10.5	3.2	
NG035										
2 wide- 3 input AND-NOR		3.5	2		NOR	4.4	2.9	4.5	3.1	
						6.2	4.0	5.0	2.8	
NG036										
2 wide- 4 input AND-NOR		4.5	3		NOR	4.5	2.6	7.2	3.8	
						9.4	4.9	5.1	2.9	
NG037										

● Multiplexer

Macro Cell			Symbol No.	Propagation delay time						
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)		
						t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
NG038 2 input MPX		3	17	A ₀	\bar{B}	4.4		2.0		
				A ₁	\bar{B}	3.3	4.2	3.1	2.6	
				S	\bar{B}	3.8		2.4		
		8.5		A ₀	B	3.3		5.0		
				A ₁	B	4.4	3.2	3.8	2.8	
				S	B	3.8		4.7		
NG040 4 input MPX		13		A ₀	B	9.5		9.3		
				A ₁	B	8.6		9.6		
				A ₂	B	6.2	4.8	6.8		
				A ₃	B	4.8		5.8	3.7	
				S ₀	B	11.3		15.5		
				S ₁	B	10.5		13.0		
NG041 2 output DMPX		3.5	14	A	B_0	3.4	3.4	2.6		
				S	B_0	4.2		3.5	2.2	
				A	B_1	2.7	3.5	2.3		
				S	B_1	2.9		3.1		
				A	\bar{B}_0	2.0	2.3	2.0		
				S	\bar{B}_0	2.8		3.1	2.7	
NG042 4 output DMPX		10.5	12	A	B_3	4.3		5.3		
				S ₀	B_3	5.2	2.1	5.3		
				S ₁	B_3	5.4		5.2	3.1	
				A	B_2	4.3	2.4	5.1		
				S ₀	B_2	3.3		4.6		
				S ₁	B_2	5.3		5.3	3.2	
NG042		10.5	12	A	B_1	3.5	2.6	4.9		
				S ₀	B_1	5.2		5.7		
				S ₁	B_1	3.7		4.7	3.2	
				A	B_0	4.0	2.4	5.1		
				S ₀	B_0	3.6		4.6		
				S ₁	B_0	4.0		5.1	2.9	
NG042		10.5	12	A	\bar{B}_3	6.5	4.1	4.9		
				S ₀	\bar{B}_3	6.3		5.5		
				S ₁	\bar{B}_3	6.4		5.7	2.6	
				A	\bar{B}_2	6.2	3.9	4.8		
				S ₀	\bar{B}_2	5.9		3.8		
				S ₁	\bar{B}_2	6.0		6.0	2.5	
NG042		10.5	12	A	\bar{B}_1	6.4	4.2	4.0		
				S ₀	\bar{B}_1	6.8		6.1	2.8	
				S ₁	\bar{B}_1	6.1		4.0		
				A	\bar{B}_0	5.8	4.3	3.8		
				S ₀	\bar{B}_0	6.2		4.2		
				S ₁	\bar{B}_0	6.1		4.7	2.3	

1600 Gates CMOS Gate Array HD61L Series

● Decoder/Encoder

Macro Cell			Symbol No.	Propagation delay time				
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)	t_{PHL} (ns)	
						t_{OLH}	K_{LH}	
2-bit decoder NG043		8		12	A_0	B_0	3.3	4.0
					A_1	B_0	3.4	3.9
					A_0	B_1	4.9	4.7
					A_1	B_1	3.7	3.8
					A_0	B_2	3.7	4.1
					A_1	B_2	4.9	2.3
					A_0	B_3	5.1	4.7
					A_1	B_3	5.1	2.3
3-bit decoder NG044		12		12	S_0	B_0	2.0	3.9
					S_1	B_1		
					S_2	B_2		
					S_0	B_3		
					S_1	B_4		
					S_2	B_5		
					S_0	B_6		
					S_1	B_7		
4-bit priority encoder 4 PENC NG045		8		16	A_0	E	3.0	7.6
					A_1	E	3.0	6.8
					A_2	E	5.5	11.3
					A_3	E	5.0	7.7
					A_0	B_0	3.3	3.9
					A_1	B_0	4.7	5.1
					A_2	B_0	5.0	6.5
					A_3	B_0	4.9	2.8

● Others

Functional block name	Macro Cell			Symbol No.	Propagation delay time					
	Equivalent circuit				Input terminal name	Output terminal name	t_{PLH} (ns)		t_{PHL} (ns)	
1-bit counter NG054				12			t_{OLH}	K_{LH}	t_{OHL}	K_{HL}
			15	CK S R	Q	14.0 9.5 10.0	4.6	13.2	2.0	
			12	CK S R CI CL UD	CO	15.3 5.7 7.8 3.5 4.0	4.3	15.4 11.1 11.8 3.0 3.4	3.2	
			12	CK S R UD	CLA	15.3 10.4 11.2 2.5	5.0	12.6 3.9 5.1 2.0	2.3	
2-phase clock generator NG055			5.5	11	I	F1	3.4	2.5	6.5	2.0
			11		I	F2	2.0	2.3	8.2	2.2
3-state buffer NG056			3.5	11	E		3.9	—	2.9	—
			11		D		2.4	2.3	3.0	1.7
4-bit equivalent comparator NG058			12	12	A0 A1 A2 A3 B0 B1 B2 B3	C	11.1	9.0	6.9	1.9
			12							

1600 Gates CMOS Gate Array HD61L Series

Macro Cell			Symbol No.	Propagation delay time				
Functional block name	Equivalent circuit	No. of equivalent gate		Input terminal name	Output terminal name	t_{PLH} (ns)	t_{PHL} (ns)	
				t_{OLH}	K_{LH}	t_{OHL}	K_{HL}	
NG059	2-bit comparator	12	16	A ₀		11.0	9.0	
				A ₁	E	9.5	10.3	
				B ₀		9.5	8.8	
				B ₁		8.4	10.0	
				D		8.0	4.3	
	NG060	12	16	A ₀		8.8	7.4	
				A ₁		9.3	7.5	
				B ₀	F	8.4	2.7	
				B ₁		8.9	7.2	
				D		4.0	1.8	
NG060	2-bit shift register	12	16	C		8.8	7.1	
				D		9.3	2.9	
				CK		8.8	8.2	
				RA	QA	4.4	3.1	
				SA		13.8	1.9	
	NG061	12	18	SET				
				CK				
				QA				
				RA				
				SA				
NG061	3-state output control	12	18	QB				
				RB				
				SB				
				QA _{n-1}				
				QB _{n-1}				
	NG061	12	18	E	PC ₁	3.2	4.2	
				~		2.3	2.4	
				D ₁	PC ₅	2.0	1.6	
				~				
				D ₅				



A World Leader in Technology

Hitachi America, Ltd.

Semiconductor and IC Sales and Service Division

1800 Bering Drive, San Jose, CA 95112 1-408-292-6404