


# IDT FCT-E Speed Double-Density™ Logic Product Information



Integrated Device Technology, Inc.

**IDT**  
**FCT-E Speed**  
**Double-Density<sup>TM</sup> Logic**  
**Product Information**





Integrated Device Technology, Inc.

## TABLE OF CONTENTS

PART NUMBER	PAGE
Introduction .....	1
IDT54/74FCT16240/162240T/AT/CT/ET .....	3
IDT54/74FCT16244/162244/166244T/AT/CT/ET .....	11
IDT54/74FCT16245/162245T/AT/CT/ET .....	20
IDT54/74FCT16260/162260T/AT/CT/ET .....	28
IDT54/74FCT16373/162373T/AT/CT/ET .....	36
IDT54/74FCT16374/162374T/AT/CT/ET .....	44
IDT54/74FCT16500/162500AT/CT/ET .....	52
IDT54/74FCT16501/162501T/AT/CT/ET .....	60
IDT54/74FCT16543/162543T/AT/CT/ET .....	68
IDT54/74FCT16646/162646T/AT/CT/ET .....	76
IDT54/74FCT16651T/AT/CT/ET .....	85
IDT54/74FCT16652T/AT/CT/ET .....	94
IDT54/74FCT16823/162823AT/BT/CT/ET .....	103
IDT54/74FCT16827/162827AT/BT/CT/ET .....	112
IDT54/74FCT16841/162841AT/BT/CT/ET .....	120
IDT54/74FCT16952/162952AT/BT/CT/ET .....	129
Package Diagrams .....	137

---

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

#### **LIFE SUPPORT POLICY**

**Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.**

- 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.**
- 2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.**




Integrated Device Technology, Inc.

## INTRODUCTION

*Increase performance and reduce board area with new Double-Density™ FCT-E Speed logic!*

### THE FASTEST LOGIC

IDT's FCT Double-Density logic is now available in "E-Speed" grade, making it the highest performing CMOS logic available. Propagation delays are as low as 3.2ns (tpd max.), making it 30% faster than alternative Widebus™ and other CMOS-based solutions. This is the ideal solution for 75MHz and 100MHz workstations, and 66MHz Pentium™ designs. And unlike those other logic families, you get increased performance without an increase in power dissipation. IDT's new Double-Density E-Speed devices use significantly less power than any other CMOS, BiCMOS, or Bipolar logic family, increasing system reliability and extending battery life.



### TWICE THE LOGIC IN HALF THE SPACE


IDT's Double-Density logic is comprised of 16-, 18-, and 20-bit wide, extra quiet, very low power, high-performance CMOS bus interface logic products. Double-Density logic is an extension of IDT's earlier family of octal FCT-T devices, but with wider data paths to support present and future microprocessor architectures and bus requirements.

### PCMCIA COMPATIBLE PACKAGING REDUCES BOARD AREA BY 62%

Applications such as PCMCIA cards demand small, low-profile packages. IDT Double-Density logic's Thin Shrink Small Outline Package (TSSOP) is 1.09mm thin, and is PCMCIA type I, II, III compliant. The TSSOP package is also an excellent choice for daughter boards or any application requiring high levels of integration where saving space is critical.

IDT's low-profile, compact 48- and 56-pin TSSOP packages reduce PC board area requirements and increase integration levels. TSSOP packages save over 62% board area compared to two SOICs, and over 35% board area compared to 48- or 56-pin SSOPs!

## COMPACT IDT TSSOP PACKAGE SAVES SPACE



### FCT-E SPEED DOUBLE-DENSITY LOGIC IS AVAILABLE IN TWO CONFIGURATIONS:

**5V operation with High-Drive outputs and 5V operation with Balanced-Drive outputs.**

The High-Drive version provides  $-32\text{mA}/+64\text{mA}$  ( $\text{IOH}/\text{IOL}$ ) drive and has a power off disable feature that allows power to be applied to inputs, outputs, or I/Os, even when  $V_{cc}$  is not present, eliminating concerns about power sequencing or hot-board insertions. This makes the High-Drive configuration ideal for heavy capacitive loads, terminated lines, loaded backplanes, and applications requiring live insertion.

The Balanced-Drive version provides  $-24\text{mA}/+24\text{mA}$  ( $\text{IOH}/\text{IOL}$ ) drive with integrated series terminating resistors for driving highly capacitive loads, such as memory. The resistors improve the quality of signals being transmitted by minimizing the imbalance between the internal source impedance and the external line impedance. Incorporating the resistors within the IC minimizes board space, and makes your PC board more compact. The Balanced-Drive outputs also help reduce the magnitude of simultaneous switching noise (ground bounce) to less than  $600\text{mV}$  (typ.), improving system signal integrity and increasing system performance. This makes the Balanced-Drive configuration ideal for driving memory, on-board buses, low EMI situations, and general applications.

### EASILY UPGRADE SYSTEM PERFORMANCE

The FCT-E Speed Double-Density Logic is an extension of IDT's presently available FCT, FCT-A, and FCT-C Speed Double-Density Logic and offers an easy upgrade path for increasing your system performance. Simply replace your present, lower speed logic with IDT's pin, function, and package compatible high-speed FCT-E Logic for an instant performance increase.

### OTHER HIGH PERFORMANCE LOGIC PRODUCTS FROM IDT

Also available from IDT are 3.3V Double-Density Logic, 5V Octal Logic, 3.3V Octal Logic, Low Skew Clock Drivers and Clock Generators, and Complex Logic Products. For more information on these products, or any of IDT's other product lines, please contact your local IDT sales office.



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT BUFFER/LINE DRIVER

IDT54/74FCT16240T/AT/CT/ET

IDT54/74FCT162240T/AT/CT/ET

### FEATURES:

- Common features:
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
  - 25 mil pitch SSOP and Cercpack Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of -40°C to +85°C
  - V<sub>CC</sub> = 5V ±10%
- Features for FCT16240T/AT/CT/ET:
  - High drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VoLP (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, TA = 25°C
- Features for FCT162240T/AT/CT/ET:
  - Balanced Output Drivers: ±24mA (commercial), ±16mA (military)
  - Reduced system switching noise
  - Typical VoLP (Output Ground Bounce) < 0.6V at V<sub>CC</sub> = 5V, TA = 25°C





### DESCRIPTION:

The IDT54/74FCT16240T/AT/CT/ET and IDT54/74FCT162240T/AT/CT/ET 16-bit buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices offer bus/backplane interface capability with improved packing density. The flow-through organization of signal pins simplifies layout. The three-state controls are designed to operate these devices in a Quad-Nibble, Dual-Byte or single 16-bit word mode. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16240T/AT/CT/ET are ideally suited for driving high capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162240T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162240T/AT/CT/ET are plug-in replacements for IDT54/74FCT16240T/AT/CT/ET and 54/74ABT16240 for on-board interface applications.

### FUNCTIONAL BLOCK DIAGRAM



2541 drw. J1


2541 drw. 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



**SSOP  
TSSOP  
TOP VIEW**

**CERPACK  
TOP VIEW**

**PIN DESCRIPTION**

Pin Names	Description
xOE	3-State Output Enable Inputs (Active LOW)
xAx	Data Inputs
xYx	3-State Outputs

2541 tbl 01

**FUNCTION TABLE<sup>(1)</sup>**

Inputs		Outputs
xOE	xAx	xYx
L	L	H
L	H	L
H	X	Z

## NOTE:

1. H = HIGH Voltage Level  
 X = Don't Care  
 L = LOW Voltage Level  
 Z = High Impedance

2541 tbl 02

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

## NOTES:

2541 Ink 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
COUT	Output Capacitance	VOUT = 0V	5.5	8.0	pF

## NOTE:

1. This parameter is measured at characterization but not tested.

2541 Ink 04

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ 

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins) <sup>(5)</sup>	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	
$I_{IL}$	Input LOW Current (Input pins) <sup>(5)</sup>	$V_I = \text{GND}$		—	—	$\pm 1$	$\mu\text{A}$
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	
$I_{OZH}$	High Impedance Output Current	$V_{CC} = \text{Max.}$	$V_O = 2.7\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$	(3-State Output pins) <sup>(5)</sup>		$V_O = 0.5\text{V}$	—	—	$\pm 1$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}$ , $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}$ , $V_O = \text{GND}$ <sup>(3)</sup>		-80	-140	-200	mA
$I_O$	Output Drive Current	$V_{CC} = \text{Max.}$ , $V_O = 2.5\text{V}$ <sup>(3)</sup>		-50	—	-180	mA
$V_H$	Input Hysteresis	—		—	100	—	mV
$I_{CCL}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ , $V_{IN} = \text{GND}$ or $V_{CC}$		—	5	500	$\mu\text{A}$
$I_{CCH}$				—			
$I_{CCZ}$				—			

2541 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16240T**

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -3\text{mA}$	2.5	3.5	—	V
			$I_{OH} = -12\text{mA}$ MIL. $I_{OH} = -15\text{mA}$ COM'L.	2.4	3.5	—	V
			$I_{OH} = -24\text{mA}$ MIL. $I_{OH} = -32\text{mA}$ COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			$I_{OL} = 48\text{mA}$ MIL. $I_{OL} = 64\text{mA}$ COM'L.	—	0.2	0.55	V
$I_{OFF}$	Input/Output Power Off Leakage <sup>(5)</sup>	$V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 4.5\text{V}$		—	—	$\pm 1$	$\mu\text{A}$

2541 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162240T**

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
$I_{ODL}$	Output LOW Current	$V_{CC} = 5\text{V}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{OUT} = 1.5\text{V}$ <sup>(3)</sup>		60	115	150	mA
$I_{ODH}$	Output HIGH Current	$V_{CC} = 5\text{V}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{OUT} = 1.5\text{V}$ <sup>(3)</sup>		-60	-115	-150	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -16\text{mA}$ MIL. $I_{OH} = -24\text{mA}$ COM'L.	2.4	3.3	—	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 16\text{mA}$ MIL. $I_{OL} = 24\text{mA}$ COM'L.	—	0.3	0.55	V

2541 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^\circ\text{C}$ .

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open $x\bar{O}E$ = GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	60	100	$\mu A/ MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open $f_i$ = 10MHz 50% Duty Cycle $x\bar{O}E$ = GND One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.6	1.5	mA
		V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	0.9	2.3		
		V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	2.4	4.5 <sup>(5)</sup>		
		V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	6.4	16.5 <sup>(5)</sup>		

2541 tbl 08

## NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

$$6. I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$$

$$I_c = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

$$I_{CC} = \text{Quiescent Current (}I_{CCL}, I_{CH} \text{ and } I_{CZ}\text{)}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (}V_{IN} = 3.4V\text{)}$$

$$D_H = \text{Duty Cycle for TTL Inputs High}$$

$$N_T = \text{Number of TTL Inputs at } D_H$$

$$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$$

$$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$$

$$N_{CP} = \text{Number of Clock Inputs at } f_{CP}$$

$$f_i = \text{Input Frequency}$$

$$N_i = \text{Number of Inputs at } f_i$$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16240T/162240T				FCT16240AT/162240AT				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xAx to x̄Yx	CL = 50pF RL = 500Ω	1.5	8.0	1.5	9.0	1.5	4.8	1.5	5.1	ns	
tPZH tPZL	Output Enable Time		1.5	10.0	1.5	10.5	1.5	6.2	1.5	6.5	ns	
tPHZ tPLZ	Output Disable Time		1.5	9.5	1.5	10.0	1.5	5.6	1.5	5.9	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16240CT/162240CT				FCT16240ET/162240ET				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xAx to x̄Yx	CL = 50pF RL = 500Ω	1.5	4.3	1.5	4.7	1.5	3.2	—	—	ns	
tPZH tPZL	Output Enable Time		1.5	5.8	1.5	6.5	1.5	4.4	—	—	ns	
tPHZ tPLZ	Output Disable Time		1.5	5.2	1.5	5.7	1.5	3.6	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

2541tbl09

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to Zout of the Pulse Generator.

2541 drw 10


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
Temp. Range		Device Type		Package	Process	
				Blank	B	Commercial MIL-STD-883, Class B
				PV		Shrink Small Outline Package (SO48-1)
				PA		Thin Shrink Small Outline Package (SO48-1)
				E		CERPACK (E48-1)
						Inverting 16-Bit Buffer/Line Driver
					16240T	
					16240AT	
					16240CT	
					16240ET	
					162240T	
					162240AT	
					162240CT	
					162240ET	
						54
						74
						-55°C to +125°C
						-40°C to +85°C

2541 drw 10



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT BUFFER/LINE DRIVER

IDT54/74FCT16244T/AT/CT/ET  
IDT54/74FCT162244T/AT/CT/ET  
IDT54/74FCT166244T/AT//CT  
IDT54/74FCT16XH244T/AT/CT/ET  
ADVANCE INFORMATION

### FEATURES:

- Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- Low input and output leakage  $\leq 1\mu A$  (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $C = 200pF$ ,  $R = 0$ )
- 25 mil pitch SSOP and Cerpak packages and 19.6 mil pitch TSSOP package
- Extended commercial range of -40°C to +85°C

- Features for FCT16244T/AT/CT/ET:

- High drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>)
- Power off disable outputs permit "live insertion"
- Typical VO<sub>L</sub>P (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, TA = 25°C

- Features for FCT162244T/AT/CT/ET:

- Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
- Reduced system switching noise
- Typical VO<sub>L</sub>P (Output Ground Bounce) < 0.6V at V<sub>CC</sub> = 5V, TA = 25°C

- Features for FCT166244T/AT/CT:

- Light Drive Balanced Output:  $\pm 8mA$  (commercial),  $\pm 6mA$  (military)
- Minimal system switching noise

- Typical VO<sub>L</sub>P (Output Ground Bounce) < 0.4V at V<sub>CC</sub> = 5V, TA = 25°C

- Features for FCT16XH244AT/CT/ET:

- Bus Hold retains last active bus state during 3-state
- Eliminates the need for external pull up resistors.

### DESCRIPTION:

The 16-Bit Buffer/Line Driver is for bus interface or signal buffering applications requiring high speed and low power dissipation. These devices have a flow through pin organization, and shrink packaging to simplify board layout. All inputs are designed with hysteresis for improved noise margin. The three-state controls allow independent 4-bit, 8-bit or combined 16-bit operation. These parts are plug in replacements for 54/74ABT16244 where higher speed, lower noise or lower power dissipation levels are desired.



The IDT54/74FCT16244T/AT/CT/ET are ideally suited for driving high capacitance loads (>200pF) and low impedance backplanes. These "high drive" buffers are designed with power off disable capability to allow "live insertion" of boards when used in a backplane interface.

The IDT54/74FCT162244T/AT/CT/ET have balanced output current levels and current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times, reducing the need for external series terminating resistors while still providing very high speed operation for loads of less than 200pF.

The IDT54/74FCT166244T/AT/CT are suited for very low noise, point-to-point driving where there is a single receiver, or a very light lumped load (<50pF). The buffers are designed to limit the output current to levels which will avoid noise and ringing on the signal lines without using external series terminating resistors.

The IDT54/74FCT16XH244T/AT/CT/ET have "Bus Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull up resistors.

### FUNCTIONAL BLOCK DIAGRAM




The IDT Logo is a registered trademark of Integrated Device Technology, Inc. 2544 drw 01

2544 drw 02

### MILITARY AND COMMERCIAL TEMPERATURE RANGES


OCTOBER 1993

## PIN CONFIGURATIONS



2544 drw 03

SSOP  
TSSOP  
TOP VIEW



2544 drw 04

CERPACK  
TOP VIEW

**PIN DESCRIPTION**

Pin Names	Description
xOE	3-State Output Enable Inputs (Active LOW)
xAx	Data Inputs <sup>(1)</sup>
xYx	3-State Outputs

NOTE: 2544 tbl 01

1. On FCT16XH244T these pins have "Bus Hold". All other pins are standard inputs, outputs or I/Os.

**FUNCTION TABLE<sup>(1)</sup>**

Inputs		Outputs
xOE	xAx	xYx
L	L	L
L	H	H
H	X	Z

2544 tbl 02

NOTE:

1. H = HIGH Voltage Level  
 X = Don't Care  
 L = LOW Voltage Level  
 Z = High Impedance

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

NOTES: 2544 Ink 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT and FCT166XXXT output and I/O terminals.
- Output and I/O terminals for FCT162XXXT and FCT166XXXT.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

2544 Ink 04

NOTE:

- This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (STANDARD PARTS)**

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	$V_I = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	$\mu\text{A}$
$I_{IL}$	Input LOW Current (Input pins) <sup>(5)</sup>		$V_I = GND$	—	—	$\pm 1$	$\mu\text{A}$
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	$\mu\text{A}$
$I_{OZH}$	High Impedance Output Current	V <sub>CC</sub> = Max.	$V_O = 2.7\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$	(3-State Output pins) <sup>(5)</sup>		$V_O = 0.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	V <sub>CC</sub> = Min., $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	V <sub>CC</sub> = Max., $V_O = GND$ <sup>(3)</sup>		-80	-140	-200	mA
$I_O$	Output Drive Current	V <sub>CC</sub> = Max., $V_O = 2.5\text{V}$ <sup>(3)</sup>		-50	—	-180	mA
$V_H$	Input Hysteresis	—		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	V <sub>CC</sub> = Max., $V_{IN} = GND$ or $V_{CC}$		—	5	500	$\mu\text{A}$

2544 Ink 05

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (BUS HOLD)**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current <sup>(6)</sup>	V <sub>CC</sub> = Max.	$V_I = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
				—	—	$\pm 1$	$\mu\text{A}$
	Bus Hold Input		$V_I = GND$	$\pm 100$	—	—	$\mu\text{A}$
	Bus Hold I/O			$\pm 100$	—	—	$\mu\text{A}$
$I_{IL}$	Input LOW Current <sup>(6)</sup>		$V_I = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
				—	—	$\pm 1$	$\mu\text{A}$
	Bus Hold Input		$V_I = GND$	$\pm 100$	—	—	$\mu\text{A}$
	Bus Hold I/O			$\pm 100$	—	—	$\mu\text{A}$
$I_{(HOLD)}$	Input Current <sup>(6)</sup>	V <sub>CC</sub> = Min.	$V_I = 2.4\text{V}$	-50	—	—	$\mu\text{A}$
			$V_I = 0.4\text{V}$	+50	—	—	$\mu\text{A}$
$I_{OZH}$	High Impedance Output Current	V <sub>CC</sub> = Max.	$V_O = 2.7\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$	(3-State Output pins) <sup>(5)</sup>		$V_O = 0.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	V <sub>CC</sub> = Min., $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	V <sub>CC</sub> = Max., $V_O = GND$ <sup>(3)</sup>		-80	-140	-200	mA
$I_O$	Output Drive Current	V <sub>CC</sub> = Max., $V_O = 2.5\text{V}$ <sup>(3)</sup>		-50	—	-180	mA
$V_H$	Input Hysteresis	—		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	V <sub>CC</sub> = Max., $V_{IN} = GND$ or $V_{CC}$		—	5	500	$\mu\text{A}$

2544 Ink 06

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^\circ\text{C}$ .
- Pins with Bus Hold are identified in the pin description.

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16244T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			IOH = 48mA MIL. IOH = 64mA COM'L.	—	0.2	0.55	V
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	—	—	—	±1	μA
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	VCC = 0V, VIN or VO ≤ 4.5V	—	—	—	—	2544 Ink 07

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162244T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V

2544 Ink 08

**OUTPUT DRIVE CHARACTERISTICS FOR FCT166244T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	24	48	72	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-24	-48	-72	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -6mA MIL. IOH = -8mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 6mA MIL. IOL = 8mA COM'L.	—	0.3	0.55	V

2544 Ink 09

**NOTES:**

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. The test limit for this parameter is ±5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions(1)		Min.	Typ.(2)	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open $xOE$ = GND One Input Toggling 50% Duty Cycle	VIN = Vcc VIN = GND	—	60	100	$\mu A/$ MHz
$I_C$	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open $f_i$ = 10MHz 50% Duty Cycle $xOE$ = GND One Bit Toggling	VIN = Vcc VIN = GND	—	0.6	1.5	mA
		VIN = 3.4V VIN = GND	—	0.9	2.3		
		VIN = Vcc VIN = GND	—	2.4	4.5 <sup>(5)</sup>		
		VIN = 3.4V VIN = GND	—	6.4	16.5 <sup>(5)</sup>		

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

$I_{CC}$  = Quiescent Current ( $I_{CL}$ ,  $I_{CH}$  and  $I_{CZ}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input (VIN = 3.4V)

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of TTL Inputs at DH

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_{CP}$  = Number of Clock Inputs at  $f_{CP}$

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

2544 tbl 08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT16244T/FCT162244T

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16244T/162244T/166244T <sup>(4)</sup>				FCT16244AT/162244AT/166244AT <sup>(4)</sup>				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.		
tPLH tPHL	Propagation Delay xAx to xYx	CL = 50pF RL = 500Ω	1.5	6.5	1.5	7.0	1.5	4.8	1.5	5.1	ns	
tPZH tPZL	Output Enable Time		1.5	8.0	1.5	8.5	1.5	6.2	1.5	6.5	ns	
tPHZ tPLZ	Output Disable Time		1.5	7.0	1.5	7.5	1.5	5.6	1.5	5.9	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	


Symbol	Parameter	Condition <sup>(1)</sup>	FCT16244CT/162244CT/166244CT <sup>(4)</sup>				FCT16244ET/162244ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.		
tPLH tPHL	Propagation Delay xAx to xYx	CL = 50pF RL = 500Ω	1.5	4.1	1.5	4.6	1.5	3.2	—	—	ns	
tPZH tPZL	Output Enable Time		1.5	5.8	1.5	6.5	1.5	4.4	—	—	ns	
tPHZ tPLZ	Output Disable Time		1.5	5.2	1.5	5.7	1.5	3.6	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. CL = 20pF for FCT166244T/AT/CT.


## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS (EXCEPT 166244T)



2544 drw 05

### SET-UP, HOLD AND RELEASE TIMES



### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

#### DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

2544 Ink 10


### PULSE WIDTH



### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

### TEST CIRCUITS FOR 166244T OUTPUTS



2544 drw 10

## ORDERING INFORMATION

IDT	XX	FCT	X	X	XXXX	X	X	Process	
Temp. Range			Drive	Bus Hold	Device Type	Package			
							Blank	B	Commercial MIL-STD-883, Class B
							PV		Shrink Small Outline Package (SO48-1)
							PA		Thin Shrink Small Outline Package (SO48-2)
							E		CERPACK (E48-1)
					244T				Non-Inverting 16-Bit Buffer/Line Driver
					244AT				
					244CT				
					244ET				
							Blank	H	Standard Bus Hold
							16		16-Bit High Drive
							162		16-Bit Balanced Drive
							166		16-Bit Light Drive
							54		
							74		
									-55°C to +125°C
									-40°C to +85°C

2544 drw 11



Integrated Device Technology, Inc.


## FAST CMOS 16-BIT BIDIRECTIONAL TRANSCEIVERS

IDT54/74FCT16245T/AT/CT/ET  
IDT54/74FCT162245T/AT/CT/ET

### FEATURES:

- **Common features:**
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical  $t_{sk(o)}$  (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200pF$ ,  $R = 0$ )
  - 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of -40°C to +85°C
  - $V_{CC} = 5V \pm 10\%$
- **Features for FCT16245T/AT/CT/ET:**
  - High drive outputs (-32mA  $I_{OH}$ , 64mA  $I_{OL}$ )
  - Power off disable outputs permit "live insertion"
  - Typical VOLP (Output Ground Bounce) < 1.0V at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$
- **Features for FCT162245T/AT/CT/ET:**
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  
 $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical VOLP (Output Ground Bounce) < 0.6V at  $V_{CC} = 5V, T_A = 25^\circ C$

### FUNCTIONAL BLOCK DIAGRAM




2545 drw 01

### DESCRIPTION:

The IDT54/74FCT16245T/AT/CT/ET and IDT54/74FCT162245T/AT/CT/ET 16-bit transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for synchronous communication between two busses (A and B). The Direction and Output Enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls the direction of data flow. The output enable pin (xOE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16245T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162245T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162245T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16245T/AT/CT/ET and 54/74ABT16245 for on-board interface applications.



2545 drw 02


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1993 Integrated Device Technology, Inc.

AUGUST 1993

## PIN CONFIGURATIONS



SSOP  
TSSOP  
TOP VIEW

2545 drw 03

CERPACK  
TOP VIEW

2545 drw 04

## PIN DESCRIPTION

Pin Names	Description
xOE	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs
xBx	Side B Inputs or 3-State Outputs

2545 tbl 01

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Outputs
xOE	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

### NOTE:

- 1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance

2545 tbl 02

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

### NOTES:

2545 Ink 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
Cl/O	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

### NOTE:

2545 Ink 04

1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IOZH	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
IOZL			VO = 0.5V	—	—	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
Io	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
VH	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc	—		5	500	μA
ICCH			—		—	—	—
ICCZ			—		—	—	—

2545 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16245T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			—	—	—	—	—
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 48mA MIL. IOL = 64mA COM'L.	—	0.2	0.55	V
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V		—	—	±1	μA

2545 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162245T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V

2545 Ink 07

NOTES:  
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $x\bar{OE} = xDIR = GND$ One Input Toggling 50% Duty Cycle		—	60	100	$\mu A/MHz$
$I_C$	Total Power Supply Current <sup>(5)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10MHz$ 50% Duty Cycle $x\bar{OE} = xDIR = GND$ One Bit Toggling		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.6	1.5
				$V_{IN} = 3.4V$ $V_{IN} = GND$	—	0.9	2.3
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5MHz$ 50% Duty Cycle $x\bar{OE} = xDIR = GND$ Sixteen Bits Toggling		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	2.4	4.5 <sup>(5)</sup>
				$V_{IN} = 3.4V$ $V_{IN} = GND$	—	6.4	16.5 <sup>(5)</sup>

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ C$  ambient.3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_C$  formula. These limits are guaranteed but not tested.6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ 

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

$I_{CC}$  = Quiescent Current ( $I_{CC1}$ ,  $I_{CC2}$  and  $I_{CC3}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_{HT}$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_{CP}$  = Number of Clock Inputs at  $f_{CP}$

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

2545tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16245T/162245T				FCT16245AT/162245AT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9	ns	
tPHL	Output Enable Time xOE to A or B		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	ns	
tPHZ	Output Disable Time xOE to A or B		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	ns	
tPZH	Output Enable Time xDIR to A or B <sup>(3)</sup>		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	ns	
tPLZ	Output Disable Time xDIR to A or B <sup>(3)</sup>		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	ns	
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16245CT/162245CT				FCT16245ET/162245ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	4.1	1.5	4.5	1.5	3.2	—	—	ns	
tPHL	Output Enable Time xOE to A or B		1.5	5.8	1.5	6.2	1.5	4.4	—	—	ns	
tPHZ	Output Disable Time xOE to A or B		1.5	4.8	1.5	5.2	1.5	4.0	—	—	ns	
tPZH	Output Enable Time xDIR to A or B <sup>(3)</sup>		1.5	5.8	1.5	6.2	1.5	4.8	—	—	ns	
tPLZ	Output Disable Time xDIR to A or B <sup>(3)</sup>		1.5	4.8	1.5	5.2	1.5	4.0	—	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


## NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not tested.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

2545 tbl 09

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2545 drw 05

### SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	Closed
Enable Low	Open
All Other Tests	Open


2545 drw 10

**DEFINITIONS:**

$C_L$  = Load capacitance: includes jig and probe capacitance.


$R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

### SET-UP, HOLD AND RELEASE TIMES




2545 drw 06

### PULSE WIDTH




2545 drw 07

### PROPAGATION DELAY



2545 drw 08

### ENABLE AND DISABLE TIMES




2545 drw 09

**NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH

2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION



2545 drw 10



Integrated Device Technology, Inc.

## FAST CMOS 12-BIT TRI-PORT BUS EXCHANGER

IDT54/74FCT16260AT/CT/ET  
IDT54/74FCT162260AT/CT/ET  
ADVANCE INFORMATION

### FEATURES:

- Common features:
  - Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
  - 25 mil pitch SSOP and Cerpak packages and 19.6  
mil pitch TSSOP package
  - Low power dissipation (significantly lower than  
BiCMOS technologies)
  - High-speed 12-bit bus exchanger for interbus  
communication:
    - Multi-way interleaving memory
    - Multiplexed address or data busses
  - Bidirectional operation
- Features for FCT16260AT/CT/ET:
  - High drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VoLP (Output Ground Bounce) < 1.0V  
at V<sub>CC</sub> = 5V, TA = 25°C
  - Direct low-impedance backplane interface
- Features for FCT162260AT/CT/ET:
  - Balanced Output Drivers: ±24mA (commercial),  
±16mA (military)
  - Reduced system switching noise
  - Typical VoLP (Output Ground Bounce) < 0.6V  
at V<sub>CC</sub> = 5V, TA = 25°C

### DESCRIPTION:


The IDT54/74FCT16260AT/CT/ET and the IDT54/74FCT162260AT/CT/ET Tri-Port Bus Exchangers are high-speed 12-bit latched bus multiplexers/transceivers for use in high-speed microprocessor applications. These Bus Exchangers support memory interleaving with latched outputs on the B ports and address multiplexing with latched inputs on the B ports.

The Tri-Port Bus Exchanger has three 12-bit ports. Data may be transferred between the A port and either/both of the B ports. The latch enable (LE1B, LE2B, LEA1B and LEA2B) inputs control data storage. When a latch-enable input is HIGH, the latch is transparent. When a latch-enable input is LOW, the data at the input is latched and remains latched until the latch enable input is returned HIGH. Independent output enables (OE1B and OE2B) allow reading from one port while writing to the other port.

The IDT54/74FCT16260AT/CT/ET are ideally suited for driving high capacitance loads and low impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162260AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times - reducing the need for external series terminating resistors.

### FUNCTIONAL BLOCK DIAGRAM



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1993 Integrated Device Technology, Inc.

SEPTEMBER 1993

## PIN CONFIGURATIONS

OE <sub>A</sub>	1	56	OE <sub>B</sub>
LE1B	2	55	LEA <sub>B</sub>
2B <sub>3</sub>	3	54	2B <sub>4</sub>
GND	4	53	GND
2B <sub>2</sub>	5	52	2B <sub>5</sub>
2B <sub>1</sub>	6	51	2B <sub>6</sub>
Vcc	7	50	Vcc
A <sub>1</sub>	8	49	2B <sub>7</sub>
A <sub>2</sub>	9	48	2B <sub>8</sub>
A <sub>3</sub>	10	47	2B <sub>9</sub>
GND	11	46	GND
A <sub>4</sub>	12	45	2B <sub>10</sub>
A <sub>5</sub>	13	44	2B <sub>11</sub>
A <sub>6</sub>	14	SO56-1 SO56-2	43
A <sub>7</sub>	15	42	2B <sub>12</sub>
A <sub>8</sub>	16	41	1B <sub>12</sub>
A <sub>9</sub>	17	40	1B <sub>11</sub>
GND	18	39	GND
A <sub>10</sub>	19	38	1B <sub>9</sub>
A <sub>11</sub>	20	37	1B <sub>8</sub>
A <sub>12</sub>	21	36	1B <sub>7</sub>
Vcc	22	35	Vcc
1B <sub>1</sub>	23	34	1B <sub>6</sub>
1B <sub>2</sub>	24	33	1B <sub>5</sub>
GND	25	32	GND
1B <sub>3</sub>	26	31	1B <sub>4</sub>
LE2B	27	30	LEA <sub>1B</sub>
SEL	28	29	OE <sub>1B</sub>

SSOP  
TSSOP  
TOP VIEW

3032 drw 02

OE <sub>A</sub>	1	56	OE <sub>B</sub>
LE1B	2	55	LEA <sub>B</sub>
2B <sub>3</sub>	3	54	2B <sub>4</sub>
GND	4	53	GND
2B <sub>2</sub>	5	52	2B <sub>5</sub>
2B <sub>1</sub>	6	51	2B <sub>6</sub>
Vcc	7	50	Vcc
A <sub>1</sub>	8	49	2B <sub>7</sub>
A <sub>2</sub>	9	48	2B <sub>8</sub>
A <sub>3</sub>	10	47	2B <sub>9</sub>
GND	11	46	GND
A <sub>4</sub>	12	45	2B <sub>10</sub>
A <sub>5</sub>	13	44	2B <sub>11</sub>
A <sub>6</sub>	14	E56-1 43	2B <sub>12</sub>
A <sub>7</sub>	15	42	1B <sub>12</sub>
A <sub>8</sub>	16	41	1B <sub>11</sub>
A <sub>9</sub>	17	40	1B <sub>10</sub>
GND	18	39	GND
A <sub>10</sub>	19	38	1B <sub>9</sub>
A <sub>11</sub>	20	37	1B <sub>8</sub>
A <sub>12</sub>	21	36	1B <sub>7</sub>
Vcc	22	35	Vcc
1B <sub>1</sub>	23	34	1B <sub>6</sub>
1B <sub>2</sub>	24	33	1B <sub>5</sub>
GND	25	32	GND
1B <sub>3</sub>	26	31	1B <sub>4</sub>
LE2B	27	30	LEA <sub>1B</sub>
SEL	28	29	OE <sub>1B</sub>

CERPACK  
TOP VIEW

3032 drw 03

## PIN DESCRIPTION

Signal	I/O	Description
A(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus.
1B(1:12)	I/O	Bidirectional Data Port 1B. Connected to the even path or even bank of memory.
2B(1:12)	I/O	Bidirectional Data Port 2B. Connected to the odd path or odd bank of memory.
LEA1B	I	Latch Enable Input for A-1B Latch. The Latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B.
LEA2B	I	Latch Enable Input for A-2B Latch. The Latch is open when LEA2B is HIGH. Data from the A-Port is latched on the HIGH to LOW transition of LEA2B.
LE1B	I	Latch Enable Input for the 1B-A Latch. The Latch is open when LE1B is HIGH. Data from the 1B port is latched on the HIGH to LOW transition of LE1B.
LE2B	I	Latch Enable Input for the 2B-A Latch. The Latch is open when LE2B is HIGH. Data from the 2B port is latched on the HIGH to LOW transition of LE2B.
SEL	I	1B or 2B Path Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port.
OEA	I	Output Enable for A Port (Active LOW).
OE1B	I	Output Enable for 1B Port (Active LOW).
OE2B	I	Output Enable for 2B Port (Active LOW).

3032 tbl 01

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

## NOTES:

3032tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
Cl/O	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

3032tbl 03

## NOTE:

- This parameter is measured at characterization but not tested.

FUNCTION TABLES<sup>(2)</sup>

Inputs						Output
1B	2B	SEL	LE1B	LE2B	OEÀ	A
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A <sup>(1)</sup>
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A <sup>(1)</sup>
X	X	X	X	X	H	Z

3032tbl 04

Inputs					Outputs	
A	LEA1B	LEA2B	OE1B	OE2B	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	B <sup>(1)</sup>
L	H	L	L	L	L	B <sup>(1)</sup>
H	L	H	L	L	B <sup>(1)</sup>	H
L	L	H	L	L	B <sup>(1)</sup>	L
X	L	L	L	L	B <sup>(1)</sup>	B <sup>(1)</sup>
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

3032tbl 05

## NOTES:

- Output level before the indicated steady-state input conditions were established.
- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance  
↑ = LOW-to-HIGH Transition

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>H</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>IL</sub>	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
I <sub>OZL</sub>			VO = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA
ICCH				—	—	—	
ICCZ				—	—	—	

3032 tbl 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16260T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			—	—	—	—	
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 48mA MIL. IOL = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	VCC = 0V, VIN or VO ≤ 4.5V	—	—	—	±1	μA

3032tbl 07

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162260T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>OL</sub>	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V

3032 Ink 08

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>	—	0.5	1.5	mA	
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open One Output Port Enabled L <sub>Exx</sub> = V <sub>CC</sub> One Input Bit Toggling One Output Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	60	100	$\mu A / MHz$
$I_C$	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open $f_i = 10MHz$ 50% Duty Cycle One Output Port Enabled L <sub>Exx</sub> = V <sub>CC</sub> One Input Bit Toggling One Output Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.6	1.5	mA
		V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	0.9	2.3		
		V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	1.8	3.5 <sup>(5)</sup>		
		V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	4.8	12.5 <sup>(5)</sup>		

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.

3. Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CC3</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

3032tbl09

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT162260AT/162260AT				FCT162260CT/162260CT				FCT162260ET/162260ET				Unit	
			Com'l.		Mii.		Com'l.		Mii.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.		
tPLH	Propagation Delay Ax to 1Bx or Ax to 2Bx	CL = 50pF RL = 500Ω	1.5	5.2	1.5	5.6	1.5	4.7	1.5	5.1	TBD	TBD	TBD	ns		
tPHL	Propagation Delay 1Bx to Ax or 2Bx to Ax		1.5	5.6	1.5	5.9	1.5	5.0	1.5	5.4	TBD	TBD	TBD	ns		
tPLH	Propagation Delay tPHL LExB to Ax		1.5	5.2	1.5	5.6	1.5	4.7	1.5	5.1	TBD	TBD	TBD	ns		
tPLH	Propagation Delay tPHL LEA1B to 1Bx or LEA2B to 2Bx		1.5	4.7	1.5	5.2	1.5	4.4	1.5	4.8	TBD	TBD	TBD	ns		
tPLH	Propagation Delay tPHL SEL to Ax		1.5	5.2	1.5	5.6	1.5	4.7	1.5	5.1	TBD	TBD	TBD	ns		
tPZH	Output Enable Time OEĀ to Ax, OE1B to 1Bx, or OE2B to 2Bx		1.5	5.7	1.5	6.1	1.5	5.1	1.5	5.4	TBD	TBD	TBD	ns		
tPLZ			1.5	4.4	1.5	4.8	1.5	4.0	1.5	4.4	TBD	TBD	TBD	ns		
tsu	Set-Up Time, HIGH or LOW Data to Latch		1.5	—	1.5	—	1.0	—	1.0	—	TBD	TBD	TBD	ns		
tH	Hold Time, Latch to Data		1.0	—	1.5	—	1.0	—	1.5	—	TBD	TBD	TBD	ns		
tw	Pulse Width, Latch HIGH <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	3.0	—	TBD	TBD	TBD	ns		
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns	


### NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

3032 tbl 10

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION

Test	Switch
Disable Low	Closed
Enable Low	Open
All Other Outputs	Open


3032tbl11

#### DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION



drw v9

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

**Integrated Device Technology, Inc.**

2975 Stender Way, Santa Clara, CA 95054-3090

Telephone: (408) 727-6116

FAX 408-492-8674



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT TRANSPARENT LATCHES

IDT54/74FCT16373T/AT/CT/ET

IDT54/74FCT162373T/AT/CT/ET

### FEATURES:

- **Common features:**

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- Low input and output leakage  $\leq 1\mu A$  (max)
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200pF$ ,  $R = 0$ )
- 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
- Extended commercial range of  $-40^{\circ}C$  to  $+85^{\circ}C$
- $V_{CC} = 5V \pm 10\%$

- **Features for FCT16373T/AT/CT/ET:**

- High drive outputs ( $-32mA$   $I_{OH}$ ,  $64mA$   $I_{OL}$ )
- Power off disable outputs permit "live insertion"
- Typical  $VO_{LP}$  (Output Ground Bounce) < 1.0V at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

- **Features for FCT162373T/AT/CT/ET:**

- Balanced Output Drivers:  $\pm 24mA$  (commercial),  
 $\pm 16mA$  (military)
- Reduced system switching noise
- Typical  $VO_{LP}$  (Output Ground Bounce) < 0.6V at  $V_{CC} = 5V, T_A = 25^{\circ}C$


### DESCRIPTION:

The IDT54/74FCT16373T/AT/CT/ET and IDT54/74FCT162373T/AT/CT/ET 16-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches, or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The IDT54/74FCT16373T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162373T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162373T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16373T/AT/CT/ET and 54/74ABT16373 for on-board interface applications.

### FUNCTIONAL BLOCK DIAGRAM



2543 drw 01




2543 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



SSOP  
TSSOP  
TOP VIEW

CERPACK  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs
xLE	Latch Enable Inputs (Active HIGH)
xOE	Output Enable Inputs (Active LOW)
xOx	3-State Outputs

2543 tbl 01

## FUNCTION TABLE<sup>(1)</sup>

Inputs			Outputs
xDx	xLE	xOE	xOx
H	H	L	H
L	H	L	L
X	X	H	Z

2543 tbl 02

### NOTE:

- 1. H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- Z = High-impedance

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2543 Irk 03

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
COUT	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

2543 Irk 04

### NOTE:

1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IOZH	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
			VO = 0.5V	—	—	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
Io	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
VH	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA
ICCH				—			
ICCZ				—			

2543 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16373T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			IOH = 48mA MIL. IOH = 64mA COM'L.	—	0.2	0.55	V
VOI	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOI = 16mA MIL. IOI = 24mA COM'L.	—	0.3	0.55	V
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	±1	μA	

2543 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162373T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOI	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOI = 16mA MIL. IOI = 24mA COM'L.	—	0.3	0.55	V

2543 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions(1)		Min.	Typ.(2)	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open $xOE$ = GND One Input Toggling 50% Duty Cycle	VIN = Vcc VIN = GND	—	60	100	$\mu A/$ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open $f_i$ = 10MHz 50% Duty Cycle $xOE$ = GND $xLE$ = Vcc One Bit Toggling	VIN = Vcc VIN = GND	—	0.6	1.5	mA
			VIN = 3.4V VIN = GND	—	0.9	2.3	
			VIN = Vcc VIN = GND	—	2.4	4.5 <sup>(5)</sup>	
			VIN = 3.4V VIN = GND	—	6.4	16.5 <sup>(5)</sup>	

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven Input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ 

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

 $I_{CC}$  = Quiescent Current (I<sub>CCL</sub>, I<sub>CCH</sub> and I<sub>CCZ</sub>) $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input (VIN = 3.4V)D<sub>H</sub> = Duty Cycle for TTL Inputs HIGHN<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>f<sub>i</sub> = Input FrequencyN<sub>i</sub> = Number of Inputs at f<sub>i</sub>

2543 tbl 08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16373T/162373T				FCT16373AT/162373AT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xDx to xOx	CL = 50pF RL = 500Ω	1.5	8.0	1.5	8.5	1.5	5.2	1.5	5.6	ns	
tPLH tPHL	Propagation Delay xLE to xOx		2.0	13.0	2.0	15.0	2.0	8.5	2.0	9.8	ns	
tpZH tpZL	Output Enable Time		1.5	12.0	1.5	13.5	1.5	6.5	1.5	7.5	ns	
tpHZ tpLZ	Output Disable Time		1.5	7.5	1.5	10.0	1.5	5.5	1.5	6.5	ns	
tsu	Set-up Time HIGH or LOW, xDx to xLE		2.0	—	2.0	—	2.0	—	2.0	—	ns	
tH	Hold Time HIGH or LOW, xDx to xLE		1.5	—	1.5	—	1.5	—	1.5	—	ns	
tw	xLE Pulse Width HIGH		6.0	—	6.0	—	5.0	—	6.0	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16373CT/162373CT				FCT16373ET/162373ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xDx to xOx	CL = 50pF RL = 500Ω	1.5	4.2	1.5	5.1	1.5	3.4	—	—	ns	
tPLH tPHL	Propagation Delay xLE to xOx		2.0	5.5	2.0	8.0	1.5	3.7	—	—	ns	
tpZH tpZL	Output Enable Time		1.5	5.5	1.5	6.3	1.5	4.4	—	—	ns	
tpHZ tpLZ	Output Disable Time		1.5	5.0	1.5	5.9	1.5	3.6	—	—	ns	
tsu	Set-up Time HIGH or LOW, xDx to xLE		2.0	—	2.0	—	1.0	—	—	—	ns	
tH	Hold Time HIGH or LOW, xDx to xLE		1.5	—	1.5	—	1.0	—	—	—	ns	
tw	xLE Pulse Width HIGH		5.0	—	6.0	—	3.0 <sup>(4)</sup>	—	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.

2543 tbl 09

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2543 drw 05

### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.


2543 drw 10

### SET-UP, HOLD AND RELEASE TIMES




2543 drw 06

### PULSE WIDTH




2543 drw 07

### PROPAGATION DELAY



2543 drw 08

### ENABLE AND DISABLE TIMES



2543 drw 09

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
Temp. Range		Device Type		Package	Process	
				Blank	B	Commercial MIL-STD-883, Class B
				PV		Shrink Small Outline Package (SO48-1)
				PA		Thin Shrink Small Outline Package (SO48-2)
				E		CERPACk (E48-1)
						Non-Inverting 16-Bit Transparent Latch
					16373T	
					16373AT	
					16373CT	
					16373ET	
					162373T	
					162373AT	
					162373CT	
					162373ET	
				54		-55°C to +125°C
				74		-40°C to +85°C

2543 drw 10



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT16374T/AT/CT/ET

IDT54/74FCT162374T/AT/CT/ET

### FEATURES:

- **Common features:**
  - 0.5 MICRON CMOS Technology
  - **High-speed, low-power CMOS replacement for ABT functions**
  - Typical  $t_{sk(o)}$  (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
  - 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of -40°C to +85°C
  - $V_{CC} = 5V \pm 10\%$
- **Features for FCT16374T/AT/CT/ET:**
  - High drive outputs (-32mA  $I_{OH}$ , 64mA  $I_{OL}$ )
  - Power off disable outputs permit "live insertion"
  - Typical  $V_{OL}$  (Output Ground Bounce) < 1.0V at  $V_{CC} = 5V$ ,  $TA = 25^\circ C$
- **Features for FCT162374T/AT/CT/ET:**
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical  $V_{OL}$  (Output Ground Bounce) < 0.6V at  $V_{CC} = 5V$ ,  $TA = 25^\circ C$



### DESCRIPTION:

The IDT54/74FCT16374T/AT/CT/ET and IDT54/74FCT162374T/AT/CT/ET 16-bit edge-triggered D-type registers are built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable ( $xOE$ ) and clock ( $xCLK$ ) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16374T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162374T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162374T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16374T/AT/CT/ET and 54/74ABT16374 for on-board bus interface applications.

### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



2542 drw 03

2542 drw 04

SSOP  
TSSOP  
TOP VIEW

CERPACK  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
xRx	Data Inputs
xCLK	Clock Inputs
xOx	3-State Outputs.
xOE	3-State Output Enable Input (Active LOW)

2542 tbl 01

## FUNCTION TABLE<sup>(1)</sup>

Function	Inputs			Outputs
	xRx	xCLK	xOE	xOx
Hi-Z	X	L	H	Z
	X	H	H	Z
Load	L	↑	L	L
Register	H	↑	L	H
	L	↑	H	Z
	H	↑	H	Z

2542 tbl 02

### NOTE:

- 1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance
- ↑ = LOW-to-HIGH Transition

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

### NOTES:

- 2542 Ink 03
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  2. All device terminals except FCT162XXXT Output and I/O terminals.
  3. Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
COUT	Output Capacitance	VOUT = 0V	5.5	8.0	pF

2542 Ink 04

### NOTE:

1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IozH	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
IozL			VO = 0.5V	—	—	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
Io	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
VH	Input Hysteresis	—		—	100	—	mV
Iccl	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA
Icch							
Iccz							

2542 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16374T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			—	—	0.2	0.55	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 48mA MIL. IOL = 64mA COM'L.	—	—	—	V
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	—	±1	μA

2542 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162374T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V

2542 Ink 07

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at Vcc = 5.0V, +25°C ambient.
  - Not more than one output should be tested at one time. Duration of the test should not exceed one second.
  - Duration of the condition can not exceed one second.
  - The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions(1)		Min.	Typ.(2)	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open $xOE = GND$ One Input Toggling 50% Duty Cycle	VIN = Vcc VIN = GND	—	60	100	$\mu A / MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open $f_{CP} = 10MHz$ 50% Duty Cycle $xOE = GND$ $f_i = 5MHz$ 50% Duty Cycle One Bit Toggling	VIN = Vcc VIN = GND	—	0.6	1.5	mA
		VIN = 3.4V VIN = GND	—	1.1	3.0		
		VIN = Vcc VIN = GND	—	3.0	5.5 <sup>(5)</sup>		
		VIN = 3.4V VIN = GND	—	7.5	19.0 <sup>(5)</sup>		

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I<sub>C</sub> formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{H} N_T + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CC3</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input (VIN = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs HIGH

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

2542tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16374T/162374T				FCT16374AT/162374AT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xCLK to xO <sub>x</sub>	CL = 50pF RL = 500Ω	2.0	10.0	2.0	11.0	2.0	6.5	2.0	7.2	ns	
tPZH tPZL	Output Enable Time		1.5	12.5	1.5	14.0	1.5	6.5	1.5	7.5	ns	
tPHZ tPLZ	Output Disable Time		1.5	8.0	1.5	8.0	1.5	5.5	1.5	6.5	ns	
tsU	Set-up Time HIGH or LOW, xD <sub>x</sub> to xCLK		2.0	—	2.0	—	2.0	—	2.0	—	ns	
tH	Hold Time HIGH or LOW, xD <sub>x</sub> to xCLK		1.5	—	1.5	—	1.5	—	1.5	—	ns	
tw	xCLK Pulse Width HIGH or LOW		7.0	—	7.0	—	5.0	—	6.0	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16374CT/162374CT				FCT16374ET/162374ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xCLK to xO <sub>x</sub>	CL = 50pF RL = 500Ω	2.0	5.2	2.0	6.2	1.5	3.7	—	—	ns	
tPZH tPZL	Output Enable Time		1.5	5.5	1.5	6.2	1.5	4.4	—	—	ns	
tPHZ tPLZ	Output Disable Time		1.5	5.0	1.5	5.7	1.5	3.6	—	—	ns	
tsU	Set-up Time HIGH or LOW, xD <sub>x</sub> to xCLK		2.0	—	2.0	—	1.5	—	—	—	ns	
tH	Hold Time HIGH or LOW, xD <sub>x</sub> to xCLK		1.5	—	1.5	—	0.0	—	—	—	ns	
tw	xCLK Pulse Width HIGH or LOW		5.0	—	6.0	—	3.0 <sup>(4)</sup>	—	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


## NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- This limit is guaranteed but not tested.

2542 tbl 09

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2542 drw 05

### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


2542 drw 10

#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to Zout of the Pulse Generator.

### SET-UP, HOLD AND RELEASE TIMES




2542 drw 06

### PULSE WIDTH




2542 drw 07

### PROPAGATION DELAY



2542 drw 08

### ENABLE AND DISABLE TIMES



2542 drw 09

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
Temp. Range		Device Type		Package	Process	
				Blank	B	Commercial MIL-STD-883, Class B
				PV		Shrink Small Outline Package (SO48-1)
				PA		Thin Shrink Small Outline Package (SO48-2)
				E		CERPACK (E48-1)
					16374T 16374AT 16374CT 16374ET 162374T 162374AT 162374CT 162374ET	Non-Inverting 16-Bit Register
					54	-55°C to +125°C
					74	-40°C to +85°C

2542 dw 10



Integrated Device Technology, Inc.

## FAST CMOS 18-BIT REGISTERED TRANSCEIVER

IDT54/74FCT16500AT/CT/ET

IDT54/74FCT162500AT/CT/ET

### FEATURES:

- Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage  $\leq 1\mu A$  (max)
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
- Extended commercial range of -40°C to +85°C
- Vcc = 5V  $\pm 10\%$

- Features for FCT16500AT/CT/ET:

- High drive outputs (-32mA Ioh, 64mA Iol)
- Power off disable outputs permit "live insertion"
- Typical VOLP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C

- Features for FCT162500AT/CT/ET:

- Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
- Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C

### DESCRIPTION:


The IDT54/74FCT16500AT/CT/ET and IDT54/

74FCT162500AT/CT/ET 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but uses OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16500AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162500AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162500AT/CT/ET are plug-in replacements for the IDT54/74FCT16500AT/CT/ET and 54/74ABT16500 for on-board bus interface applications.

### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.


TO 17 OTHER CHANNELS

2548 drw 01

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



SSOP  
TSSOP  
TOP VIEW

2548 drw 02

CERPACK  
TOP VIEW

2548 drw 03

**PIN DESCRIPTION**

Pin Names	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input (Active LOW)
CLKBA	B-to-A Clock Input (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs

2548 tbl 01

**FUNCTION TABLE<sup>(1,4)</sup>**

Inputs				Outputs
OEAB	LEAB	CLKAB	Ax	Bx
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B <sup>(2)</sup>
H	L	L	X	B <sup>(3)</sup>

2548tbl 02

- NOTES:**
1. A-to-B dataflow is shown. B-to-A dataflow is similar but uses OEBA, LEBA, and CLKBA.
  2. Output level before the indicated steady-state input conditions were established.
  3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.
  4. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-impedance  
↓ = HIGH-to-LOW Transition

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2548tbl 03

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
Cl/O	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

2548tbl 04

- NOTE:**
1. This parameter is measured at characterization but not tested.

**NOTES:**

2548tbl 05

**NOTES:**

2548tbl 06

**NOTES:**

2548tbl 07

**NOTES:**

2548tbl 08

**NOTES:**

2548tbl 09

**NOTES:**

2548tbl 10

**NOTES:**

2548tbl 11

**NOTES:**

2548tbl 12

**NOTES:**

2548tbl 13

**NOTES:**

2548tbl 14

**NOTES:**

2548tbl 15

**NOTES:**

2548tbl 16

**NOTES:**

2548tbl 17

**NOTES:**

2548tbl 18

**NOTES:**

2548tbl 19

**NOTES:**

2548tbl 20

**NOTES:**

2548tbl 21

**NOTES:**

2548tbl 22

**NOTES:**

2548tbl 23

**NOTES:**

2548tbl 24

**NOTES:**

2548tbl 25

**NOTES:**

2548tbl 26

**NOTES:**

2548tbl 27

**NOTES:**

2548tbl 28

**NOTES:**

2548tbl 29

**NOTES:**

2548tbl 30

**NOTES:**

2548tbl 31

**NOTES:**

2548tbl 32

**NOTES:**

2548tbl 33

**NOTES:**

2548tbl 34

**NOTES:**

2548tbl 35

**NOTES:**

2548tbl 36

**NOTES:**

2548tbl 37

**NOTES:**

2548tbl 38

**NOTES:**

2548tbl 39

**NOTES:**

2548tbl 40

**NOTES:**

2548tbl 41

**NOTES:**

2548tbl 42

**NOTES:**

2548tbl 43

**NOTES:**

2548tbl 44

**NOTES:**

2548tbl 45

**NOTES:**

2548tbl 46

**NOTES:**

2548tbl 47

**NOTES:**

2548tbl 48

**NOTES:**

2548tbl 49

**NOTES:**

2548tbl 50

**NOTES:**

2548tbl 51

**NOTES:**

2548tbl 52

**NOTES:**

2548tbl 53

**NOTES:**

2548tbl 54

**NOTES:**

2548tbl 55

**NOTES:**

2548tbl 56

**NOTES:**

2548tbl 57

**NOTES:**

2548tbl 58

**NOTES:**

2548tbl 59

**NOTES:**

2548tbl 60

**NOTES:**

2548tbl 61

**NOTES:**

2548tbl 62

**NOTES:**

2548tbl 63

**NOTES:**

2548tbl 64

**NOTES:**

2548tbl 65

**NOTES:**

2548tbl 66

**NOTES:**

2548tbl 67

**NOTES:**

2548tbl 68

**NOTES:**

2548tbl 69

**NOTES:**

2548tbl 70

**NOTES:**

2548tbl 71

**NOTES:**

2548tbl 72

**NOTES:**

2548tbl 73

**NOTES:**

2548tbl 74

**NOTES:**

2548tbl 75

**NOTES:**

2548tbl 76

**NOTES:**

2548tbl 77

**NOTES:**

2548tbl 78

**NOTES:**

2548tbl 79

**NOTES:**

2548tbl 80

**NOTES:**

2548tbl 81

**NOTES:**

2548tbl 82

**NOTES:**

2548tbl 83

**NOTES:**

2548tbl 84

**NOTES:**

2548tbl 85

**NOTES:**

2548tbl 86

**NOTES:**

2548tbl 87

**NOTES:**

2548tbl 88

**NOTES:**

2548tbl 89

**NOTES:**

2548tbl 90

**NOTES:**

2548tbl 91

**NOTES:**

2548tbl 92

**NOTES:**

2548tbl 93

**NOTES:**

2548tbl 94

**NOTES:**

2548tbl 95

**NOTES:**

2548tbl 96

**NOTES:**

2548tbl 97

**NOTES:**

2548tbl 98

**NOTES:**

2548tbl 99

**NOTES:**

2548tbl 100

**NOTES:**

2548tbl 101

**NOTES:**

2548tbl 102

**NOTES:**

2548tbl 103

**NOTES:**

2548tbl 104

**NOTES:**

2548tbl 105

**NOTES:**

2548tbl 106

**NOTES:**

2548tbl 107

**NOTES:**

2548tbl 108

**NOTES:**

2548tbl 109

**NOTES:**

2548tbl 110

**NOTES:**

2548tbl 111

**NOTES:**

2548tbl 112

**NOTES:**

2548tbl 113

**NOTES:**

2548tbl 114

**NOTES:**

2548tbl 115

**NOTES:**

2548tbl 116

**NOTES:**

2548tbl 117

**NOTES:**

2548tbl 118

**NOTES:**

2548tbl 119

**NOTES:**

2548tbl 120

**NOTES:**

2548tbl 121

**NOTES:**

2548tbl 122

**NOTES:**

2548tbl 123

**NOTES:**

2548tbl 124

**NOTES:**

2548tbl 125

**NOTES:**

2548tbl 126

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	µA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>	VI = GND	—	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IOZH	High Impedance Output Current	Vcc = Max.	VO = 2.7V	—	—	±1	µA
IOZL	(3-State Output pins) <sup>(5)</sup>		VO = 0.5V	—	—	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
Io	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
VH	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	µA
ICCH				—			
ICCZ				—			

2548 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16500T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			IOH = 48mA MIL. IOH = 64mA COM'L.	—	0.2	0.55	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	—	—	—	—	—
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	—	±1	µA

2548 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162500T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOH = 16mA MIL. IOH = 24mA COM'L.	—	0.3	0.55	V

2548 Ink 07

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at Vcc = 5.0V, +25°C ambient.
  - Not more than one output should be tested at one time. Duration of the test should not exceed one second.
  - Duration of the condition can not exceed one second.
  - The test limit for this parameter is ± 5µA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>	—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open OEAB = OEBA = V <sub>CC</sub> or GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	75	120	$\mu A / MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND One Bit Toggling f <sub>i</sub> = 5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.8	1.7
		V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND Eighteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	1.3	3.2
		V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND Eighteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	3.8	6.5 <sup>(5)</sup>
		V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND Eighteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	8.5	20.8 <sup>(5)</sup>

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
3. Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
6. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CCL</sub>, I<sub>CCH</sub> and I<sub>CCZ</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs HIGH

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

2548tbl08


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16500AT/162500AT				FCT16500CT/162500CT				FCT16500ET/162500ET				Unit	
			Com'l.		MII.		Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.												
t <sub>MAX</sub>	CLKAB or CLKBA frequency <sup>(3)</sup>	Q <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	—	150	—	150	—	150	—	150	—	150	—	—	MHz	
t <sub>PZH</sub>	Propagation Delay Ax to Bx or Bx to Ax		1.5	5.1	1.5	5.6	1.5	4.6	1.5	4.6	—	3.8	—	—	ns	
t <sub>PHL</sub>	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	5.6	1.5	6.0	1.5	5.3	1.5	5.6	—	4.2	—	—	ns	
t <sub>PLH</sub>	Propagation Delay CLKBA to Ax, CLKAB to Bx		1.5	5.6	1.5	6.0	1.5	5.3	1.5	5.4	—	4.2	—	—	ns	
t <sub>PZL</sub>	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	6.0	1.5	6.4	1.5	5.6	1.5	6.0	—	4.8	—	—	ns	
t <sub>PHZ</sub>	Output Disable Time OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	6.0	1.5	5.2	1.5	5.6	—	4.0	—	—	ns	
t <sub>PLZ</sub>	Set-up Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		3.0	—	3.0	—	3.0	—	3.0	—	2.4	—	—	—	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	0	—	0	—	0	—	—	—	ns	
tsu	Set-up Time HIGH or LOW Ax to LEAB, Bx to LEBA	Clock HIGH Clock LOW	3.0	—	3.0	—	3.0	—	3.0	—	2.0	—	—	—	ns	
tsu	Set-up Time HIGH or LOW Ax to LEAB, Bx to LEBA		1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	—	—	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW Ax to LEAB, Bx to LEBA	1.5	—	1.5	—	1.5	—	1.5	—	0.5	—	—	—	—	ns	
t <sub>W</sub>	LEAB or LEBA Pulse Width HIGH <sup>(3)</sup>	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	—	—	—	ns	
t <sub>W</sub>	CLKAB or CLKBA Pulse Width HIGH or LOW <sup>(3)</sup>	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	—	—	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	—	—	ns	

## NOTES:





1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

2548tbl09

**TEST CIRCUITS AND WAVEFORMS****TEST CIRCUITS FOR ALL OUTPUTS****SWITCH POSITION**


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

2548 drw 10

**DEFINITIONS:** $C_L$  = Load capacitance: includes jig and probe capacitance. $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.**SET-UP, HOLD AND RELEASE TIMES****PULSE WIDTH****PROPAGATION DELAY****ENABLE AND DISABLE TIMES****NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION



2548 dw 09



Integrated Device Technology, Inc.

## FAST CMOS 18-BIT REGISTERED TRANSCEIVER

IDT54/74FCT16501AT/CT/ET  
IDT54/74FCT162501AT/CT/ET

### FEATURES:

- Common features:
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical tsk(o) (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
   > 200V using machine model (C = 200pF, R = 0)
  - 25 mil pitch SSOP and Cerpak Packages and 19.6  
   mil pitch TSSOP Package
  - Extended commercial range of -40°C to +85°C
  - Vcc = 5V  $\pm 10\%$
- Features for FCT16501AT/CT/ET:
  - High drive outputs (-32mA Ioh, 64mA Iol)
  - Power off disable outputs permit "live insertion"
  - Typical VOLP (Output Ground Bounce) < 1.0V  
   at Vcc = 5V, TA = 25°C
- Features for FCT162501AT/CT/ET:
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  
    $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical VOLP (Output Ground Bounce) < 0.6V  
   at Vcc = 5V, TA = 25°C

### DESCRIPTION:


The IDT54/74FCT16501AT/CT/ET and IDT54/74FCT162501AT/CT/ET 18-bit registered transceivers are

built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from the B port to the A port is similar but requires using OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16501AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162501AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162501AT/CT/ET are plug-in replacements for the IDT54/74FCT16501AT/CT/ET and 54/74ABT16501 for on-board bus interface applications.

### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

2547 drw 01

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



SSOP  
TSSOP  
TOP VIEW

2547 drw 02

CERPACK  
TOP VIEW

2547 drw 03

## PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs

2547tbl 01

FUNCTION TABLE<sup>(1,4)</sup>

Inputs				Outputs
OEAB	LEAB	CLKAB	Ax	Bx
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	L	X	B <sup>(2)</sup>
H	L	H	X	B <sup>(3)</sup>

## NOTES:

- 2547tbl 02
1. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
  2. Output level before the indicated steady-state input conditions were established.
  3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
  4. H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = High-impedance  
 ↑ = LOW-to-HIGH Transition

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

## NOTES:

2547tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
Cl/O	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

## NOTE:

- 2547tbl 04
1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current	Vcc = Max.	VO = 2.7V	—	—	±1	μA
I <sub>OZL</sub>	(3-State Output pins) <sup>(5)</sup>		VO = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA

2547 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16501T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.5	—	V
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFL</sub>	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	±1	—	μA

2547 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162501T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OH</sub> = -16mA MIL. I <sub>OH</sub> = -24mA COM'L.	2.4	3.3	—	V
V <sub>OL</sub>	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OL</sub> = 16mA MIL. I <sub>OL</sub> = 24mA COM'L.	—	0.3	0.55	V

2547 Ink 07

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at Vcc = 5.0V, +25°C ambient.
  - Not more than one output should be tested at one time. Duration of the test should not exceed one second.
  - Duration of the condition can not exceed one second.
  - The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>	—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open OEAB = OEBA = V <sub>CC</sub> or GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	75	120	$\mu$ A/MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND One Bit Toggling f <sub>i</sub> = 5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.8	1.7
		V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND Eighteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	1.3	3.2
		V <sub>CC</sub> = Max., Outputs Open f <sub>CP</sub> = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND Eighteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	3.8	6.5 <sup>(5)</sup>
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	8.5	20.8 <sup>(5)</sup>

## NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CC3</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs HIGH

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

2547tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16501AT/162501AT				FCT16501CT/162501CT				FCT16501ET/162501ET				Unit	
			Com'l.		MII.		Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.												
fMAX	CLKAB or CLKBA frequency <sup>(3)</sup>	CL = 50pF RL = 500Ω	—	150	—	150	—	150	—	150	—	150	—	—	MHz	
tPLH	Propagation Delay Ax to Bx or Bx to Ax		1.5	5.1	1.5	5.6	1.5	4.6	1.5	4.6	1.5	3.8	—	—	ns	
tPHL	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	5.6	1.5	6.0	1.5	5.3	1.5	5.6	1.5	4.2	—	—	ns	
tPLH	Propagation Delay tPLH CLKBA to Ax, CLKAB to Bx		1.5	5.6	1.5	6.0	1.5	5.3	1.5	5.4	1.5	4.2	—	—	ns	
tpZH	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	6.0	1.5	6.4	1.5	5.6	1.5	6.0	1.5	4.8	—	—	ns	
tPHZ	Output Disable Time OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	6.0	1.5	5.2	1.5	5.6	1.5	4.0	—	—	ns	
tsU	Set-up Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		3.0	—	3.0	—	3.0	—	3.0	—	2.4	—	—	—	ns	
tH	Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	0	—	0	—	0	—	—	—	ns	
tsU	Set-up Time HIGH or LOW Ax to LEAB, Bx to LEBA	Clock LOW Clock HIGH	3.0	—	3.0	—	3.0	—	3.0	—	2.0	—	—	—	ns	
tH	Hold Time, HIGH or LOW Ax to LEAB, Bx to LEBA		1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	—	—	ns	
tw	LEAB or LEBA Pulse Width HIGH <sup>(3)</sup>	1.5	—	1.5	—	1.5	—	1.5	—	0.5	—	—	—	—	ns	
tw	CLKAB or CLKBA Pulse Width HIGH or LOW <sup>(3)</sup>	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	—	—	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	—	—	—	ns	
		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	—	—	ns	


### NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

2547tbl09

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2547 drw 04

### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

2547 Ink 10

#### DEFINITIONS:


$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

### SET-UP, HOLD AND RELEASE TIMES




2547 drw 05

### PULSE WIDTH




2547 drw 06

### PROPAGATION DELAY



2547 drw 07

### ENABLE AND DISABLE TIMES




2547 drw 08

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$

## ORDERING INFORMATION



2547 drw 09



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT LATCHED TRANSCEIVER

IDT54/74FCT16543T/AT/CT/ET  
IDT54/74FCT162543T/AT/CT/ET

### FEATURES:

- Common features:
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
 > 200V using machine model ( $C = 200pF$ ,  $R = 0$ )
  - 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of  $-40^{\circ}C$  to  $+85^{\circ}C$
  - $V_{CC} = 5V \pm 10\%$
- Features for FCT16543T/AT/CT/ET:
  - High drive outputs ( $-32mA$  I<sub>OH</sub>,  $64mA$  I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VOLP (Output Ground Bounce) < 1.0V at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$
- Features for FCT162543T/AT/CT/ET:
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical VOLP (Output Ground Bounce) < 0.6V at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$


### DESCRIPTION:

The IDT54/74FCT16543T/AT/CT/ET and IDT54/74FCT162543T/AT/CT/ET 16-bit latched transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type latched transceivers with separate input and output control to permit independent control of data flow in either direction. For example, the A-to-B Enable (x<sub>EAB</sub>) must be LOW in order to enter data from the A port or to output data from the B port. x<sub>LEAB</sub> controls the latch function. When x<sub>LEAB</sub> is LOW, the latches are transparent. A subsequent LOW-to-HIGH transition of x<sub>LEAB</sub> signal puts the A latches in the storage mode. x<sub>OEAB</sub> performs output enable function on the B port. Data flow from the B port to the A port is similar but requires using x<sub>CEBA</sub>, x<sub>LEBA</sub>, and x<sub>OEBA</sub> inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The IDT54/74FCT16543T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162543T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162543T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16543T/AT/CT/ET and 54/74ABT16543 for on-board bus interface applications.

### FUNCTIONAL BLOCK DIAGRAM



2618 drw 01




2618 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



2618 drw 03

SSOP  
TSSOP  
TOP VIEW

2618 drw 04

CERPACK  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
xOEAB	A-to-B Output Enable Input (Active LOW)
xOEBA	B-to-A Output Enable Input (Active LOW)
xCEAB	A-to-B Enable Input (Active LOW)
xCEBA	B-to-A Enable Input (Active LOW)
xLEAB	A-to-B Latch Enable Input (Active LOW)
xLEBA	B-to-A Latch Enable Input (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs

2618 tbl 01

## FUNCTION TABLE<sup>(1, 2)</sup>

For A-to-B (Symmetric with B-to-A)

Inputs			Latch Status	Output Buffers
xCEAB	xLEAB	xOEAB	xAx to xBx	xBx
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs

NOTES:

2618 tbl 02

1. \* Before xLEAB LOW-to-HIGH Transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

2. A-to-B data flow shown; B-to-A flow control is the same, except using xCEBA, xLEBA and xOEBA.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2618 Ink 03

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	4.5	6.0	pF
Ci/o	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

NOTE:

1. This parameter is measured at characterization but not tested.

2618 Ink 04

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IOZH	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
			VO = 0.5V	—	—	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
Io	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
VH	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA
ICCH				—			
ICCZ				—			

2618 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16543T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			IOH = 48mA MIL. IOH = 64mA COM'L.	—	0.2	0.55	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	±1	μA	

2618 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162543T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	—	0.3	0.55	V

2618 Ink 07

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at Vcc = 5.0V, +25°C ambient.
  - Not more than one output should be tested at one time. Duration of the test should not exceed one second.
  - Duration of the condition can not exceed one second.
  - The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>	—	0.5	1.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open $x\bar{CEAB}$ and $x\bar{OEAB}$ = GND $x\bar{CEBA}$ = V <sub>CC</sub> One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	60	100	$\mu A/$ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open $f_i = 10MHz$ 50% Duty Cycle $xLEAB$ , $xCEAB$ and $x\bar{OEAB}$ = GND $x\bar{CEBA}$ = V <sub>CC</sub> One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.6	1.5	mA
		V <sub>CC</sub> = Max., Outputs Open $f_i = 2.5MHz$ 50% Duty Cycle $xLEAB$ , $xCEAB$ and $x\bar{OEAB}$ = GND $x\bar{CEBA}$ = V <sub>CC</sub> Sixteen Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.9	2.3	
		V <sub>CC</sub> = Max., Outputs Open $f_i = 10MHz$ 50% Duty Cycle $xLEAB$ , $xCEAB$ and $x\bar{OEAB}$ = GND $x\bar{CEBA}$ = V <sub>CC</sub> Sixteen Bits Toggling	V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	2.4	4.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	6.4	16.5 <sup>(5)</sup>	

## NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

6. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I<sub>CC</sub> = Quiescent Current (I<sub>CCL</sub>, I<sub>CCH</sub> and I<sub>CCZ</sub>)

$\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input (V<sub>IN</sub> = 3.4V)

D<sub>H</sub> = Duty Cycle for TTL Inputs HIGH

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>

f<sub>i</sub> = Input Frequency

N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

2618tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16543T/162543T				FCT16543AT/162543AT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50pF RL = 500Ω	2.5	8.5	2.5	10.0	2.5	6.5	2.5	7.5	ns	
tPLH tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		2.5	12.5	2.5	14.0	2.5	8.0	2.5	9.0	ns	
tpZH tpZL	Output Enable Time xOEBA or xOEAB to xAx or xBx xCEBA or xCEAB to xAx or xBx		2.0	12.0	2.0	14.0	2.0	9.0	2.0	10.0	ns	
tPHZ tPLZ	Output Disable Time xOEBA or xOEAB to xAx or xBx xCEBA or xCEAB to xAx or xBx		2.0	9.0	2.0	13.0	2.0	7.5	2.0	8.5	ns	
tsu	Set-up Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		3.0	—	3.0	—	2.0	—	2.0	—	ns	
tH	Hold Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		2.0	—	2.0	—	2.0	—	2.0	—	ns	
tw	xLEBA or xLEAB Pulse Width LOW		5.0	—	5.0	—	5.0	—	5.0	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

2618 tbl 09

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16543CT/162543CT				FCT16543ET/162543ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50pF RL = 500Ω	1.5	5.3	1.5	6.1	1.5	3.4	—	—	ns	
tPLH tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		1.5	7.0	1.5	8.0	1.5	3.7	—	—	ns	
tpZH tpZL	Output Enable Time xOEBA or xOEAB to xAx or xBx xCEBA or xCEAB to xAx or xBx		1.5	8.0	1.5	9.0	1.5	4.8	—	—	ns	
tPHZ tPLZ	Output Disable Time xOEBA or xOEAB to xAx or xBx xCEBA or xCEAB to xAx or xBx		1.5	6.5	1.5	7.5	1.5	4.0	—	—	ns	
tsu	Set-up Time, HIGH or LOW xAx or xBx to xLEBA or xLEAB		2.0	—	2.0	—	1.0	—	—	—	ns	
tH	Hold Time HIGH or LOW xAx or xBx to xLEBA or xLEAB		2.0	—	2.0	—	1.0	—	—	—	ns	
tw	xLEBA or xLEAB Pulse Width LOW		5.0	—	5.0	—	3.0 <sup>(4)</sup>	—	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


2618tbl 10

## NOTES:

- See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- This limit is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2618 drw 05

### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.


2618 drw 10

### SET-UP, HOLD AND RELEASE TIMES




2618 drw 06

### PULSE WIDTH




2618 drw 07

### PROPAGATION DELAY



2618 drw 08

### ENABLE AND DISABLE TIMES




2618 drw 09

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION



2618 drw 10



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT BUS TRANSCEIVER/REGISTERS (3-STATE)

IDT54/74FCT16646T/AT/CT/ET  
IDT54/74FCT162646T/AT/CT/ET

### FEATURES:

- Common features:**
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu\text{A}$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
  - 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
  - $V_{cc} = 5\text{V} \pm 10\%$
- Features for FCT16646T/AT/CT/ET:**
  - High drive outputs ( $-32\text{mA}$  I<sub>OH</sub>,  $64\text{mA}$  I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VoLP (Output Ground Bounce) < 1.0V at  $V_{cc} = 5\text{V}$ ,  $TA = 25^\circ\text{C}$
- Features for FCT162646T/AT/CT/ET:**
  - Balanced Output Drivers:  $\pm 24\text{mA}$  (commercial),  $\pm 16\text{mA}$  (military)
  - Reduced system switching noise
  - Typical VoLP (Output Ground Bounce) < 0.6V at  $V_{cc} = 5\text{V}$ ,  $TA = 25^\circ\text{C}$

### DESCRIPTION:



The IDT54/74FCT16646T/AT/CT/ET and IDT54/

74FCT162646T/AT/CT/ET 16-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit bus transceivers with 3-state D-type registers. The control circuitry is organized for multiplexed transmission of data between A bus and B bus either directly or from the internal storage registers. Each 8-bit transceiver/register features direction control (xDIR), over-riding Output Enable control (xOE) and Select lines (xSAB and xSBA) to select either real-time data or stored data. Separate clock inputs are provided for A and B port registers. Data on the A or B data bus, or both, can be stored in the internal registers by the LOW-to-HIGH transitions at the appropriate clock pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT162646T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162646T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162646T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16646T/AT/CT/ET and 54/74ABT16646 for on-board bus interface applications.


### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATIONS



2540 drw 03

SSOP  
TSSOP  
TOP VIEW

CERPACK  
TOP VIEW

2540 drw 04

## PIN DESCRIPTION

Pin Names	Description
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xDIR, xOE	Output Enable Inputs

2540 tbl 01

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

### NOTE:

1. This parameter is measured at characterization but not tested.

2540 tbl 02

## FUNCTION TABLE<sup>(2)</sup>

Inputs						Data I/O <sup>(1)</sup>		Operation or Function
xOE	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx	
H	X	H or L ↑	H or L ↑	X	X	Input	Input	Isolation Store A and B Data
H	X			X	X			
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	L	X	H or L	X	H			
L	H	X	X	L	X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus
L	H	H or L	X	H	X			

2634 tbl 03

### NOTES:

1. The data output functions may be enabled or disabled by various signals at the xOE or xDIR inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
2. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW-to-HIGH Transition


## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub>	-0.5 to V <sub>CC</sub>	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	-60 to +120	-60 to +120	mA

2540 tbl 04


### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.




xDIR	xOE	xCLKAB	xCLKBA	xSAB	xSBA	xDIR	xOE	xCLKAB	xCLKBA	xSAB	xSBA
L	L	X	X	X	L	H	L	X	X	L	X

REAL-TIME TRANSFER  
BUS B TO A



2540 drw 06


REAL-TIME TRANSFER  
BUS A TO B



2540 drw 07

xDIR	xOE	xCLKAB	xCLKBA	xSAB	xSBA
H	L	↑	X	X	X
L	L	X	↑	X	X
X	H	↑	↑	X	X

STORAGE FROM  
A AND/OR B



2540 drw 08

xDIR <sup>(1)</sup>	xOE	xCLKAB	xCLKBA	xSAB	xSBA
L	L	X	H or L	X	H
H	L	H or L	X	H	X

TRANSFER STORED  
DATA TO A AND/OR B

NOTE:

1. Cannot transfer data to A bus and B bus simultaneously.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	$V_I = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	
$I_{IL}$	Input LOW Current (Input pins) <sup>(5)</sup>		$V_I = GND$	—	—	$\pm 1$	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	
$I_{OZH}$	High Impedance Output Current	V <sub>CC</sub> = Max.	$V_O = 2.7\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$	(3-State Output pins) <sup>(5)</sup>		$V_O = 0.5\text{V}$	—	—	$\pm 1$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = GND^{(3)}$		-80	-140	-200	mA
$I_O$	Output Drive Current	$V_{CC} = \text{Max.}, V_O = 2.5\text{V}^{(3)}$		-50	—	-180	mA
$V_H$	Input Hysteresis	—		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = GND \text{ or } V_{CC}$		—	5	500	$\mu\text{A}$

2540 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16646T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -3\text{mA}$	2.5	3.5	—	V
			$I_{OH} = -12\text{mA MIL.}$ $I_{OH} = -15\text{mA COM'L.}$	2.4	3.5	—	V
			$I_{OH} = -24\text{mA MIL.}$ $I_{OH} = -32\text{mA COM'L.}^{(4)}$	2.0	3.0	—	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 48\text{mA MIL.}$ $I_{OL} = 64\text{mA COM'L.}$	—	0.2	0.55	V
$I_{OFF}$	Input/Output Power Off Leakage <sup>(5)</sup>	$V_{CC} = 0\text{V}, V_{IN} \text{ or } V_O \leq 4.5\text{V}$		—	—	$\pm 1$	$\mu\text{A}$

2540 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162646T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$I_{ODL}$	Output LOW Current	$V_{CC} = 5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$		60	115	150	mA
$I_{ODH}$	Output HIGH Current	$V_{CC} = 5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$		-60	-115	-150	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -16\text{mA MIL.}$ $I_{OH} = -24\text{mA COM'L.}$	2.4	3.3	—	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16\text{mA MIL.}$ $I_{OL} = 24\text{mA COM'L.}$	—	0.3	0.55	V

2540 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^\circ\text{C}$ .

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $xDIR = xOE = GND$ One Input Toggling 50% Duty Cycle		—	75	120	$\mu A/MHz$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10MHz$ (xCLKBA) 50% Duty Cycle $xDIR = xOE = GND$ One Bit Toggling $f_i = 5MHz$ 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.8	1.7
				$V_{IN} = 3.4V$ $V_{IN} = GND$	—	1.3	3.2
				$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	3.8	6.5 <sup>(5)</sup>
				$V_{IN} = 3.4V$ $V_{IN} = GND$	—	8.3	20.0 <sup>(5)</sup>

2540 tbl 08

## NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ C$  ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

$$I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

$I_{CC}$  = Quiescent Current ( $I_{CCL}$ ,  $I_{CH}$  and  $I_{CZ}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_{CP}$  = Number of Clock Inputs at  $f_{CP}$

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16646T/162646T				FCT16646AT/162646AT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns	
	Output Enable Time xDIR or xOE to Bus		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns	
	Output Disable Time xDIR or xOE to Bus		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns	
	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns	
	Propagation Delay xSBA or xSAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns	
	Set-up Time HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns	
	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns	
	Clock Pulse Width HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns	
	tsk(o) Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

2540 tbl09

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16646CT/162646CT				FCT16646ET/162646ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	1.5	5.4	1.5	6.0	1.5	3.8	—	—	ns	
	Output Enable Time xDIR or xOE to Bus		1.5	7.8	1.5	8.9	1.5	4.8	—	—	ns	
	Output Disable Time xDIR or xOE to Bus		1.5	6.3	1.5	7.7	1.5	4.0	—	—	ns	
	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	3.8	—	—	ns	
	Propagation Delay xSBA or xSAB to Bus		1.5	6.2	1.5	7.0	1.5	4.2	—	—	ns	
	Set-up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	—	—	ns	
	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	0.0	—	—	—	ns	
	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	3.0 <sup>(4)</sup>	—	—	—	ns	
	tsk(o) Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


2540 tbl10

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2556 drw 05

### SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


2556 drw 10

### SET-UP, HOLD AND RELEASE TIMES




2556 drw 06

### PULSE WIDTH




2556 drw 07

### PROPAGATION DELAY



2556 drw 08

### ENABLE AND DISABLE TIMES




2556 drw 09

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION





Integrated Device Technology, Inc.

## FAST CMOS 16-BIT INVERTING BUS TRANSCEIVER/REGISTER

IDT54/74FCT16651T/AT/CT/ET

### FEATURES:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
- Low input and output leakage  $\leq 1\mu A$  max.
- High drive outputs ( $-32mA$  I<sub>OH</sub>,  $64mA$  I<sub>OL</sub>)
- Power off disable outputs permit "live insertion"
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
- Extended commercial range of -40°C to +85°C V<sub>CC</sub> = 5V  $\pm 10\%$

### DESCRIPTION:

The IDT54/74FCT16651T/AT/CT/ET 16-bit inverting registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit inverting bus trans-



ceivers with 3-state D-type registers. For example, the xOEAB and xOEBA signals control the transceiver functions. The xSAB and xSBA control pins select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real time data. A LOW input level selects real-time data and a HIGH level selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (xCLKAB or xCLKBA), regardless of the select or enable control pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The IDT54/74FCT16651T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT16651T/AT/CT/ET are plug-in replacements for the 54/74ABT16651 in bus and backplane interface applications.

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



2921 drw 03

SSOP  
TSSOP  
TOP VIEW

2921 drw 04

CERPACK  
TOP VIEW

**PIN DESCRIPTION**

Pin Names	Description
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xOEAB, xOEBA	Output Enable Inputs

2921 tbl 01

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

**NOTE:**

2921 lnk 02

1. This parameter is measured at characterization but not tested.

**FUNCTION TABLE<sup>(3)</sup>**

Inputs						Data I/O <sup>(1)</sup>		Operation or Function
xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx	
L L	H H	H or L ↑	H or L ↑	X X	X X	Input	Input	Isolation Store A and B Data
X H	H H	↑ ↑	H or L ↑	X X <sup>(2)</sup>	X X	Input Input	Unspecified <sup>(1)</sup> Output	Store A, Hold B Store A in Both Registers <sup>(4)</sup>
L L	X L	H or L ↑	↑ ↑	X X	X X <sup>(2)</sup>	Unspecified <sup>(1)</sup> Output	Input Input	Hold A, Store B Store B in both Registers <sup>(5)</sup>
L L	L L	X X	X H or L	X X	L H	Output	Input	Real Time $\bar{B}$ Data to A Bus Stored $\bar{B}$ Data to A Bus
H H	H H	X H or L	X X	L H	X X	Input	Output	Real Time $\bar{A}$ Data to B Bus Stored $\bar{A}$ Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\bar{A}$ Data to B Bus and Stored $\bar{B}$ Data to A Bus

2921 tbl 03

**NOTES:**

1. The data output functions may be enabled or disabled by various signals at the xOEAB or xOEBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
2. Select control = L, clocks can occur simultaneously.  
Select control = H, clocks must be staggered in order to load both registers.
3. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW-to-HIGH Transition
4.  $\bar{A}$  in B register  
5.  $\bar{B}$  in A register


**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

**NOTES:**


1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2921 tbl 04




xOEAB x $\overline{\text{OEBA}}$  xCLKAB xCLKBA xSAB xSBA  
L L X X X L

REAL-TIME TRANSFER  
BUS B TO A




xOEAB x $\overline{\text{OEBA}}$  xCLKAB xCLKBA xSAB xSBA  
H H X X L L

REAL-TIME TRANSFER  
BUS A TO B



xOEAB x $\overline{\text{OEBA}}$  xCLKAB xCLKBA xSAB xSBA  
X H ↑ X X X  
L X X ↑ X X  
L H ↑ ↑ X X

STORAGE FROM  
A AND/OR B



xOEAB x $\overline{\text{OEBA}}$  xCLKAB xCLKBA xSAB xSBA  
H L H or L H or L H H

TRANSFER STORED  
DATA TO A AND/OR B

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>H</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>L</sub>	Input LOW Current (Input pins) <sup>(5)</sup>	VI = GND	Vcc = Min., I <sub>IN</sub> = -18mA	—	—	±1	μA
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
I <sub>OZL</sub>			VO = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CCL</sub>	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA
I <sub>CCH</sub>				—			
I <sub>CCZ</sub>				—			

2921 Ink 05

**DC OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.5	—	V
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
V <sub>OL</sub>	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	—	—	—	—	
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	±1	μA	

2921 Ink 06

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open $xOEAB = xOEBA = GND$ One Input Toggling 50% Duty Cycle	VIN = Vcc VIN = GND	—	75	120	$\mu A / MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open $f_{CP} = 10MHz$ ( $xCLKBA$ ) 50% Duty Cycle $xOEAB = xOEBA = GND$ One Bit Toggling $f_i = 5MHz$ 50% Duty Cycle	VIN = Vcc VIN = GND	—	0.8	1.7	mA
		$xOEAB = xOEBA = GND$ Sixteen Bits Toggling $f_i = 2.5MHz$ 50% Duty Cycle	VIN = 3.4V VIN = GND	—	1.3	3.2	
		Vcc = Max. Outputs Open $f_{CP} = 10MHz$ ( $xCLKBA$ ) 50% Duty Cycle	VIN = Vcc VIN = GND	—	3.8	6.5 <sup>(5)</sup>	
		$xOEAB = xOEBA = GND$ Sixteen Bits Toggling $f_i = 2.5MHz$ 50% Duty Cycle	VIN = 3.4V VIN = GND	—	8.3	20.0 <sup>(5)</sup>	

## NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $Vcc = 5.0V$ ,  $+25^\circ C$  ambient.
- Per TTL driven input ( $VIN = 3.4V$ ). All other inputs at  $Vcc$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_c = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

$I_{CC}$  = Quiescent Current ( $I_{CC1}$ ,  $I_{CC2}$  and  $I_{CC3}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input ( $VIN = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs HIGH

$N_T$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_{CP}$  = Number of Clock Inputs at  $f_{CP}$

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

2921tbl07

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16651T				FCT16651AT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns	
tPZH	Output Enable Time xOEAB or xOEBA to Bus		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns	
tPHZ	Output Disable Time xOEAB or xOEBA to Bus		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns	
tPLH	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns	
tPLH	Propagation Delay xSBA or xSAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns	
tsU	Set-up Time, HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns	
tH	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns	
tw	Clock Pulse Width HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

2921tbl08

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16651CT				FCT16651ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	1.5	5.4	1.5	6.0	1.5	3.8	—	—	ns	
tPZH	Output Enable Time xOEAB or xOEBA to Bus		1.5	7.8	1.5	8.9	1.5	4.8	—	—	ns	
tPHZ	Output Disable Time xOEAB or xOEBA to Bus		1.5	6.3	1.5	7.7	1.5	4.0	—	—	ns	
tPLH	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	3.8	—	—	ns	
tPLH	Propagation Delay xSBA or xSAB to Bus		1.5	6.2	1.5	7.0	1.5	4.2	—	—	ns	
tsU	Set-up Time, HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	—	—	ns	
tH	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	0.0	—	—	—	ns	
tw	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	3.0 <sup>(4)</sup>	—	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


2921tbl09

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

2921 Ink 09


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION

IDT XX FCT XXXX X X  
Temperature Range Device Type Package Process

			Blank B	Commercial MIL-STD-883, Class B	
				PV Shrink Small Outline Package (SO56-1)	
				PA Thin Shrink Small Outline Package (SO56-2)	
				E CERPACK (E56-1)	
				16651T 16651AT 16651CT 16651ET Inverting 16-Bit Bus Transceiver/Register	
		54	-55°C to +125°C		
		74	-40°C to +85°C		

2921 drw 10



Integrated Device Technology, Inc.

# FAST CMOS 16-BIT BUS TRANSCEIVER/REGISTER

IDT54/74FCT16652T/AT/CT/ET  
IDT54/74FCT162652T/AT/CT/ET

## FEATURES:

- Common features:**
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical tsk(o) (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
  - 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of -40°C to +85°C
  - Vcc = 5V  $\pm 10\%$
- Features for FCT16652T/AT/CT/ET:**
  - High drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VoLP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- Features for FCT162652T/AT/CT/ET:**
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical VoLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C

## DESCRIPTION:

The IDT54/74FCT16652T/AT/CT/ET and IDT54/74FCT162652T/AT/CT/ET 16-bit registered transceivers are built using advanced dual metal CMOS technology. These

high-speed, low-power devices are organized as two independent 8-bit bus transceivers with 3-state D-type registers. For example, the xOEAB and xOEBA signals control the transceiver functions.



The xSAB and xSBA control pins are provided to select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real time data. A LOW input level selects real-time data and a HIGH level selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D-flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (xCLKAB or xCLKBA), regardless of the select or enable control pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16652T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162652T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162652T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16652T/AT/CT/ET and 54/74ABT16652 for on-board bus interface applications.


## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATIONS



2549 drw 03

SSOP/  
TSSOP  
TOP VIEWCERPACK  
TOP VIEW

2549 drw 04

## PIN DESCRIPTION

Pin Names	Description
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xOEAB, xOEBA	Output Enable Inputs

2549 tbl 01

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

### NOTE:

1. This parameter is measured at characterization but not tested.

2549 Ink 02

## FUNCTION TABLE<sup>(3)</sup>

Inputs						Data I/O <sup>(1)</sup>		Operation or Function
xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx	
L	H	H or L ↑	H or L ↑	X	X	Input	Input	Isolation Store A and B Data
L	H			X	X	Input	Unspecified <sup>(1)</sup> Output	Store A, Hold B Store A in Both Registers
X	H	↑	H or L ↑	X	X	Input	Input	Hold A, Store B Store B in both Registers
H	H	↑		X <sup>(2)</sup>	X	Unspecified <sup>(1)</sup> Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	X	H or L ↑	↑	X	X	Output	Input	Real Time A Data to B Bus Stored A Data to B Bus
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	L	X	H or L	X	H	Output	Output	Real Time A Data to B Bus Stored A Data to B Bus
H	H	X	X	L	X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus
H	H	H or L	X	H	X	Output	Output	Real Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Real Time A Data to B Bus Stored A Data to B Bus

2549 tbl 03

### NOTES:

- The data output functions may be enabled or disabled by various signals at the xOEAB or xOEBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.  
Select control = H: clocks must be staggered to load both registers.
- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
# = LOW-to-HIGH Transition


## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub>	-0.5 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	-40 to +85	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	-60 to +120	-60 to +120	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.


2549 Ink 04



2549 dw 05


xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA	xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA
L	L	X	X	X	L	H	H	X	X	L	X

REAL-TIME TRANSFER  
BUS B TO A



2549 dw 06


REAL-TIME TRANSFER  
BUS A TO B



2549 dw 07

xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA	xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA
X	H	↑	X	X	X	H	L	H or L	H or L	H	H
L	X	X	↑	X	X	L	H or L	H or L	H	H	H
L	H	↑	↑	X	X	H	H or L	H or L	H	H	H

STORAGE FROM  
A AND/OR B



2549 dw 08

TRANSFER STORED  
DATA TO A AND/OR B

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>H</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>L</sub>	Input LOW Current (Input pins) <sup>(5)</sup>		V <sub>I</sub> = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 2.7V	—	—	±1	μA
I <sub>OZL</sub>	(3-State Output pins) <sup>(5)</sup>		V <sub>O</sub> = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CCL</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub>		—	5	500	μA
I <sub>CCH</sub>							
I <sub>CCZ</sub>							

2549 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16652T**

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.5	—	V
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	V <sub>CC</sub> = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 4.5V		—	—	±1	μA

2549 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162652T**

Symbol	Parameter	Test Conditions (1)		Min.	Typ.(2)	Max.	Unit
I <sub>OL</sub>	Output LOW Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>	—	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -16mA MIL. I <sub>OH</sub> = -24mA COM'L.	2.4	3.3	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16mA MIL. I <sub>OL</sub> = 24mA COM'L.	—	0.3	0.55	V

2549 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open xOEAB = xOEBA=GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	75	120	$\mu A/ MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open f <sub>CP</sub> = 10MHz (xCLKBA) 50% Duty Cycle xOEAB = xOEBA=GND One Bit Toggling f <sub>i</sub> = 5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.8	1.7	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	1.3	3.2	
		V <sub>CC</sub> = Max. Outputs Open f <sub>CP</sub> = 10MHz (xCLKBA) 50% Duty Cycle xOEAB = xOEBA=GND Sixteen Bits Toggling f <sub>i</sub> = 2.5MHz 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	3.8	6.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	8.3	20.0 <sup>(5)</sup>	

2549tbl08

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
  - Per TTL driven input (V<sub>IN</sub> = 3.4V). All other inputs at V<sub>CC</sub> or GND.
  - This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
  - Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
  - I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$   
I<sub>CC</sub> = Quiescent Current (I<sub>CC1</sub>, I<sub>CC2</sub> and I<sub>CC3</sub>)  
 $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input (V<sub>IN</sub> = 3.4V)  
D<sub>H</sub> = Duty Cycle for TTL Inputs HIGH  
N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>  
f<sub>i</sub> = Input Frequency  
N<sub>i</sub> = Number of Inputs at f<sub>i</sub>

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16652T/162652T				FCT16652AT/162652AT				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns	
tPZH tPZL	Output Enable Time xOEAB or xOEBA to Bus		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns	
tPHZ tPLZ	Output Disable Time xOEAB or xOEBA to Bus		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns	
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns	
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns	
tsU	Set-up Time HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns	
tH	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns	
tw	Clock Pulse Width HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

2549tbl09

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16652CT/162652CT				FCT16652ET/162652ET				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	1.5	5.4	1.5	6.0	1.5	3.8	—	—	ns	
tPZH tPZL	Output Enable Time xOEAB or xOEBA to Bus		1.5	7.8	1.5	8.9	1.5	4.8	—	—	ns	
tPHZ tPLZ	Output Disable Time xOEAB or xOEBA to Bus		1.5	6.3	1.5	7.7	1.5	4.0	—	—	ns	
tPLH tPHL	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	3.8	—	—	ns	
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		1.5	6.2	1.5	7.0	1.5	4.2	—	—	ns	
tsU	Set-up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	—	—	ns	
tH	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	0.0	—	—	—	ns	
tw	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	3.0 <sup>(4)</sup>	—	—	—	ns	
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


2549tbl10

## NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- This limit is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2549 drw 09

### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.


2549 Ink 10

### SET-UP, HOLD AND RELEASE TIMES




2549 drw 10

### PULSE WIDTH




2549 drw 11

### PROPAGATION DELAY



2549 drw 12

### ENABLE AND DISABLE TIMES




2549 drw 13

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION

IDT    XX    FCT    XXXX    X    X  
Temperature Range    Device Type    Package    Process





Integrated Device Technology, Inc.

## FAST CMOS 18-BIT REGISTER

IDT54/74FCT16823AT/BT/CT/ET  
IDT54/74FCT162823AT/BT/CT/ET

### FEATURES:

- Common features:
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
  - 25 mil pitch SSOP and Cercpack Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of -40°C to +85°C
  - V<sub>CC</sub> = 5V  $\pm 10\%$
- Features for FCT16823AT/BT/CT/ET:
  - High drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VoLP (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, TA = 25°C
- Features for FCT162823AT/BT/CT/ET:
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical VoLP (Output Ground Bounce) < 0.6V at V<sub>CC</sub> = 5V, TA = 25°C



### DESCRIPTION:

The IDT54/74FCT16823AT/BT/CT/ET and IDT54/74FCT162823AT/BT/CT/ET 18-bit bus interface registers are built using advanced, dual metal CMOS technology. These high-speed, low-power registers with clock enable (xCLKEN) and clear (xCLR) controls are ideal for parity bus interfacing in high-performance synchronous systems. The control inputs are organized to operate the device as two 9-bit registers or one 18-bit register. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16823AT/BT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162823AT/BT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times – reducing the need for external series terminating resistors. The IDT54/74FCT162823AT/BT/CT/ET are plug-in replacements for the IDT54/74FCT16823AT/BT/CT/ET and 54/74ABT16823 for on-board interface applications.


### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATIONS



SSOP  
TSSOP  
TOP VIEW

2772 dw 03

CERPACK  
TOP VIEW

2772 dw 04

## PIN DESCRIPTION

Pin Names	Description
x <sub>D</sub> X	Data inputs
x <sub>C</sub> LK	Clock Inputs
x <sub>C</sub> LKEN	Clock Enable Inputs (Active LOW)
x <sub>C</sub> LR	Asynchronous clear Inputs (Active LOW)
x <sub>O</sub> E	Output Enable Inputs (Active LOW)
x <sub>Q</sub> X	3-State Outputs

2772 tbl 01

FUNCTION TABLE<sup>(1)</sup>

Inputs					Outputs		Function
x <sub>O</sub> E	x <sub>C</sub> LR	x <sub>C</sub> LKEN	x <sub>C</sub> LK	x <sub>D</sub> X	x <sub>Q</sub> X		
H	X	X	X	X	Z		High Z
L	L	X	X	X	L		Clear
L	H	H	X	X	Q <sup>(2)</sup>		Hold
H	H	L	↑	L	Z		Load
H	H	L	↑	H	Z		
L	H	L	↑	L	L		
L	H	L	↑	H	H		

## NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High Impedance

2. Output level before indicated steady-state input conditions were established.

2772 tbl 02

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2772 Ink 03

## NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

## NOTE:

1. This parameter is measured at characterization but not tested.

2772 Ink 04

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5.0V \pm 10\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins) <sup>(5)</sup>	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	—	$\pm 1$	$\mu A$
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	
$I_{IL}$	Input LOW Current (Input pins) <sup>(5)</sup>		$V_I = GND$	—	—	$\pm 1$	$\mu A$
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	$\pm 1$	
$I_{OZH}$	High Impedance Output Current	$V_{CC} = \text{Max.}$	$V_O = 2.7V$	—	—	$\pm 1$	$\mu A$
	(3-State Output pins) <sup>(5)</sup>		$V_O = 0.5V$	—	—	$\pm 1$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18mA$		—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = GND^{(3)}$		-80	-140	-200	mA
$I_O$	Output Drive Current	$V_{CC} = \text{Max.}, V_O = 2.5V^{(3)}$		-50	—	-180	mA
$V_H$	Input Hysteresis	—		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = GND \text{ or } V_{CC}$		—	5	500	$\mu A$

2772 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16823T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -3mA$	2.5	3.5	—	V
			$I_{OH} = -12mA \text{ MIL.}$ $I_{OH} = -15mA \text{ COM'L.}$	2.4	3.5	—	V
			$I_{OH} = -24mA \text{ MIL.}$ $I_{OH} = -32mA \text{ COM'L.}^{(4)}$	2.0	3.0	—	V
			$I_{OL} = 48mA \text{ MIL.}$ $I_{OL} = 64mA \text{ COM'L.}$	—	0.2	0.55	V
$I_{OFF}$	Input/Output Power Off Leakage <sup>(5)</sup>	$V_{CC} = 0V, V_{IN} \text{ or } V_O \leq 4.5V$	—	—	$\pm 1$	$\mu A$	

2772 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162823T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$I_{ODL}$	Output LOW Current	$V_{CC} = 5V, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5V^{(3)}$	—	60	115	150	mA
$I_{ODH}$	Output HIGH Current	$V_{CC} = 5V, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5V^{(3)}$	—	-60	-115	-150	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -16mA \text{ MIL.}$ $I_{OH} = -24mA \text{ COM'L.}$	2.4	3.3	—	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16mA \text{ MIL.}$ $I_{OL} = 24mA \text{ COM'L.}$	—	0.3	0.55	V

2772 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V, +25^\circ\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is  $\pm 5\mu A$  at  $T_A = -55^\circ\text{C}$ .

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open $x\bar{O}E = x\bar{C}LKEN = GND$ One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	75	120	$\mu A / MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open $f_{CP} = 10MHz$ 50% Duty Cycle $x\bar{O}E = x\bar{C}LKEN = GND$ at $f_i = 5MHz$ 50% Duty Cycle One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.8	1.7	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	1.3	3.2	
		V <sub>CC</sub> = Max. Outputs Open $f_{CP} = 10MHz$ 50% Duty Cycle $x\bar{O}E = x\bar{C}LKEN = GND$ at $f_i = 2.5MHz$ 50% Duty Cycle Eighteen Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	4.2	7.1 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	9.2	22.1 <sup>(5)</sup>	

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ C$  ambient.

3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

$I_{CC}$  = Quiescent Current ( $I_{CC1}$ ,  $I_{CCH}$  and  $I_{CCZ}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs HIGH

$N_T$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_{CP}$  = Number of Clock Inputs at  $f_{CP}$

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

2772 tbl 08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16823AT/162823AT				FCT16823BT/162823BT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xCLK to xQx	CL = 50pF RL = 500Ω	1.5	10.0	1.5	11.5	1.5	7.5	1.5	8.5	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	20.0	1.5	20.0	1.5	15.0	1.5	16.0		
tPHL	Propagation Delay xCLR to xQx	CL = 50pF RL = 500Ω	1.5	14.0	1.5	15.0	1.5	9.0	1.5	9.5	ns	
tPZH tPZL	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	9.0	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	23.0	1.5	25.0	1.5	15.0	1.5	16.0		
tPHZ tPLZ	Output Disable Time xOE to xQx	CL = 5pF <sup>(3)</sup> RL = 500Ω	1.5	7.0	1.5	8.0	1.5	6.5	1.5	7.0	ns	
		CL = 50pF RL = 500Ω	1.5	8.0	1.5	9.0	1.5	7.5	1.5	8.0		
tsu	Set-up Time HIGH or LOW xDx to xCLK	CL = 50pF RL = 500Ω	4.0	—	4.0	—	3.0	—	3.0	—	ns	
tH	Hold Time HIGH or LOW xDx to xCLK		2.0	—	2.0	—	1.5	—	1.5	—	ns	
tsu	Set-up Time HIGH or LOW xCLKEN to xCLK		4.0	—	4.0	—	3.0	—	3.0	—	ns	
tH	Hold Time HIGH or LOW xCLKEN to xCLK		2.0	—	2.0	—	0	—	0	—	ns	
tw	xCLK Pulse Width HIGH or LOW		7.0	—	7.0	—	6.0	—	6.0	—	ns	
tw	xCLR Pulse Width LOW		6.0	—	7.0	—	6.0	—	6.0	—	ns	
tREM	Recovery Time xCLR to xCLK		6.0	—	7.0	—	6.0	—	6.0	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These limits are guaranteed but not tested.
4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

2772tbl09


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16823CT/162823CT				FCT16823ET/162823ET				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay xCLK to xQx	CL = 50pF RL = 500Ω	1.5	6.0	1.5	7.0	1.5	4.4	—	—	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	12.5	1.5	13.5	1.5	8.0	—	—		
tPHL	Propagation Delay xCLR to xQx	CL = 50pF RL = 500Ω	1.5	8.0	1.5	8.5	1.5	4.4	—	—	ns	
tpZH	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	7.0	1.5	8.0	1.5	4.4	—	—	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	12.5	1.5	13.5	1.5	9.0	—	—		
tPHZ	Output Disable Time xOE to xQx	CL = 5pF <sup>(3)</sup> RL = 500Ω	1.5	6.2	1.5	6.2	1.5	3.6	—	—	ns	
		CL = 50pF RL = 500Ω	1.5	6.5	1.5	6.5	1.5	3.6	—	—		
tsu	Set-up Time HIGH or LOW xDx to xCLK	CL = 50pF RL = 500Ω	3.0	—	3.0	—	1.5	—	—	—	ns	
th	Hold Time HIGH or LOW xDx to xCLK		1.5	—	1.5	—	0.0	—	—	—	ns	
tsu	Set-up Time HIGH or LOW xCLKEN to xCLK		3.0	—	3.0	—	2.5	—	—	—	ns	
th	Hold Time HIGH or LOW xCLKEN to xCLK		0	—	0	—	0.0	—	—	—	ns	
tw	xCLK Pulse Width HIGH or LOW		6.0	—	6.0	—	3.0 <sup>(3)</sup>	—	—	—	ns	
tw	xCLR Pulse Width LOW		6.0	—	6.0	—	3.0 <sup>(3)</sup>	—	—	—	ns	
tREM	Recovery Time xCLR to xCLK		6.0	—	6.0	—	3.0	—	—	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>	—	0.5	—	0.5	—	0.5	—	—	—	ns	

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These limits are guaranteed but not tested.
4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.





2772 tbl 10

**TEST CIRCUITS AND WAVEFORMS****TEST CIRCUITS FOR ALL OUTPUTS****SWITCH POSITION**

Test	Switch
Open Drain	Closed
Disable Low	Closed
Enable Low	Closed
All Other Tests	Open


**DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.  
 RT = Termination resistance: should be equal to Zout of the Pulse Generator.

**SET-UP, HOLD AND RELEASE TIMES****PULSE WIDTH****PROPAGATION DELAY****ENABLE AND DISABLE TIMES****NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION



2772 dw 10



Integrated Device Technology, Inc.

## FAST CMOS 20-BIT BUFFERS



IDT54/74FCT16827AT/BT/CT/ET

IDT54/74FCT162827AT/BT/CT/ET

### FEATURES:

- **Common features:**
  - 0.5 MICRON CMOS technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical tsk(o) (Output Skew) < 250ps
  - Low input and output leakage  $\leq 1\mu A$  (max)
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
  - 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
  - Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
  - $V_{CC} = 5V \pm 10\%$
- **Features for FCT16827AT/BT/CT/ET:**
  - High drive outputs ( $-32\text{mA}$  I<sub>OH</sub>,  $64\text{mA}$  I<sub>OL</sub>)
  - Power off disable outputs permit "live insertion"
  - Typical VoLP (Output Ground Bounce) < 1.0V at  $V_{CC} = 5V$ ,  $T_A = 25^\circ\text{C}$
- **Features for FCT162827AT/BT/CT/ET:**
  - Balanced Output Drivers:  $\pm 24\text{mA}$  (commercial),  $\pm 16\text{mA}$  (military)
  - Reduced system switching noise
  - Typical VoLP (Output Ground Bounce) < 0.6V at  $V_{CC} = 5V, T_A = 25^\circ\text{C}$

### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

## PIN CONFIGURATIONS



2773 drw 03

2773 drw 04

CERPACK  
TOP VIEW

**PIN DESCRIPTION**

Pin Names	Description
xOE <sub>x</sub>	Output Enable Inputs (Active LOW)
xAx	Data Inputs
xY <sub>x</sub>	3-State Outputs

2773tbl01

**FUNCTION TABLE<sup>(1)</sup>**

Inputs			Outputs
xOE <sub>1</sub>	xOE <sub>2</sub>	xAx	xY <sub>x</sub>
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

## NOTE:

1. H = HiGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = High-impedance

2773tbl02

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2773lnk03

## NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

2773lnk04

## NOTE:

- This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	Vi = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IIL	Input LOW Current (Input pins) <sup>(5)</sup>		Vi = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
IOZH	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	VO = 2.7V	—	—	±1	μA
			VO = 0.5V	—	—	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
Io	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
VH	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA
ICCH							
ICCZ							

2773 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16827T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -3mA	2.5	3.5	—	V
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			IOH = 48mA MIL. IOH = 64mA COM'L.	—	0.2	0.55	V
VOI	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	—	—	—	—	—
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	VCC = 0V, VIN or VO ≤ 4.5V	—	—	±1	—	μA

2773 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162827T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -16mA MIL. IOH = -24mA COM'L.	2.4	3.3	—	V
VOI	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOI = 16mA MIL. IOI = 24mA COM'L.	—	0.3	0.55	V

2773 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $x\bar{O}E_1 = x\bar{O}E_2 = \text{GND}$ One Input Toggling 50% Duty Cycle		—	60	100	$\mu A/\text{MHz}$
$I_C$	Total Power Supply Current <sup>(5)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$ 50% Duty Cycle $x\bar{O}E_1 = x\bar{O}E_2 = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.6	1.5	mA
		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	0.9	2.3		
		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.0	5.5 <sup>(5)</sup>		
		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	8.0	20.5 <sup>(5)</sup>		

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ C$  ambient.3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ 

$$I_C = I_{CC} + \Delta I_{CC} D_i N_t + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

 $I_{CC}$  = Quiescent Current ( $I_{CCL}$ ,  $I_{CCH}$  and  $I_{CCZ}$ ) $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input ( $V_{IN} = 3.4V$ ) $D_i$  = Duty Cycle for TTL Inputs HIGH $N_t$  = Number of TTL Inputs at DH $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices) $N_{CP}$  = Number of Clock Inputs at  $f_{CP}$  $f_i$  = Input Frequency $N_i$  = Number of Inputs at  $f_i$ 

2773tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


Symbol	Parameter	Condition <sup>(1)</sup>	FCT16827AT/162827AT				FCT16827BT/162827BT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xAx to xYx	CL = 50pF RL = 500Ω	1.5	8.0	1.5	9.0	1.5	5.0	1.5	6.5	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	15.0	1.5	17.0	1.5	13.0	1.5	14.0		
tPZH tPZL	Output Enable Time xOEx to xYx	CL = 50pF RL = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	9.0	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	23.0	1.5	25.0	1.5	15.0	1.5	16.0		
tPHZ tPLZ	Output Disable Time xOEx to xYx	CL = 5pF <sup>(3)</sup> RL = 500Ω	1.5	9.0	1.5	9.0	1.5	6.0	1.5	7.0	ns	
		CL = 50pF RL = 500Ω	1.5	10.0	1.5	10.0	1.5	7.0	1.5	8.0		
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16827CT/162827CT				FCT16827ET/162827ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xAx to xYx	CL = 50pF RL = 500Ω	1.5	4.4	1.5	5.0	1.5	3.2	—	—	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	10.0	1.5	11.0	1.5	7.0	—	—		
tPZH tPZL	Output Enable Time xOEx to xYx	CL = 50pF RL = 500Ω	1.5	7.0	1.5	8.0	1.5	4.8	—	—	ns	
		CL = 300pF <sup>(3)</sup> RL = 500Ω	1.5	14.0	1.5	15.0	1.5	9.0	—	—		
tPHZ tPLZ	Output Disable Time xOEx to xYx	CL = 5pF <sup>(3)</sup> RL = 500Ω	1.5	5.7	1.5	6.7	1.5	4.0	—	—	ns	
		CL = 50pF RL = 500Ω	1.5	6.0	1.5	7.0	1.5	4.0	—	—		
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	

## NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- These conditions are guaranteed but not tested.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

2773 tbl 09





**TEST CIRCUITS AND WAVEFORMS****TEST CIRCUITS FOR ALL OUTPUTS****SWITCH POSITION**

Test	Switch
Open Drain	Closed
Disable Low	Closed
Enable Low	Closed
All Other Tests	Open

2773 Ink 10

**DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.  
 RT = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

**SET-UP, HOLD AND RELEASE TIMES****PULSE WIDTH****PROPAGATION DELAY****ENABLE AND DISABLE TIMES****NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
Temp. Range		Device Type		Package	Process	
				Blank	B	Commercial MIL-STD-883, Class B
				PV		Shrink Small Outline Package (SO56-1)
				PA		Thin Shrink Small Outline Package (SO56-2)
				E		CERPACK (E56-1)
					16827AT	Non-Inverting 20-Bit Buffers
					16827BT	
					16827CT	
					16827ET	
					162827AT	
					162827BT	
					162827CT	
					162827ET	
					54	-55°C to +125°C
					74	-40°C to +85°C

2773 drw 10



Integrated Device Technology, Inc.

## FAST CMOS 20-BIT TRANSPARENT LATCHES

IDT54/74FCT16841AT/BT/CT/ET  
IDT54/74FCT162841AT/BT/CT/ET

### FEATURES:

#### • Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical t<sub>sk(o)</sub> (Output Skew) < 250ps
- Low input and output leakage  $\leq 1\mu\text{A}$  (max)
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- 25 mil pitch SSOP and Cerpak Packages and 19.6 mil pitch TSSOP Package
- Extended commercial range of -40°C to +85°C
- V<sub>CC</sub> = 5V  $\pm 10\%$

#### • Features for FCT16841AT/BT/CT/ET:

- High drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>)
- Power off disable outputs permit "live insertion"
- Typical VOLP (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, TA = 25°C

#### • Features for FCT162841AT/BT/CT/ET:

- Balanced Output Drivers:  $\pm 24\text{mA}$  (commercial),  $\pm 16\text{mA}$  (military)
- Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at V<sub>CC</sub> = 5V, TA = 25°C


### DESCRIPTION:

The IDT54/74FCT16841AT/BT/CT/ET and IDT54/74FCT162841AT/BT/CT/ET 20-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 10-bit latches or one 20-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The IDT54/74FCT16841AT/BT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162841AT/BT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162841AT/BT/CT/ET are plug-in replacements for the IDT54/74FCT16841AT/BT/CT/ET and 54/74ABT16841 for on-board interface applications.

### FUNCTIONAL BLOCK DIAGRAM



2556 drw 01




2556 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1993

## PIN CONFIGURATIONS



**PIN DESCRIPTION**

Pin Names	Description
xDx	Data Inputs
xLE	Latch Enable Input (Active HIGH)
xOE	Output Enable Input (Active LOW)
xQx	3-State Outputs

2556 tbl 01

**FUNCTION TABLE(1)**

Inputs			Outputs
xDx	xLE	xOE	xQx
H	H	L	H
L	H	L	L
X	L	L	Q <sup>(2)</sup>
X	X	H	Z

2556tbl 02

**NOTES:**

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance
2. Output level before xLE HIGH-to-LOW Transition.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2556 Irk 03

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

2556 Irk 04

1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = Vcc	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>IL</sub>	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current	Vcc = Max.	VO = 2.7V	—	—	±1	μA
I <sub>OZL</sub>	(3-State Output pins) <sup>(5)</sup>		VO = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	Vcc = Max., VO = GND <sup>(3)</sup>		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	Vcc = Max., VO = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	μA

2556 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16841T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.5	—	V
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
			I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or VO ≤ 4.5V	—	—	±1	μA	

2556 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162841T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	Vcc = 5V, VIN = VIH or VIL, VOUT = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OH</sub> = -16mA MIL. I <sub>OH</sub> = -24mA COM'L.	2.4	3.3	—	V
V <sub>OL</sub>	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	I <sub>OL</sub> = 16mA MIL. I <sub>OL</sub> = 24mA COM'L.	—	0.3	0.55	V

2556 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions(1)		Min.	Typ.(2)	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open $xOE = GND$ One Input Toggling 50% Duty Cycle	VIN = Vcc VIN = GND	—	60	100	$\mu A / MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open $f_i = 10MHz$ 50% Duty Cycle $xOE = GND$ $xLE = Vcc$ One Bit Toggling	VIN = Vcc VIN = GND	—	0.6	1.5	mA
			VIN = 3.4V VIN = GND	—	0.9	2.3	
		Vcc = Max. Outputs Open $f_i = 2.5MHz$ 50% Duty Cycle $xOE = GND$ $xLE = Vcc$ Twenty Bits Toggling	VIN = Vcc VIN = GND	—	3.0	5.5 <sup>(5)</sup>	
			VIN = 3.4V VIN = GND	—	8.0	20.5 <sup>(5)</sup>	

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ 

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

 $I_{CC} = \text{Quiescent Current (}I_{CCL}, I_{CH} \text{ and } I_{CZ}\text{)}$  $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH Input (}VIN = 3.4V\text{)}$  $D_H = \text{Duty Cycle for TTL Inputs HIGH}$  $N_T = \text{Number of TTL Inputs at } D_H$  $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$  $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$  $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$  $f_i = \text{Input Frequency}$  $N_i = \text{Number of Inputs at } f_i$ 

2556tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16841AT/162841AT				FCT16841BT/162841BT				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xDx to xQx (LE = HIGH)	CL = 50pF RL = 500Ω	1.5	9.0	1.5	10.0	1.5	6.5	1.5	7.5	ns	
		CL = 300pF <sup>(4)</sup> RL = 500Ω	1.5	13.0	1.5	15.0	1.5	13.0	1.5	15.0		
tPLH tPHL	Propagation Delay xLE to xQx	CL = 50pF RL = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	10.5	ns	
		CL = 300pF <sup>(4)</sup> RL = 500Ω	1.5	16.0	1.5	20.0	1.5	15.5	1.5	18.0		
tpZH tpZL	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	11.5	1.5	13.0	1.5	8.0	1.5	8.5	ns	
		CL = 300pF <sup>(4)</sup> RL = 500Ω	1.5	23.0	1.5	25.0	1.5	14.0	1.5	15.0		
tPHZ tPLZ	Output Disable Time xOE to xQx	CL = 5pF <sup>(4)</sup> RL = 500Ω	1.5	7.0	1.5	9.0	1.5	6.0	1.5	6.5	ns	
		CL = 50pF RL = 500Ω	1.5	8.0	1.5	10.0	1.5	7.0	1.5	7.5		
tsu	Set-Up Time HIGH or LOW, xDx to xLE	CL = 50pF RL = 500Ω	2.5	—	2.5	—	2.5	—	2.5	—	ns	
tH	Hold Time HIGH or LOW, xDx to xLE		2.5	—	3.0	—	2.5	—	2.5	—	ns	
tw	xLE Pulse Width HIGH		4.0 <sup>(3)</sup>	—	5.0	—	4.0 <sup>(3)</sup>	—	4.0 <sup>(3)</sup>	—	ns	
tsk(o)	Output skew <sup>(5)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

2556 tbl 09

### NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These limits are guaranteed but not tested.
4. These conditions are guaranteed but not tested.
5. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16841CT/162841CT				FCT16841ET/162841ET				Unit	
			Com'l.		MII.		Com'l.		MII.			
			Min. <sup>(2)</sup>	Max.								
tPLH tPHL	Propagation Delay xDx to xQx (LE = HIGH)	CL = 50pF RL = 500Ω	1.5	5.5	1.5	6.3	1.5	3.4	—	—	ns	
		CL = 300pF <sup>(4)</sup> RL = 500Ω	1.5	13.0	1.5	15.0	1.5	7.5	—	—		
tPLH tPHL	Propagation Delay xLE to xQx	CL = 50pF RL = 500Ω	1.5	6.4	1.5	6.8	1.5	3.7	—	—	ns	
		CL = 300pF <sup>(4)</sup> RL = 500Ω	1.5	15.0	1.5	16.0	1.5	7.5	—	—		
tpZH tpZL	Output Enable Time xOE to xQx	CL = 50pF RL = 500Ω	1.5	6.5	1.5	7.3	1.5	4.4	—	—	ns	
		CL = 300pF <sup>(4)</sup> RL = 500Ω	1.5	12.0	1.5	13.0	1.5	9.0	—	—		
tPHZ tPZL	Output Disable Time xOE to xQx	CL = 5pF <sup>(4)</sup> RL = 500Ω	1.5	5.7	1.5	6.0	1.5	3.6	—	—	ns	
		CL = 50pF RL = 500Ω	1.5	6.0	1.5	6.3	1.5	3.6	—	—		
tsU	Set-Up Time HIGH or LOW, xDx to xLE	CL = 50pF RL = 500Ω	2.5	—	2.5	—	1.0	—	—	—	ns	
tH	Hold Time HIGH or LOW, xDx to xLE		2.5	—	2.5	—	1.0	—	—	—	ns	
tw	xLE Pulse Width HIGH		4.0 <sup>(3)</sup>	—	4.0 <sup>(3)</sup>	—	3.0 <sup>(3)</sup>	—	—	—	ns	
tsK(o)	Output skew <sup>(5)</sup>	—	0.5	—	0.5	—	0.5	—	—	—	ns	

2556 tbl 10

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These limits are guaranteed but not tested.
4. These conditions are guaranteed but not tested.
5. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

**TEST CIRCUITS AND WAVEFORMS****TEST CIRCUITS FOR ALL OUTPUTS****SWITCH POSITION**





Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

**DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.

2556 drw 10

**SET-UP, HOLD AND RELEASE TIMES****PULSE WIDTH****PROPAGATION DELAY****ENABLE AND DISABLE TIMES****NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$

## ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
Temp. Range		Device Type		Package	Process	
				Blank	B	Commercial MIL-STD-883, Class B
				PV	E	Shrink Small Outline IC CERPACK
				16841AT		Non-Inverting 20-Bit Transparent Latch
				16841BT		
				16841CT		
				16841ET		
				162841AT		
				162841BT		
				162841CT		
				162841ET		
					54	-55°C to +125°C
					74	-40°C to +85°C

2556 drw 10



Integrated Device Technology, Inc.

## FAST CMOS 16-BIT REGISTERED TRANSCEIVER

IDT54/74FCT16952AT/BT/CT/ET  
IDT54/74FCT162952AT/BT/CT/ET

### FEATURES:

- Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage  $\leq 1\mu A$  (max)
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- 25 mil pitch SSOP and Cerpak Packages and 19.6  
mil pitch TSSOP Package
- Extended commercial range of -40°C to +85°C
- Vcc = 5V ±10%

- Features for FCT16952AT/BT/CT/ET:

- High drive outputs (-32mA Ioh, 64mA Iol)
- Power off disable outputs permit "live insertion"
- Typical VoLP (Output Ground Bounce) < 1.0V at  
Vcc = 5V, TA = 25°C

- Features for FCT162952AT/BT/CT/ET:

- Balanced Output Drivers: ±24mA (commercial),  
±16mA (military)
- Reduced system switching noise
- Typical VoLP (Output Ground Bounce) < 0.6V at  
Vcc = 5V, TA = 25°C

### DESCRIPTION:



The IDT54/74FCT16952AT/BT/CT/ET and IDT54/74FCT162952AT/BT/CT/ET 16-bit registered transceivers are

built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type registered transceivers with separate input and output control for each set to permit independent control of data flow in either direction. For example, the A-to-B Enable (xCEAB) must be LOW in order to enter data from the A port. xCLKAB controls the clocking function. When xCLKAB toggles from LOW-to-HIGH, the data present on the A port will be clocked into the register. xOEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using xCEBA, xCLKBA, and xOEBA inputs. The flow-through organization of signal pins simplifies layout. Full 16-bit operation can be achieved by tying the control pins of the independent transceivers together. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16952AT/BT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability allowing "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162952AT/BT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162952AT/BT/CT/ET are plug-in replacements for the IDT54/74FCT16952AT/BT/CT/ET and 54/74ABT16952 for on-board bus interface applications.

### FUNCTIONAL BLOCK DIAGRAM



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATIONS

1OEAB		1	56	1OEBA	1OEAB		1	56	1OEBA	
1CLKAB		2	55	1CLKBA	1CLKAB		2	55	1CLKBA	
1CEAB		3	54	1CEBA	1CEAB		3	54	1CEBA	
GND		4	53	GND	GND		4	53	GND	
1A1		5	52	1B1	1A1		5	52	1B1	
1A2		6	51	1B2	1A2		6	51	1B2	
Vcc		7	50	Vcc	Vcc		7	50	Vcc	
1A3		8	49	1B3	1A3		8	49	1B3	
1A4		9	48	1B4	1A4		9	48	1B4	
1A5		10	47	1B5	1A5		10	47	1B5	
GND		11	46	GND	GND		11	46	GND	
1A6		12	45	1B6	1A6		12	45	1B6	
1A7		13	44	1B7	1A7		13	44	1B7	
1A8	SO56-1	14	43	1B8	1A8		14	E56-1	43	1B8
2A1	SO56-2	15	42	2B1	2A1		15	42	2B1	
2A2		16	41	2B2	2A2		16	41	2B2	
2A3		17	40	2B3	2A3		17	40	2B3	
GND		18	39	GND	GND		18	39	GND	
2A4		19	38	2B4	2A4		19	38	2B4	
2A5		20	37	2B5	2A5		20	37	2B5	
2A6		21	36	2B6	2A6		21	36	2B6	
Vcc		22	35	Vcc	Vcc		22	35	Vcc	
2A7		23	34	2B7	2A7		23	34	2B7	
2A8		24	33	2B8	2A8		24	33	2B8	
GND		25	32	GND	GND		25	32	GND	
2CEAB		26	31	2CEBA	2CEAB		26	31	2CEBA	
2CLKAB		27	30	2CLKBA	2CLKAB		27	30	2CLKBA	
2OEAB		28	29	2OEBA	2OEAB		28	29	2OEBA	

2515 drw 03

SSOP  
TSSOP  
TOP VIEW

2515 drw 04

CERPACK  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
xOEAB	A-to-B Output Enable Input (Active LOW)
xOEBA	B-to-A Output Enable Input (Active LOW)
xCEAB	A-to-B Clock Enable Input (Active LOW)
xCEBA	B-to-A Clock Enable Input (Active LOW)
xCLKAB	A-to-B Clock Input
xCLKBA	B-to-A Clock Input
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs

2515 tbl 01

## FUNCTION TABLE<sup>(1,3)</sup>

Inputs		Outputs		
xCEAB	xCLKAB	xOEAB	xAx	xBx
H	X	L	X	B <sup>(2)</sup>
X	L	L	X	B <sup>(2)</sup>
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

### NOTES:

- 2515tbl 02
1. A-to-B data flow is shown; B-to-A data flow is similar but uses, xCEBA, xCLKBA, and xOEBA.
  2. Level of B before the indicated steady-state input conditions were established.
  3. H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 ↑ = LOW-to-HIGH Transition  
 Z = High-impedance

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

2515 Ink 03

- NOTES:**
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  2. All device terminals except FCT162XXXT Output and I/O terminals.
  3. Output and I/O terminals for FCT162XXXT.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
C/I/O	I/O Capacitance	VOUT = 0V	5.5	8.0	pF

### NOTE:

- 2515 Ink 04
1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>IL</sub>	Input LOW Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	V <sub>I</sub> = GND	—	—	±1	μA
	Input LOW Current (I/O pins) <sup>(5)</sup>			—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 2.7V	—	—	±1	μA
I <sub>OZL</sub>	(3-State Output pins) <sup>(5)</sup>		V <sub>O</sub> = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>		-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub>		—	5	500	μA

2615 Ink 05

**OUTPUT DRIVE CHARACTERISTICS FOR FCT16952T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.5	—	V
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	V <sub>CC</sub> = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 4.5V		—	—	±1	μA

2615 Ink 06

**OUTPUT DRIVE CHARACTERISTICS FOR FCT162952T**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>OL</sub>	Output LOW Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>	—	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>	—	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -16mA MIL. I <sub>OH</sub> = -24mA COM'L.	2.4	3.3	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16mA MIL. I <sub>OL</sub> = 24mA COM'L.	—	0.3	0.55	V

2613 Ink 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open $x\bar{OEAB}$ or $x\bar{OEBA}$ = GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	75	120	$\mu A/ MHz$
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open $f_{CP} = 10MHz$ ( $xCLKAB$ ) 50% Duty Cycle $x\bar{OEAB} = x\bar{CEAB} = GND$ $x\bar{OEBA} = V_{CC}$ One Bit Toggling $f_i = 5MHz$ 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	0.8	1.7	mA
		V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	1.3	3.2		
		V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	—	3.8	6.5 <sup>(5)</sup>		
		V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	8.3	20.0 <sup>(5)</sup>		

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^{\circ}C$  ambient.3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_C$  formula. These limits are guaranteed but not tested.6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ 

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

 $I_{CC}$  = Quiescent Current ( $I_{CCL}$ ,  $I_{CH}$  and  $I_{CZ}$ ) $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH Input ( $V_{IN} = 3.4V$ ) $D_H$  = Duty Cycle for TTL Inputs HIGH $N_T$  = Number of TTL Inputs at  $D_H$  $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices) $N_{CP}$  = Number of Clock Inputs at  $f_{CP}$  $f_i$  = Input Frequency $N_i$  = Number of Inputs at  $f_i$ 

2515tbl08

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16952AT/162952AT				FCT16952BT/162952BT				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay xCLKAB, xCLKBA to xBx, xAx	CL = 50pF RL = 500Ω	2.0	10.0	2.0	11.0	2.0	7.5	2.0	8.0	ns	
tPHL	Output Enable Time xOEBA, xOEAB to xAx, xBx		1.5	10.5	1.5	13.0	1.5	8.0	1.5	8.5	ns	
tpZH	Output Disable Time xOEBA, xOEAB to xAx, xBx		1.5	10.0	1.5	10.0	1.5	7.5	1.5	8.0	ns	
tpZL	Set-up Time, HIGH or LOW xBx to xCLKAB, xCLKBA		2.5	—	2.5	—	2.5	—	2.5	—	ns	
tsu	Hold Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		2.0	—	2.0	—	1.5	—	1.5	—	ns	
th	Set-up Time, HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		3.0	—	3.0	—	3.0	—	3.0	—	ns	
th	Hold Time HIGH or LOW xC EAB, xCEBA to xCLKAB, xCLKBA		2.0	—	2.0	—	2.0	—	2.0	—	ns	
tw	Pulse Width HIGH or LOW xCLKAB or xCLKBA <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	3.0	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns	

2515 tbl 09

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16952CT/162952CT				FCT16952ET/162952ET				Unit	
			Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.								
tPLH	Propagation Delay xCLKAB, xCLKBA to xBx, xAx	CL = 50pF RL = 500Ω	2.0	6.3	2.0	7.3	1.5	3.7	—	—	ns	
tPHL	Output Enable Time xOEBA, xOEAB to xAx, xBx		1.5	7.0	1.5	8.0	1.5	4.4	—	—	ns	
tpZH	Output Disable Time xOEBA, xOEAB to xAx, xBx		1.5	6.5	1.5	7.5	1.5	3.6	—	—	ns	
tpZL	Set-up Time, HIGH or LOW xBx to xCLKAB, xCLKBA		2.5	—	2.5	—	1.5	—	—	—	ns	
tsu	Hold Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA		1.5	—	1.5	—	0	—	—	—	ns	
tsu	Set-up Time, HIGH or LOW xC EAB, xCEBA to xCLKAB, xCLKBA		3.0	—	3.0	—	2.0	—	—	—	ns	
th	Hold Time HIGH or LOW xC EAB, xCEBA to xCLKAB, xCLKBA		2.0	—	2.0	—	0	—	—	—	ns	
tw	Pulse Width HIGH or LOW xCLKAB or xCLKBA <sup>(3)</sup>		3.0	—	3.0	—	3.0	—	—	—	ns	
tsk(o)	Output Skew <sup>(4)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns	


2515 tbl 10

### NOTES:

- See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not tested.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2515 drw 05

### SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

2515 Ink 11

### DEFINITIONS:


$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{out}$  of the Pulse Generator.

### SET-UP, HOLD AND RELEASE TIMES




2515 drw 06

### PULSE WIDTH




2515 drw 07

### PROPAGATION DELAY



2515 drw 08

### ENABLE AND DISABLE TIMES




2515 drw 09

### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns

## ORDERING INFORMATION




2515 drw 10

# PACKAGE DIAGRAM OUTLINES

## SMALL OUTLINE IC

### 48 & 56 LEAD TSSOP



DWG #	S048-2		S056-2	
SYMBOL	MIN	MAX	MIN	MAX
A	-	1.10	-	1.10
A1	.00	.10	.00	.10
A2	.95	1.05	.95	1.05
D	12.40	12.80	13.90	14.30
E1	6.00	6.40	6.00	6.40
E	7.80	8.40	7.80	8.40
L	.50	.75	.50	.75
R	.09	-	.09	-
R1	.09	-	.09	-
e	.50 BSC		.50 BSC	
aaa	-	.10	-	.10
b	.15	.30	.15	.30
c	.10	.20	.10	.20
θ	0°	10°	0°	10°
θ1	10°	20°	10°	20°
θ2	10°	20°	10°	20°
S	-	.65	-	.40




547  
562

307  
330

## PACKAGE DIAGRAM OUTLINES

### SMALL OUTLINE IC

#### 48 & 56 LEAD SSOP (JEDEC)



#### NOTES:


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.

DWG #	SO48-1		SO56-1	
# OF LDS (N)	48 (.300")		56 (.300")	
SYMBOL	MIN	MAX	MIN	MAX
A	.095	.110	.095	.110
A1	.008	.016	.008	.016
b	.008	.012	.008	.012
C	.005	.009	.005	.009
D	.620	.630	.720	.730
E	.291	.299	.291	.299
e	.025 BSC		.025 BSC	
H	.395	.420	.395	.420
L	.020	.040	.020	.040
$\alpha$	0°	8°	0°	8°

## PACKAGE DIAGRAM OUTLINES

### CERPACKS

#### 48-56 LEAD CERPACK (.025" LEAD PITCH)




NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL DIMENSIONS ARE IN INCHES.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "N" REPRESENTS THE NUMBER OF LEADS.
4. THIS DWG REPRESENTS A 48 LEAD CERPACK.

DWG # # OF LDS (N)	E48-1		E56-1	
	48		56	
SYMBOL	MIN	MAX	MIN	MAX
A	.065	.086	.065	.086
b	.008	.013	.008	.013
C	.0045	.006	.0045	.006
D	.614	.626	.713	.727
E	.370	.390	.370	.390
e	.025	BSC	.025	BSC
K	.003	.007	.003	.007
L	.312	.405	.312	.405
Q	.035	.045	.035	.045
S	-	.045	-	.045
S1	.005	-	.005	-
T	.995	1.200	.995	1.200





## Integrated Device Technology, Inc.

### **U.S. HEADQUARTERS**

**Integrated Device Technology, Inc.**  
2975 Stender Way  
P.O. Box 58015  
Santa Clara, CA 95052-8015  
Tel: (408) 727-6116  
FAX: 408-492-8674

### **UNITED KINGDOM**

**Integrated Device Technology, Ltd.**  
21 The Crescent  
Leatherhead  
Surrey, UK KT22 8DY  
Tel: (44) 0372-363339  
FAX: (44) 0372-378851

### **HONG KONG**

**Integrated Device Technology, Asia, Ltd.**  
Unit 1102, China Hong Kong City, Tower 3  
33 Canton Road, Tsimshatsui  
Hong Kong  
Tel: 852-736-0122  
FAX: 852-375-2677

### **JAPAN**

**Integrated Device Technology, KK**  
U.S. Building 201  
1-6-15 Hirakarasho, Chiyoda-Ku  
Tokyo 102, Japan  
Tel: 81-3-3221-9821  
FAX: 81-3-3221-9824



## Integrated Device Technology, Inc.

### U.S. HEADQUARTERS

#### Integrated Device Technology, Inc.

2975 Stender Way  
P.O. Box 58015  
Santa Clara, CA 95052-8015  
Tel: (408) 727-6116  
FAX: 408-492-8674

### UNITED KINGDOM

#### Integrated Device Technology, Ltd.

21 The Crescent  
Leatherhead  
Surrey, UK KT22 8DY  
Tel: (44) 0372-363339  
FAX: (44) 0372-378851

### HONG KONG

#### Integrated Device Technology, Asia, Ltd.

Unit 1102, China Hong Kong City, Tower 3  
33 Canton Road, Tsimshatsui  
Hong Kong  
Tel: 852-736-0122  
FAX: 852-375-2677

### JAPAN

#### Integrated Device Technology, KK

U.S. Building 201  
1-6-15 Hirakarasho, Chiyoda-Ku  
Tokyo 102, Japan  
Tel: 81-3-3221-9821  
FAX: 81-3-3221-9824