8048H/8048H-1/8035HL/8035HL-1 HMOS SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048H/8048H-1 Mask Programmable ROM
- 8035HL/8035HL-1 CPU Only with Power Down Mode
- 8-BIT CPU, ROM, RAM, I/O in Single Package
- **High Performance HMOS**
- Reduced Power Consumption
- 1.4 usec and 1.9 usec Cycle Versions All Instructions 1 or 2 Cycles.
- Over 90 Instructions: 70% Single Byte

- 1K x 8 ROM 64 x 8 RAM 27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8080/8085 Series Peripherals
- Two Single Level Interrupts

The Intel® 8048H/8048H-1/8035HL/8035HL-1 are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS process.

The 8048H contains a 1K X 8 program memory, a 64 X 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability the 8048H can be expanded using standard memories and MCS-80TM/MCS-85TM peripherals. The 8035HL is the equivalent of the 8048H without program memory and can be used with external ROM AND RAM.

To reduce development problems to a minimum and provide maximum flexibility, a logically and functionally pin compatible version of the 8048H with UV-erasable user-programmable EPROM program memory is available. The 8748 will emulate the 8048H up to 6 MHz clock frequency with minor differences.

The 8048H is fully compatible with the 8048 when operated at 6 MHz.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single bit instructions and no instructions over 2 bytes in length.

PIN CONFIGURATION LOGIC SYMBOL **BLOCK DIAGRAM** 21 D VCC TO CI PORT XTAL 1 2 22 T1 1024 WORDS 64 WORDS CLOCK XTAL 2 3 23 P27 **PROGRAM** 24 P26 25 P25 DATA RESET 4 MEMORY MEMORY <u>ss</u> □ 5 PORT 26 P24 INT CIS 27 P17 EA D7 SINGLE 28 P16 29 P15 AD C - READ PSEN C9 8048H EXTERNAL 8048H 8 BIT WR 010 8035HL 30 P14 MEM 8035HL ALE 11 8048H-1 8048H-1 31 P13 - WRITE 8035HL-1 DB0 12 32 P12 TEST ов, 🗖 13 33 P11 PROGRAM DB2 14 34 P10 STORE ENABLE DB3 115 35 🗖 V_{DD} INTERRUPT 36 PROG DB4 16 ADDRESS BRIT 085 17 37 P23 LATCH TIMER ENABLE I/O LINES **EVENT COUNTER** 086 🗖 18 38 P22 8 PORT 39 P21 DB7 19 EXPANDER vss 🗆 20 STROBE

intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an intel product. No other circuit patent licenses are implied



PIN DESCRIPTION

Designation	Pin =	Function	Designation	Pin =	Function
V _{SS}	20	Circuit GND potential			testable with conditional
V _{DD}	26	Low power standby pin			jump instruction.
v _{CC}	40	Main power supply; +5V during operation.	RD	8	(Active low) Output strobe activated
PROG	25	Output strobe for 8243 I/O expander.			during a BUS read. Can be used to enable data onto the bus from an external device.
P10-P17 Port 1 P20-27	27-34 21-24	8-bit quasi-bidirectional port. 8-bit quasi-bidirectional			Used as a read strobe to external data memory. (Active low)
Port 2	35-38	port. P20-P23 contain the four high order program counter bits during an external program memory fetch and	RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL VIH)
		serve as a 4-bit I/O expander bus for 8243.	WR	10	Output strobe during a bus write. (Active low)
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read			Used as write strobe to external data memory.
		synchronously using the RD, WR strobes. The port can also be statically latched.	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.
		Contains the 8 low order program counter bits during an external program memory fetch, and receives			The negative edge of ALE strobes address into external data and program memory.
		the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction.	PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
		under control of ALE, RD, and WR.	SS	5	Single step input can be used in conjunction with
то	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0			ALE to "single step" the processor through each instruction. (Active low)
		can be designated as a clock output using ENTO CLK instruction.	EA	7	External access input which forces all program memory fetches to reference external
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.			memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V _{IH})
			XTAL2	3	Other side of crystal input.



INSTRUCTION SET

Accumulator			
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	1
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADDC A, @R*	Add data memory with carry	1	1
ADDC A, # data	Add immediate with carry	2	2
ANL A, R	And register to A	1	-1
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A @R	Or data memory to A	1	1
ORL A, # data	Or immediate to A	2	2
XRL A, R '	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL, A, # data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	. 1	1
DA A	Decimal adjust A	1	- 1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P. A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # dat	a And immediate to BUS	2	2
ORL BUS, # dat	a Or immediate to BUS	2	2
MOVD A.P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P. A	And A to expander port	1	2
ORLD P. A	Or A to expander port	1	2

Registers			
Mnemonic	Description	Bytes	Cycles
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
DEC R	Decrement register	1	1

Branch				
Mnemonic	Description	Bytes	Cycles	
JMP addr	Jump unconditional	2	2	
JMPP @A	Jump indirect	1	2	
DJNZ R, addr	Decrement register and skip	2	2	
JC addr	Jump on carry = 1	2	2	
JNC addr	Jump on carry = 0	2	2	
JZ addr	Jump on A zero	2	2	
JNZ addr	Jump on A not zero	2	2	1
JTO addr	Jump on TO = 1	2	2	
JNTO addr	Jump on TO = 0	2	2	
JT1 addr	Jump on T1 = 1	2	2	
JNT1 addr	Jump on T1 = 0	2	2	
JF0 addr	Jump on F0 = 1	2	2	
JF1 addr	Jump on F1 = 1	2	2	
JTF addr	Jump on timer flag	2	2	
JN1 addr	Jump on INT = 0	2	2	
JBb addr	Jump on accumulator bit	2	2	

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RETR	Return	1	2
RETR	Return and restore status	1	2

Flags		
Mnemonic	Description	Byles Cycle
CLR C	Clear carry	1 1
CPL C	Complement carry	1 1
CLR FO	CLear flag 0	1 1
CPL F0	Complement flag 0	1 1
CLR F1	Clear flag 1	1 1
CPL F1	Complement flag 1	1 1

Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	. 1	1
MOV @R, A	Move A to data memory	1	1
MOV R, # data	Move immediate to register	2	2
MOV @R. #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	-1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and register	1	
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @	Move to A from page 3	1	2

Mnemonic	Description	Byles	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRT T	Start timer	1	1
STRT CNT	Start counter	-1	1
STOP TCNT	Stop timer/counter	1	1
EN TCNT1	Enable timer/counter interrupt	1	1
DIS TCNT1	Disable timer/counter interrupt	1	1

Control			
Mnemonic	Description	Bytes	Cycles
EN 1	Enable external interrupt	1	1
DIS 1	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MBO	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1
ENT 0 CLK	Enable clock output on T0	1	1


Mnemonic	Description	Bytes Cycles
NOP	No operation	1 1



A.C. CHARACTERISTICS (PORT 2 TIMING) TA = 0°C to 70°C, VCC = 5V±10%, VSS = 0V

		8048H 8035HL				8048H-1 8035HL-1		(
Symbol	Parameter		6 MHz		8 MHz		11 MHz		
		Min.	Max.	Min.	Max.	Min.	Max.		
^t CP	Port control Setup Before Falling Edge of PROG.	110		105				ns	
^t PC	Port Control Hold After Falling Edge of PROG.	100		90				ns	
tpR	PROG to Time P2 Input Must Be Valid		810		700		650	ns	
tpF	Input Data Hold Time	0	150	0	150	0	150	ns	
tDP	Output Data Setup Time	250		210		200		ns	
t _{PD}	Output Data Hold Time	65		35		20		ns	
tpp	PROG Pulse Width	1200		970		700		ns	
tpL	Port 2 I/O Data Setup	350		300		250		ns	
tLP	Port 2 I/O Data Hold	150		65		20		ns	

PORT 2 TIMING



BUS TIMING AS A FUNCTION OF TCY *

SYMBOL	FUNC	TION OI	FTCY		
TLL	7/30	TCY	MIN		
TAL	1/10	TCY	MIN		
TLA	1/15	TCY	MIN		
TCC (1)	1/2	TCY	MIN	T _{CC} (1) : RD/W	R
TCC (2)	2/5	TCY	MIN	TCC (2) : PSEN	
TDW	2/15	T_{CY}	MIN		
TWD	1/15	TCY	MIN		
TDR	0		MIN].	

	SYMBOL	FUNCTION OF TCY					
	T _{RD} (1)	11/30	TCY	MAX			
	T _{RD} (2)		TCY	MAX			
		3/10	TCY	MIN			
R	T _{AD} (1)	1/2	TCY	MAX			
	T _{AD} (2)	1/3	TCY	MAX			
	TAFC	1/30	TCY	MIN			
	TCA	1/15	TCY	MIN			


T_{RD} (1) : RD T_{RD} (2) : PSEN

TAD (1) : RD TAD (2) : PSEN

^{*} APPROXIMATE VALUES NOT INCLUDING GATE DELAYS.



WAVEFORMS



A.C. CHARACTERISTICS TA = 0°C to 70°C VCC = VDD = 5V ± 10%, VSS = 0V

	Parameter	8048H 8035HL				8048H-1 8035HL-1			
Symbol		6 MHz		8 MHz		11 MHz			Conditions
		Min.	Max.	Min.	Max.	Min.	Max.	Unit	(Note 1)
tLL	ALE Pulse Width	400		270		150		ns	December of the State of the St
^t AL	Address Setup to ALE	75		75		70		ns	
^t LA	Address Hold from ALE	65		.65		50		ns	
tcc	Control Pulse Width (PSEN, RD, WR)	700		490		300		ns	
^t DW	Data Setup before WR	370		370		280		ns	
^t WD	Data Hold after WR	. 80		80		40		ns	CL = 20pF (NOTE 2)
tCY	Cycle Time	2.5		1.875		1.36		μs	
^t DR	Data Hold	0	200	0	150	0	100	ns	
t _{RD}	PSEN, RD to Data In		500		340		200	ns	mer in least in meaning and colored any any passage of the service in the service
^t AW	Address Setup to WR	230		210		200		ns	
^t AD	Address Setup to Data In		950		650		400	ns	
^t AFC	Address Float to RD, PSEN	0		0		-1		ns	
^t CA	Control Pulse to ALE	10		10		0		ns	

NOTE 1: Control outputs

ntrol outputs CL = 80 pF

BUS outputs CL = 150 pF

NOTE 2: BUS High Impedance Load: 20 pF