LOGIC

DEVICES INCORPORATED

1 STATIC
9 RANDOM
9 ACCESS
4 MEMORY

Data Book

JULY 1994



STATICRANDOMACCESSMEMORY

Book D

JULY 1994

628 East Evelyn Avenue Sunnyvale, California 94086 (408) 737-3300 • FAX (408) 733-7690

Copyright © 1994, LOGIC Devices Incorporated

IMPORTANT NOTICE

LOGIC DEVICES INCORPORATED (LDI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. LDI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

LDI warrants performance of its semiconductor products to current specifications in accordance with LDI's standard warranty. Testing and other quality control techniques are utilized to the extent that LDI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

LDI assumes no liability for LDI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does LDI warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of LDI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

LOGIC DEVICES INCORPORATED products are not intended for use in life support applications, devices or systems. Use of a LOGIC Devices product in such application without the prior written consent of the appropriate LOGIC Devices officer is prohibited.

Copyright © 1994, LOGIC Devices Incorporated



Ordering Information	1
16K Static RAMs	2
64K Static RAMs	3
256K Static RAMs	4
1M Static RAMs	5
Special Architecture Static RAMs	6
Quality and Reliability	7
Technology and Design Features	8

Package Information

Product Listing

Sales Offices



PUBLICATION TEAM

Darren Andrus: Production Team, Cover Design Michael De Caro: Production Team, Cover Design

Project Leader, Production Coordinator, Production Team, Technical Editing, Cover Design, Cover Production Richard De Caro:

Tim Flaherty: Technical Editing

Table of Contents

1.	ORDERING	INFORMATION	1-1
2.	16K STATIC	CRAMS	2-1
	L6116	2K x 8, Common I/O, 1 Chip Enable + Output Enable	2-3
3.	64K STATIC	CRAMS	3-1
	L7C187	64K x 1, Separate I/O, 1 Chip Enable	3-3
	L7C162	16K x 4, Separate I/O, 2 Chip Enables + Output Enable	3-11
	L7C164	16K x 4, Common I/O, 1 Chip Enable	
	L7C166	16K x 4, Common I/O, 1 Chip Enable + Output Enable	
	L7C185	8K x 8, Common I/O, 2 Chip Enables + Output Enable	3-29
4.	256K STATI	C RAMS	4-1
	L7C197	256K x 1, Separate I/O, 1 Chip Enable	4-3
	L7C194	64K x 4, Common I/O, 1 Chip Enable	4-11
	L7C195	64K x 4, Common I/O, 1 Chip Enable + Output Enable	4-11
	L7C199	32K x 8, Common I/O, 1 Chip Enable + Output Enable	4-19
5.	1M STATIC	RAMS	5-1
	L7C108	128K x 8, Common I/O, 1 Chip Enable + Output Enable	5-3
	L7C109	128K x 8, Common I/O, 2 Chip Enables + Output Enable	5-3
6.	SPECIAL AF	RCHITECTURE STATIC RAMS	6-1
	L7C174	8K x 8, Cache-Tag	6-3
7.	QUALITY A	ND RELIABILITY	7-1
8.	TECHNOLO	OGY AND DESIGN FEATURES	8-1
	Latchup and	d ESD Protection	8-3
	Power Diss	ipation in LOGIC Devices Products	8-7
9.	PACKAGE I	NFORMATION	9-1
	LOGIC Dev	rices/MIL-STD-1835 Package Code Cross-Reference	9-3
	Thermal Co	onsiderations	9-5
	Package Ma	arking Guide	9-7
	Mechanical	Drawings	9-9
10.	PRODUCT I	LISTING	
11.	SALES OFFI	ICES	11-1

Numeric Table of Contents

L6116	2K x 8, Common I/O, 1 Chip Enable + Output Enable	2-3
L7C108	128K x 8, Common I/O, 1 Chip Enable + Output Enable	5-3
L7C109	128K x 8, Common I/O, 2 Chip Enables + Output Enable	5-3
L7C162	16K x 4, Separate I/O, 2 Chip Enables + Output Enable	3-11
L7C164	16K x 4, Common I/O, 1 Chip Enable	3-19
L7C166	16K x 4, Common I/O, 1 Chip Enable + Output Enable	
L7C174	8K x 8, Cache-Tag	6-3
L7C185	8K x 8, Common I/O, 2 Chip Enables + Output Enable	3-29
L7C187	64K x 1, Separate I/O, 1 Chip Enable	
L7C194	64K x 4, Common I/O, 1 Chip Enable	4-12
L7C195	64K x 4, Common I/O, 1 Chip Enable + Output Enable	4-1 1
L7C197	256K x 1, Separate I/O, 1 Chip Enable	4-3
L7C199	32K x 8, Common I/O, 1 Chip Enable + Output Enable	4-19



Ordering Information

16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



Ordering Information






TO CONSTRUCT A VALID PART NUMBER:

In order to construct a valid LOGIC Devices part number, begin with the generic number obtained from the data sheet header. To this number, append two or three characters from the tables below indicating the desired package code, temperature range, and screening. Finally, append one or two digits indicating the performance grade desired. Most devices are offered in several speed grades with the part number suffix indicating a critical path delay in nanoseconds.

FOR MORE INFORMATION ON AVAILABLE PART NUMBERS:

All products are not offered with all combinations of package styles, temperature ranges, and screening. The Ordering Information table on the last page of each data sheet indicates explicitly all valid combinations of package, temperature, screening, and performance codes for a given product.



(4) (5) (6) (7)

Key:(1) Prefix, LOGIC Devices Inc.

- (2) Device number
- (3) Package code
- (4) Temperature range
- (5) Screening
- (6) Performance/speed grade
 - Low power designation

Package Codes

Suffix	Description
C, I*	CerDIP
D, H*	Sidebraze, Hermetic DIP
E	Commercial Pin Grid Array
G	Ceramic Pin Grid Array
J	Plastic J-Lead Chip Carrier
K, T*	Ceramic Leadless Chip Carrier
м	CerFlat
P, N*	Plastic DIP
Q	Plastic Quad Flatpack
w	Plastic SOJ (J-Lead)
Υ	Ceramic SOJ (J-Lead)

^{*}Some devices are available in packages of two widths. For devices available in a single width, C, D, K, and P are used.

Temperature Range

Suffix	Description
С	Commercial 0°C to +70°C
М	Military -55°C to +125°C

Screening

Suffix	Description
No Designator	Commercial Flow
В	MIL-STD-883 Class B Compliant





Ordering	Infori	nation
16K	Static	RAMs
64K	Static	RAMs
256K	Static	RANIS
Application of Control	Static	RAMs
Special Architecture	Static	RAMs
Quality ar	nd Reli	ability
Technology and Des	ign Fe	atures
Package	Infori	nation
Pro	oduct i	isting

Ordering Information	
16K Static RAMs	
64K Static RAMs	
256K Static RAMs	

Sales Offices

10



16K Static RAMs



16K STATIC	RAMS	2-
L6116	2K x 8, Common I/O, 1 Chip Enable + Output Enable	2-

2





L6116 2K x 8 Static RAM (Low Power)

FEATURES

- ☐ 2K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 10 ns maximum
- ☐ Low Power Operation Active: 425 mW typical at 25 ns Standby (typical): 400 uW (L6116)

200 µW (L6116-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-84036 — L6116 5962-89690 — L6116 5962-88740 — L6116-L
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT6116, Cypress CY7C128/CY6116
- ☐ Package Styles Available:
 - 24-pin Plastic DIP
 - 24-pin CerDIP
 - 24-pin Plastic SOI
 - 24-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L6116 is a high-performance, low-power CMOS Static RAM. The storage circuitry is organized as 2048 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in five speeds with maximum access times from 10 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L6116 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L6116 and 50 mW (typical) for the L6116-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L6116 and L6116-L consume only 30 μW and 15 μW


(typical) respectively, at 3 V, allowing effective battery backup operation.

The L6116 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A10. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW, while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L6116 can withstand an injection current of up to 200 mA on any pin without damage.



2-3



IMUM RATINGS Above which useful life may be impaired (Notes 1	, 2)
Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONS To meet specified electrical and switching characteristics		
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V
Active Operation, Military	–55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V cc ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V cc ≤ 5.5 V

		Test Condition	L6116			L6116-L			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V IH	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	٧
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	V
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μA
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25		10	15	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		80	300		40	150	μA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150		5	50	μA
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


			L6116-					
Symbol	Parameter	Test Condition	25	20	15	12	10	Unit
ICC1	Vcc Current, Active	(Note 6)	115	135	160	195	220	mA





2K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

READ (CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
		L6116-									
		2	5	2	0	1	5		12	1	0
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Read Cycle Time	25		20		15		12		10	
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12		10
taxqx	Address Change to Output Change	3		3		3		3		3	
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12		10
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5		4
toLQV	Output Enable Low to Output Valid		12		10		8		6		5
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		0	
t ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5		4
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20		18
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		0	









= 16K Static RAMs

2K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
		L6116-									
		25		20		15		12		1	0
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	20		20		15		12		10	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10		8	
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		0	
tAVEW	Address Valid to End of Write Cycle	15		15		12		10		8	
tEWAX	End of Write Cycle to Address Change	0		0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		8	
tovew	Data Valid to End of Write Cycle	10		10		7		6		5	
tEWDX	End of Write Cycle to Data Change	1		1		1		1		1	
t WHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		0	
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4		4







2K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $CE \leq VIL$, $WE \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}$ and $\overline{\text{WE}}$; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the \overline{CE} transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If \overline{CE} goes inactive before or concurrent with \overline{WE} going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of \overline{CE} .
- b. Falling edge of WE (CE active).
- c. Transition on any address line ($\overline{\text{CE}}$ active).
- d. Transition on any data line ($\overline{\text{CE}}$, and $\overline{\text{WE}}$ active).


The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









Speed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic DIP (P1)	Ceramic DIP (C4)
	0°C to +70°C — COMMERCI	AL SCREENING		
20 ns	L6116PC20*	L6116CC20*	L6116NC20*	L6116IC20*
15 ns	L6116PC15*	L6116CC15*	L6116NC15*	L6116IC15*
12 ns	L6116PC12*	L6116CC12*	L6116NC12*	L6116IC12*
10 ns	L6116PC10*	L6116CC10*	L6116NC10*	L6116IC10*
145 - 0 c d	-55°C to +125°C — Comm	ERCIAL SCREENING		
25 ns		L6116CM25*		L6116IM25*
20 ns		L6116CM20*		L6116IM20*
15 ns		L6116CM15*		L6116IM15*
12 ns		L6116CM12*		L6116IM12*
	-55°C to +125°C MIL-S	TD-883 COMPLIANT		
25 ns		L6116CMB25*		L6116IMB25*
20 ns		L6116CMB20*		L6116IMB20*
15 ns		L6116CMB15*		L6116IMB15*
12 ns		L6116CMB12*		L6116IMB12*
		\		

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116CMB12L)



	24-pin — 0.3" wide	24-pin
	A7	A7
	9,000,000,000	
7	Plantia SO I	Covernia Flatnock
ed	Plastic SOJ (W1)	Ceramic Flatpack (M1)
ed		
ıs	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20*	
ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15*	(M1) L6116MC20* L6116MC15*
ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20*	(M1) L6116MC20*
ns ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* L6116WC12*	(M1) L6116MC20* L6116MC15* L6116MC12* L6116MC10*
ns ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* L6116WC12* L6116WC10*	(M1) L6116MC20* L6116MC15* L6116MC12* L6116MC10* L6116MM25*
ed ns ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* L6116WC12* L6116WC10*	L6116MC20* L6116MC15* L6116MC12* L6116MC10* L6116MM25* L6116MM20*
IS IS IS IS	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* L6116WC12* L6116WC10*	(M1) L6116MC20* L6116MC15* L6116MC12* L6116MC10* L6116MM25*
IS IS IS IS	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* L6116WC12* L6116WC10*	L6116MC20* L6116MC15* L6116MC12* L6116MC10* L6116MM25* L6116MM20* L6116MM15*
is is is is is is	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20° L6116WC15° L6116WC12° L6116WC10° -55°C to +125°C — COMMERCIAL SCREENING	(M1) L6116MC20* L6116MC15* L6116MC12* L6116MC10* L6116MM25* L6116MM20* L6116MM15* L6116MM12*
ns ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20° L6116WC15° L6116WC12° L6116WC10° -55°C to +125°C — COMMERCIAL SCREENING	L6116MC20* L6116MC15* L6116MC12* L6116MC10* L6116MM25* L6116MM20* L6116MM15* L6116MM15*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116MMB15L)



OF	RDERING INFORMATION	
28	-pin	32-pin
İ		
	8	N N N N N N N N N N N N N N N N N N N
	8 8 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	A6 5 4 3 2 11 32 31 30 A8
	A3 5 4 3 2 11 28 27 26 WE	A5 \
	A2 \ 6 \ 24 \ OE	A4 27 27 5 NC
	NC 37 Top 23 A10 NC 38 Top 22 NC	$\begin{array}{ccc} A_3 \\ A_2 \\ A_3 \end{array} \begin{array}{ccc} B & Top & 26 \\ \hline CE & \overline{OE} \\ \end{array}$
	A_1 S_9 View C_{21} C_{NC}	$A_1 = \begin{cases} 1 & \text{View} \\ 4 & \text{Alo} \end{cases}$
	A0 210 20 CE	A0 11 23 CE
	I/O ₀ 211 12 13 14 15 16 17 18 I/O ₇	NC 12 22 \(\) 1/07 1/06
	00 00 00 00 00 00 00 00 00 00 00 00 00	14 15 16 17 18 19 20
	<u> </u>	1/O2 GND NC 1/O3 1/O5
ed	Ceramic Leadless Chip Carrier (K1)	Ceramic Leadless Chip Carrier (K7)
	to +70°C — COMMERCIAL SCREENING	
ns	L6116KC20*	L6116TC20*
ns ns	L6116KC15* L6116KC12*	L6116TC15* L6116TC12*
ns	L6116KC10*	L6116TC10*
55	5°C to +125°C — Commercial Screening	
ns	L6116KM25*	L6116TM25*
ns ns	L6116KM20* L6116KM15*	L6116TM20* L6116TM15*
ns	L6116KM12*	L6116TM12*
-55	5°C to +125°C — MIL-STD-883 COMPLIANT	
ns	L6116KMB25*	L6116TMB25*
ns ns	L6116KMB20* L6116KMB15*	L6116TMB20*
ns	L6116KMB15 L6116KMB12*	L6116TMB15* L6116TMB12*
	· · · · · · · · · · · · · · · · · ·	

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116KMB12L)



Special /

	u



12

64K Static RAMs

16K Static RAMs

256K Static RAMs

Ordering Information

1M Static RAMs

.....

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

8

lastana lafazzantian

Package Information

Product Listing

10

Sales Offices

11



64K Static RAMs

64K STATI	C RAMS	3-1
L7C187	64K x 1, Separate I/O, 1 Chip Enable	3-3
L7C162	16K x 4, Separate I/O, 2 Chip Enables + Output Enable	3-11
L7C164	16K x 4, Common I/O, 1 Chip Enable	3-19
L7C166	16K x 4, Common I/O, 1 Chip Enable + Output Enable	3-19
L7C185	8K x 8, Common I/O, 2 Chip Enables + Output Enable	





L7C187 64K x 1 Static RAM

FEATURES

- ☐ 64K x 1 Static RAM with Separate I/O, Chip Select Powerdown
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- □ Low Power Operation Active: 225 mW typical at 25 ns Standby: 400 µW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7187, Cypress CY7C187
- ☐ Package Styles Available:
 - 22-pin Plastic DIP
 - 22-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 22-pin Ceramic LCC

DESCRIPTION

The L7C187 is a high-performance, low-power CMOS static RAM.
The storage circuitry is organized as 65,536 words by 1 bit per word. This device is available in four speeds with maximum access times from 12 ns to 25 ns.

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 225 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low

3-3


as 2 V. The L7C187 consumes only 30 μ W (typical) at 3 V, allowing effective battery backup operation.

The L7C187 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. Reading from a designated location is accomplished by presenting an address and driving CE LOW while WE remains HIGH. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when CE is HIGH or WE is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C187 can withstand an injection current of up to 200 mA on any pin without damage.



64K x 1 Static RAM

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 \
Input signal with respect to ground	–3.0 V to +7.0 \
Signal applied to high impedance output	–3.0 V to +7.0 \
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V				
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V				
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V				
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V				

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)								
			L7C187					
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			٧		
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	٧		
V iH	Input High Voltage		2.2		V CC +0.3	٧		
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	٧		
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μA		
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ		
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA		
Іссз	Vcc Current, CMOS Standby	(Note 8)		80	300	μΑ		
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150	μΑ		
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF		
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF		


			L7C187-				
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	60	75	90	110	mA





64K x 1 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

READ CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
Symbol	Parameter	L7C187-								
		25		20		15		1	2	
		Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Read Cycle Time	25		20		15		12		
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12	
taxqx	Address Change to Output Change	3		3		3		3		
tCLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20	
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









64K x 1 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
Symbol	Parameter	L7C187-								
		25		20		15		12		
		Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Write Cycle Time	20		20		15		12		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10		
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	15		15		12		10		
t EWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		
tovew	Data Valid to End of Write Cycle	10		10		7		6		
t EWDX	End of Write Cycle to Data Change	0		0		0		0		
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4	







64K x 1 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2.0 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $CE \leq VII.$, $WE \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. \overline{CE} must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to \overline{CE} and \overline{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the \overline{CE} transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}}$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line $(\overline{CE}$, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








64K x 1 Static RAM





64K x 1 Static RAM







L7C16216K x 4 Static RAM

FEATURES

- ☐ 16K x 4 Static RAM with Separate I/O and High Impedance Write
- ☐ Auto-Powerdown[™] Design
- Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- □ Low Power Operation Active: 325 mW typical at 25 ns Standby: 400 µW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89712
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 71982 and Cypress CY7C162
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The **L7C162** is a high-performance, low-power CMOS static RAM. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out are separate. This device is available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 325 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive


storage with a supply voltage as low as 2 V. The L7C162 consumes only 30 μ W (typical) at 3 V, allowing effective battery backup operation.

The L7C162 provides asynchronous (unclocked) operation with matching access and cycle times. Two active-low Chip Enables and a three-state output with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and driving CE1, CE2, and OE LOW while WE remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when WE is LOW or CE1, CE2, or OE is HIGH.

Writing to an addressed location is accomplished when the active-low $\overline{CE1}$, $\overline{CE2}$, and \overline{WE} inputs are all LOW. Any of these signals may be used to terminate the write operation. The Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C162 can withstand an injection current of up to 200 mA on any pin without damage.



16K x 4 Static RAM

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	
Output current into low outputs	25 mA
Latchup current	> 200 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V				
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V				
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V				
Data Retention, Military	–55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V				


			L7C162				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	Vcc = 4.5 V, Іон = -4.0 mA	2.4			٧	
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	٧	
V 1H	Input High Voltage		2.2		V cc +0.3	V	
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	V	
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μΑ	
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ	
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA	
Іссз	Vcc Current, CMOS Standby	(Note 8)		80	300	μΑ	
ICC4	Vcc Current, Data Retention	Vcc = 3.0 V (Note 9)		10	150	μA	
CIN	Input Capacitance	Ambient Temp = 25°C, V cc = 5.0 V			5	рF	
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF	


				L7C162-			
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	100	120	140	165	mA




16K x 4 Static RAM

READ (CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C162-								
		2	5	2	0		15	1	2	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	25		20		15		12		
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12	
taxox	Address Change to Output Change	3		3		3		3		
tclqv	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12	
tclqz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5	
tolav	Output Enable Low to Output Valid		12		10		8		6	
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
t OHQZ	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20	
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









16K x 4 Static RAM

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C162-								
		2	5	2	0	1	15	1	2	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Write Cycle Time	20		20		15		12		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10		
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	15		15		12		10		
tEWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		
tovew	Data Valid to End of Write Cycle	10		10		7		6		
tewdx	End of Write Cycle to Data Change	0		0		0		0		
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4	








NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE1} = VCC$, $\overline{CE2} = VCC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE_1} \le V_{IL}$, $\overline{CE_2} \le V_{IL}$, $\overline{WE} \le V_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE_1} \ge V_{IH}$, $\overline{CE_2} \ge V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE1} = VCC$, $\overline{\text{CE}_2} = \mathbf{V}_{\text{CC}}$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}_1$ must be $\geq VCC - 0.2 \text{ V}$ or $\overline{CE_2}$ must be \geq VCC - 0.2 V. All other inputs must meet $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V to}$ ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{CE_1}$, $\overline{CE_2}$, and \overline{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected ($\overline{CE1}$ low, $\overline{CE_2}$ low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{CE1}$ and $\overline{CE2}$ transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{CE_1}$ and $\overline{CE_2}$ active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inac-
- 17. If WE goes low before or concurrent with the latter of $\overline{CE_1}$ and $\overline{CE_2}$ going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE2 (CE1 active) or the falling edge of CE1 (CE2 active).
- b. Falling edge of \overline{WE} ($\overline{CE1}$, $\overline{CE2}$ active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (CE1, CE2, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{CE_1}$, $\overline{CE_2}$, or \overline{WE} must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








16K x 4 Static RAM



Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic SOJ (W2)
	0°C to +70°C — COMMERCIA	AL SCREENING	
20 ns	L7C162PC20	L7C162CC20	L7C162WC20
15 ns	L7C162PC15	L7C162CC15	L7C162WC15
12 ns	L7C162PC12	L7C162CC12	L7C162WC12
	−55°C to +125°C — Соммі	ERCIAL SCREENING	
25 ns		L7C162CM25	
20 ns		L7C162CM20	
15 ns		L7C162CM15	
	-55°C to +125°C — MIL-S	STD-883 COMPLIANT	
25 ns		L7C162CMB25	
20 ns		L7C162CMB20	
15 ns		L7C162CMB15	



16K x 4 Static RAM







L7C164/166 16K x 4 Static RAM

FEATURES

- ☐ 16K x 4 Static RAM with Common I/O
- ☐ Auto-PowerdownTM Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- □ Low Power Operation Active: 325 mW typical at 25 ns Standby: 400 µW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89692 — L7C164 5962-89892 — L7C166
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 7188 and Cypress CY7C164/166
- ☐ Package Styles Available:
 - 22/24-pin Plastic DIP
 - 22/24-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 22/28-pin Ceramic LCC

DESCRIPTION

The L7C164 and L7C166 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C164 has a single active-low Chip Enable. The L7C166 has a single Chip Enable and an Output Enable. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 325 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the


memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C164 and L7C166 consume only 30 μ W (typical) at 3 V, allowing effective battery backup operation.

The L7C164 and L7C166 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A13. For the L7C164, reading from a designated location is accomplished by presenting an address and driving \overline{CE} LOW while \overline{WE} remains HIGH. For the L7C166, \overline{CE} and \overline{OE} must be LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C164 and L7C166 can withstand an injection current of up to 200 mA on any pin without damage.



16K x 4 Static RAM

Storage temperature	–65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONS To meet specified electrical and switching characteristics								
Mode	Temperature Range (Ambient)	Supply Voltage						
Active Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \le \text{V} \text{cc} \le 5.5 \text{ V}$						
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V						
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V						
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V						


			L7C164/166				
Symbol	Parameter	ter Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	Vcc = 4.5 V, IoH = -4.0 mA	2.4			V	
V OL	Output Low Voltage	IOL = 8.0 mA			0.4	٧	
V iH	Input High Voltage		2.2		V cc +0.3	V	
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	V	
lix	Input Leakage Current	Ground ≤ Vin ≤ Vcc	-10		+10	μΑ	
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ	
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA	
Іссз	Vcc Current, CMOS Standby	(Note 8)		80	300	μА	
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150	μA	
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF	
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF	


			L7C164/166-				
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	100	120	140	165	mA




16K x 4 Static RAM

READ (READ CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)												
		L7C164/166-											
		2	25		0		15	1	12				
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max				
t avav	Read Cycle Time	25		20		15		12					
t AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12				
taxqx	Address Change to Output Change	3		3		3		3					
tCLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12				
tclqz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3					
tchqz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5				
toLQV	Output Enable Low to Output Valid		12		10		8		6				
toLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0					
t OHQZ	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5				
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0					
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20				
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0					









16K x 4 Static RAM

WRITE	WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)								
		L7C164/166-							
		2	5	2	0	15		1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
tavew	Address Valid to End of Write Cycle	15		15		12		10	
t EWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		12		10	
tDVEW	Data Valid to End of Write Cycle	10		10		7		6	
t EWDX	End of Write Cycle to Data Change	0		0		0		0	
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4





3



DEVICES INCORPORATED


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}CC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \le V_{IL}$, $\overline{WE} \le V_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \ge V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be \geq VCC – 0.2 V. All other inputs must meet $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V to ensure}$ full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}}$ transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}$ active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If \overline{CE} goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line $(\overline{CE}$, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be








16K x 4 Static RAM





16K x 4 Static RAM



= 64K Static RAMs

-55°C to +125°C - MIL-STD-883 COMPLIANT

L7C164KMB25

L7C164KMB20


L7C164KMB15

25 ns

20 ns

15 ns

16K x 4 Static RAM





16K x 4 Static RAM

	28-pin	
,	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
peed	Ceramic Leadless Chip Carrier (K5)	
	0°C to +70°C — COMMERCIAL SCREENING	
) ns	L7C166KC20	
ns ns	L7C166KC15 L7C166KC12	
	-55°C to +125°C — COMMERCIAL SCREENING	
5 ns	L7C166KM25	
ns (L7C166KM20	
ns	L7C166KM15	
	-55°C to +125°C — MIL-STD-883 COMPLIANT	
		<u>anti inggradi. La arretti titta anti li ting di ini kasabangga li titta sagis ni na</u>
i ns	I 17C166KMR25	
ns ns		





L7C185 8K x 8 Static RAM (Low Power)

FEATURES

- 8K x 8 Static RAM with Chip Select Powerdown, Output Enable
- \square Auto-PowerdownTM Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- ☐ Low Power Operation Active:

425 mW typical at 25 ns Standby (typical): 400μW (L7C185) 200 μW (L7C185-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-38294
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7164, Cypress CY7C185/186
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L7C185 and 50 mW (typical) for the L7C185-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low


as 2 V. The L7C185 and L7CL185-L consume only 30 μ W and 15 μ W (typical) respectively at 3 V, allowing effective battery backup operation.

The L7C185 provides asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving $\overline{CE1}$ and \overline{OE} LOW, and CE2 and \overline{WE} HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{CE1}$ or \overline{OE} is HIGH, or CE2 or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}_1}$ and $\overline{\text{WE}}$ inputs are both LOW, and CE2 is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 can withstand an injection current of up to 200 mA on any pin without damage.



Storage temperature	–65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONS To meet specified electrical and switching characteristics							
Mode	Temperature Range (Ambient)	Supply Voltage					
Active Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$					
Active Operation, Military	–55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V					
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V					
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V					


			L7C185			L7C185-L			
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V IH	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μA
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25		10	15	mA
Іссз	Vcc Current, CMOS Standby	(Note 8)		80	300		40	150	μA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150		5	50	μA
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


				L	7C185-		
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	115	135	160	195	mA




8K x 8 Static RAM (Low Power)

READ CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)				.*					-
		L7C185-							
		2	5	2	0		15	1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Read Cycle Time	25		20		15		12	
t AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12
taxqx	Address Change to Output Change	3		3		3		3	
tcLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12
t CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5
t OLQV	Output Enable Low to Output Valid		12		10		8		6
t OLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
t ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0	









8K x 8 Static RAM (Low Power)

	•	L7C185-							
		2	5	2	0	15		1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
tavew	Address Valid to End of Write Cycle	15		15		12		10	
t EWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		12		10	
tovew	Data Valid to End of Write Cycle	10		10		7		6	
tewdx	End of Write Cycle to Data Change	0		0		0		0	
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4







8K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand in definite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with $GND \le VOUT \le VCC$. The device is disabled, i.e., $\overline{CE1} = VCC$, CE2 = GND.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CEi}} \leq \text{VII}$, $\overline{\text{CE2}} \geq \text{VIH}$, $\overline{\text{WE}} \leq \text{VII}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE1}} \ge \text{VIH}$, $\text{CE2} \le \text{VIL}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE1}} = \text{VCC}$, $\overline{\text{CE2}} = \text{GND}$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overrightarrow{CE}i$ must be $\geq VCC 0.2$ V or CE2 must be ≤ 0.2 V. All other inputs must meet $VIN \geq VCC 0.2$ V or $VIN \leq 0.2$ V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overrightarrow{CE}1$, CE2, and \overrightarrow{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}_1$ low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}_1}$ and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{CE1}$ and CE2 active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If $\overline{\text{WE}}$ goes low before or concurrent with the latter of $\overline{\text{CE}_1}$ and CE2 going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of $\overline{CE2}$ ($\overline{CE1}$ active) or the falling edge of $\overline{CE1}$ ($\overline{CE2}$ active).
- b. Falling edge of \overline{WE} ($\overline{CE1}$, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line $(\overline{CE_1}, CE_2, and \overline{WE})$ active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}_1}$, CE2, or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









ORDERING INFORMA	TION		
28-pin — 0.3" wide		28-pin — 0.6" wide	
NC	28	NC	28
A THE THE PARTY OF			
Diostio DID	Covernia DID	Diagric DID	Coromio DID

Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
	0°C to +70°C — COMMERCIA	AL SCREENING	rounders de la communicações d	and experience of the
20 ns	L7C185PC20*	L7C185CC20* L7C185NC20*		L7C185IC20*
15 ns	L7C185PC15*	L7C185CC15*	L7C185NC15*	L7C185IC15*
12 ns	L7C185PC12*	L7C185CC12*	L7C185NC12*	L7C185IC12*
	-55°С to +125°С — Сомм	ERCIAL SCREENING		
25 ns		L7C185CM25*		L7C185IM25*
20 ns		L7C185CM20*		L7C185IM20*
15 ns		L7C185CM15*		L7C185IM15*
	-55°C to +125°C MIL-S	TD-883 COMPLIANT		
25 ns		L7C185CMB25*		L7C185IMB25*
20 ns		L7C185CMB20*		L7C185IMB20*
15 ns		L7C185CMB15*		L7C185IMB15*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185CMB15L)



28-pin — 0.3" wide	28-pin
NC	NC
772727272727272727	
Plastic SOJ (W2)	Ceramic Flatpack (M2)
0°C to +70°C — COMMERCIAL SCREENING	
L7C185WC20* L7C185WC15* L7C185WC12*	L7C185MC20* L7C185MC15* L7C185MC12*
-55°C to +125°C — COMMERCIAL SCREENING	
	L7C185MM25* L7C185MM20* L7C185MM15*
-55°C to +125°C - MIL-STD-883 COMPLIANT	
	L7C185MMB25* L7C185MMB20* L7C185MMB15*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185MMB15L)



	DERING INFORMATION	
28-	pin	32-pin
	0	0 8
	A A A A A A A A A A A A A A A A A A A	C S S S S S S S S S S S S S S S S S S S
	NC 3 2 1 28 27 26 CE2	A6 5 4 3 2 11 32 31 30 29 A8
	A5	A5 6 28 A9 A4 7 27 A11
	Λο \7	A3 8 Top 26 NC
	$ \begin{array}{ccc} A_{1} & & & & & \\ A_{2} & & & & & \\ A_{1} & & & & & \\ A_{2} & & & & & \\ \end{array} $ Top $ \begin{array}{ccc} & & & & \\ & & & \\ & & & \\ & & & \\ \end{array} $ View $ \begin{array}{ccc} & & & \\ & & & \\ & & & \\ \end{array} $ A ₁₀	A2 /9 Viou 20 OE
	A1)9 VIEW 21 A10 A0)10 20 CE1	A1 10 VIEW 24 A10 A0 11 23 CE1
	1/00 \$11 19\$ 1/07	NC 12 22 1/O7
	I/O1 212 18 I/O6	I/O0 213 215 I/O6
	1/02 GND 1/03 1/04	G N D C O O O O O O O O O O O O O O O O O O
	Ceramic Leadless Chip Carrier	Ceramic Leadless Chip Carrier
ed	(K5)	(K7)
	to +70°C — COMMERCIAL SCREENING	
าร	L7C185KC20*	L7C185TC20*
ns ns	L7C185KC15* L7C185KC12*	L7C185TC15* L7C185TC12*
	E70105IX012	2701031012
55	°C to +125°C — Commercial Screening	
าร	L7C185KM25*	L7C185TM25*
ns ns	L7C185KM20* L7C185KM15*	L7C185TM20* L7C185TM15*
15	E70163KWI13	E/GloSTWI15
-55	°C to +125°C — MIL-STD-883 COMPLIANT	
ns	L7C185KMB25*	L7C185TMB25*
ns	L7C185KMB20*	L7C185TMB20*
ns	L7C185KMB15*	L7C185TMB15*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185KMB15L)



Special Architecture Static RAMs **Quality and Reliability Technology and Design Features** Package Information

256K	Static	RAMs	4
64K	Static	RAMs	25 (45) 10 (25) 15 (35)
16K	Static	RAWs	
irdering	Infori	nation	

1M Static RAMs

Product Listing

Sales Offices

10





256	K STATI	C RAMS	. 4-1
	L7C197	256K x 1, Separate I/O, 1 Chip Enable	. 4-3
		64K x 4, Common I/O, 1 Chip Enable	
		64K x 4, Common I/O, 1 Chip Enable + Output Enable	
	L7C199	32K x 8, Common I/O, 1 Chip Enable + Output Enable	4-19

256K Static RAMs

4





L7C197 256K x 1 Static RAM

FEATURES

- ☐ 256K x 1 Static RAM with Separate I/O, Chip Select Powerdown
- Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active: 165 mW typical at 35 ns Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- DESC SMD No. 5962-88544
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT71257, Cypress CY7C197
- Package Styles Available:
 - 24-pin Plastic DIP
 - 24-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The L7C197 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 262,144 words by 1 bit per word. This device is available in four speeds with maximum access times from 15 ns to 35 ns.

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 165 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low


as 2 V. The L7C197 consumes only 150 µW (typical) at 3 V, allowing effective battery backup operation.

The L7C197 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A17. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when \overline{CE} is HIGH or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C197 can withstand an injection current of up to 200 mA on any pin without damage.



256K x 1 Static RAM

Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

Mode	Temperature Range (Ambient)	Supply Voltage
active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V
ive Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V
ta Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V
ata Retention, Military	−55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V


	Parameter		L7C197				
Symbol		Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	V CC = 4.5 V, IOH = -4.0 mA	2.4			٧	
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	V	
V iH	Input High Voltage		2.2		V cc +0.3	٧	
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	V	
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μΑ	
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ	
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA	
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	3	mA	
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		50	200	μA	
Cin	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF	
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF	


			L7C197-				
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	75	100	125	160	mA




256K x 1 Static RAM

READ CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)											
			L7C197-								
		3	35		25		20		5		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max		
t AVAV	Read Cycle Time	35		25		20		15			
t AVQV	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15		
taxqx	Address Change to Output Change	3		3		3		3			
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15		
tCLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3			
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8		
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0			
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20		
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0			









256K x 1 Static RAM

WRITE	ITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C197-								
		3	35		25		20		5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Write Cycle Time	25		20		20		15		
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12		
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	25		15		15		12		
tEWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	20		15		15		12		
tovew	Data Valid to End of Write Cycle	15		10		10		7		
tEWDX	End of Write Cycle to Data Change	0		0		0		0		
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5	







256K x 1 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}CC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq VIL$, $\overline{WE} \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \ge V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = \mathbf{V}CC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be \geq **V**CC – 0.2 V. All other inputs must meet $Vin \ge Vcc - 0.2 \text{ V or } Vin \le 0.2 \text{ V to ensure}$ full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the CE transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of CE active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of $\overline{\text{CE}}$ going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}}$ goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.










256K x 1 Static RAM

	ORDERING INFORMA	ATION	
	24-pin — 0.3" wide		24-pin — 0.3" wide
	24-piii — 0.5 Wide		24-piii — 0.5 Wide
		, 	
	A0 [1	24 Vcc	Ao 🗖 1 24 🗖 Vcc
	A1	23 A17 22 A16	A1
	A3 🗍 4	21 A15	A3 🖂 4 21 🖂 A15
	A4 [] 5	20 A14	A4
	A5 ☐ 6 A6 ☐ 7	19	A5
i	A7 🛚 8	17 A11	A7 🖂 8 17 🖂 A11
	A8 ☐ 9 Dout ☐ 10	16	A8 □ 9 16 □ A10 Dout □ 10 15 □ A9
	WE 11	14 DIN	WE 11 14 DIN
İ	GND [12	13 CE	GND □ 12 13 □ CE
	<u></u>		
			570000
			5333333333333
)	7110	
peed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic SOJ (W1)
pecu	0°C to +70°C — COMMERCIA		
25 ns	L7C197PC25	L7C197CC25	L7C197WC25
20 ns	L7C197PC20	L7C197CC20	L7C197WC20
5 ns	L7C197PC15	L7C197CC15	L7C197WC15
	-55°C to +125°C Comme	Paris Carrenna	
35 ns	-55 C (0 +125 C COMME	L7C197CM35	
25 ns		L7C197CM25	
0 ns		L7C197CM20	
	-55°C to +125°C - MIL-S		
35 ns 25 ns		L7C197CMB35 L7C197CMB25	
20 ns		L7C197CMB25	
-			



256K x 1 Static RAM







L7C194/195 64K x 4 Static RAM

FEATURES

- ☐ 64K x 4 Static RAM with Common I/O
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active: 210 mW typical at 35 ns Standby: 5 mW typical
- ☐ Data retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-88681 — L7C194
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 71258/61298 and Cypress CY7C194/195
- ☐ Package Styles Available:
 - 24/28-pin Plastic DIP
 - 24/28-pin Ceramic DIP
 - 24/28-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The L7C194 and L7C195 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 65,536 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C194 has a single active-low Chip Enable. The L7C195 has a single Chip Enable and an Output Enable. These devices are available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 210 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the


minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C194 and L7C195 consume only 150 μ W (typical) at 3 V, allowing effective battery backup operation.

The L7C194 and L7C195 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. For the L7C194, reading from a designated location is accomplished by presenting an address and driving \overline{CE} LOW while \overline{WE} remains HIGH. For the L7C195, \overline{CE} and \overline{OE} must be LOW. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low CE and WE inputs are LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C194 and L7C195 can withstand an injection current of up to 200 mA on any pin without damage.



64K x 4 Static RAM

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

PERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V				
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V				
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V				
Data Retention, Military	−55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V				

		Test Condition	L7C194/195			
Symbol	Parameter		Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, IOH = -4.0 mA	2.4			V
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	V
V 1H	Input High Voltage		2.2		V cc +0.3	٧
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	V
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA
Іссз	Vcc Current, CMOS Standby	(Note 8)		1	3	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		50	200	μA
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


			L7C194/195-				
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	75	100	125	160	mA





64K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

	Parameter		L7C194/195-								
Symbol			35		25		20		5		
			Max	Min	Max	Min	Max	Min	Max		
tavav	Read Cycle Time	35		25		20		15			
tavqv	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15		
t AXQX	Address Change to Output Change	3		3		3		3			
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15		
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3			
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8		
tolav	Output Enable Low to Output Valid		15		12		10		8		
t olaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0			
t ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5		
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0			
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20		
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0			









64K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)		The Sti				Land 1	200	diame
		L7C194/195-							
		35		25		20		1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	25	ı	15		15		12	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
t AVEW	Address Valid to End of Write Cycle	25		15		15		12	
t EWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12	
tDVEW	Data Valid to End of Write Cycle	15		10		10		7	
tewdx	End of Write Cycle to Data Change	0		0		0		0	
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5







64K x 4 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq VOUT \leq VCC. The device is disabled, i.e., $\overline{CE} = VCC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \le V_{IL}$, $\overline{WE} \le V_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \ge V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that **V**CC never drop below 2.0 V. \overline{CE} must be \geq VCC -0.2 V. All other inputs must meet $Vin \ge Vcc - 0.2 V \text{ or } Vin \le 0.2 V \text{ to ensure}$ full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the CE transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}$ active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}}$ goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured $\pm 200 \text{ mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be








25 ns

20 ns

64K x 4 Static RAM




L7C194CMB25

L7C194CMB20



64K x 4 Static RAM



64K x 4 Static RAM

	28-pin — 0.3" wide		28-pin — 0.3" wide
	NC	28 VCC 27 A15 26 A14 25 A13 24 A12 23 A11 22 A10 21 NC 20 NC 19 I/O3 18 I/O2 17 I/O1 16 I/O0 15 WE	NC
	Plastic DID	Coronio DID	Pleatic SO I
eed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic SOJ (W2)
	0°C to +70°C — COMMERCIA	AL SCREENING	
ns	L7C195PC25	L7C195CC25	L7C195WC25
ns ns	L7C195PC20 L7C195PC15	L7C195CC20 L7C195CC15	L7C195WC20 L7C195WC15
		FROM SORESHING	
	-55°C to +125°C COMMI	ERCIAL OCHEENING	
ns	-55°C to +125°C — Соммі	L7C195CM35	
ns ns ns	-55°C to +125°C — Commi		
ns	-55°C to +125°C — Commi	L7C195CM35 L7C195CM25 L7C195CM20	
ns	-55°C to +125°C MIL-S	L7C195CM35 L7C195CM25 L7C195CM20 STD-883 COMPLIANT L7C195CMB35	
ns ns	-55°C to +125°C MIL-S	L7C195CM35 L7C195CM25 L7C195CM20	
ns ns ns	-55°C to +125°C MIL-S	L7C195CM35 L7C195CM25 L7C195CM20 STD-883 COMPLIANT L7C195CMB35 L7C195CMB25	



L7C199 32K x 8 Static RAM (Low Power)

FEATURES

- ☐ 32K x 8 Static RAM with Chip Select Powerdown, Output Enable
- Auto-PowerdownTM Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- Low Power Operation Active:

350 mW typical at 35 ns Standby (typical): 5 mW (L7C199) 0.5 mW (L7C199-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-88662 — L7C199 5962-88552 — L7C199-L
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT71256, Cypress CY7C198/199
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOI
 - 28-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The **L7C199** is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 32,768 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C199 is 350 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) for the L7C199 and 25 mW (typical) for the L7C199-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C199 and L7C199-L


consume only 150 μ W and 30 μ W (typical) respectively, at 3 V, allowing effective battery backup operation.

The L7C199 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A14. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C199 can withstand an injection current of up to 200 mA on any pin without damage.





Ctavaga tamparatura	65°C to .150°C
Storage temperature	
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
tive Operation, Military	–55°C to +125°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
ata Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

		Test Condition	L7C199			L7C199-L			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V iH	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	٧
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ Vin ≤ Vcc	-10		+10	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20		5	10	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	3		0.1	0.5	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		50	200		10	75	μA
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


			L7C199-				
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	95	120	145	180	mA





32K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

READ (CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C199-								
		35		2	5	20		1	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	35		25		20		15		
t AVQV	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15	
taxqx	Address Change to Output Change	3		3		3		3		
tclqv	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8	
tolav	Output Enable Low to Output Valid		15		12		10		8	
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
tonaz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20	
tCHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









32K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)				er záby Lehznés					
		L7C199-								
		3	5	25		20		1	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Write Cycle Time	25		20		20		15		
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12		
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	25		15		15		12	, .	
tEWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	20		15		15		12		
t DVEW	Data Valid to End of Write Cycle	15		10		10		7		
tewdx	End of Write Cycle to Data Change	0		0		0		0		
t WHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twloz	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5	







32K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overrightarrow{CE} \leq VIL$, $\overrightarrow{WE} \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \geq \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}$ and $\overline{\text{WE}}$; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the \overline{CE} transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}$ active and $\overline{\text{WE}}$ low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).


The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01\,\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
	0°C to +70°C — COMMERCIA	AL SCREENING		
25 ns	L7C199PC25*	L7C199CC25*	L7C199NC25*	L7C199IC25*
20 ns	L7C199PC20*	L7C199CC20*	L7C199NC20*	L7C199IC20*
15 ns	L7C199PC15*	L7C199CC15*	L7C199NC15*	L7C199IC15*
i na	−55°C to +125°C — Сомм	ERCIAL SCREENING		
35 ns		L7C199CM35*		L7C199IM35*
25 ns		L7C199CM25*		L7C199IM25*
20 ns		L7C199CM20*		L7C199IM20*
	-55°C to +125°C MIL-S	TD-883 COMPLIANT		
35 ns		L7C199CMB35*		L7C199IMB35*
25 ns		L7C199CMB25*		L7C199IMB25*
20 ns		L7C199CMB20*		L7C199IMB20*
		,		

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199CMB20L)



28-pin — 0.3" wide	28-pin
A14	A14
1992 1992 1992 1992 1992 1992 1992 1992	
Plastic SOJ d (W2)	Ceramic Flatpack (M2)
0°C to +70°C — COMMERCIAL SCREENING	
s L7C199WC25*	L7C199MC25*
s L7C199WC20* s L7C199WC15*	L7C199MC20* L7C199MC15*
-55°C to +125°C — Commercial Screening	
s	L7C199MM35*
s	L7C199MM25*
s	L7C199MM20*
-55°C to +125°C — MIL-STD-883 COMPLIA	INT
s	L7C199MMB35*
S	L7C199MMB25*
S	L7C199MMB20*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199MMB20L)

	ORDERING INFORMATION	
	A7 A14 VCC VCC WE	32-pin A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
	A6	A6 6 6 28 A9 A9 A1 A11 A3 B Top 26 NC OE A1
Cnood	Ceramic Leadless Chip Carrier (K5)	Ceramic Leadless Chip Carrier (K7)
Speed	0°C to +70°C — Commercial Screening	
25 ns	L7C199KC25*	L7C199TC25*
20 ns 15 ns	L7C199KC20* L7C199KC15*	L7C199TC20* L7C199TC15*
	-55°C to +125°C — COMMERCIAL SCREENING	
35 ns	L7C199KM35*	L7C199TM35*
25 ns 20 ns	L7C199KM25* L7C199KM20*	L7C199TM25* L7C199TM20*
17	-55°C to +125°C - MIL-STD-883 COMPLIANT	
35 ns 25 ns 20 ns	L7C199KMB35* L7C199KMB25* L7C199KMB20*	L7C199TMB35* L7C199TMB25* L7C199TMB20*
*The I c	w Power version is specified by adding the "L" suffix after the spe	l and grade (e.g., 17C199KMR20L)

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199KMB20L)



Ordering Information

16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

5

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



1M Static RAMs



1 M	STATIC	RAMS	. 5-1
I	L7C108	128K x 8, Common I/O, 1 Chip Enable + Output Enable	. 5-3
I	L7C109	128K x 8, Common I/O, 2 Chip Enables + Output Enable	. 5-3



LOGIC DEVICES INCORPORATED

L7C108/109

128K x 8 Static RAM (Low Power)

FEATURES

- ☐ 128K x 8 Static RAM with Chip Select Powerdown, Output Enable
- Auto-Powerdown^{†M} Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active:

550 mW typical at 25 ns Standby (typical): 5 mW (L7C108/109) 0.5 mW (L7C108-L/109-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89598
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with Cypress CY7C108/109, IDT71024/71B024, Micron MT5C1008, Motorola MCM6226A/62L26A, Sony CXK581020
- □ Package Styles Available:
 - 32-pin Plastic DIP
 - 32-pin Sidebraze, Hermetic DIP
 - 32-pin Plastic SOJ
 - 32-pin Ceramic SOJ
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C108 and L7C109 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 131,072 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. The L7C108 has a single active-low Chip Enable. The L7C109 has two Chip Enables (one active-low). These devices are available in four speeds with maximum access times from 15 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 550 mW (typical) at 25 ns. Dissipation drops to 50 mW (typical) and 25 mW (typical) for the low-powered versions when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive


storage with a supply voltage as low as 2 V. The L7C108/L7C109 and L7CL108-L/L7C109-L consume only 1.5 mW and 60 μ W (typical) respectively, at 3 V, allowing effective battery backup operation.

The L7C108 and L7C109 provide asynchronous (unclocked) operation with matching access and cycle times. The Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A16. For the L7C108, reading from a designated location is accomplished by presenting an address and driving $\overline{CE1}$ and \overline{OE} LOW while \overline{WE} remains HIGH. For the L7C109, $\overline{CE1}$ and \overline{OE} must be LOW while CE2 and \overline{WE} are HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{CE1}$ or \overline{OE} is HIGH, or CE2 (L7C109) or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}}_1$ and $\overline{\text{WE}}$ inputs are both LOW, and CE2 (L7C109) is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C108 and L7C109 can withstand an injection current of up to 200 mA on any pin without damage.





Storage temperature	65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V
ve Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V
ta Retention, Commercial	0°C to +70°C	2.0 V ≤ V cc ≤ 5.5 V
ata Retention, Military	-55°C to +125°C	2.0 V ≤ V cc ≤ 5.5 V

ELECTR	IICAL CHARACTERISTICS Ove	er Operating Conditions (Note 5)	aribada ba aribada		dada. Salahas	ilijus iselis Kiralinak			
			L7C108/109			L7C			
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V iH	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	٧
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	V
lix	Input Leakage Current	GND ≤ Vin ≤ Vcc	-10		+10	-10		+10	μA
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20		5	10	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	3.0		0.1	0.5	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		500	1000		20	100	μΑ
Cin	Input Capacitance	Ambient Temp = 25°C, VCC = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


		**	L7C108/109-				
Symbol	Parameter	Test Condition	25	20	17	15	Unit
ICC1	Vcc Current, Active	(Note 6)	145	180	210	215	mA





128K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

READ (CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)			المادانية المادانية					
		L7C108/109-							
		2	5	20		17		1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Read Cycle Time	25		20		17		15	
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		17		15
taxqx	Address Change to Output Change	3		3		3		3	
tclqv	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17		15
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		7
tolav	Output Enable Low to Output Valid		10		10		9		7
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
t onqz	Output Enable High to Output High Z (Notes 20, 21)		10		7		6		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		17		15
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0	











128K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C108/109-								
		2	25		0	17		1	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Write Cycle Time	20		20		17		15		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		13		12		
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	15		15		13		12		
t EWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		13		12		
tovew	Data Valid to End of Write Cycle	10		9		8		7		
t EWDX	End of Write Cycle to Data Change	0		0 .		0		0		
t wHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		6		5	







128K x 8 Static RAM (Low Power)

NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE1} = VCC$, CE2 = GND.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., CE₁ ≤ VII., CE₂ ≥ VII., WE ≤ VII. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE1}} \ge \text{V}_{\text{IH}}$, $\text{CE2} \le \text{V}_{\text{IL}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 = \text{VCC}$, $\overline{\text{CE}}_2 = \overline{\text{GND}}$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE1}}$ must be \geq VCC 0.2 V or CE2 must be \leq 0.2 V. All other inputs must meet $\overline{\text{VIN}} \geq$ VCC 0.2 V or $\overline{\text{VIN}} \leq$ 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE1}}$, CE2, and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}_1$ low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the CE1 and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{CE1}$ and CE2 active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If \overline{WE} goes low before or concurrent with the latter of \overline{CE}_1 and CE2 going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of $\overline{CE2}$ ($\overline{CE1}$ active) or the falling edge of $\overline{CE1}$ ($\overline{CE2}$ active).
- b. Falling edge of \overline{WE} ($\overline{CE_1}$, CE_2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line ($\overline{CE1}$, CE2, and \overline{WE} active).


The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


5-7

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{CE_1}$, CE2, or \overline{WE} must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu F$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.










Speed	Plastic DIP (P13)	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide) (Y1)
	0°C to +70°C — COMMERCIA	L SCREENING		
25 ns	L7C108PC25*	L7C108DC25*	L7C108WC25*	L7C108YC25*
20 ns	L7C108PC20*	L7C108DC20*	L7C108WC20*	L7C108YC20*
17 ns	L7C108PC17*	L7C108DC17*	L7C108WC17*	L7C108YC17*
15 ns	L7C108PC15*	L7C108DC15*	L7C108WC15*	L7C108YC15*
	FF°C 1- : 10F°C		Market Company South Company South	
25 ns	-55°C to +125°C — Comme			1.704.00\4.405*
		L7C108DM25*		L7C108YM25*
20 ns		L7C108DM20*	*	L7C108YM20*
17 ns		L7C108DM17*		L7C108YM17*
	-55°C to +125°C — MIL-S	FD-883 COMPLIANT		
25 ns		L7C108DMB25*		L7C108YMB25*
20 ns		L7C108DMB20*		L7C108YMB20*
17 ns		L7C108DMB17*		L7C108YMB17*
			·	

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C108DMB17L)



	32-pin	
	A3 2 11 32 31 30 A3 5 29 WE A4 3 2 11 32 31 30 A5 6 28 A15 A6 8 7 27 A14 A6 8 Top 25 A12 A8 10 View 24 OE A9 11 23 A11 A10 12 22 CEI 1/Oo 14 15 16 17 18 19 20 O O O O O O	
	Ceramic Leadless Chip Carrier	
d	(K10)	
	0°C to +70°C — COMMERCIAL SCREENING	
	L7C108KC25*	
s		
s s	L7C108KC20*	
- 1	L7C108KC20* L7C108KC17* L7C108KC15*	
s s	L7C108KC17* L7C108KC15*	
s s	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening	
s s	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening L7C108KM25*	
s s	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening	
8 8 8	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening L7C108KM25* L7C108KM20* L7C108KM17*	
	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening L7C108KM25* L7C108KM20* L7C108KM17*	
	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening L7C108KM25* L7C108KM20* L7C108KM17* -55°C to +125°C — MIL-STD-883 Compliant L7C108KMB25*	
6 6 6	L7C108KC17* L7C108KC15* -55°C to +125°C — Commercial Screening L7C108KM25* L7C108KM20* L7C108KM17*	

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C108KMB17L)



Speed	Plastic DIP (P13)	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide) (Y1)
	0°C to +70°C — COMMER	CIAL SCREENING	สุดเกลาเกลาสุดเลือนสุดเลยเลยเลยเลยเลยเลยเลยเลยเลยเลยเลยเลยเลยเ	water water before the party of the party
25 ns	L7C109PC25*	L7C109DC25*	L7C109WC25*	L7C109YC25*
20 ns	L7C109PC20*	L7C109DC20*	L7C109WC20*	L7C109YC20*
17 ns	L7C109PC17*	L7C109DC17*	L7C109WC17*	L7C109YC17*
15 ns	L7C109PC15*	L7C109DC15*	L7C109WC15*	L7C109YC15*
100	-55°C to +125°C Con	MERCIAL SCREENING		
25 ns		L7C109DM25*		L7C109YM25*
20 ns		L7C109DM20*		L7C109YM20*
17 ns		L7C109DM17*	·	L7C109YM17*
a se Bassa				
0-	-55°C to +125°C — MIL		and the second of the second o	Alian sa man maka katan da ka
25 ns		L7C109DMB25*		L7C109YMB25*
20 ns	•	L7C109DMB20*		L7C109YMB20*
17 ns		L7C109DMB17*		L7C109YMB17*
		4,		

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C109DMB17L)



	32-pin
	A3 5 29 WE A4 6 28 A15 A5 7 27 A14 A6 8 Top 25 A12 A8 10 View 24 A9 11 23 A11 A10 12 22 CE1 I/O0 13 21 I/O7
ed	Ceramic Leadless Chip Carrier (K10)
	0°C to +70°C — Commercial Screening
ns ns ns ns	L7C109KC25* L7C109KC20* L7C109KC17* L7C109KC15*
	-55°C to +125°C — Commercial Screening
ns ns ns	L7C109KM25* L7C109KM20* L7C109KM17*
	-55°C to +125°C — MIL-STD-883 COMPLIANT
1	-33 G to +123 G NIL-31D-003 COMPLIANT

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C109KMB17L)





Specia

Ordering Information
16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



6

Special Architecture Static RAMs

./	^ _
	\Box \Box

SPECIAL AR	CHITECTURE STATIC RAMS	6-1
L7C174	8K x 8, Cache-Tag	6-3





L7C174 8K x 8 Cache-Tag Static RAM

FEATURES

- 8K x 8 CMOS Static RAM with 8-bit Tag Comparison Logic
- ☐ High Speed Address-to-MATCH
 12 ns maximum
- ☐ High Speed Flash Clear
- ☐ High Speed Read Access Time
 12 ns maximum
 - 12 ns maximum
- Low Power Operation
 Active: 300 mW typical at 35 ns
 Standby: 500 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7174, IDT71B74, MK48H74
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - · 28-pin Plastic SOJ
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C174 is a high-performance, low power CMOS static RAM optimized for use as the address tag comparator in high speed cache memory systems. One L7C174 can be used to map 8K cache lines into a 1 megabyte address space by comparing 20 address bits organized as 13-line address bits and 7-page address bits.

The storage circuitry is organized as 8192 words by 8 bits per word and includes an 8-bit data comparator with MATCH output. The 8-bit data is input/output on shared I/O pins and comparison is performed between 8-bit incoming data and accessed memory locations. Also provided is a high speed CLEAR control which clears all memory locations to zero when activated. This allows all address tag bits to be cleared when powering on or when flushing the cache.

This device is available in five speed grades with maximum address-to-MATCH times of 12 ns to 35 ns. Operation is from a single +5 V power supply with power consumption only being 300 mW (typical) at 35 ns. Dissipation drops to 500 μ W (typical) when the memory is deselected (Enable is high).


The L7C174 consumes only $30 \,\mu W$ (typical) at $3 \, V$ allowing effective battery backup operation. For minimal power consumption, data may be retained in inactive storage with a supply voltage as low as $2 \, V$.

The L7C174 provides fully asynchronous (unclocked) operation with matching access and cycle times. An active low Chip Enable and Output Enable along with a three state I/O bus simplify the connection of several chips for increased storage capacity. Wide tag addresses are easily accommodated by paralleling devices and Wire-ORing the MATCH outputs. A low on the MATCH output indicates a data mismatch.

Memory locations are specified on address pins A0 through A12 with functions defined in the Truth Table.

During CLEAR, the state of the I/O pins remain completely defined by the WE, CE, and OE control inputs. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C174 can withstand an injection current of up to 200 mA on any pin without damage.





8K x 8 Cache-Tag Static RAM

TRU	тн Т	ABLE				
WE	CE	ŌĒ	CLEAR	MATCH	1/0	FUNCTION
Х	Х	х	L	Н	_	Reset all bits to low
х	Н	х	Н	Н	High-Z	Deselect chip
Н	L	н	н	L	DIN	No MATCH
Н	L	Н	Н	Н	DIN	MATCH
Н	L	L	Н	Н	Dout	Read
L	L	Х	Н	Н	DIN	Write

X = Don't	Care; L =	VIL; H =	Vн
-----------	-----------	----------	----

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)
Storage temperature65°C to +150°C
Operating ambient temperature55°C to +125°C
VCC supply voltage with
respect to ground0.5 V to +7.0 V
Input signal with respect to ground3.0 V to +7.0 V
Signal applied to high
impedance output
Output current into low outputs
Latchup current > 200 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics

	Mode
Active O	peration, Commercial
Active O	peration, Military
Data Ret	ention, Commercial
Data Ret	ention, Military

Temperature Range (Ambient) 0°C to +70°C

-55°C to +125°C 0°C to +70°C -55°C to +125°C

Supply Voltage

 $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ $2.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ $2.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$

				L7C174	ļ	
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage (Note 11)	VCC = 4.5 V, IOH = -4.0 mA (all except MATCH pin)	2.4			٧
V OL	Output Low Voltage (Note 11)	IOL = 8.0 mA (all except MATCH pin)			0.4	٧
		IOL = 18.0 mA (MATCH pin)			0.4	V
V iH	Input High Voltage		2.2		V CC +0.3	V
V iL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μA
loz	Output Leakage Current	Ground \leq V OUT \leq V CC, \overline{OE} = V CC (except MATCH pin)	-10		+10	μΑ
ICC3	Vcc Current, CMOS Standby	(Note 8)		100	500	μΑ
ICC4	Vcc Current, Data Retention	VCC = 3.0 V (Note 9)		10	200	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


					L7C1	74-		
Symbol	Parameter	Test Condition	35	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	90	115	140	165	195	mA




8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

						L7C	174-				
		3	5	2	5	2	0	1	15	1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	MATCH Cycle Time	35		25		20		15		12	
tavmv	Address Valid to MATCH Valid		30		22		20		15		12
t AXMX	Address Change to MATCH Change	3		3		3		3		3	
tCLMV	Chip Enable Low to MATCH Valid		20		15		10		10		8
t CHMH	Chip Enable High to MATCH High	3		3		3		3		3	
t OLMH	Output Enable Low to MATCH High	3		3		3		3		3	
twlmh	Write Enable Low to MATCH High	3		3		3		3		3	
t CLMH	CLEAR Low to MATCH High	0	25	0	20	0	15	0	12	0	10
t DVMV	Data Valid to MATCH Valid		20		15		15		13		10
t DXMX	Data Change to MATCH Change	0		0		0		0		0	
tclcl	CLEAR Cycle Time	65		55		45		35		30	
t CLCH	CLEAR Pulse Width	20		15		15		12		12	
t CLIX	CLEAR Low to Inputs Don't Care	0		0		0		0		0	
tCLIR	CLEAR Low to Inputs Recognized		70		60		50		50		45








8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

READ	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)		all and the								
						L7C	174-				
		3	5	2	5	2	0		5	1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Read Cycle Time	35		25		20		15		12	
tavqv	Address Valid to Output Valid (Notes 13, 14)		35		25		20	-	15		12
t AXQX	Address Change to Output Change	3		3		3		3		3	
tclqv	Chip Enable Low to Output Valid (Notes 13, 15)		15		12		10		8		8
tclqz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8		5
t OLQV	Output Enable Low to Output Valid		15		12		10		8		6
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		0	
t OHQZ	Output Enable High to Output High Z (Notes 20, 21)		12		10		8		5		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20		20
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		0	









6-6

8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)	ii tay samar saagan Talaga samar sagaa									
		L7C174-									
		3	5	25		20		15		1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	25		20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12		10	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		0	
t AVEW	Address Valid to End of Write Cycle	25		15		15		12		10	
t EWAX	End of Write Cycle to Address Change	0		0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12		10	
t DVEW	Data Valid to End of Write Cycle	15		10		10		.7		6	
tEWDX	End of Write Cycle to Data Change	. 0		0		0		0		0	
twHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5		4





8K x 8 Cache-Tag Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overrightarrow{CE} \leq VIL$, $\overrightarrow{WE} \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \ge V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. \overrightarrow{CE} must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to \overrightarrow{CE} and \overrightarrow{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}}$ transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of CE active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- CE or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.











8K x 8 Cache-Tag Static RAM



		T		
Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
	0°C to +70°C — COMMERCIA	L SCREENING		
25 ns	L7C174PC25		L7C174NC25	 -
20 ns	L7C174PC20	L7C174CC20	L7C174NC20	L7C174IC20
15 ns	L7C174PC15	L7C174CC15	L7C174NC15	L7C174IC15
12 ns	L7C174PC12	L7C174CC12	L7C174NC12	L7C174IC12
	-55°C to +125°C Comme	RCIAL SCREENING	Enthire description for any other state.	
25 ns		L7C174CM25		L7C174IM25
20 ns		L7C174CM20		L7C174IM20
15 ns		L7C174CM15		L7C174IM15
	-55°C to +125°C — MIL-S	TD-883 COMPLIANT		
25 ns		L7C174CMB25		L7C174IMB25
20 ns		L7C174CMB20		L7C174IMB20
15 ns		L7C174CMB15		L7C174IMB15
İ				

8K x 8 Cache-Tag Static RAM





Ordering Information

16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



Quality and Reliability

Copies of the LOGIC Devices "Quality Assurance Program Manual" and "Reliability Manual" may be obtained from LOGIC Devices by contacting our applications group at (408) 737-3346 between 8:00 AM and 6:00 PM Pacific time, Monday through Friday.





Ordering Information

16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

10

11

Sales Offices



	<u> </u>
echnology and Design Features	
) =

TECHNOLOG	GY AND DESIGN FEATURES	8-1
Latchup and	ESD Protection	8-3
Power Dissip	oation in LOGIC Devices Products	8-7





Latchup and ESD Protection

Latchup is a destructive phenomenon which was once common in CMOS circuits but has now been largely eliminated by improved circuit design techniques. Latchup takes place because of the existence in CMOS of an inherent PNPN or NPNP structure between VCC and ground. Either of these two can form a pair of transistors connected so as to form a positive feedback loop, with the collector of one transistor driving the base of the other. The result is a low-impedance path from VCC to ground, which cannot be interrupted except by the removal of power. This condition can be destructive if the area involved is sufficiently large to dissipate excessive power. One example of the formation of such a structure is shown in Figure 1. The equivalent circuit is shown in Figure 2.

As shown in Figure 1, the N+ regions which form the source and drain of an N-channel MOS transistor also act as the emitters of a parasitic NPN transistor. The P-well forms the base region and the N-substrate is the collector. The current gain of this transistor is relatively high because it is formed vertically and therefore the base width is quite small. This is especially true of fine-geometry CMOS processes which tend to have very shallow wells to reduce sidewall capacitance. The P+ region in the well is called a "well tap" and is present to form a low-resistance connection between the well and ground. The source region cannot serve this function because it forms a diode between the N+ source and the P-well.

Also shown in Figure 1 is an additional parasitic PNP transistor. The source and drain regions of the Pchannel MOS device form the emitters, the N-substrate is the base, and the P-well is the collector. This

transistor is a PNP, and generally has a beta (β) much less than 1 since it is formed laterally and the gate region is relatively large. Like the vertical NPN, it can have multiple emitters. The N+ region tied to VCC in the substrate functions similarly to the well tap discussed above.

Note that the base of the NPN and the collector of the PNP are a common region (the P-well), and similarly the base of the PNP and the collector of the NPN are common (the N-substrate). Thus, the PNPN structure necessary for latchup is formed. Also, due to the the physical distance between the well and substrate taps and the base regions which they attempt to contact, a small resistance exists between the base regions and their respective well taps, denoted Rs (substrate) and Rw (well).

Latchup begins when a perturbation causes one of the bipolar transistors to turn on. An example would be excursion of the output pad below ground or above VCC due to transmission-line ringing. If the pad goes more than 0.7 V below ground, the NPN will turn on since its base is at approximately ground potential. The NPN's collector current will cause a voltage drop across RS, the bulk substrate resistance. This voltage drop turns on the PNP.

The PNP transistor's collector current forces a similar voltage drop across RW, the well resistance. This raises the base voltage of the NPN above ground and can cause the NPN to continue to conduct even after the output pad returns to a normal voltage range. In this case, the current path shifts to the grounded emitter.

Note that any effect which can cause a transient turn-on of either transistor can cause the latchup process. Common causes include:


- 1. Ringing of unprotected I/O pins outside the ground to VCC region.
- Radiation-induced carriers generated in the base of the bipolar transistors.
- Hot-powerup of the device, with inputs driven HIGH before VCC is applied.
- 4. Electrostatic discharge.


PROTECTING AGAINST LATCHUP

Latchup, while once a severe problem for CMOS, is now a relatively wellunderstood phenomenon. In order for latchup to occur, the product of the current gains of the two parasitic transistors must exceed 1. Thus, the primary means for avoiding latchup is the insertion of structures known as "guard rings" around all MOS transistors (and other structures) likely to be subjected to latchupcausing transients. This includes output buffer transistors and any devices which form a part of the ESD protection network. These guard rings absorb current which would otherwise drive the base of the lateral device, and thus dramatically reduce its gain.

Since external electrical perturbations are the dominant cause of latchup in non-radiation environments, protecting the "periphery" of the chip is most important. Therefore, since guard rings require a lot of area, they are generally used only in critical areas such as those mentioned above.

As an additional protective measure, strict rules are enforced in the layout regarding the positioning of the substrate and well taps. They are spaced closely together throughout





the die, reducing the values of RS and RW. This makes it more difficult to develop the base drive necessary to regenerate the latchup condition.

Measurement of susceptibility to latchup is done by connecting a current source to an input or output of the device under test. By increasing the current forced to flow into the pin and noting the point at which latchup occurs, a measure of the device's ability to resist latchup-inducing carrier injection is obtained. Note that depending on the device, the current source may require a rather large voltage compliance in order to provide an adequate test.

While early CMOS devices had a latchup trigger current of a few tens of milliamps, most current LOGIC Devices products typically can withstand more than 1 amp without latching. As a result, latchup is no longer a practical concern, except for

8-4

extreme conditions such as driving multiple inputs HIGH with a lowimpedance source during powerup of the device.

ELECTROSTATIC DISCHARGE

Input protection structures on CMOS devices are used to protect against damage to the gate oxides of input transistors when accumulated static charge is discharged through a device. This charge can often reach potentials of several thousand volts. The input protection network is designed to shunt this charge safely to ground or VCC, bypassing the delicate MOS transistors.

Several features are required of a good input protection network. Since static discharge pulses exhibit very fast risetimes, it must have a very fast turn-on time. It must be capable of carrying large instantaneous currents without damage. It must prevent the voltage



at the circuit input from rising above approximately 10 V during the time when the several-thousand-volt discharge is shunted to ground. It must not create appreciable delay for fast edges which are within the 0–5 V input range. And finally, it must be well protected against latchup caused by inputs which are driven beyond the supply rails, injecting current into the substrate. Much research and experimentation has been devoted to optimizing the tradeoffs between these conflicting goals.


All LOGIC Devices products employ one of the three input protection structures shown in Figure 3. Most devices currently use the Type 1 input protection. This structure is designed to absorb very high static discharge energies and will draw substantial current from the input pin if driven beyond either supply rail. Hence, it provides a "hard" clamp. Besides its advantages for static protection, this clamp can effectively reduce under-

shoot energy, preventing oscillation of an unterminated input back above the 0.8 V VIL MAX level. This makes the circuit ideal for noisy environments and ill-behaved signals. This input structure may not be driven to a high level without power applied to the device, however. To do so would result in current flowing through the diode connected to the device's VCC rail, and supplying power to the entire board or system backward through the device VCC pin. This may overstress the bond wire or device metallization, resulting in failure.

The Type 2 structure employs a series resistor prior to the two clamp diodes. This results in a "soft" clamping effect. This structure will withstand the transient application of voltages outside the supply rails for brief periods without drawing excessive current. In contrast to the Type 1 structure, this circuit will provide only a modest reduction of the energy in an undershoot pulse. However, it is somewhat

more tolerant of power-up sequences which cause the inputs to be driven before VCC is applied. In the course of routine product upgrades, devices employing this structure are being redesigned to use a Type 1 input protection.

The Type 3 structure uses a large area N-channel transistor (part of an opendrain output buffer) to protect the input. The drain-well junction of this device serves the function of a diode connected between the input and ground, protecting against negative excursions of the input. The avalanche breakdown of the output device serves to protect against positive pulses, giving the effect of a zener diode between the input and ground. This circuit is used only for inputs which are designed to have their inputs driven without power applied. The lack of a diode to VCC prevents sourcing of power from the inputs to the VCC supply.







Power Dissipation in LOGIC Devices Products

In calculating the power dissipation of LOGIC Devices products, attention must be given to a number of formerly second-order effects which were generally ignored when dealing with bipolar and NMOS technologies. By far the dominant contributor to power dissipation in most CMOS devices is the effective current path from the supply to ground, created by the repetitive charging and discharging of the load capacitance. This is distinct from DC loading effects, which may also consume power. The power dissipated in the load capacitance is proportional to CV²F, where C is the load capacitance, V is the voltage swing, and F is the switching frequency. This mechanism can frequently contribute 80% or more of the total device dissipation of a truly complementary device operating at a high clock rate.

The second contributor to the power dissipation of a CMOS device is the DC current path between VCC and ground present in the input level translators. These circuits are voltage amplifiers which are designed to convert worst case 0.8-2.0 V TTLcompatible input levels to 0 and 5 V internal levels. With 2.0 V applied to the input of most level translator circuits, about 1 mA will flow from the power supply to ground. A floating input will at best have similar results, and may result in oscillations which can dissipate orders of magnitude more power and cause malfunctioning of the device.


The power dissipation of input level translators exhibits a strong peak at about 1.4 V but is reduced substantially when the input voltage exceeds 3.0 V (see Figure 1). Fortunately, this voltage is easy to achieve in practice, even for bipolar devices with TTL I/O

structures. These generally will produce a VOH of at least 3.5 V if not fully loaded. As a result, dissipation in the input structures is usually negligible compared to other sources.

Two further sources of power dissipation in CMOS come from the core logic. The sources of internal power dissipation are the same as those discussed for external nodes, namely repetitive charging of the parasitic load capacitances on each gate output, and the power drawn due to a direct current path to ground when gate

input voltage levels transition through the linear region. In practice, the internal voltage waveforms are characterized by high edge rates and rail-to-rail swings. For this reason, the latter source of dissipation is usually negligible, unless NMOS or other noncomplementary logic design techniques have been used.

The capacitance of typical internal nodes in CMOS logic circuits are a few femtofarads. However, there can be thousands, or tens of thousands of such nodes. As a result, the core





power dissipation is strongly dependent on the average rate at which these nodes switch (the "F" in CV^2F). Fortunately, for most complex logic circuits, with non-pathological external stimulus only a small fraction of the logic nodes switch on any given cycle. For this reason, internal power is generally quite small for these device types. Exceptions include devices containing long shift registers or other structures which can exhibit high duty cycles on most internal nodes. These devices can dissipate significant power in the core logic if stimulated with alternating data patterns and clocked at a high rate.

To summarize, of the several contributors to power dissipation, the CV²F power of the outputs is usually dominant. Because output loading is system-dependent, it is not possible

for the manufacturer to accurately predict total power dissipation in actual use. As a result, LOGIC Devices extrapolates measured power dissipation values to a zero-load environment and publishes the resulting value. This value includes the effects of worst-case input and power-supply voltages, temperature, and stimulus pattern, but not CV²F. This value is weakly frequency dependent, and the frequency at which it is measured is published in the device data sheet. The maximum value is for worst-case pattern, and the typical is for a more random pattern and is therefore more representative of what would be experienced in actual practice.

A good estimate of total power dissipation in a particular system under worst-case conditions can be

8-8

obtained by adding the calculated output power to the *typical* published figure. The output power is given by:

$$\frac{NCV^2F}{4}$$

where:

- N = the number of device outputs (divided by 2 to account for the assumption that on average, half of the outputs switch on any given cycle)
- C = the output load capacitance, per pin, given in Farads
- V = the power supply voltage
- F = the clock frequency (divided by 2 to account for the fact that a registered output can at most switch at only half the clock rate).

A less pessimistic estimate, appropriate for complex devices when reasonable input voltage levels and non-pathological patterns can be expected, would neglect the published value and use only the calculated value as given above.



16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

10

Sales Offices



Package Information



	E INFORMATION	
	Devices/MIL-STD-1835 Package Code Cross-Reference	
	Considerations	
Package	Marking Guide	9-7
	al Drawings	
Ceramic	DIP (Ordering Code: C, I)	
C1	24-pin, 0.3" wide	
C2	20-pin, 0.3" wide	
C3	22-pin, 0.3" wide	9-11
C4	24-pin, 0.6" wide	9-11
C5	28-pin, 0.3" wide	9-12
C6	28-pin, 0.6" wide	9-12
C7	16-pin, 0.3" wide	9-13
C8	18-pin, 0.3" wide	9-13
C9	32-pin, 0.6" wide	9-14
C10	28-pin, 0.4" wide	
C11	40-pin, 0.6" wide	
Sidebraz	ze, Hermetic DIP (Ordering Code: D, H)	9-16
D1	24-pin, 0.6" wide	
D2	24-pin, 0.3" wide	
D3	40-pin, 0.6" wide	
D4	64-pin, 0.9" wide, cavity up	9-17
D5	48-pin, 0.6" wide	
D6	64-pin, 0.9" wide, cavity down	9-18
D7	20-pin, 0.3" wide	9-19
D8	22-pin, 0.3" wide	9-19
D9	28-pin, 0.6" wide	9-20
D10	28-pin, 0.3" wide	9-20
D11	28-pin, 0.4" wide	9-21
D12	32-pin, 0.4" wide	9-21
Commer	rcial PGA (Ordering Code: E)	9-22
E1	68-pin, cavity up	9-22
E2	68-pin, cavity down	9-22
E3	120-pin	
Ceramic	PGA (Ordering Code: G)	9-24
G1	68-pin, cavity up	9-24
G2	68-pin, cavity down	9-24
G3	84-pin	9-25
G4	120-pin	9-25
Plastic J-	-Lead Chip Carrier (Ordering Code: J)	9-26
J1	44-pin, 0.690" x 0.690"	9-26
J2	68-pin, 0.990" x 0.990"	9-26
J3	84-pin, 1.190" x 1.190"	9-27
J4	28-pin, 0.490" x 0.490"	9-27

Package Information

Plastic J-I	Lead Chip Carrier (Continued)	
J5	52-pin, 0.790" x 0.790"	9-28
J6	32-pin, 0.490" x 0.590"	9-28
J7	20-pin, 0.390" x 0.390"	9-29
Ceramic I	Leadless Chip Carrier (Ordering Code: K, T)	9-30
K1	28-pin, 0.450" x 0.450"	
K2	44-pin, 0.650" x 0.650"	
K3	68-pin, 0.950" x 0.950"	9-32
K4	22-pin, 0.290" x 0.490"	9-33
K5	28-pin, 0.350" x 0.550"	
K6	20-pin, 0.290" x 0.425"	9-32
K7	32-pin, 0.450" x 0.550"	9-33
K8	20-pin, 0.350" x 0.350"	9-33
K9	48-pin, 0.550" x 0.550"	
K10	32-pin, 0.450" x 0.700"	9-34
Ceramic I	Flatpack (Ordering Code: M)	9-35
M1	24-pin	9-35
M2	28-pin	9-35
Plastic Di	IP (Ordering Code: P, N)	9-36
P1	24-pin, 0.6" wide	
P2	24-pin, 0.3" wide	9-36
P3	40-pin, 0.6" wide	9-37
P4	64-pin, 0.9" wide	9-37
P5	48-pin, 0.6" wide	9-38
P6	20-pin, 0.3" wide	9-38
P7	32-pin, 0.3" wide	9-39
P8	22-pin, 0.3" wide	9-39
P9	28-pin, 0.6" wide	9-40
P10	28-pin, 0.3" wide	9-40
P11	28-pin, 0.4" wide	9-4
P12	16-pin, 0.3" wide	9-4
P13	18-pin, 0.3" wide	9-42
P14	32-pin, 0.6" wide	9-42
P15	32-pin, 0.4" wide	9-43
Plastic Qu	uad Flatpack (Ordering Code: Q)	9-44
Q1	120-pin	9-44
Q2	100-pin	9-45
Plastic SC	OJ (Ordering Code: W)	9-46
W1	24-pin, 0.3" wide	9-40
W2	28-pin, 0.3" wide	9-46
W3	20-pin, 0.3" wide	9-47
W4	16-pin, 0.3" wide	9-47
W5	18-pin, 0.3" wide	
W6	32-pin, 0.4" wide	
Ceramic S	SOJ (Ordering Code: Y)	
Y1	32-pin, 0.440" wide	9-49



LOGIC Devices/MIL-STD-1835 Package Code Cross-Reference

LOGIC DEVICES PACKAGE CODE	DESCRIPTION	MIL-STD-1835 PACKAGE DESIGNATOR	MIL-STD-1835 DIMENSION REFERENCE
CERAMIC DIP	The Experience of the Control of the		
C1	24-pin, 0.3" wide	GDIP3-T24	D-9
C2	20-pin, 0.3" wide	GDIP1-T20	D-8
C3	22-pin, 0.3" wide	N/A	N/A
C4	24-pin, 0.6" wide	GDIP1-T24	D-3
C5	28-pin, 0.3" wide	GDIP4-T28	D-15
C6	28-pin, 0.6" wide	GDIP1-T28	D-10
C7	16-pin, 0.3" wide	GDIP1-T16	D-2
C8	18-pin, 0.3" wide	GDIP1-T18	D-6
C9	32-pin, 0.6" wide	GDIP1-T32	D-16
C10	28-pin, 0.4" wide	N/A	N/A
C10	40-pin, 0.6" wide	GDIP1-T40	D-5
SIDEBRAZE, HERMET	· ·		
D1	24-pin, 0.6" wide	CDIP2-T24	D-3
D2	24-pin, 0.3" wide	CDIP4-T24	D-9
D3	40-pin, 0.6" wide	CDIP2-T40	D-5
D3 D4	64-pin, 0.9" wide, cavity up	CDIP1-T64	D-3 D-13
D5	48-pin, 0.6" wide	CDIP2-T48	D-13 D-14
D6	64-pin, 0.9" wide, cavity down	CDIP2-146 CDIP1-T64	D-14 D-13
D6 D7	20-pin, 0.3" wide	CDIP1-164 CDIP2-T20	D-13 D-8
D7 D8		1	
D8 D9	22-pin, 0.3" wide	N/A CDIP2-T28	N/A D-10
D10	28-pin, 0.6" wide		
	28-pin, 0.3" wide	CDIP3-T28	D-15
D11 D12	28-pin, 0.4" wide 32-pin, 0.4" wide	N/A N/A	N/A N/A
CERAMIC PGA	32-pii, 0.4 wide	IN/A	N/A
G1	69 min gavity ym	CMGA3-P68	P-AC
G2	68-pin, cavity up		P-AC P-AC
	68-pin, cavity down	CMGA3-P68	
G3 G4	84-pin 120-pin	CMGA15-P84 CMGA3-P121	P-BC P-AC
CERAMIC LEADLESS		CWGA3-1 121	I-AC
			_ ·
K1	28-pin, 0.450" x 0.450"	CQCC1-N28	C-4
K2	44-pin, 0.650" x 0.650"	CQCC1-N44	C-5
K3	68-pin, 0.950" x 0.950"	CQCC1-N68	C-7
K4	22-pin, 0.290" x 0.490"	N/A	N/A
K5	28-pin, 0.350" x 0.550"	CQCC4-N28	C-11A
K6	20-pin, 0.290" x 0.425"	CQCC3-N20	C-13
K7	32-pin, 0.450" x 0.550"	CQCC1-N32	C-12
K8	20-pin, 0.350" x 0.350"	CQCC1-N20	C-2
K9	48-pin, 0.550" x 0.550"	N/A	N/A
K10	32-pin, 0.450" x 0.700"	N/A	N/A
CERAMIC FLATPACK			erakse paar 1965 – Alberton Skoolievikse konstalieviste. Net 1984 – Paris Louis en 1984 – Paris Konstalievis (h. 1984).
M1	24-pin	GDFP2-F24	F-6
M2	28-pin	GDFP2-F28	F-11
CERAMIC SOJ		在如此交叉的 化制度制度系统 经	等。 1987年 - 1980年 - 新四日 - 1987年 - 1988年 - 1988年 - 1988年 - 1988年 - 1988年 - 1988年 - 1988年 - 1988年 - 1988年 - 1988年 -
Y1	32-pin, 0.440" wide	N/A	N/A





Thermal Considerations

The temperature at which a semiconductor device operates is one of the primary determinants of its reliability. This temperature is often referred to as the "junction temperature", although this term is more appropriate for bipolar than MOS technologies. Heat dissipated in the device during operation escapes through a path consisting of one or more series thermal impedances terminating in the surrounding air (see Figure. 1).

The presence of this nonzero thermal impedance causes the temperature of the device to rise above that of the air. Each of the components of the overall thermal impedance causes a rise in temperature which is linearly dependent on the power dissipated in the device. The coefficient is called θ , and has the units °C/W. The θ value for each thermal impedance represents the amount of temperature rise across the impedance as a function of the power dissipation. Usually, θ is given a subscript indicating the two points between which the impedance is

measured. Thus the junction temperature of an operating device is given by:

$$T_i = T_{AMB} + (Pd \bullet \theta_{JA})$$

where:

T_j = junction temperature of the device, °C,

T_{AMB} = ambient air temperature, in °C


Pd = power dissipation of the device, in W,

 θ_{JA} = sum of all thermal impedances between the die and the ambient air, in °C/W.

The thermal impedance of a given device is dependent on several factors. The package type is the predominant effect; ceramic packages have much lower thermal impedances than plastic, and packages with large surface areas tend to dissipate heat faster. Another factor which is beyond the control of the device manufacturer but which is nonetheless important is the temperature and flow rate of the cooling air. Secondary

effects include the size of the die, the method of attaching the die to the package, and the organization of high power dissipation elements on the die.


Because all LOGIC Devices products are built with low-power CMOS technology, thermal impedance is less of a concern than it would be for higher power technologies. As an example, consider a typical NMOS multiplier similar to the LMU16, packaged in a 64-pin plastic DIP. Assuming 1 W power dissipation and θ_{IA} of 50°C/W, the actual die temperature would be 50°C above the surrounding air. By contrast, the LOGIC Devices LMU16 has a typical power dissipation of only 60 mW. This device in the same package would operate at only 3° above the ambient air temperature. Since operating temperature has an exponential relationship to device failure rate (see Quality and Reliability Manuals), the reduction of die temperature available with LOGIC Devices low-power CMOS translates to a marked increase in expected reliability.







Package Marking Guide




NOTE: Package marking may occur on top and bottom of package due to space limitations







Mechanical Drawings

- ☐ Ceramic Dual In-line Package
- ☐ Sidebraze, Hermetic Dual In-line Package
- ☐ Commercial Pin Grid Array
- ☐ Ceramic Pin Grid Array
- ☐ Plastic J-Lead Chip Carrier
- ☐ Ceramic Leadless Chip Carrier
- ☐ Ceramic Flatpack
- ☐ Plastic Dual In-line Package
- ☐ Plastic Quad Flatpack
- ☐ Plastic Small Outline J-Lead
- ☐ Ceramic Small Outline J-Lead



















CERAMIC DIP (ORDERING CODE: C, I)

C11 — 40-pin, 0.6" wide

O.225

MAX

O.125

O.005

O.005

O.005

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008

O.008


O.008

O.008


O.008

O.008


O.00










































PLASTIC J-LEAD CHIP CARRIER (ORDERING CODE: J) J1 — 44-pin, 0.690" x 0.690" 0.050 -**TYPICAL** 0.020 0.025 0.045 x 45° -0.045 x 45° 0.015 0.021 **TYPICAL** $\tfrac{0.635}{0.655}$ SQ. 0.167 0.173 0.670 0.690 0.099 0.105 SQ. J2 — 68-pin, 0.990" x 0.990" 0.050 **TYPICAL** 0.045 x 45° -0.020 0.025 PIN 1 0.045 x 45° 0.015 0.021 $\frac{0.935}{0.955}$ SQ. **TYPICAL** 0.167 0.173 $\frac{0.970}{0.995}$ SQ. 0.099







J3 - 84-pin, 1.190" x 1.190"





J4 — 28-pin, 0.490" x 0.490"




























































































	Ordering	infor	nation
	** SK	Static	RANS
	64K	Static	RAMs
	256K	Static	RAVIs
	9 1/2	Static	RAMs
Special	Architecture	Static	RAWs
	Quality ar	nd Reli	ability

Technology and Design Features

Package Information

Product Listing

Sales Offices

10









DSP PRODUCTS							
PART NO.	PRODUCT DESCRIPTION	SPEEI COM.		POWER (mW)	PACKAGE AVAILABILITY		
VIDEO IMAGING PRODUCTS							
LF2242	12/16-bit Half-Band Digital Filter	15	TBA		44-lead PLCC		
LF2246 LF2249 LF2250 LF2272	11 x 10-bit Image Filter 12 x 12-bit Digital Mixer 12 x 10-bit Matrix Multiplier Colorspace Converter (3 x 12-bits)	25 25 25 25 25	TBA TBA TBA TBA		120-pin PGA, 120-pin PQFP 120-pin PGA, 120-pin PQFP 120-pin PGA, 120-pin PQFP 120-pin PGA		
LF43881 LF43891	8 x 8-bit Digital Filter 9 x 9-bit Digital Filter	33 33	40 40		84-pin PGA/PLCC, 100-pin PQFP 84-pin PGA/PLCC, 100-pin PQFP		
ARITHMET	IC LOGIC UNITS						
L4C381 L29C101	16-bit Cascadable ALU 16-bit ALU Slice (Quad 2901)	15 35	20 45	75 75	68-lead LCC/PLCC, 68-pin PGA 64-pin DIP, 68-pin PGA		
BARREL SH	IIFTERS						
LSH32 LSH33	32-bit Barrel Shifter 32-bit Barrel Shifter w/Registers	20 20	30 30	50 50	68-lead LCC/PLCC, 68-pin PGA 68-lead LCC/PLCC, 68-pin PGA		
CORRELAT	ORS						
L10C23	64 x 1 Digital Correlator	20	20	125	24-pin DIP, 28-lead LCC		
MULTIPLIE	RS			1			
LMU08 LMU8U	8 x 8-bit, Signed 8 x 8-bit, Unsigned	35 35	45 45	40 40	40-pin DIP, 44-lead LCC/PLCC 40-pin DIP, 44-lead LCC/PLCC		
LMU557 LMU558	8 x 8-bit, Latched Output 8 x 8-bit, Unregistered	60 60	70 70	85 85	40-pin DIP 40-pin DIP		
LMU12 LMU112	12 x 12-bit 12 x 12-bit, Reduced Pinout	35 50	45 55	60 50	64-pin DIP. 68-pin PGA 48-pin DIP, 52-lead PLCC		
LMU16 LMU216	16 x 16-bit 16 x 16-bit, Surface Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
LMU17 LMU217	16 x 16-bit, Microprogrammable 16 x 16-bit, Microprog., Surf. Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
LMU18	16 x 16-bit, 32 Outputs	35	45	125	84-pin PGA, 84-lead PLCC		
MULTIPLIE	R-ACCUMULATORS			<u> </u>			
LMA1009 LMA2009	12 x 12-bit 12 x 12-bit, Surface Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
LMA1010 LMA2010	16 x 16-bit 16 x 16-bit, Surface Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
MULTIPLIE	R-SUMMERS						
LMS12	12 x 12 + 26-bit, FIR	40	50	75	84-pin PGA, 84-lead PLCC		



DSP PRODUCTS (CONTINUED)						
PART NO.	PRODUCT DESCRIPTION	SPEE COM.	D (ns) MIL.	POWER (mW)	PACKAGE AVAILABILITY	
PIPELINE R	EGISTERS	en State en habe	1.00	entropies but		
L29C520 L29C521	4 x 8-bit Multilevel (1-4 Stages) 4 x 8-bit Multilevel (1-4 Stages)	14 14	16 16	50 50	24-pin DIP/FP, 28-lead LCC/PLCC 24-pin DIP/FP, 28-lead LCC/PLCC	
LPR520 LPR521	4 x 16-bit Multilevel (1-4 Stages) 4 x 16-bit Multilevel (1-4 Stages)	15 15	18 18	50 50	40-pin DIP, 44-lead LCC/PLCC 40-pin DIP, 44-lead LCC/PLCC	
LPR200 LPR201	8 x 16-bit Multilevel (1-8 Stages) 7 x 16-bit Multilevel (1-7 Stages)	10 10	12 12	50 50	48-pin DIP, 52-lead LCC/PLCC 48-pin DIP, 52-lead LCC/PLCC	
L29C524 L29C525	14 x 8-bit Dual 7-Deep (1-14 Stages) 16 x 8-bit Dual 8-Deep (1-16 Stages)	15 15	20 20	50 50	28-pin DIP/FP, 28-lead PLCC 28-pin DIP/FP, 28-lead PLCC	
L10C11	4/8-bit Var. Length (3-18 Stages)	15	20	50	24-pin DIP, 28-lead PLCC	
REGISTER	FILES			i kasaban kalingga dikelih Kabupatèn Jahama, Sidang		
LRF07	8 x 8-bit Register File (3-Port)	20	25	50	40-pin DIP, 44-lead LCC	
SHADOW REGISTERS						
L29C818	8-bit Serial Scan Shadow Register	15	24	50	24-pin DIP, 28-lead LCC	

	PERIPH	IERAL	PROE	OUCTS	
PART NO.	PRODUCT DESCRIPTION	SPEE COM.	D (ns) MIL.	POWER (mW)	PACKAGE AVAILABILITY
L5380 L53C80	SCSI Bus Controller SCSI Bus Controller	4 Mb/s 4 Mb/s	2 Mb/s 2 Mb/s		40-pin DIP, 44-lead LCC/PLCC 48-pin DIP, 44-lead LCC/PLCC



MEMORY PRODUCTS								
PART NO.	PRODUCT DESCRIPTION	SPEEI COM.	D (ns) MIL.		ER (mW) INACTIVE	PACKAGE AVAILABILITY		
16K STATIO	16K STATIC RAMS							
L6116	2K x 8, Common I/O + OE	12	15	250	75	24-pin DIP/SOJ, 28/32-lead LCC		
64K STATIO	CRAMS			L				
L7C187 L7C162 L7C164 L7C166 L7C185 256K STATI L7C197 L7C194 L7C195 L7C199	64K x 1, Separate I/O 16K x 4, Separate I/O 16K x 4, Common I/O 16K x 4, Common I/O + OE 8K x 8, Common I/O C RAMS 256K x 1, Separate I/O 64K x 4, Common I/O 64K x 4, Common I/O + OE 32K x 8, Common I/O + OE	12 12 12 12 12 12 15 15 15 15	15 15 15 15 15 15 20 20 20 20	135 210 210 210 320 165 210 210 490	75 75 75 75 75 75 100 100 100	22-pin DIP, 24-pin SOJ 28-pin DIP/SOJ/LCC 22-pin DIP, 24-pin SOJ 24-pin DIP/SOJ, 28-lead LCC 28-pin DIP/FP/SOJ, 28/32-lead LCC 24-pin DIP/SOJ, 28-lead LCC 24-pin DIP/SOJ, 28-lead LCC 28-pin DIP/SOJ 28-pin DIP/SOJ		
1M STATIC RAMS								
L7C108 L7C109	128K x 8, Common I/O, 1 CE + OE 128K x 8, Common I/O, 2 CE + OE	15 15	20	550 550	50 50	32-pin DIP/SOJ, 32-lead LCC 32-pin DIP/SOJ, 32-lead LCC		
SPECIAL AI	RCHITECTURE STATIC RAM	1S						
L7C174	8K x 8, Cache-Tag	12	15	320	0.5	28-pin DIP/SOJ, 32-lead LCC		



DESC SMD PRODUCTS (LISTED BY LOGIC DEVICES PART NUMBER)					
PART NO.	DESC SMD NUMBER	AVAILABILITY	PRODUCT DESCRIPTION		
DSP PRODUCT	r s				
L10C23	5962-89711	Released	64 x 1 Digital Correlator		
L29C101	5962-89517	Released	16-bit ALU Slice (Quad 2901)		
L29C520	5962-91762	Released	4 x 8-bit Multilevel Pipeline Register		
L29C521	5962-91762	Released	4 x 8-bit Multilevel Pipeline Register		
L29C525	5962-91696	Released	16 x 8-bit Dual 8-Deep Pipeline Register		
L29C818	5962-90515	Released	8-bit Serial Scan Shadow Register		
L4C381	5962-89959	Released	16-bit Cascadable ALU		
LF2250	5962-93260	Released	12 x 10-bit Matrix Multiplier		
LMA1009	5962-90996	Released	12 x 12-bit Multiplier-Accumlator		
LMA2009	5962-90996	Released	12 x 12-bit Multiplier-Accumlator		
LMA1010	5962-88733	Released	16 x 16-bit Multiplier-Accumlator		
LMA2010	5962-88733	Released	16 x 16-bit Multiplier-Accumlator		
LMS12	TBA	Future	12 x 12 + 26-bit Multiplier-Summer, FIR		
LMU08	5962-88739	Released	8 x 8-bit Parallel Multiplier		
LMU8U	5962-88739	Released	8 x 8-bit Parallel Multiplier		
		Released	16 x 16-bit Parallel Multiplier		
LMU16	5962-86873				
LMU216	5962-86873	Released	16 x 16-bit Parallel Multiplier		
LMU17	5962-87686	Released	16 x 16-bit Parallel Multiplier		
LMU217	5962-87686	Released	16 x 16-bit Parallel Multiplier		
LMU18	5962-94523	Released	16 x 16-bit Parallel Multiplier w/32 outputs		
LPR520	5962-89716	Released	4 x 16-bit Multilevel Pipeline Register		
LPR521	5962-89716	Released	4 x 16-bit Multilevel Pipeline Register		
LSH32	5962-89717	Released	32-bit Barrel Shifter		
PERIPHERAL F	RODUCTS				
L5380	5962-90548	Released	SCSI Bus Controller		
L53C80	5962-90548	Released	SCSI Bus Controller		
MEMORY PRO	DUCTS				
L6116	5962-84036	Released	2K x 8 Static RAM		
L6116	5962-89690	Released	2K x 8 Static RAM		
L6116	5962-88740	Released	2K x 8 Static RAM, Low Power		
L7C108	5962-89598	Released	128K x 8 Static RAM		
L7C109	5962-89598	Released	128K x 8 Static RAM		
L7C162	5962-89712	Released	16K x 4 Static RAM		
L7C164	5962-89692	Future	16K x 4 Static RAM		
		Future			
L7C166	5962-89892		16K x 4 Static RAM		
L7C168	5962-86705	Released	4K x 4 Static RAM		
L7C174	TBA	Pending	8K x 8 Static RAM, Cache-Tag		
L7C185	5962-38294	Released	8K x 8 Static RAM		
L7C191	5962-90664	Consult Factory	64K x 4 Static RAM		
L7C192	5962-89935	Consult Factory	64K x 4 Static RAM		
L7C194	5962-88681	Consult Factory	64K x 4 Static RAM		
L7C197	5962-88544	Consult Factory	256K x 1 Static RAM		
L7C199	5962-88552	Released	32K x 8 Static RAM, Low Power		
L7C199	5962-88662	Released	32K x 8 Static RAM		



DESC SMD PRODUCTS (LISTED BY SMD NUMBER)						
DESC SMD NO.	LOGIC PART NO.	AVAILABILITY	PRODUCT DESCRIPTION			
DSP PRODUCTS		L				
5962-86873	LMU16/LMU216	Released	16 x 16-bit Parallel Multiplier			
5962-87686	LMU17/LMU217	Released	16 x 16-bit Parallel Multiplier			
5962-88733	LMA1010/LMA2010	Released	16 x 16-bit Multiplier-Accumlator			
5962-88739	LMU08/8U	Released	8 x 8-bit Parallel Multiplier			
5962-89517	L29C101	Released	16-bit ALU Slice (Quad 2901)			
5962-89711	L10C23	Released	64 x 1 Digital Correlator			
5962-89716	LPR520/LPR521	Released	4 x 16-bit Multilevel Pipeline Register			
5962-89717	LSH32	Released	32-bit Barrel Shifter			
5962-89959	L4C381	Released	16-bit Cascadable ALU			
5962-90515	L29C818	Released	8-bit Serial Scan Shadow Register			
5962-90996	LMA1009/LMA2009	Released	12 x 12-bit Multiplier-Accumlator			
5962-91696	L29C525	Released	16 x 8-bit Dual 8-Deep Pipeline Register			
5962-91762	L29C520/L29C521	Released	4 x 8-bit Multilevel Pipeline Register			
5962-93260	LF2250	Released	12 x 10-bit Matrix Multiplier			
5962-94523	LMU18	Released	16 x 16-bit Parallel Multiplier w/32 outputs			
PERIPHERAL PRO	ODUCTS					
5962-90548	L5380/L53C80	Released	SCSI Bus Controller			
MEMORY PRODU	UCTS					
5962-38294	L7C185	Released	8K x 8 Static RAM			
5962-84036	L6116	Released	2K x 8 Static RAM			
5962-86705	L7C168	Released	4K x 4 Static RAM			
5962-88544	L7C197	Consult Factory	256K x 1 Static RAM			
5962-88552	L7C199	Released	32K x 8 Static RAM, Low Power			
5962-88662	L7C199	Released	32K x 8 Static RAM			
5962-88681	L7C194	Consult Factory	64K x 4 Static RAM			
5962-88740	L6116	Released	2K x 8 Static RAM, Low Power			
5962-89598	L7C108/L7C109	Released	128K x 8 Static RAM			
5962-89690	L6116	Released	2K x 8 Static RAM			
5962-89692	L7C164	Future	16K x 4 Static RAM			
5962-89712	L7C162	Released	16K x 4 Static RAM			
5962-89892	L7C166	Future	16K x 4 Static RAM			
5962-89935	L7C192	Consult Factory	64K x 4 Static RAM			
5962-90664	L7C191	Consult Factory	64K x 4 Static RAM			





Ordering Information

16K Static RAMs

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

8

Sales Offices







CORPORATE HEADQUARTERS

628 East Evelyn Avenue Sunnyvale, California 94086

TEL: (408) 737-3300 FAX: (408) 733-7690

(800) 851-0767 (Toll free — outside California) (800) 233-2518 (Toll free — inside California) Applications Hotline: (408) 737-3346

Cage Number: 65896

REGIONAL OFFICES

EASTERN U.S. OFFICE 9700 Koger Blvd., Suite 204 St. Petersburg, FL 33702

TEL: (813) 579-9992 FAX: (813) 576-5643 WESTERN U.S. OFFICE 628 E. Evelyn Ave. Sunnyvale, CA 94086

TEL: (408) 737-3300 FAX: (408) 733-7690

NORTH AMERICAN SALES REPRESENTATIVES

ALABAMA

ELECTRAMARK Huntsville, AL (205) 533-2677

ARIZONA

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

ARKANSAS

COMPTECH Irving, TX (214) 751-1181

CALIFORNIA (NORTHERN)

PROMERGE Santa Clara, CA (408) 748-2970

CALIFORNIA (SAN DIEGO)

EARLE ASSOCIATES San Diego, CA (619) 278-5441

CALIFORNIA (SOUTHERN —

LA, ORANGE, VENTURA CO.) WESTREP

Anaheim, CA (714) 527-2822

CANADA

JRL ASSOCIATES Scarborough, Ontario (416) 439-6965

JRL ASSOCIATES LaSalle, Quebec (514) 366-3706

COLORADO

AKI Denver, CO (303) 756-0700 CONNECTICUT

NRG LIMITED Fairfield, CT (203) 384-1112

FLORIDA

DYNE-A-MARK Maitland, FL (407) 660-1661

GEORGIA

ELECTRAMARK Norcross, GA (404) 446-7915

IDAHO (NORTHERN)

WESTERN TECHNICAL SALES Spokane, WA (509) 922-7600

IDAHO (SOUTHERN)

FIRST SOURCE Sandy, UT (801) 943-6894

ILLINOIS (NORTH)

GASSNER & CLARK Elgin, IL (708) 695-9540

ILLINOIS (SOUTH)

MIDTEC ASSOCIATES St. Louis, MO (314) 275-8666

INDIANA

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

IOWA

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505 KANSAS

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505

KENTUCKY

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

LOUISIANA

COMPTECH Irving, TX (214) 751-1181

MAINE

A/D SALES Tewksbury, MA (508) 851-5400

MARYLAND

DGR Sutherville, MD (410) 583-1360

MASSACHUSETTS

A/D SALES Tewksbury, MA (508) 851-5400

MICHIGAN

APPLIED DATA MANAGEMENT Ann Arbor, MI (313) 741-8558

MISSISSIPPI

ELECTRAMARK Huntsville, AL (205) 533-2677

NORTH AMERICAN SALES REPRESENTATIVES

MISSOURI (EAST)

MIDTEC ASSOCIATES St. Louis, MO (314) 275-8666

MISSOURI (WEST)

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505

NEBRASKA

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505

NEVADA (LAS VEGAS AREA)

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

NEVADA (NORTHERN)

PROMERGE Santa Clara, CA (408) 748-2970

NEW HAMPSHIRE

A/D SALES Tewksbury, MA (508) 851-5400

NEW JERSEY (NORTH)

NORTHEAST COMPONENTS CO. Ramsey, NJ (201) 825-0233

NEW JERSEY (SOUTH)

TAI CORPORATION Moorestown, NJ (609) 778-5353

NEW MEXICO

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

NEW YORK (METRO)

NORTHEAST COMPONENTS CO. Ramsey, NJ (201) 825-0233

NEW YORK (UPSTATE — BINGHAMTON)

FOSTER & WAGER, INC. Vestal, NY (607) 748-5963

NEW YORK (UPSTATE — BUFFALO)

FOSTER & WAGER, INC. East Amherst, NY (716) 688-7864 NEW YORK (UPSTATE — SYRACUSE)

FOSTER & WAGER, INC. Liverpool, NY (315) 457-7954

NEW YORK (UPSTATE)

FOSTER & WAGER, INC. Rochester, NY (716) 385-7744

NORTH CAROLINA

BENCHMARK TECHNICAL SALES Raleigh, NC (919) 850-0633

OHIO (NORTHERN)

APPLIED DATA MANAGEMENT Eastlake, OH (216) 946-6812

OHIO (SOUTHERN)

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

OKLAHOMA

COMPTECH Catoosa, OK (918) 266-1966

OREGON

WESTERN TECHNICAL SALES Beaverton, OR (503) 644-8860

PENNSYLVANIA (EASTERN)

TAI CORPORATION Moorestown, NJ (609) 778-5353

PENNSYLVANIA (WESTERN)

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

PUERTO RICO

A/D SALES Tewksbury, MA (508) 851-5400

RHODE ISLAND

A/D SALES Tewksbury, MA (508) 851-5400

SOUTH CAROLINA

BENCHMARK TECHNICAL SALES Raleigh, NC (919) 850-0633 TENNESSEE (EAST)

ELECTRAMARK Norcross, GA (404) 446-7915

TENNESSEE (WEST)

ELECTRAMARK Huntsville, AL (205) 533-2677

TEXAS

COMPTECH Austin, TX (512) 343-0300

COMPTECH Brownsville, TX (210) 504-9693

COMPTECH El Paso, TX (915) 566-1022

COMPTECH Houston, TX (713) 781-7420

COMPTECH Irving, TX (214) 751-1181

UTAH

FIRST SOURCE Sandy, UT (801) 943-6894

VERMONT

A/D SALES Tewksbury, MA (508) 851-5400

VIRGINIA

DGR Sutherville, MD (410) 583-1360

WASHINGTON

WESTERN TECHNICAL SALES Bellevue, WA (206) 641-3900

WESTERN TECHNICAL SALES Spokane, WA (509) 922-7600

WISCONSIN (EAST)

GASSNER & CLARK Elgin, IL (708) 695-9540



NORTH AMERICAN DISTRIBUTORS

ALABAMA

ALL AMERICAN Huntsville, AL (205) 837-1555

JAN DEVICES Huntsville, AL (205) 252-2493

PIONEER TECHNOLOGIES Huntsville, AL (205) 837-9300

ARIZONA

JAN DEVICES Phoenix, AZ (602) 870-1190

CALIFORNIA (NORTHERN)

ALL AMERICAN San Jose, CA (408) 441-1300

BELL MICROPRODUCTS San Jose, CA (408) 451-9400

MILGRAY ELECTRONICS San Jose, CA (408) 456-0900

PIONEER TECHNOLOGIES San Jose, CA (408) 954-9100

WESTERN MICROTECHNOLOGY Saratoga, CA (408) 725-1660

CALIFORNIA (SAN DIEGO)

ALL AMERICAN San Diego, CA (619) 458-5850

WESTERN MICROTECHNOLOGY San Diego, CA (619) 453-8430

CALIFORNIA (SOUTHERN)

ALL AMERICAN Torrance, CA (310) 320-0240

BELL MICROPRODUCTS Irvine, CA (714) 963-0667

BELL MICROPRODUCTS Westlake Village, CA (805) 496-2606

JAN DEVICES Reseda, CA (818) 757-2000

CALIFORNIA (SOUTHERN - CONT.)

MILGRAY ELECTRONICS Camarillo, CA (805) 484-4055

MILGRAY ELECTRONICS Irvine, CA

(714) 753-1282

WESTERN MICROTECHNOLOGY Agoura Hills, CA (818) 707-0731

WESTERN MICROTECHNOLOGY Irvine, CA (714) 450-0300

CANADA

MILGRAY ELECTRONICS Mississauga, Ontario (416) 678-0958

MILGRAY ELECTRONICS Pointe Claire, Quebec (514) 426-5900

CONNECTICUT

MILGRAY ELECTRONICS Milford, CT (203) 878-5538

DELAWARE

MILGRAY ELECTRONICS Marlton, NJ (609) 983-5010

FLORIDA

ALL AMERICAN Sunrise, FL (305) 572-7999

ALL AMERICAN Miami, FL (305) 621-8282

MILGRAY ELECTRONICS Lake Mary, FL (407) 321-2555

FLORIDA (FT. LAUDERDALE)

PIONEER TECHNOLOGIES Deerfield Beach, FL (305) 428-8877

FLORIDA (ORLANDO)

PIONEER TECHNOLOGIES Altamonte Springs, FL (407) 834-9090

GEORGIA

JAN DEVICES Atlanta, GA (404) 371-1376

MILGRAY ELECTRONICS Norcross, GA (404) 446-9777 PIONEER TECHNOLOGIES

PIONEER TECHNOLOGIES Duluth, GA (404) 623-1003

ILLINOIS

ALL AMERICAN Lisle, IL (708) 852-7707

MILGRAY ELECTRONICS Palatine, IL (708) 202-1900

INDIANA

MILGRAY ELECTRONICS Indianapolis, IN (317) 781-9997

KANSAS

MILGRAY ELECTRONICS Overland Park, KS (913) 236-8800

MARYLAND

ALL AMERICAN Rockville, MD (301) 251-1205 IAN DEVICES

Berlin, MD

(410) 208-0500 MILGRAY ELECTRONICS Columbia, MD (410) 730-6119

PIONEER TECHNOLOGIES Gaithersburg, MD (301) 840-8900

MARYLAND (WASHINGTON, D.C.)

PIONEER TECHNOLOGIES Gaithersburg, MD (301) 921-0660

NORTH AMERICAN DISTRIBUTORS

MASSACHUSETTS

ALL AMERICAN Bedford, MA (617) 275-8888

BELL MICROPRODUCTS Wilmington, MA (508) 658-0222

JAN DEVICES Melrose, MA (617) 662-3901

MILGRAY ELECTRONICS Wilmington, MA (508) 657-6900

WESTERN MICROTECHNOLOGY Burlington, MA (617) 273-2800

MINNESOTA

ALL AMERICAN Eden Prairie, MN (612) 944-2151

BELL MICROPRODUCTS Edina, MN (612) 933-3236

NEW IERSEY (NORTH)

WESTERN MICROTECHNOLOGY Marlton, NJ (609) 596-7775

NEW JERSEY (SOUTH)

BELL MICROPRODUCTS Parsippany, NJ (201) 402-5959

MILGRAY ELECTRONICS Parsippany, NJ (201) 335-1766

NEW YORK (METRO)

ALL AMERICAN Hauppauge, NY (516) 434-9000

MAST DISTRIBUTORS Ronkonkoma, NY (516) 471-4422

MILGRAY ELECTRONICS Farmingdale, NY (516) 391-3000

NEW YORK (UPSTATE)

MILGRAY ELECTRONICS Pittsford, NY (716) 381-9700

NORTH CAROLINA

MILGRAY ELECTRONICS Raleigh, NC (919) 790-8094

PIONEER TECHNOLOGIES Morrisville, NC (919) 460-1530

оню

MILGRAY ELECTRONICS Cleveland, OH (216) 447-1520

OREGON

ALL AMERICAN Beaverton, OR (503) 531-3333

WESTERN MICROTECHNOLOGY Beaverton, OR (503) 629-2082

PENNSYLVANIA

PIONEER TECHNOLOGIES Horsham, PA (215) 674-4000

PUERTO RICO

MILGRAY ELECTRONICS Canovanas, Puerto Rico (809) 876-8200

TEXAS

ALL AMERICAN Richardson, TX (214) 231-5300

BELL MICROPRODUCTS Richardson, TX (214) 783-4191

MILGRAY ELECTRONICS Dallas, TX (214) 248-1603

MILGRAY ELECTRONICS Stafford, TX (713) 240-5360

UTAH

ALL AMERICAN Salt Lake City, UT (801) 261-4210

MILGRAY ELECTRONICS Murray, UT (801) 261-2999

VIRGINIA

BELL MICROPRODUCTS Chantilly, VA (703) 803-1020

WASHINGTON

BELL MICROPRODUCTS Redmond, WA (206) 861-5710

WESTERN MICROTECHNOLOGY Bellevue, WA (206) 453-1699



INTERNATIONAL SALES REPRESENTATIVES AND DISTRIBUTORS

AUSTRALIA

LOGIC 4 AUSTRALASIA PTY. LTD.

P.O. Box 52

Eastwood, S.A. 5063

Australia

TEL: 61-8-3732811

FAX: 61-8-3732286

FRANCE

A2M

5, rue Carle Vernet

92315 SEVRES Cedex

France

TEL: 33-1-4623-7960

FAX: 33-1-4623-7923

GERMANY

LENTRON ELEKTRONIK GMBH

Tölzer Strasse 46

82024 Taufkirchen

Germany

TEL: 49-89-6149-004

FAX: 49-89-6140-640

HONG KONG

RTI INDUSTRIES CO., LTD.

Room 402

Nan Fung Commercial Centre

No. 19, Lam Lok Street

Kowloon Bay, Kowloon

Hong Kong TEL: 852-795-7421

TEL: 852-795-742

FAX: 852-795-7839

INDONESIA

TEN TECHNOLOGY

Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est.

1334

1334

Singapore TEL: 65-741-8400

FAX: 65-741-7871

ISRAEL

EL-GEV ELECTRONICS LTD.

Building 101

P.O. Box 50

Tirat-Yehuda 73175

Israel

TEL: 972-3-9712056

FAX: 972-3-9712407

JAPAN

MCM JAPAN LTD.

Sun Towers Center Bldg.

2-11-22 Sangenjaya

Setagaya-ku

Tokyo 154

Iapan

TÉL: 81-3-3487-8477 FAX: 81-3-3487-8825

KOREA

D&S CORPORATION

Room No. 1412 A-Dong

Champs Elysees Center, 889-5

Daechi-Dong, Kangnam-Gu

Seoul 135-280

Korea

TEL: 82-2-538-8431

FAX: 82-2-568-2008

MALAYSIA

TEN TECHNOLOGY

Blk. 8 Lorong Bakar Batu

#04-01 Kolam Ayer Ind. Est.

1334

Singapore

TEL: 65-741-8400

FAX: 65-741-7871

NETHERLANDS

EURODIS TME BV

Helftheuvelpassage 14 5224 AP 's-Hertogenbosch

Postbus 2399

5202 CJ 's-Hertogenbosch

The Netherlands

TEL: 31-73-281111

FAX: 31-73-220330

PHILIPPINES

TEN TECHNOLOGY

Blk. 8 Lorong Bakar Batu #04-01 Kolam Ayer Ind. Est.

1334

Singapore

TEL: 65-741-8400

FAX: 65-741-7871

SINGAPORE

TEN TECHNOLOGY

Blk. 8 Lorong Bakar Batu

#04-01 Kolam Ayer Ind. Est.

1334

Singapore

TEL: 65-741-8400

FAX: 65-741-7871

SWEDEN

AVNET NORTEC AB

Englundavägen 7

Box 1830

S-171 27 Solna

Sweden

TEL: 46-8-6291400

FAX: 46-8-6270280

TAIWAN

MASTER ELECTRONICS

16 F, No. 182, Sec. 2

Tun-Hwa South Rd.

Taipei

Taiwan, R.O.C. TEL: 886-2-732-3002

FAX: 886-2-735-0902

THAILAND

TEN TECHNOLOGY

Blk. 8 Lorong Bakar Batu

#04-01 Kolam Ayer Ind. Est.

1334

Singapore

TEL: 65-741-8400 FAX: 65-741-7871

UNITED KINGDOM

ABACUS ELECTRONICS

Abacus House

Bone Lane

Newbury

Berkshire RG14 5SF

United Kingdom

TEL: 44-635-36222

FAX: 44-635-38670

AMBAR CASCOM LTD.

Rabans Close Aylesbury

Bucks HP19 3RS

United Kingdom

TEL: 44-296-434141 FAX: 44-296-29670





628 East Evelyn Avenue Sunnyvale, California 94086 (408) 737-3300 • FAX (408) 733-7690