
7470 Series

USER'S MANUAL





FOREWORD

This users manual describes the hardware function of the CMOS 8-bit single-chip microcomputers, 7470 series. The contents of this manual are Overview, Functional description, Electrical characteristics, Built-in PROM version microcomputers description, Emulator MCU description, and Applications. Please use the "Series MELPS 740 Software Manual" about their instruction set.

CONTENTS

1.	OVERVIEW	1	
	1.1 Overview	2	
	1.2 7470 series	3	į
	1.3 Functional descriptions	4	,
	1.4 Pin configuration	6	į
	1.5 Pin description		
	1.6 Block diagram		
2.	FUNCTIONAL DESCRIPTION		
	2.1 Central processing unit (CPU)		
	2.1.1 Accumulator (A)		
	2.1.2 Index register X (X), index register Y (Y)		
	2.1.3 Stack pointer (S)		
	2.1.4 Program counter (PC)	16	
	2.1.5 Processor status register (PS)		
	2.2 Access area		
	2.2.1 Zero page		
	2.2.2 Special page		
	2.3 Memory map		
	2.4 Input/Output ports		
	2.4.2 Pin description		
	2.4.2 Fill description 2.5 Interrupts		
	2.5 Interrupts 2.5.1 Interrupt causes		
	2.5.2 Interrupt control		
	2.5.4 Timing after interrupt		
	2.6 Timers		
	2.6.1 Timer 1, timer 2, timer 3 and timer 4		
	2.6.3 Input latch function		
	2.7 Serial I/O		
	2.7.1 Structure of serial I/O section		
	2.7.2 Serial I/O data receive		
	2.7.3 Serial I/O data transmit		
	2.7.4 Byte specification mode		
	2.7.5 SRDY signal and SARDY signal		
	2.8 A-D converter		
	2.8.1 Block description		
	2.8.2 Method of use		
	2.8.3 Operation		
	2.8.4 Definition of A-D conversion precision		
	2.9 Key on wake up		
	2.10 Reset circuit		
	2.10.1 Reset operation		
	2.10.2 Internal status of microcomputer at reset release	.74	
	2.11 Oscillation circuit		
	2.11.1 Oscillation circuit		
	2.11.2 Oscillating circuit for clock-function clock		
	2.12 Low power consumption modes		
	2.12.1 Stop mode	.78	i
	2.12.2 Wait mode	. 79	
	2.13 Status transitions	.80	į

3.ELECTRIC CHARACTERISTICS	83
3.1 Electric characteristics of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP	84
3.2 Electric characteristics of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP	87
3.3 Standard characteristics	
4.BUILT-IN PROGRAMMABLE ROM VERSION	91
4.1 Overview	92
4.2 Pin configuration	93
4.3 Block diagram	95
4.4 EPROM mode	98
4.4.1 EPROM mode	98
4.4.2 Pin description	
4.4.3 Reading, writing, and erasure of built-in PROM	.102
4.4.4 Notes on handling	.103
4.5 Electric Characteristics	
4.5.1 Electric characteristics of M37470E4-XXXSP and M37470E8-XXXSP	
4.5.2 Electric characteristics of M37471E4-XXXSP/FP, M37471E8-XXXSP/FP and M37471E8SS	
APPENDIX	
Appendix 1 Handling of unused pins	
Appendix 2 Package outline	
Appendix 3 Notes for usage	
Appendix 4 7470 series memory map	
Appendix 5 SFR memory map	
Appendix 6 Control registers	
Appendix 7 Machine language instruction table	
Appendix 8 Instruction code table	
Appendix 9 Mask ROM ordering method	
Appendix 10 Emulator MCU M37471RSS	
Appendix 11 Applecation circuit example	.156

FIGURES

Fig.1.4.1	Pin configuration (M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP)	
Fig.1.4.2	Pin configuration (M37471M2-XXXSP, M37471M4-XXXSP, and M37471M8-XXXSP)	7
Fig.1.4.3	Pin configuration (M37471M2-XXXFP, M37471M4-XXXFP, and M37471M8-XXXFP)	
Fig.1.6.1	Block diagram of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP	
Fig.1.6.2	Block diagram of M37471M2-XXXSP, M37471M4-XXXSP, and M37471M8-XXXSP	
Fig.1.6.3	Block diagram of M37471M2-XXXFP, M37471M4-XXXFP, and M37471M8-XXXFP	12
Fig.2.1.1	Register structure	
Fig.2.1.2	Stack store and restore sequence when executing interrupt or subroutine calls	16
Fig.2.2.1	Access area (M37470M2-XXXSP)	
Fig.2.2.2	Zero page and special page addressing mode	19
Fig.2.3.1	Memory map for M37470M2, and M37471M2	21
Fig.2.3.2	Memory map for M37470M4, and M37471M4	
Fig.2.3.3	Memory map for M37470M8, and M37471M8	
Fig.2.3.4	SFR memory map	24
Fig.2.3.5	Interrupt vector area memory map	
Fig.2.4.1	I/O ports of M37470M2, M37470M4, and M37470M8	26
Fig.2.4.2	I/O ports of M37471M2, M37471M4, and M37471M8	26
Fig.2.4.3	Structure of port P0 pull-up control register	
Fig.2.4.4	Structure of ports P1 to P5 pull-up control register	28
Fig.2.4.5	Port P0, P10-P13 block diagram	31
Fig.2.4.6	Port P14-P17 block diagram	32
Fig.2.4.7	Port P2-P4 block diagram	33
Fig.2.4.8	Port P5 block diagram	34
Fig.2.5.1	Structure of interrupt related registers (1)	37
Fig.2.5.2	Structure of interrupt related registers (2)	38
Fig.2.5.3	Structure of interrupt related registers (3)	39
Fig.2.5.4	Interrupt control	40
Fig.2.5.5	Change of stack pointer and program counter at interrupt receive	41
Fig.2.5.6	Timing chart after interrupt	
Fig.2.5.7	Operation time before the interrupt routine execution	42
Fig.2.6.1	Timer block diagram	44
Fig.2.6.2	Timer count timing	45
Fig.2.6.3	Structure of timer 1, 2 mode register	46
Fig.2.6.4	Timing chart for timer 2 when its count source is timer 1 overflow signal	47
Fig.2.6.5	Structure of timer 3, 4 mode register	49
Fig.2.6.6	Structure of timer FF register	49
Fig.2.6.7	PWM waveform	51
Fig.2.6.8	Structure of timer mode register 2	51
Fig.2.6.9	Structure of input latch register	52
Fig.2.6.10	Structure of active edge selection register	53
Fig.2.7.1	Serial I/O block diagram	54
Fig.2.7.2	Structure of serial I/O mode register	55
Fig.2.7.3	Example of the serial I/O mode register setting (data receive)	56
Fig.2.7.4	Serial I/O register at receiving	56
Fig.2.7.5	Example of the serial I/O mode register setting (data transmit)	57
Fig.2.7.6	Serial I/O register at transmitting	57
Fig.2.7.7	Connection example of serial I/O transfer (normal mode)	58
Fig.2.7.8	Serial I/O data transfer operation sequence (normal mode)	59
Fig.2.7.9	Timing diagram of serial I/O data transfer (normal mode)	60
Fig.2.7.10	Example of the serial I/O mode register setting (byte specification mode)	
Fig.2.7.11	Connection example of serial I/O transfer (byte specification mode)	63
Fig.2.7.12	Serial I/O data transfer operation sequence (byte specification mode)	64
Fig.2.7.13	Timing diagram of serial I/O data transfer(byte specification mode with SARDY signal)	65

CONTENTS

FIGURES

Fig.2.8.1	A-D converter block diagram	66
Fig.2.8.2	Structure of A-D control register	67
Fig.2.8.3	Definition of A–D conversion precision	71
Fig.2.9.1	Block diagram of interrupt input and key on wake up circuit	72
Fig.2.10.1	Timing diagram at reset	
Fig.2.10.2	Internal status of microcomputer at reset release	
Fig.2.11.1	Clock generation circuit block diagram	75
Fig.2.11.2	Oscillation circuit using ceramic resonator or crystal oscillator (M37470)	76
Fig.2.11.3	Oscillation circuit using ceramic resonator or crystal oscillator (M37471)	
Fig.2.11.4	External clock input circuit (M37470)	76
Fig.2.11.5	External clock input circuit (M37471)	76
Fig.2.11.6	Structure of CPU mode register	76
Fig.2.13.1	Status transitions	80
Fig.4.2.1	Pin configuration (M37470E4-XXXSP and M37470E8-XXXSP)	93
Fig.4.2.2	Pin configuration (M37471E4-XXXSP, M37471E8-XXXSP and M37471E8SS)	
Fig.4.2.3	Pin configuration (M37471E4-XXXFP and M37471E8-XXXFP)	
Fig.4.3.1	Block diagram of M37470E4-XXXSP and M37470E8-XXXSP	
Fig.4.3.2	Block diagram of M37471E4-XXXSP and M37471E8-XXXSP(M37471E8SS)	
Fig.4.3.3	Block diagram of M37471E4-XXXFP and M37471E8-XXXFP	
Fig.4.4.1	Pin connection at EPROM mode (M37470E4-XXXSP and M37470E8-XXXSP)	
Fig.4.4.2	Pin connection at EPROM mode (M37471E4-XXXSP, M37471E8-XXXSP and M37471E8	
Fig.4.4.3	Pin connection at EPROM mode (M37471E4-XXXFP and M37471E8-XXXFP)	
Fig.4.4.4	Writing and test for blank one-time programmable type	103

TABLES

Table	1.2.1	7470 series	3
Table	1.3.1	Functions of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP	4
Table	1.3.2	Functions of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP	5
Table	1.5.1	Pin description	9
Table	2.5.1	Interrupt vector addresses and priority	35
Table	2.7.1	Corresponding between serial I/O relation ports and serial I/O mode register	58
Table	2.8.1	Change of A-D conversion register during A-D conversion	69
Table	2.12.1	Functions operating in stop mode	
Table	2.12.2	Functions operating in wait mode	79
Table	4.1. 1	Functions of built-in PROM versions (M37470E4-XXXSP, M37470E8-XXXSP, M37471E4-	
	>	(XXSP/FP, M37471E8-XXXSP/FP, and M37471E8SS)	92
Table		Pin correspondence at the EPROM mode	
Table	4.4.2	Pin description	.100
Table	4.4.3	Input/Output signal at each mode	.102




OVERVIEW

1.1 Overview

The 7470 series are 8-bit single-chip microcomputers created by silicon gate CMOS processing. Built into these microcomputers are:

- MELPS 740 CPU core
- Four 8-bit timers
- Serial I/O function (with multi-connection compatibility)
- A-D converter (successive approximation comparison method)
- Key on wake up function

Designed as compact microcomputers for controlling household appliances and every-day electrical equipment, their reduced power dissipations enabled by the use of CMOS processing also make these microcomputers extremely suitable for applications using battery power.



M37471M2-XXXSP chip

1.2 7470 series

The 7470 series is an extended family consisting of the chips listed in Table 1.2.1, with the M37470M2-XXXSP being the base chip. These chips differ only in memory characteristics, memory size, and number of ports, to enable the user to select the chip best suited to the system. Throughout this manual, all of the 7470 series of microcomputers are referred to as the M37470, unless there is a real difference between models.

Table 1.2.1 7470 series

Tuno	ROM	RAM	I/O	Input	Analog	Doolsono	Domorko
Type	(byte)	(byte)	ports	ports	input	Package	Remarks
M37470M2-XXXSP	4K	128					
M37470M4-XXXSP	8K	192					_
M37470M8-XXXSP	16K	384	}				
M37470E4-XXXSP	8K	192	22	4	4	32P4B	
M37470E8-XXXSP	16K	384	}				*1
M37470E4SP	8K	192]				'
M37470E8SP	16K	384					
M37471M2-XXXSP	4K	128					
M37471M4-XXXSP	8K	192				42P4B	
M37471M8-XXXSP	16K	384					
M37471M2-XXXFP	4K	128					
M37471M4-XXXFP	8K	192				56P6N	
M37471M8-XXXFP	16K	384					
M37471E4-XXXSP	8K	192				42P4B	
M37471E8-XXXSP	16K	384	28	8	8	42540	
M37471E4-XXXFP	8K	192] 20	0	0	56P6N	
M37471E8-XXXFP	16K	384				SOFON	*1
M37471E4SP	8K	192				42P4B	
M37471E8SP	16K	384				42740	
M37471E4FP	8K	192				56P6N	
M37471E8FP	16K	384				SOFOIN	
M37471E8SS	16K	384				42S1B	*2
M37471RSS	63.5K (Note)	384				42S1M	*3

- *1: One-time programmable version
- *2: Window-type EPROM version
- *3: Dedicated emulator MCU

Note: Address space that can be used as ROM area

(1) One-time programmable version

Non-erasable programs can be written into the internal PROM of this one-time programmable micro-computer. For details of the functions of this version, see Chapter 4, "Built-in programmable ROM version".

(2) Window-type EPROM version

Erasable programs can be written into the built-in EPROM of this built-in EPROM microcomputer. For details of the functions of this version, see Chapter 4, "Built-in programmable ROM version".

(3) Dedicated MCU for emulator

This dedicated MCU for emulator version is designed for program development—since it makes it easy for the user to develop programs, it is most suitable as an element in the trial manufacture of systems. For details of the functions of this version, see Appendix 11, "Dedicated MCU for emulator M37471RSS".

1.3 Functional descriptions

Table 1.3.1 shows the functional descriptions of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP. Same as this, the functional description of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP are shown in Table 1.3.2.

Table 1.3.1 Functions of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP

Parame	ter		Functions		
Basic instructions			69		
Instruction execution time			1.0μs (minimum instructions, at 4MHz)		
Clock frequency			4MHz		
Memory size	ROM	M37470M2	4096 bytes		
		M37470M4	8192 bytes		
		M37470M8	16384 bytes		
	RAM	M37470M2	128 bytes		
		M37470M4	192 bytes		
		M37470M8	384 bytes		
Input/Output ports	P0,P1	1/0	8-bit × 2		
	P2	1/0	4-bit × 1		
	P3	Input	4-bit × 1		
	P4	1/0	2-bit × 1		
Serial I/O			8-bit × 1		
Timers			8-bit × 4 (with 8-bit latch)		
A-D converter (successive approximation comparison)			8-bit × 1 (4-channel)		
Interrupts			External 5, internal 6 and software 1		
Subroutine nesting	M37470	OM2	64		
	M3747	0M4	96		
	M37470	8MC	192		
Clock generating circuit (Note	1)		Built-in with internal feedback resistor		
			(connect an external ceramic or quartz crystal oscillator)		
Power supply			2.7 to 5.5V		
Power dissipation (typ.)			17.5mW (at 4MHz)		
Input/Output characteristics	Input/O	utput voltage	5V		
	Output	current	-5 to 10mA (P0, P1, P2 and P4: CMOS 3-state)		
Operating temperature range		· · · · · · · · · · · · · · · · · · ·	−20 to 85°C		
Device structure			CMOS silicon gate		
Package			32-pin shrink plastic molded DIP		

Note 1: Clock generating circuit for clock function is not built-in.

Table 1.3.2 Functions of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP

Two built-in with internal feedback resistor (connect an external ceramic or quartz crystal oscillator)		
3101)		
state)		
<u>siaic</u>		
17.5mW (at 4MHz) 5V -5 to 10mA (P0, P1, P2 and P4: CMOS 3-state) -20 to 85°C CMOS silicon gate 42-pin shrink plastic molded DIP 56-pin plastic molded QFP		

1.4 Pin configuration

Figure 1.4.1 shows the pin configuration of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP. And the pin configuration of M37471M2-XXXSP, M37471M4-XXXSP, and M37471M8-XXXSP are shown in Figure 1.4.2, and the pin configuration of M37471M2-XXXFP, M37471M4-XXXFP, and M37471M8-XXXFP are shown in Figure 1.4.3.




Fig.1.4.1 Pin configuration (M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP)




Fig.1.4.2 Pin configuration (M37471M2-XXXSP, M37471M4-XXXSP, and M37471M8-XXXSP)




Fig.1.4.3 Pin configuration (M37471M2-XXXFP, M37471M4-XXXFP, and M37471M8-XXXFP)

1.5 Pin description

Pin description is shown in Table 1.5.1

Table 1.5.1 Pin description

Pin	Name	Input/ Output	Function
Vcc, Vss	Supply voltage		Supply 2.7 to 5.5V to Vcc, and 0V to Vss.
AVss	Analog		Acts as ground level input pin for A-D converter.
	power supply		Same voltage as Vss is applied. (Note 1)
VREF	Reference	Input	Acts as reference voltage input pin for the A-D converter.
	voltage input		
RESET	Reset input	Input	Specifies reset when held at "L" for at least 2µs.
XIN	Clock input	Input	Acts as input and output pins interfacing with the internal clock generating
			circuit. Connect a ceramic resonator or crystal oscillator between the XIN
Xout	Clock output	Output	and XOUT pins to set the oscillator frequency. An internal feedback resistor
			is connected between the XIN and XOUT pins.
			If an external clock is used, connect the clock source to the XIN pin and leave
			the Xout pin open.
P00-P07	I/O port P0	1/0	Acts as 8-bit I/O port with CMOS output format. When input port is selected,
			these pins can be connected individually to pull-up transistors. A key on
			wake up function is also provided.
P10-P17	I/O port P1	1/0	Acts as 8-bit I/O port with CMOS output format. When input port is selected,
			these pins can be connected in groups of four to pull-up transistors. P12 and
			P13 can also be used as timer outputs To and T1, and P14, P15, P16, and
			P17 can also be used as SIN, SOUT, CLK, and SRDY of the serial I/O function.
			SOUT and SRDY outputs can be set to N-channel open drain output.
P20-P27	I/O port P2	1/0	Acts as 8-bit I/O port with CMOS output format. When input port is selected,
(Note 2)			these pins can be connected in groups of four to pull-up transistors. These
			pins can also be used as analog inputs INo to IN7.
P30-P33	Input port P3	Input	Acts as 4-bit input port. P3o and P31 can also be used as external interrupt
			input pins INTo and INT1, and P32 and P33 can also be used as timer input
			pins CNTRo and CNTR1.
P40-P43	I/O port P4	1/0	Acts as 4-bit I/O port with CMOS output format. When input port is selected,
(Note 3)			these pins can be connected in groups of four to pull-up transistors.
P50-P53	Input port P5	Input	Acts as 4-bit input port that can be connected as a group of four pins to pull-
(Note 4)			up transistors. P50 and P51 can also be used as the XCIN and XCOUT pins
•			for the clock-function clock generating circuit. When using these pins as
			XCIN and XCOUT pins, an internal feedback resistor is connected between
			them. To enable external clock input, connect the clock source to the XCIN
			pin and leave the XCOUT pin open.


Note 1: For 56-pin QFP type only.


^{2:} Only P20-P23 (IN0-IN3) 4-bit for M37470M2, M37470M4, and M37470M8. 3: Only P40 and P41 2-bit for M37470M2, M37470M4, and M37470M8.


^{4:} This port is not included in M37470M2, M37470M4, and M37470M8.

1.6 Block diagram

Figure 1. And the Figure shown 1.6.2, 1.6.1 shows the block diagram and the Figure 1.6.3. block block diagram of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP of M37471M2-XXXSP, M37471M4-XXXSP, and M37471M8-XXXSP are shown in block diagram of M37471M2-XXXFP, M37471M4-XXXFP, and M37471M8-XXXFP







OBARANDRA 2

FUNCTIONAL DESCRIPTION

2.1 Central processing unit (CPU)

The central processing unit (CPU) of the M37470 has six internal registers. Five of these registers (the accumulator (A), index register X (X), index register Y (Y), stack pointer (S), and processor status register (PS)) have an 8-bit configuration, but the program counter (PC) has a 16-bit configuration consisting of two 8-bit registers (PCH and PCL).

After a reset, the I flag of the processor status register is set to "1", the contents of address FFFF16 are placed in the high-order 8 bits of the program counter, and the contents of address FFFE16 are placed in the low-order 8 bits of the program counter. The contents of the rest of the PS and the other registers are undefined, so initialization may be necessary for some programs.

The register structure of the M37470 is shown in Figure 2.1.1.




Fig.2.1.1 Register structure

FUNCTIONAL DESCRIPTION

2.1 Central processing unit (CPU)

2.1.1 Accumulator (A)

The accumulator is the central register of the microcomputer, and it has an 8-bit configuration. This is the most frequently used general-purpose register—it is used for arithmetic operations, data transfer, temporary storage, and condition judgements.

2.1.2 Index register X (X), index register Y (Y)

Both index register X and index register Y have 8-bit configurations. In addressing modes that use these index registers, the contents of these registers are added to the contents of the specified address to give the actual address to be used. These addressing modes are useful for referencing subroutine tables and memory tables.

These index registers also have increment, decrement, comparison, and data transfer functions, so they can be used as accumulators.

When the T flag of the processor status register (described below) is "1", the contents of index register X are used as they are as an operand address.

2.1.3 Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts.

When processing branches from the currently executing routine to a subroutine or interrupt processing routine, the return address must be saved. This return address is usually stored in the internal RAM, in an area called the stack area. The contents of the stack pointer indicate the storage location of stack data in the stack area. The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 2.1.2. These operations are performed automatically when an interrupt is received or a subroutine is called.

The contents of registers other than the program counter and processor status register are not automatically pushed onto the stack, and at subroutine call only the contents of the program counter are pushed. If pushing is necessary, specify it in the program: use the PHA and PLA instructions to push and pop the contents of the accumulator, and the PHP and PLP instructions to push and pop the contents of the processor status register.

RAM in the zero page is usually used as the stack area for this storage, but 1 page (addresses 010016 to 01FF16) can also be used as a stack area by setting bit 2 of the CPU mode register (address 00FB16) to "1" (M37470M8 and M37471M8 only). The M37470M2, M37470M4, M37471M2, and M37471M4 do not have 1 page in RAM, so always set this bit to "0" in these microcomputers.




Fig.2.1.2 Stack store and restore sequence when executing interrupt or subroutine calls

2.1.4 Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers: PCH and PCL. It contains the address of the next instruction to be executed.

2.1.5 Processor status register (PS)

The processor status register is an 8-bit register consisting of various flags such as those holding the status after an arithmetic operation.

After reset, the I flag is set to "1", but all other flags are undefined. Since the T and D flags directly affect arithmetic operations, always initialize them before such an operation.

The bits of the processor status register are described below.

FUNCTIONAL DESCRIPTION

2.1 Central processing unit (CPU)

(1) Carry flag (C)

The C flag stores a carry or borrow sent from the arithmetic and logic unit after an arithmetic operation. It is also changed by a shift or rotate instruction.

The C flag can be set by the SEC instruction and cleared by the CLC instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an arithmetic operation or a data transfer is "0", or cleared if the result is anything other than "0".

The Z flag is not valid in decimal mode.

(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1". It is automatically set to "1" when an interrupt is received, preventing multiple interrupts.

The I flag can be set by the SEI instruction and cleared by the CLI instruction.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are performed in binary or decimal notation. Ordinary binary arithmetic is performed when the D flag is "0"; decimal arithmetic with two digits per word is performed when it is "1". Decimal correction is automatic in decimal mode, but only the ADC and SBC instructions can be used for decimal arithmetic.

The D flag can be set by the SED instruction and cleared by the CLD instruction. Once the D flag has been set, it is valid until it is cleared by the CLD instruction or other cause. Since the D flag directly affects calculations, always initialize it after a reset.

(5) Break flag (B)

The BRK instruction can be used during program debugging to give the same effect as an interrupt. The B flag determines whether an interrupt was generated by executing the BRK instruction. It is set to "1" if an interrupt was generated by the BRK instruction; or cleared to "0" and pushed onto the stack if any other interrupt was generated.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory; when it is "1", direct arithmetic operations and direct data transfers are enabled between memory and memory, memory and I/O, and I/O, and I/O, without using the accumulator. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by the index register X, and that of memory location 2 is specified by the normal addressing mode.

The T flag can be set by the SET instruction and cleared by the CLT instruction.

Since the T flag directly affects calculations, always initialize it after a reset.

(7) Overflow flag (V)

The V flag is valid during the addition or subtraction of binary, one-word signed data. It is set if the result is outside the range of +127 to -128. It is also used after the BIT instruction is executed, to contain the value in bit 6 of the memory location operated on by the BIT instruction.

The V flag can be cleared by the CLV instruction, but it cannot be set by an instruction.

The V flag is not valid in decimal mode.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative (bit 7 is "1"). It is also used after the BIT instruction is executed, to contain the value in bit 7 of the memory location operated on by the BIT instruction.

The N flag cannot be set or cleared directly by any instruction.

The N flag is not valid in decimal mode.

2.2 Access area

In the M37470, all the ROM, RAM, I/O functions, and control registers are located in the same memory area. This means that there is no need for programs to distinguish between memory and I/O operations—the same instructions can both transfer data and operate on data.

The program counter of the M37470 has a 16-bit configuration, and 64K bytes of memory area (from addresses 000016 to FFFF16) can be accessed. Of this 64K-byte memory area, the first 256 bytes are called the zero page area which holds frequently used memory functions such as internal RAM, I/O ports, and timers. The last 256 bytes of the 64K-byte memory area are called the special page area. The zero page and special page areas can be accessed in 2-byte units by using special addressing modes.




Fig.2.2.1 Access area (M37470M2-XXXSP)

2.2.1 Zero page (addresses 000016 to 00FF16)

The 256 bytes from address 000016 to address 00FF16 are called the zero page area. RAM, access flags, and the special function register (SFR) are allocated to this area. Use the zero page addressing mode shown in Figure 2.2.2 to specify memory and registers in the zero page area. This dedicated zero page addressing mode is particularly useful because it enables access to this area with even shorter instruction cycles.

2.2.2 Special page (addresses FF0016 to FFFF16)

The 256 bytes from address FF0016 to address FFFF16 are called the special page area. Use the special page addressing mode shown in Figure 2.2.2 to specify memory in the special page area. This dedicated special page addressing mode is particularly useful because it enables access to this area with even shorter instruction cycles.

Frequently used subroutines are normally stored in this area.




Fig.2.2.2 Zero page and special page addressing mode

2.3 Memory map

The memory map of the 7470 series is shown in Figures 2.3.1 to 2.3.3. Memory, I/O, and other functions allocated to the address spaces are described below.

●RAM

000016 to 007F16: M37470M2, and M37471M2

000016 to 00BF16: M37470M4, and M37471M4

000016 to 00BF16

and

010016 to 01BF16: M37470M8, and M37471M8

In the M37470M2, and M37471M2, static RAM with a capacity of 128×8 bits is allocated to addresses 000016 to 007F16.

In the M37470M4, and M37471M4, static RAM with a capacity of 192×8 bits is allocated to addresses 000016 to 00BF16.

In the M37470M8, and M37471M8, static RAM with a capacity of 384×8 bits is allocated to addresses 000016 to 00BF16 and 010016 to 01BF16.

Internal RAM is used for data storage as well as a stack area for subroutine call and interrupt generation. Therefore, when using RAM as a stack area, be careful that subroutine nesting and interrupt levels do not become too complex, to ensure that data stored in that RAM area is not destroyed.

OSFR

The area from address 00C016 to address 00FF16 is allocated to the special function register (SFR), with the memory map shown in Figure 2.3.4. The SFR contains registers relating to functions such as I/O ports, timers, serial I/O, A-D converter, and interrupts.

●ROM

F00016 to FFFF16: M37470M2, and M37471M2 E00016 to FFFF16: M37470M4, and M37471M4 C00016 to FFFF16: M37470M8, and M37471M8

In the M37470M2, and M37471M2, mask ROM with a capacity of $4K \times 8$ bits is allocated to addresses F00016 to FFFF16.

In the M37470M4, and M37471M4, mask ROM with a capacity of 8K \times 8 bits is allocated to addresses E00016 to FFFF16.

In the M37470M8, and M37471M8, mask ROM with a capacity of $16K \times 8$ bits is allocated to addresses C00016 to FFFF16.

Addresses FFEA16 to FFFF16 in internal ROM are allocated as a vector area for storing jump destination addresses used at reset or when an interrupt is generated. A memory map of this vector area is shown in Figure 2.3.5.




Fig.2.3.1 Memory map for M37470M2, and M37471M2




Fig.2.3.2 Memory map for M37470M4, and M37471M4




Fig.2.3.3 Memory map for M37470M8, and M37471M8

00C016	Port P0	00 E 016	
00C116	Port P0 direction register	00 E 1 ₁₆	
00C216	Port P1	00E216	
0C316	Port P1 direction register	00E316	
0C416	Port P2	00 E4 16	
0C516	Port P2 direction register	00 E 516	
0C616	Port P3	00 E 616	
0C716		00E716	
0C816	Port P4	00E816	
0C916	Port P4 direction register	00 E 916	
0CA16	Port P5 (Note 1)	00 EA 16	
0CB16		00EB16	
0CC16		00EC16	
0CD16		00ED16	
0CE16		00EE16	
0CF16		00EF16	
0D016	Port P0 pull-up control register	00F016	Timer 1
0D116	Ports P1 to P5 pull-up control register	00F116	Timer 2
0D216		00F216	Timer 3
0D316		00F316	Timer 4
0D416	Edge polarity selection register	00F416	
0D516		00F516	
0D616	Input latch register	00F616	
0D716		00F716	Timer FF register
0D816		00F816	Timer 12 mode register
0D916	A-D control register	00F916	Timer 34 mode register
0 DA 16	A-D conversion register	00FA16	Timer mode register 2
0DB16		00FB ₁₆	CPU mode register
0DC16	Serial I/O mode register	00FC ₁₆	Interrupt request register 1
0DD16	Serial I/O register	00FD16	Interrupt request register 2
0DE16	Serial I/O counter Byte counter	00FE ₁₆	Interrupt control register 1
0DF16		00FF16	Interrupt control register 2

Fig.2.3.4 SFR memory map




Fig.2.3.5 Interrupt vector area memory map

2.4 Input/Output ports

Figure 2.4.1 shows I/O ports of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP. And I/O ports of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP are shown in Figure 2.4.2.




Fig.2.4.1 I/O ports of M37470M2, M37470M4, and M37470M8




Fig.2.4.2 I/O ports of M37471M2, M37471M4, and M37471M8

2.4.1 Input/Output port

(1) Port P0

Port P0 is an 8-bit input/output port. Output is in CMOS output format. Port P0 is handled as memory at address 00C016 in the zero page. It has a direction registers (address 00C116) whose bits can be individually programmed to set each of the pins of port P0 to either input or output. If a bit of direction register is set by program to "1", the corresponding pin is set to be an output pin; if the bit of direction register is set to "0"; the pin is set to be an input pin. Data written to a pin that has been programmed as an output pin is written to a port latch, then it is output without change to the output pin. When data is read from a pin that has been programmed as an output pin, the contents of the output pin itself are not read; the contents of the port latch are read instead. This ensures that the previously output value is read correctly, even if some cause such as an external load has driven an output "H" voltage down or a "L" voltage up. A pin programmed to be an input pin is floating, and its status can always be read. When data is written to such a pin, it is written only to the port latch, so the pin itself stays floating.

At reset, all the pins of port P0 are set to input. When the port is set to input, individual pins can be connected to pull-up transistors (see Figure 2.4.3).

If a key matrix is created for input to port P0, the M37470 can be returned from wait or stop mode to normal operating mode by simply pressing a key. This generates an interrupt by applying an "L" level voltage to port P0.




Fig.2.4.3 Structure of port P0 pull-up control register

- (2) Port P1
 - Port P1 has the same functions as port P0. Pins P12 to P17 have double functions—their functions can be selected by program. When port P1 is selected to be an input port, its pins can be connected in groups of four to pull-up transistors (see Figure 2.4.4).
- (3) Port P2

Port P2 is an 8-bit I/O port with the same functions as port P0. In the M37470M2, M37470M4, and M37470M8, this port is P20 to P23, a 4-bit I/O port. This port can also be used as an analog voltage input pin. When port P2 is selected to be an input port, its pins can be connected in groups of four to pull-up transistors (see Figure 2.4.4).

(4) Port P3

Port P3 is a 4-bit input port. Its pins can also be used as external interrupt input pins and timer input pins.

(5) Port P4

Port P4 is an 4-bit I/O port with the same functions as port P0. In the M37470M2, M37470M4, and M37470M8, this port is P40 and P41, a 2-bit I/O port. When port P4 is selected to be an input port, its pins can be connected in groups of four to pull-up transistors (see Figure 2.4.4).

(6) Port P5

Port P5 is a 4-bit input port that can be connected as a group of four pins to a pull-up transistor (see Figure 2.4.4). Pins P50 and P51 can also be used as I/O pins for the clock-function clock generating circuit. Note that the M37470M2, M37470M4, and M37470M8 do not have this port.





Fig.2.4.4 Structure of ports P1 to P5 pull-up control register

Switch the programmable I/O ports between input and output as shown below.



2.4.2 Pin description

The functions of the other I/O pins of the M37470 are described below.

(1) XIN and XOUT pins

The XIN and XOUT pins are clock I/O pins. The M37470 has a built-in clock generating circuit whose oscillation frequency can be set by a ceramic resonator or a crystal oscillator. A feedback resistor is built in between the XIN and XOUT pins.

When using an external clock, connect the clock oscillation source to the XIN pin, and leave the XOUT pin open.

(2) RESET pin

The system is reset when the RESET pin is held at "L" for at least 2 µs.

(3) Vss and Vcc pins

The Vss and Vcc pins supply power to the chip.

(4) INTo pin (P3o/INTo)

The interrupt input pin INTo can also be used as port P3o. When either a rising edge or a falling edge is input to this pin, the INTo interrupt request bit (bit 0 of address 00FD16) is set to "1".

(5) INT1 pin (P31/INT1)

The interrupt input pin INT1 can also be used as port P31. When either a rising edge or a falling edge is input to this pin, the INT1 interrupt request bit (bit 1 of address 00FD16) is set to "1".

(6) CNTRo pin (P32/CNTRo)

The timer input pin CNTRo can also be used as port P32.

(7) CNTR1 pin (P33/CNTR1)

The timer input pin CNTR1 can also be used as port P33.

(8) To pin (P12/To)

The timer output pin To can also be used as port P12.

(9) T1 pin (P13/T1)

The timer output pin T1 can also be used as port P13.

(10) INo to IN7 pins (P20/IN0 to P27/IN7)

The analog input pins INo to IN7 can also be used as port P20 to P27. M37470M2, M37470M2A, M37470M4, and M37470M8 do not have IN4-IN7 pins.

(11) VREF pin

The VREF pin is a reference voltage input pin for the A-D converter.

(12) XCIN and XCOUT pins (P50/XCIN and P51/XCOUT)

The XCIN and XCOUT pins are clock I/O pins for the clock function, but they can also be used as ports P50 and P51. A feedback resistor is built in between the XCIN and XCOUT pins, but it is disconnected when these pins are used as ordinary ports. The M37470M2, M37470M4, and M37470M8 do not have these pins.

(13) AVss pin

The AVss pin is a ground level input pin for A-D converter. Same voltage as Vss is applied. This pin is for 56-pin QFP type only.




Fig.2.4.5 Port P0, P10-P13 block diagram




Fig.2.4.6 Port P14-P17 block diagram




Fig.2.4.7 Port P2-P4 block diagram




Fig.2.4.8 Port P5 block diagram

2.5 Interrupts

Interrupts are used in the following cases:

•When processing that is more important that the currently executing processing routine is requested. •When processing must be executed at a specific timing.

The M37470 can be interrupted by 12 causes. These interrupts are vector interrupts with a fixed priority sequence. Interrupt causes, jump destination addresses, and interrupt priorities are listed in Table 2.5.1.

Table 2.5.1 Interrupt vector addresses and priority

Priority	Interrupt cases	Jump destination addresses		Remarks		
FHORITY	interrupt cases	Higher	Lower			
1	Reset (note)	FFFF16	FFFE16	Non-maskable		
2	INTo interrupt	FFFD16	FFFC16	Polarity programmable		
3	INT1/Key on wake up interrupt	FFFB16	FFFA16	Polarity programmable (INT1)		
4	CNTRo/CNTR1 interrupt	FFF916	FFF816	Polarity programmable		
5	Timer 1 interrupt	FFF716	FFF616			
6	Timer 2 interrupt	FFF516	FFF416			
7	Timer 3 interrupt	FFF316	FFF216			
8	Timer 4 interrupt	FFF116	FFF016			
9	Serial I/O interrupt	FFEF16	FFEE16			
10	A-D conversion interrupt	FFED16	FFEC16			
11	BRK instruction interrupt	FFEB16	FFEA16	Non-maskable software interrupt		

Note: Reset is included in this table because it operates in the same way as an interrupt.

These 12 interrupts have the priorities listed in Table 2.5.1 (but note that a reset input has a higher priority than all these interrupts). If two or more interrupts are requested in the same sampling period, the interrupt with the highest priority is the only one that is accepted. The priority sequence is determined by the hardware, but a variety of interrupt processing options can also be set by software, using the interrupt control flags (the interrupt enable bits and the interrupt disable flag).

2.5.1 Interrupt causes

The various interrupt causes are described below.

(1) INTo, INT1 and key on wake up interrupts

An interrupt request is generated when either a rising edge or a falling edge is detected in the level of the INTo pin or the INTo pin. The active edge that is detected in this way can be selected by setting bit 0 or bit 1 of the active edge selection register (address 00D416).

The INTo and INT1 pins can also be used as the P30 and P31 pins; the levels at ports P30 and P31 are always detected.

The active edge selection register is cleared to "0016" by a reset, so requests for INTo and INT1 interrupts are generated when falling edges are subsequently detected at those pins.

After a low power consumption mode has been set by the STP instruction or the WIT instruction, interrupts are key on wake up interrupts if bit 5 of the active edge selection register is "1", or INT1 interrupts if it is "0". If key on wake up interrupts are validated, an interrupt request is generated whenever an "L" level voltage is applied to any of the pins of port P0 that have been set to input mode.

When a non low power consumption mode is set, both key on wake up and INT1 interrupts are invalid if bit 5 of the active edge selection register is set to "1".

(2) CNTRo and CNTR1 interrupts

An interrupt request is generated when either a rising edge or a falling edge is detected in the level of the CNTRo pin or the CNTR1 pin. Use bit 4 of the active edge selection register to determine whether the CNTRo pin or the CNTR1 pin is the interrupt input pin. The active edge can be selected for each pin by setting bits 2 and 3 of the active edge selection register.

- (3) Timer 1, timer 2, timer 3, and timer 4 interrupts An interrupt request is generated when the timer overflows.
- (4) Serial I/O interrupt An interrupt request is generated when serial I/O transmit or receive is completed.
- (5) A-D conversion interrupt An interrupt request is generated when A-D conversion is completed.

(6) BRK instruction interrupt

The BRK instruction interrupt has the lowest priority of software interrupts; it does not have a corresponding interrupt enable bit and the interrupt disable flag has no effect on it (it is non-maskable).




Fig.2.5.1 Structure of interrupt related registers (1)




Fig.2.5.2 Structure of interrupt related registers (2)




Fig.2.5.3 Structure of interrupt related registers (3)

For further details of the various interrupts, see the sections on the corresponding functions. **2.5.2 Interrupt control**


Each of the M37470's interrupts is controlled by two bits and one flag: its interrupt request bit, its interrupt enable bit, and the interrupt disable flag, as shown in Figure 2.5.4, except for the software interrupt set by the BRK instruction. These control bits and control flag are described below.

- (1) Interrupt request bits
 - When an interrupt request is generated, the corresponding request bit is set to "1". The interrupt request bit remains set until the interrupt is accepted; it is cleared at the same time that the interrupt is accepted. These bits can be cleared by a program, but they cannot be set.
- (2) Interrupt enable bits

The interrupt enable bits control the acceptance of interrupts. When the bit corresponding to an interrupt is "0", the acceptance of that interrupt is disabled; when the bit is "1", the corresponding interrupt is enabled.

- (3) Interrupt disable flag (I)
 - The I flag is allocated to bit 2 of the processor status register. This flag disables all interrupts except the BRK instruction interrupt. When the interrupt disable flag is set to "1", interrupts are disabled; when it is cleared to "0", interrupts are enabled. Use the SEI instruction to set the interrupt disable flag, and the CLI instruction to clear it.
 - Once an interrupt service routine has started, the I flag is automatically set to disable multiple interrupts. To enable multiple interrupts, specify the CLI instruction within the interrupt service routine to clear the I flag.

The above control bits and control flag are independent; they do not have any effect on each other. An interrupt is generated when the corresponding interrupt request and enable bits are "1" and the



interrupt disable flag is "0".

2.5.3 Processing at interrupt acceptance

When an interrupt is accepted, the currently executing processing is temporarily halted and the appropriate interrupt service routine is executed. After the interrupt service routine ends, the program flow must be such that the previous processing continues.

When the M37470 accepts an interrupt, it automatically pushes the contents of the program counter and the processor status register onto the stack. At the same time, it takes the contents of the vector corresponding to the accepted interrupt (the start address of the interrupt service routine) from the interrupt vector table and puts them into the program counter, then it executes the interrupt service routine.

When the interrupt service routine starts, the request bit corresponding to that interrupt is cleared to "0", and the interrupt disable flag becomes "1" to disable multiple interrupts. (To enable multiple interrupts, specify the CLI instruction within the interrupt service routine to clear the I flag.)

Before an interrupt service routine can be executed, a jump destination address must be set in the vector table to correspond to each interrupt. The jump destination addresses of all the interrupts are listed in Table 2.5.1.

Changes in the stack pointer and program counter when an interrupt is accepted are shown in Figure 2.5.5.




Fig.2.5.5 Change of stack pointer and program counter at interrupt receive

2.5.4 Timing after interrupt

Figure 2.5.6 shows the timing chart of stack save and interrupt routine start at the interrupt occurrence. Figure 2.5.7 shows the operation time before interrupt routine execution.




Fig.2.5.6 Timing chart after interrupt

The interrupt service routine will start after the completion of the instruction being executed when the request occurs. The two conditions that allow for the interrupt to be accepted is the interrupt disable flag must be "0" and the interrupt enable bit must be "1" (with the exception of the BRK instruction interrupt).




Fig.2.5.7 Operation time before the interrupt routine execution


2.6 Timers

The M37470 has four 8-bit built-in timers, each with an 8-bit timer latch: timer 1, timer 2, timer 3, and timer 4. The timers are all of the count-down type—when the counter of a timer reaches "FF16", the contents of the timer latch decremented by 1 at the next count pulse, is reloaded into the timer, and an interrupt request is generated. The divide ratio of a timer is given by 1/(n + 1), where n is the contents of the latch (n = 0 to 255).

Timers can be set by software, and they can be selected in the following modes:

- Timer mode
- Event count mode
- Pulse output mode
- Pulse width measuring mode
- PWM mode

A block diagram of the timers is shown in Figure 2.6.1.



Timer block diagram Fig.2.6.1

2.6.1 Timer 1, timer 2, timer 3 and timer 4

Each of timer 1, timer 2, timer 3, and timer 4 is an 8-bit timer with an 8-bit timer latch. If a timer is specified for a write, the corresponding timer latch is also specified at the same time. Therefore, if the value set in the timer is assumed to be n16, the value of the timer latch is also n16. When the timer starts to count, the timer's value decrements at the fall of each count pulse, in the sequence: n16 \rightarrow (n16-1) \rightarrow (n16-2) \rightarrow 116 \rightarrow 016 \rightarrow FF16. At the fall of the next count pulse after the timer reaches "FF16", the value (n16-1) obtained by subtracting one from the reload latch value is set (reloaded) into the timer, and the count resumes. At the rise of the next count pulse after the timer reaches "FF16", an overflow occurs, and an interrupt request is generated. Timer count timing is shown in Figure 2.6.2.




Fig.2.6.2 Timer count timing

(1) Timer 1

Timer 1 can be used in three modes: timer mode, event count mode, and pulse output mode. Start the count of timer 1 by setting bit 0 of the timer 1, 2 mode register (address 00F816) to "0". In timer mode, an interrupt is generated at constant time intervals. The count source can be selected by setting bits 1 and 2 of the timer 1, 2 mode register to specify any one of: the clock oscillation frequency f(XIN) or the clock-function clock oscillation frequency f(XCIN) divided by 16, the clock-function clock oscillation frequency f(XCIN), or an external clock input through the CNTRo pin. Use bit 7 of the CPU mode register to select f(XIN) or f(XCIN). Do not select f(XCIN) as the count source in the M37470M2, M37470M4, and M37470M8.

In event count mode, the operation is the same as in timer mode, except that count source is an external clock input through the CNTRo pin. The active edge of input pulses can be selected by changing bit 2 of the active edge selection register (address 00D416). When this bit is "0", pulses input through the CNTRo pin are inverted to become count pulses; when this bit is "1", pulses input through the CNTRo pin are used unchanged as count pulses.

In pulse output mode, if bit 3 of the timer 1, 2 mode register (address 00F816) is set to "1", port P12 becomes the timer output To, and a signal that is the timer 1 overflow signal divided by two is output. To activate pulse output mode, set the P12 direction register to output mode. In this case, the initial output value can be set by writing to bit 0 of the timer FF register (address 00F716) while bit 0 of the timer mode register 2 (address 00FA16) is "1" (setting enabled).

(2) Timer 2

Timer 2 can be used in timer mode. Start the count of timer 2 by setting bit 4 of the timer 1, 2 mode register (address 00F816) to "0". The count source can be selected by setting bits 5, 6, and 7 of the timer 1, 2 mode register to specify any one of: the clock oscillation frequency f(XIN) or the clock-function clock oscillation frequency f(XCIN) divided by 16, 64, 128 or 256; or the timer 1 overflow signal.

Use bit 7 of the CPU mode register to select f(XIN) or f(XCIN). Do not select f(XCIN) as the count source in the M37470M2, M37470M4, and M37470M8.





Fig.2.6.3 Structure of timer 1, 2 mode register



(3) Timer 3

Timer 3 can be used in three modes: timer mode, event count mode, and PWM mode. Start the count of timer 3 by setting bit 0 of the timer 3, 4 mode register (address 00F916) to "0".

In timer mode, an interrupt is generated at constant time intervals. The count source can be selected by setting bits 1 and 2 of the timer 3, 4 mode register and bit 6 of the timer mode register 2 (address 00FA16) to specify any one of: the clock oscillation frequency f(XIN) or the clock-function clock oscillation frequency f(XCIN) divided by 16, the clock-function clock oscillation frequency f(XCIN), the timer 1 overflow signal, the timer 2 overflow signal, or an external clock input through the CNTR1 pin.

Use bit 7 of the CPU mode register to select f(XiN) or f(XciN). Do not select f(XciN) as the count source in the M37470M2, M37470M4, and M37470M8.

Note that, if bits 2 and 1 of the timer 3, 4 mode register are [10] and the timer 1 overflow signal is selected as the count source of timer 2, this timer 1 overflow signal is also the count source of timer 3, regardless of the value of bit 6 of the timer mode register 2.

In event count mode, the operation is the same as in timer mode, except that count source is an external clock input through the CNTR1 pin. The active edge of input pulses can be selected by changing bit 3 of the active edge selection register (address 00D416). When this bit is "0", pulses input through the CNTR1 pin are inverted to become count pulses; when this bit is "1", pulses input through the CNTR1 pin are used unchanged as count pulses.

For details of PWM mode, see "2.6.2 PWM mode".

For details of the operation when control returns from a low power consumption mode, see "2.12 Low power consumption modes".




Fig.2.6.5 Structure of timer 3, 4 mode register




Fig.2.6.6 Structure of timer FF register

(4) Timer 4

Timer 4 can be used in five modes: timer mode, event count mode, pulse output mode, external pulse width measuring mode, and PWM mode. Start the count of timer 4 by setting bit 3 of the timer 3, 4 mode register (address 00F916) to "0" when bit 6 of the same register is "0". Set bit 6 of the timer 3, 4 mode register to "1" to activate pulse width measurement mode, and set bit 3 to "1" to stop timer 4. Timer 4 also has an input latch function whereby the level of an external input pin can be latched in the input latch register when timer 4 overflows.

In timer mode, an interrupt is generated at constant time intervals. The count source can be selected by setting bits 4 and 5 of the timer 3, 4 mode register and bit 6 of the timer mode register 2 to specify any one of: the timer 3 overflow signal, the clock oscillation frequency f(XIN) or the clock-function clock oscillation frequency f(XCIN) divided by 16, the timer 1 overflow signal, the timer 2 overflow signal, or an external clock input through the CNTR1 pin.

Use bit 7 of the CPU mode register to select f(XIN) or f(XCIN). Do not select f(XCIN) as the count source in the M37470M2, M37470M4, and M37470M8.

Note that, if bits 5 and 4 of the timer 3, 4 mode register are [10] and the timer 1 overflow signal is selected as the count source of timer 2, this timer 1 overflow signal is also the count source of timer 4, regardless of the value of bit 6 of the timer mode register 2.

In event count mode, the operation is the same as in timer mode, except that count source is an external clock input through the CNTR1 pin. The active edge of input pulses can be selected by changing bit 3 of the active edge selection register (address 00D416). When this bit is "0", pulses input through the CNTR1 pin are inverted to become count pulses; when this bit is "1", pulses input through the CNTR1 pin are used unchanged as count pulses.

In pulse output mode, if bit 7 of the timer 3, 4 mode register is set to "1", port P13 becomes the timer output T1, and a signal that is the timer 4 overflow signal divided by two is output. To activate rectangular waveform mode, set the P13 to output mode. In this case, the initial output value can be set by writing to bit 1 of the timer FF register (address 00F716) while bit 1 of the timer mode register 2 (address 00FA16) is "1" (setting enabled).

In pulse width measuring mode, the "H" level width or the "L" level width of the signal input to either the CNTRo pin or the CNTR1 pin can be measured. To activate external pulse width measuring mode, set bit 6 of the timer 3, 4 mode register to "1". Select the count source with bits 4 and 5 of the timer 3, 4 mode register, then set bit 3 to "0" to count the number of timer 4 pulses generated while the signal at the CNTRo pin or the CNTR1 pin are either "H" or "L".

Select either the CNTRo pin or the CNTR1 pin by bit 4 of the active edge selection register (address 00D416), and select either the count during the "H" interval or the count during the "L" interval by bit 2 or bit 3 of the same register. When the edge selection bit is "0" (falling edge), pulses generated during the "H" interval are counted; when the edge selection bit is "1" (rising edge), pulses generated during the "L" interval are counted.

For details of PWM mode and the input latch function, see the appropriate sections.

2.6.2 PWM mode

The M37470 can output PWM waveforms from the T1 pin, using timer 3 and timer 4.

Set bit 7 of the timer mode register 2 (address 00FA16) to "1" to set timer 3 and timer 4 to PWM mode and set bit 7 of the timer 3, 4 mode register (address 00F916) to "1" to make port P13 the timer output T1 pin. In this case, set the port P13 to output mode.

Select a count source in the same way as when timer 3 and timer 4 are operating as ordinary timers (in timer mode or event count mode), and put them in operating status. Do not select the timer 3 overflow signal as the count source for timer 4.

When PWM mode is active, timer 3 counts pulses and timer 4 is stopped while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H", timer 3 stops, and timer 4 starts to count pulses. When timer 4 overflows, the PWM waveform goes "L", timer 4 stops, and timer 3 again starts to count pulses. Therefore, the "L" level width of the PWM waveform is set by timer 3, and the "H" level width is set by timer 4.

If either timer 3 or timer 4 is written to while it is operating in PWM mode, only the corresponding latch is written to; the timer itself is not overwritten. When that timer subsequently overflows, the value obtained by subtracting one from the reload latch value is set (reloaded) to the timer. If a timer is written to while it is stopped in PWM mode, the values in both the timer and the timer latch are overwritten.

When operation changes from another mode to PWM mode, the PWM waveform starts at "L".




Fig.2.6.7 PWM waveform




Fig.2.6.8 Structure of timer mode register 2

2.6.3 Input latch function

The M37470 has a function that latches the levels of the INTo, INT1, CNTRo, and CNTR1 signals in an input latch register (address 00D616) after timer 4 overflows. This function enables the user to accurately determine the levels of the pins at the instant that timer 4 overflowed. The active edges of the pins' signals latched in the input latch register are selected by the corresponding bits of the active edge selection register (address 00D416). When bit 0 of the active edge selection register is "0", the level of the INT0 pin is inverted then latched; when it is "1", the level of the INT0 pin is latched as it is. Similarly, when bit 1 is "0", the level of the INT1 pin is inverted then latched; when it is "1", the level of the CNTR0 pin is latched as it is. When bit 2 is "0", the level of the CNTR0 pin is inverted then latched; when it is "1", the level of the CNTR0 pin is latched as it is. When bit 3 is "0", the level of the CNTR0 pin is latched as it is.




Fig.2.6.9 Structure of input latch register




Fig.2.6.10 Structure of active edge selection register

2.7 Serial I/O

The serial I/O function can transmit and receive 8-bit data in serial by a clock-synchronized method.

2.7.1 Structure of serial I/O section

The serial I/O section consists of a serial I/O register (address 00DD16), a serial I/O mode register (address 00DD16), a synchronization clock generating circuit, and a byte counter (address 00DE16). A block diagram of the serial I/O section is shown in Figure 2.7.1, and the structure of the serial I/O mode register is shown in Figure 2.7.2.

The serial I/O register is an 8-bit serial-to-parallel conversion register for data transfer. During transmission, it sends data one bit at a time, starting at the least significant bit, during reception, it receives data one bit at a time, starting at the most significant bit. The transfer clock for serial data can be selected as one of: the clock oscillation frequency f(XIN) or the clock-function clock oscillation frequency f(XCIN) divided by 8, 16, 32, or 512; or an external clock. The M37470 also has a byte specification mode that uses the byte counter.




Fig.2.7.1 Serial I/O block diagram




Fig.2.7.2 Structure of serial I/O mode register

2.7.2 Serial I/O data receive

An example of the setting of the serial I/O mode register for data reception is shown in Figure 2.7.3.




Fig.2.7.3 Example of the serial I/O mode register setting (data receive)

In addition, set the bit 4 of the port P1 (SIN pin) direction register to "0" to set the port P14 to input mode.

When the above settings are completed, write dummy data to the serial I/O register (address 00DD16) (if external clock is selected, write when the transfer clock is "H")—the serial I/O counter will be set to "7", and the transfer clock will be forced to "H". The transfer clock then goes "H" \rightarrow "L" \rightarrow "H" eight times and stops. Receive data input through the SIN pin is then input to the serial I/O register one bit at a time in synchronism with rising edges of the transfer clock, starting at the most significant bit (bit 7), and the contents of this register are shifted toward the least significant bit each time new data is input.

Once eight bits of data have been input in this way, an interrupt request is generated at the rise of the last transfer clock, and the serial I/O interrupt request bit (bit 6 of the interrupt request register 1) is set

When an external clock is selected, the contents of the serial I/O register will continue to shift while the transfer clock is being input, so the transfer clock must be stopped externally to prevent this shift.

Note: When the SOUT pin is selected, data written to the serial I/O register is output from the SOUT pin in synchronism with the falling edge of the transfer clock.




Fig.2.7.4 Serial I/O register at receiving

2.7.3 Serial I/O data transmit

An example of the setting of the serial I/O mode register for data transmission is shown in Figure 2.7.5.




Fig.2.7.5 Example of the serial I/O mode register setting (data transmit)

When the above settings are completed, write the data to be transmitted into the serial I/O register (address 00DD16) (if external clock is selected, write when the transfer clock is "H")—the serial I/O counter will be set to "7", and the transfer clock will be forced to "H". The transfer clock then goes "H" \rightarrow "L" \rightarrow "H" eight times and stops. Transmission data output from the SOUT pin is then output one bit at a time from the serial I/O register in synchronism with falling edges of the transfer clock, starting with the least significant bit, and the contents of the serial I/O register are shifted toward the least significant bit each time one bit of data is output.

Once eight bits of data have been output in this way, an interrupt request is generated at the rise of the last cycle of the transfer clock, and the serial I/O interrupt request bit (bit 6 of the interrupt request register 1) is set.

When an external clock is selected, the contents of the serial I/O register will continue to shift while the transfer clock is being input, so the transfer clock must be stopped externally to prevent this shift.




Fig.2.7.6 Serial I/O register at transmitting

Table 2.7.1 shows the corresponding between serial I/O relation ports and serial I/O mode register.

Table 2.7.1 Corresponding between serial I/O relation ports and serial I/O mode register.

Serial I/C) mode registe	r	bit 7	bit 4	bit 3	bit 2
Ports			Dit 7	Dit 4	Dit 3	Dit 2
	P17 (CMOS	S)	×	0	×	×
P17/SRDY	SRDY	CMOS	0	1	×	×
		N-channel	1	1	×	×
	P16		×	×	0	×
P16/CLK	CLK	Input	×	×	×	0
	OLIV	Output	×	×	1	1
	P15	CMOS	0	×	0	×
P15/Sout	1 13	N-channel	1	×	0	×
F 15/3001	SOUT	CMOS	0	×	1	×
	3001	N-channel	1	×	1	×

Figure 2.7.7 shows the connection example of serial I/O transfer. And Figure 2.7.8 shows the data transfer operation sequence, and Figure 2.7.9 shows its timing diagram.




Fig.2.7.7 Connection example of serial I/O transfer (normal mode)

Transmission side

Set port P17 to the input mode CLB 7,\$C3
Set serial I/O mode register LDM #\$0D, \$DC
Clear serial I/O interrupt request bit
Set serial I/O interrupt enable bit SEB 6,\$FE
Check the port P17—if it is at "L", proceed to data output sequence TEST:BBS 7,\$C2,TEST
Write transfer data into serial I/O register(2) LDM #DATA, \$DD


Reception side

Set serial I/O mode register LDM #\$18,\$DC Clear serial I/O interrupt request bit CLB 6,\$FC Set serial I/O interrupt request bit SEB 6,\$FE
CLB 6, \$FC Set serial I/O interrupt request bit SEB 6, \$FE
SEB 6,\$FE
Write dummy data to the social I/O
Write dummy data to the serial I/O register, set SRDY to "L"(1) LDM #\$FF, \$DD

The above process transfers one byte of data from the transmission side to the reception side. At completion, both sides generate an interrupt request, which posts the completion of data transfer. Further data can then be transferred by repeating the processing from the asterisk (*) onward in the figure.

The steps (1) and (2) are corresponding to the figure 2.7.9.

Fig.2.7.8 Serial I/O data transfer operation sequence (normal mode)



2.7.4 Byte specification mode

The M37470's serial I/O function also has a byte specification mode which is useful when the serial I/O circuits of more than one microcomputer are connected together and data is being transferred between the microcomputers over a single serial I/O bus. In other words, this mode can lighten the software load—if only one byte of data in a specific cycle is to be transferred from among a number of bytes of data being transferred over the serial I/O bus, the user can write the number of that cycle (e.g., the nth cycle) into the byte counter to specify that the software does not need to perform serial I/O-related processing during other cycles.

An example of the setting of the serial I/O mode register for byte specification mode is shown in Figure 2.7.10.




Fig.2.7.10 Example of the serial I/O mode register setting (byte specification mode)

For reception, set the bit 4 of the port P1 (SIN pin) direction register to "0" to set the port P14 to input mode; for transmission, set bit 3 of the serial I/O mode register to "1" to select the Sout pin.

After setting the serial I/O mode register, write into the byte counter the number of bytes after which the serial transfer is to occur. If the value written to the byte counter is n, serial transfer occurs at the clock for the (n+1)th byte.

When the data to be transmitted (or dummy data, for data reception) is written to the serial I/O register, the transfer operation starts. The value in the byte counter is decremented by 1 at the input of each 8 cycles of the transfer clock. When this value reaches "0", serial transfer occurs for the next 8 cycles only, in exactly the same way as in normal mode. The transfer clocks up to that point do not cause any serial transfer. The byte counter is then decremented by 1 again to become 15, and the serial transfer stops.

While the value in the byte counter is not "0", the output from the SOUT pin goes "H" at the fall of the first transfer clock. Therefore, if the output format of the SOUT pin is set to N-channel open drain, the SOUT pin will be at high impedance, so there is no need to connect it to the SOUT pins of the other microcomputers.

A serial I/O interrupt request is generated only after the value in the byte counter has reached "0" and the serial transfer has ended.

An external clock can be used as the transfer clock in byte specification mode, but in that case data can be written to the serial I/O register if the value of the byte counter is not "0", even when the transfer clock is "L".

The serial I/O counter is allocated to the same address as the byte counter but, since the serial I/O counter is a read-only register, writing to the byte counter has no effect on it. The byte counter does not have a reload function, so a new value must be set in it to transfer the next data.

2.7.5 SRDY signal and SARDY signal

When the P17 pin is being used as the SRDY pin, output of either the SRDY signal or the SARDY signal can be selected by bit 5 of the serial I/O mode register.

(1) SRDY signal

The SRDY signal informs the other partner of data transfer between microcomputers that preparations for serial transfer are completed.

In normal mode, the SRDY signal goes "L" when data is written to the serial I/O register. It then goes "H" at the fall of the first transfer clock.

The SRDY signal always goes "L" when data is written to the serial I/O register, then "H" at the fall of the first transfer clock, regardless of the value in the byte counter, even if byte specification mode is activated.

(2) SARDY signal

The SARDY signal is the same as the \$\overline{SRDY}\$ signal in that it informs the completion of serial transfer preparations.

In normal mode, the SARDY signal goes "H" when data is written to the serial I/O register. After transfer is completed, the SARDY signal goes "L" at the rise of the final cycle of the transfer clock. The SARDY signal always goes "H" when data is written to the serial I/O register, then "L" at the rise of the final cycle of the transfer clock after the value in the byte counter reaches "0", even if byte specification mode is activated.

In byte specification mode, if the \$\overline{SRDY}\$ pins of more than one microcomputer are connected together, with the \$\overline{SARDY}\$ signal selected and N-channel open drain selected for the output format, the \$\overline{SARDY}\$ signal goes "H" only when transfer preparations are completed in all of the microcomputers.

Figure 2.7.11 shows the connection example of serial I/O transfer at byte specification mode. And Figure 2.7.12 shows the data transfer operation sequence at byte specification mode, and Figure 2.7.13 shows its timing diagram.





Fig.2.7.11 Connection example of serial I/O transfer (byte specification mode)

Transmission side	Reception side 1	Reception side 2	Reception side 3
Set the port P17 to input mode.			
Connect the pull-up transistor to the port P17. Set the port P10 to output mode. CLB 7,\$C3.	Set the port P14 to input mode. Set the port P10 to input mode. CLB 4,\$C3 CLB 0,\$C3	Set the port P14 to input mode. Set the port P10 to input mode. CLB 4,\$C3 CLB 0,\$C3	Set the port P14 to input mode. Set the port P10 to input mode. CLB 4,\$C3 CLB 0,\$C3
SEB 1,\$D1 SEB 0,\$C3			
Set the serial I/O mode register. LDM #\$0E,\$DC	Set the serial I/O mode register. LDM #\$F8,\$DC	Set the serial I/O mode register. LDM #\$F8,\$DC	Set the serial I/O mode register LDM #\$F8,\$DC
Clear the serial I/O interrupt request bit. CLB 6,\$FC	Clear the serial I/O interrupt request bit. CLB 6,\$FC	Clear the serial I/O interrupt request bit. CLB 6,\$FC	Clear the serial I/O interrupt request bit. CLB 6,\$FC
Set the serial I/O interrupt enable bit.	Set the serial I/O interrupt enable bit.	Set the serial I/O interrupt enable bit.	Set the serial I/O interrupt enable bit.
SEB 6,\$FE	SEB 6,\$FE	SEB 6,\$FE	SEB 6,\$FE
Output "L" as the transmission/ reception ready signal from port P1o. CLB 0,\$C2	*		
	Check the port P10. If its level becomes "L", it turns into the data input sequence. TEST1:BBS 0,\$C2,TEST1	Check the port P10. If its level becomes "L", it turns into the data input sequence. TEST2:BBS 0,\$C2,TEST2	Check the port P10. If its level becomes "L", it turns into the data input sequence. TEST3:BBS 0,\$C2,TEST3
	Set the byte counter to "0". LDM #\$00,\$DE	Set the byte counter to "1". LDM #\$01,\$DE	Set the byte counter to "2". LDM #\$02,\$DE
	Write the dummy data to serial I/O register to set the SARDY signal to "H"(1) LDM #\$FF,\$DD	Write the dummy data to serial I/O register to set the SARDY signal to "H"(3) LDM #\$FF,\$DD	Write the dummy data to serial I/O register to set the SARDY signal to "H"(2) LDM #\$FF,\$DD
Check the port P17. If its level becomes "H", it turns into the data output sequence. TEST:BBC 7,\$C2,TEST			
Return the port P10 level to "H". SEB 0,\$C2			
Write the transfer data to reception side 1 to serial I/O register(4) LDM #DATA1.\$DD			
Serial I/O interrupt occurrence by completion of transmission	Serial I/O interrupt occurrence by completion of reception		
Write the transfer data to reception side 2 to serial I/O register(5)			
LDM #DATA2,\$DD		(0.11/0.11	,
Serial I/O interrupt occurrence by completion of transmission		Serial I/O interrupt occurrence by completion of reception	
Write the transfer data to reception side 3 to serial I/O register(6)			
LDM #DATA3,\$DD			
Serial I/O interrupt occurrence by completion of transmission			Serial VO interrupt occurrence by completion of reception

The above processing serially transfers data 1 to reception side 1, data 2 to reception side 2, and data 3 to reception side 3, all from the transmission side. A corresponding interrupt is generated when each data transfer ends, so the transmission side can know when data transfer is completed. Further data can then be transferred by repeating the processing from the asterisk (*) onward in the figure.

Fig.2.7.12 Serial I/O data transfer operation sequence (byte specification mode)




2.8 A-D converter

The A-D converter built into the M37470 has the following characteristics:

- Analog input pins: 8 channels (also used as port P2)
- Conversion method: Successive approximation comparison
- Resolution:
- 8 bits
- Non-linearity error: ±2 LSB
- Conversion speed: 25μs (at f(XIN) = 4MHz)

A block diagram of the A-D converter is shown in Figure 2.8.1.



A-D converter block diagram

2.8.1 Block description

(1) A-D conversion register (address 00DA₁₆)

The A-D conversion register is a read-only register that contains the result of an A-D conversion. Do not read the contents of this register during A-D conversion.

(2) A-D control register (address 00D916)

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register are analog input selection bits that enable analog input from specific analog input pins. Pins that are not being used for analog input can be used as ordinary I/O ports.

Bit 3 is an A-D conversion completion bit—A-D conversion starts when "0" is written to this bit. The value of this bit remains at "0" during A-D conversion, then changes to "1" at the same time that A-D conversion ends.

Bit 4 is a VREF connection selection bit that controls a connection switch between ladder resistors and the VREF pin. When A-D conversion is not being used, set this bit to "0" to disconnect the ladder resistors from VREF and thus reduce power consumption.

(3) Comparator and control circuit

The comparator and control circuit compare an analog input voltage with a comparison voltage then store the result in the A-D conversion register. When A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D conversion interrupt request bit to "1".




Fig.2.8.2 Structure of A-D control register

2.8.2 Method of use

The A-D conversion method is described below.

- (1) Clear the A-D conversion interrupt request bit of the interrupt request register 1 to "0" (the A-D conversion interrupt request bit is not cleared automatically, even when A-D conversion starts).
- (2) If using A-D conversion interrupts, enable interrupts by setting the A-D conversion interrupt enable bit to "1" and clearing the interrupt disable flag to "0".
- (3) Set the VREF connection selection bit of the A-D control register to "1", to connect VREF to the ladder resistors.
- (4) Select analog input pins by setting the analog input selection bits of the A-D control register.
- (5) Clear the A-D conversion completion bit of the A-D control register to "0". This write operation starts the A-D conversion. Remember not to read the A-D conversion register during the A-D conversion.
- (6) Verify the completion of the conversion from the status of the A-D conversion completion bit, the status of the A-D conversion interrupt request bit, or the presence of an A-D conversion interrupt.
- (7) Read the A-D conversion register to obtain the conversion result.

Note: If the ladder resistors are disconnected from VREF, clear the VREF connection selection bit between steps 6 and 7.

2.8.3 Operation

A-D conversion starts when "0" is written to the A-D conversion completion bit. Operations within the M37470 during the A-D conversion are described below.

- (1) When A-D conversion starts, the A-D conversion register is cleared to "0016".
- (2) Next, the most significant bit of the A-D conversion register is set to "1", and the comparison voltage V_{ref} is input to the comparator. At this point, the analog input voltage V_{IN} is compared with V_{ref}.
- (3) If the result of the comparison is V_{ref} < V_{IN}, the most significant bit of the A-D converter register remains at "1" as set. If V_{ref} > V_{IN}, the most significant bit is cleared to "0".

The above steps are repeated down to the least significant bit, to convert the analog value into a digital value. The A-D conversion ends 50 machine cycles ($25\mu s$, when f(XIN) = 4MHz) after it starts, and the conversion result is stored in the A-D conversion register.

An A-D conversion interrupt request is generated at the same time that the A-D conversion ends, and the A-D conversion interrupt request bit is set to "1". The A-D conversion completion bit is also set to "1".

— Relationship between Vref and VREF ————

When n = 0

Vref = 0

When n = 1 to 255

 $V_{ref} = V_{REF} / 256 \times (n - 0.5)$

Where n is the value in the A-D conversion register (decimal notation).

Table 2.8.1 Change of A-D conversion register during A-D conversion

Table 2.6.1 Change of A-D conversion register during A-D conversion					
	Change of A-D conversion register	Comparison voltage (Vref) value			
Conversion start	00000000	0			
1st comparison	10000000	<u>VREF</u> _ <u>VREF</u> _ 512			
2nd comparison	*1 1 0 0 0 0 0 0	$\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} - \frac{\text{VREF}}{512}$			
3rd comparison	*1 *2 1 0 0 0 0 0	$\frac{VREF}{2} \pm \frac{VREF}{4} \pm \frac{VREF}{8} - \frac{VREF}{512}$			
:	;	:			
After 8th comparison	Result of A-D conversion				
Alter oth Companson	*1 *2 *3 *4 *5 *6 *7 *8				
*1: 1st comparison resu	· ·				
*3: 3rd comparison resu	•				
*5: 5th comparison results:*7: 7th comparison results:					

2.8.4 Definition of A-D conversion precision

A-D conversion precision is defined below (see Figure 2.8.3).

(1) Relative precision

● Zero transition error (VoT)

The zero transition error is the variation of the input voltage when the A-D converter output data changes from "0" to "1", from the ideal A-D converter characteristic between 0V and VREF.

$$VoT = \left(Vo - \frac{1}{2} \times \frac{VREF}{512}\right) / 1LSBR [LSB]$$

Full-scale transition error (VFST)

The full-scale transition error is the variation of the input voltage when the A-D converter output data changes from "255" to "254", from the ideal A-D converter characteristic between 0V and VREF.

VFST =
$$\{(VREF - \frac{3}{2} \times \frac{VREF}{256}) - V254\} / 1LSBR [LSB]$$

Non-linearity error

The non-linearity error is the variation of the actual A-D conversion characteristic, from the ideal characteristic between Vo and V254.

Non-linearity error =
$$\{V_n - (1LSBR \times n+V_0)\} / 1LSBR [LSB]$$

• Differential non-linearity error

The differential non-linearity error is the variation of the input voltage required to change the output data by "1", from the ideal characteristic between Vo and V254.

Differential non-linearity error = $\{(V_{n+1} - V_n) - 1LSBR\} / 1LSBR$ [LSB]

(2) Absolute precision

Absolute precision

The absolute precision is the variation of the actual A-D conversion characteristic, from the ideal characteristic between 0V and VREF.

Absolute precision =
$$\{Vn - 1LSBA \times (n + \frac{1}{2})\}$$
 / 1LSBA [LSB]

Vn. Analog input voltage when output data varies from n to (n+1), where n = 0 to 254

• 1LSBR =
$$\frac{V254 - V0}{254}$$
 (V) \rightarrow 1 LSB with respect to relative precision

• 1LSBA =
$$\frac{\text{VREF}}{256}$$
 (V) \rightarrow 1 LSB with respect to absolute precision




Fig.2.8.3 Definition of A-D conversion precision

2.9 Key on wake up

A key on wake up interrupt is one of the various methods available of recovering from low power consumption modes in the M37470.

To return to the normal operating status from a low power consumption mode, generate an interrupt by applying an "L" level voltage to any of the port P0 pins after bit 5 of the active edge selection register has been set to "1". This means that the user can create an active "L" key matrix for input to the port P0 pins, so that the return to normal status can be activated by pressing a key. The interrupt vector of the key on wake up interrupt is common with that of the INT1 interrupt. Select the key on wake up interrupt by setting bit 5 of the active edge selection register to "1". If this bit is "1" in a non low power consumption mode, both INT1 interrupts and key on wake up interrupts are invalid.

If activating a low power consumption mode by the STP or WIT instruction when the interrupt disabled flag is "0" and also bit 5 of the active edge selection register is "1", set all the inputs to the port P0 pins to "H".

For details of the low power consumption modes, see "2.12 Low power consumption modes".




Fig.2.9.1 Block diagram of interrupt input and key on wake up circuit

2.10 Reset circuit

2.10.1 Reset operation

If the RESET pin is held at "L" level for 2µs then returned to "H", while the supply voltage is within the recommended range, the reset is released in the sequence shown in Figure 2.10.1. The M37470 then starts executing the program from the address whose high-order byte is the contents of address FFFF16 and whose low-order byte is the contents of address FFFE16. To ensure that the time necessary for the oscillator to stabilize after a reset is generated, timer 3 and timer 4 are connected, and "FF16" is set in timer 3 and "0716" is set in timer 4. In this state, the timers count the oscillation frequency f(XIN) divided by 16 and, when timer 4 overflows, reset is released.




Fig.2.10.1 Timing diagram at reset

2.10.2 Internal status of microcomputer at reset release

The internal status of the M37470 when reset is released is shown in Figure 2.10.2. The contents of all registers and RAM not shown in the figure are undetermined after a reset, so initialize them.

Address	
(1) Port P0 directional register (C116) ···	0016
(2) Port P1 directional register (C316) ···	0016
(3) Port P2 directional register (C516) ···	0016
(4) Port P4 directional register (C916) ···	0000
(5) Port P0 pull-up control register (D016) · · ·	0016
(6) Port P1~P5 pull-up control register (D116) · · ·	0 00000
(7) Edge selection register (EG) (D416) ···	0 0 0 0 0 0
(8) A-D control register (D916) ···	0 0 1 0 0 0
(9) Serial I /O mode register (SM) (DC16) ···	0016
(10) Timer FF register (F716) · · ·	
(11) Timer 12 mode register (T12M) (F816) ···	0016
(12) Timer 34 mode register (T34M) (F916) ···	0016
(13) Timer mode register 2 (TM2) (FA16) · · ·	0 0 0
(14) CPU mode register (CM) (FB16) · · ·	0 0 0 0 0 0 0
(15) Interrupt request register 1 (FC ₁₆) · · ·	0 0 0 0 0
(16) Interrupt request register 2 (FD ₁₆) · · ·	000
(17) Interrupt control register 1 (FE ₁₆) · · ·	0 0 0 0 0
(18) Interrupt control register 2 (FF16) · · ·	0 0 0
(19) Program counter (PCH) ⋅ ⋅ ⋅	Contents of address FFFF ₁₆
(PC∟) · · ·	Contents of address FFFE ₁₆
(20) Processor status register (PS) · · ·	11

Fig.2.10.2 Internal status of microcomputer at reset release

2.11 Oscillation circuit

2.11.1 Oscillation circuit

The M37470 has a built-in oscillation circuit that provides the clock necessary for operation. This oscillation circuit consists of an oscillation gate that acts as an amplifier providing the gain necessary for oscillation and an oscillation control pre-amplifier block that controls the oscillation.

The M37470M2, M37470M4, and M37470M8 each have one built-in oscillation circuit for the main clock. The M37471M2, M37471M4, and M37471M8 each have two built-in oscillation circuits, one for the main clock and one for the clock-function clock.

The frequency input to the clock input pin XIN is normally divided by two to give the internal clock ϕ , but in the M37471M2, M37471M4, and M37471M8, a signal that is half the frequency input to the clock-function clock input pin XCIN can also be selected. Connect either a ceramic resonator or a crystal oscillator as an external element to the outside of this circuit.

A block diagram of the M37470's clock generating circuit is shown in Figure 2.11.1.




Fig.2.11.1 Clock generation circuit block diagram

(1) Oscillation circuit using ceramic resonator or crystal oscillator Examples of circuits using a ceramic resonator or crystal oscillator are shown in Figures 2.11.2 and 2.11.3. As shown in these figures, an oscillation circuit can be formed by connecting a resonator between XIN (or XCIN) and XOUT (or XCOUT). Set the circuit's constants (Rd, CIN, COUT, etc.) in accordance with the resonator manufacturer's recommended values.




Fig.2.11.2 Oscillation circuit using ceramic resonator or crystal oscillator (M37470)




Fig.2.11.3 Oscillation circuit using ceramic resonator or crystal oscillator (M37471)

(2) External clock input circuit An external clock signal can also be applied to the M37470. Examples of the circuit to be used in this case are shown in Figures 2.11.4 and 2.11.5. Leave the XOUT (or XCOUT) pin open in this case.





Fig.2.11.4



2.11.2 Oscillating circuit for clock-function clock

In the M37471M2, M37471M4, and M37471M8, if bit 4 of the CPU mode register (address 00FB16) is set to "1", the clock-function clock is selected. The structure of the CPU mode register is shown in Figure 2.11.6.




Fig.2.11.6 Structure of CPU mode register

The power source of the clock-function clock oscillation circuit is supplied power via a step-down regulator to reduce the power consumption when the M37470 is operating in clock mode (for details, see "2.12 Low power consumption modes"). In other words, the voltage applied to the Vcc pin is reduced by the step-down regulator to reduce power consumption. Bit 5 of the CPU mode register sets the voltage supplied to this oscillation circuit in two steps: high-power mode and low-power mode.

FUNCTIONAL DESCRIPTION

2.12 Low power consumption modes

2.12 Low power consumption modes

In the M37470, oscillation can be stopped then restarted if necessary, as described below.

2.12.1 Stop mode

If the STP instruction is executed, oscillation stops with the internal clock ϕ at "H" (stop mode). The functions operating in stop mode are listed in Table 2.12.1.

In stop mode, the contents of all registers except the timer 3 and timer 4 registers are preserved. Therefore, after stop mode is canceled, operations can restart with exactly the same status as that at the point at which the oscillation was stopped, which greatly reduces power consumption. The internal operation after the STP instruction is executed is as follows:

- (1) Oscillation stops with the internal clock ϕ at "H".
- (2) Timer 3 is automatically set to "FF16" and timer 4 is automatically set to "0716", and the timer 3 overflow signal is selected as the count source of timer 4. Since the count source of timer 3 is not specified, select a count source that provides the time necessary for the oscillator to stabilize.

Table 2.12.1 Functions	s operating in stop mode
Timers	Timers with internal count sources are stopped (timer 1 and timer 2 inter-
	rupts can be used; timer 3 and timer 4 interrupts cannot be used)
A-D converter	Stopped (A–D conversion interrupts cannot be used)
	Execute the STP instruction after A-D conversion has ended
Serial I/O	The internal clock is stopped, but serial I/O can operate in external clock
	mode (serial I/O interrupts can be used)
External interrupt	All INTo, INT1, CNTRo, CNTR1 and key on wake up interrupts are valid

To restart oscillation (recover from stop mode), either cause a reset or cause an interrupt to be received. If restart is by interrupt reception, first supply the clock to the timers to start timer 3 and timer 4 operating. When timer 4 overflow is occurred, the internal clock ϕ is supplied. This will provide the time necessary for oscillation to stabilize, if a ceramic or similar resonator is used. (For details, see "2.13 Status transitions".)

Make the following preparations immediately before executing the STP instruction:

- (1) Set the timer 3 interrupt enable bit and the timer 4 interrupt enable bit to "0" (disabled), and set the timer 3 count stop bit and the timer 4 count stop bit to "0" (operating).
- (2) Set the interrupt used at wake up to interrupt enabled status (set the corresponding interrupt enable bit to "1" and the interrupt disable flag to "0").
- (3) Select a count source for timer 3 that provides the time necessary for the oscillator to stabilize. (After recovery, set the previous count source again.)
- (4) If using the clock-function clock, set the XCOUT drive capability to high power.

FUNCTIONAL DESCRIPTION

2.12 Low power consumption modes

2.12.2 Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at "H", but the oscillator itself does not stop (wait mode). The functions operating in wait mode are listed in Table 2.12.2.

Recovery from wait mode is done in the same way as recovery after the STP instruction, except that, since the oscillator did not stop, there is no need to provide time to enable the oscillation to stabilize—operation can start immediately.

Table 2.12.2 Functions operating in wait mode

Timer	Operating (timer 1, timer 2, timer 3, and timer 4 interrupts can be used)
A-D converter	Operating (A-D conversion interrupts can be used)
Serial I/O	Operating (Serial I/O interrupts can be used)
External interrupt	All INTo, INT1, CNTRo, CNTR1 and key on wake up interrupts are valid

2.13 Status transitions

The M37471M2, M37471M4, and M37471M8 are provided with a clock-function clock generating circuit XCIN-XCOUT in addition to the ordinary clock generating circuit XIN-XOUT, so that power consumption can be reduced by leaving these microcomputer with only the clock function operating. These two clocks are controlled by bits 6 and 7 of the CPU mode register (address 00FB16). Status transitions of the system clock are shown in Figure 2.13.1.




Fig.2.13.1 Status transitions

Reset → normal mode (status A)

Immediately after a reset, the main clock f(XIN) divided by 2 is selected as the internal clock ϕ , and the I/O pins XCIN and XCOUT of the clock-function clock f(XCIN) are set to be ordinary ports. In addition, timer 3 is set to FF16 and timer 4 is set to 0716, f(XIN) divided by 16 is selected as the timer 3 count source, the timer 3 overflow signal is set as the timer 4 count source, and the timers start decrementing. When timer 4 overflows, internal reset is released and the program starts from the address specified by the reset vector.

Low speed mode (status D)

Transition from normal mode (status A) to low-speed mode in which the clock-function clock f(XCIN) divided by 2 is selected as the internal clock ϕ proceeds via status B and status C. First, to shift to status B, bit 4 of the CPU mode register is set to "1" to set the P50 and P51 pins to XCIN and XCOUT. In this case, oscillation start will be facilitated if the XCOUT drive capacity is set to high-power by setting bit 5 of the CPU mode register to "1" as well.

After the XCIN oscillation has stabilized (provide sufficient time in the program), set bit 7 of the CPU mode register to "1" to shift to status C. Then set bit 6 of the CPU mode register to "1" to stop the oscillation of the main clock f(XIN).

After the oscillation of the clock-function clock f(Xcin) has stabilized, set bit 5 of the CPU mode register to "0" to set low-power mode for the Xcout drive capacity, if necessary.

When the mode shifts from low-speed mode to normal mode, the oscillation of the main clock f(XIN) is started (status C), and f(XIN) becomes the count source for the internal clock ϕ (status B) after the oscillation has stabilized. Then set bit 4 to "0" to set XCIN and XCOUT as ordinary ports, if necessary.

Clock mode (status E)

In clock mode, only the clock function operates, to reduce power consumption. Clock mode (status E) is activated by executing the WIT instruction from low-speed mode (status D). When the WIT instruction is executed, the internal clock ϕ stops, and only the supply of the clock to the timers and the serial I/O function continues. Any interrupt will return the system to low-speed mode (status D) from clock mode.

Wait mode is activated by executing the WIT instruction from any of statuses A to C. Return from wait mode is the same as that from status E, except that the status at return is different.

Stop mode (status F)

In stop mode, all statuses in registers, I/O ports, and internal RAM are preserved, except for those of timer 3 and timer 4, and the oscillation of both the main clock and the clock-function clock is stopped.

Stop mode is activated by executing the STP instruction from any of statuses A to D. For details of settings necessary before the STP instruction is executed, see "2.12 Low power consumption modes"

FUNCTIONAL DESCRIPTION

2.13 Status transitions

Return from stop mode

The reception of any interrupt will return the system from stop mode. When an interrupt is received, timer 3 and timer 4, which start the oscillation in the operating mode set when the STP instruction was executed, first start operating, but the internal clock ϕ is still stopped. When timer 4 overflows after timer 3 and timer 4 started counting, the internal clock ϕ starts operating and, at the same time, execution starts from the processing routine of the received interrupt. The address immediately after the STP instruction is pushed onto the stack as the return address at this point. The reason why the internal clock ϕ does not start operating until timer 4 overflows is to give the oscillation time to stabilize if a ceramic oscillator or a similar oscillator is used.

When the system returns from stop mode, the timer 3 and timer 4 interrupt request bits are set, so it may be necessary to clear them. In addition, the timer 1 and timer 2 interrupt request bits may also be set, depending on setting status, so clear them after return as well, if necessary. If the return is activated by a serial I/O interrupt, remember that this interrupt has a lower priority than timer 1 and timer 2 interrupts, so set timer 1 and timer 2 to either stop status or interrupt disabled status.

If stop mode is released by a reset, the contents of RAM are preserved, but the other registers will have the same status as that after an ordinary reset.

OFARMOR 8

ELECTRIC CHARACTERISTICS

3.1 Electric characteristics of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP

3.1 Electric characteristics of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	V
Vı	Input voltage XN	\	-0.3 to V∞+0.3	V
Vı	Input voltage P0o-P07, P1o-P17, P2o-P23, P3o-P33, P4o-P41, VREF, RESET	With respect to Vss Output transistors are	-0.3 to V∞+0.3	٧
Vo	Output voltage P0o-P07, P1o-P17, P2o-P23, P4o-P41, XouT	at "OFF" state.	-0.3 to V∞+0.3	V
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

Recommended operating conditions (Vc=2.7 to 5.5V, Vs=0V, Ta=-20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
Syllibol	ı alametçi	Min.	Тур.	Max.	Offic
Vcc	Supply voltage	2.7	5	5.5	V
Vss	Supply voltage		0		V
ViH	"H" input voltage P0-P07, P1-P17, P3-P33, RESET, XIN	0.8Vcc		Vcc	V
Vн	"H" input voltage P20-P23, P40-P41	0.7Vcc		Vcc	V
VIL	"L" input voltage P00-P07, P10-P17, P30-P33	0		0.2Vcc	V
VIL	"L" input voltage P20-P23, P40-P41	0		0.25Vcc	V
VIL	"L" input voltage XIN	0		0.16Vcc	V
VIL	"L" input voltage RESET	0		0.12Vcc	V
loн(sum)	"H" sum output current P00-P07, P40-P41			-30	mA
loн(sum)	"H" sum output current P1o-P17, P2o-P23		•"	-30	mA
lor(sam)	"L" sum output current P0o-P07, P4o-P41			60	mA
loL(sum)	"L" sum output current P1o-P17, P2o-P23			60	mA
Іон(peak)	"H" peak output current P0o-P07, P1o-P17, P2o-P23, P4o-P41			-10	mA
loL(peak)	"L" peak output current P0o-P07, P1o-P17, P2o-P23, P4o-P41			20	mA
loн(avg)	"H" average output current P0o-P07, P1o-P17, P2o-P23, P4o-P41 (Note 2)			-5	mA
lo _L (avg)	"L" average output current P0o-P07, P1o-P17, P2o-P23, P4o-P41 (Note 2)			10	mA
f(CNTR)	Timer input frequency CNTRo (P32), CNTR1 (P33) (Note 1)			1	MHz
f(CLK)	Serial I/O clock input frequency CLK(P16) (Note 1)			1	MHz
f(XIN)	Clock oscillating frequency (Note 1)			4	MHz

Note 1 : Oscillation frequency is at 50% duty cycle.

^{2:} The average output current lon(avg) and lon(avg) are the average value during a 100ms.

3.1 Electric characteristics of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP

Electrical characteristics (Vcc=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test Conditions			Limits		Unit
	"H" output voltage P00-P07, P10-P17,				Тур.	wax.	
VoH	P20-P23, P40, P41	Vcc=5V, IoH=-5mA Vcc=3V, IoH=-1.5mA		3			V
	"L" output voltage P00–P07, P10–P17,	Vcc=5V, IoL=10mA					-
Vol	P20-P23, P40, P41	Vcc=3V, loL=10HA				1	V
		Vcc=5V, IOL=SITIA			0.5	<u> </u>	
$V_{T_{+}}$ – $V_{T_{-}}$	Hysteresis P0o-P07, P3o-P33	Vcc=3V			0.3		V
		Vcc=5V			0.5		
V_{T_+} – V_{T}	Hysteresis RESET	Vcc=3V			0.3		٧
			Vcc=5V		0.5		
V _{T+} V _{T-}	Hysteresis P1e/CLK	use as CLK input	Vcc=3V		0.3		٧
		V=0V,	Vcc=5V			-5	
	"L" input current P00-P07, P10-P17,	not use pull-up transistor	Vcc=3V			-3	μΑ
l IL	P3 ₀ –P3 ₂ , P4 ₀ , P4 ₁	V ₁ =0V,	Vcc=5V	-0.25	-0.5	-1.0	
	, ,	use pull-up transistor	Vcc=3V		-0.18		mA
	(I) in a discount DO		Vcc=5V			-5	
I IL	"L" input current P33	V _I =0V	Vcc=3V			-3	μΑ
		Vi=0V, not use as analog input,	Vcc=5V			-5	
1 _{IL}	"L" input current P20-P23	not use pull-up transistor	Vcc=3V			-3	μΑ
		Vi=0V, not use as analog input,	Vcc=5V	-0.25	-0.5	-1.0	mA
		use pull-up transistor	Vcc=3V				
1	"L" input current RESET, XIN	V _I =0V	Vcc=5V			-5	
lı.	L input current RESET, AN	(X _{IN} is at stop mode)	Vcc=3V			-3	μΑ
Iн	"H" input current P0o-P07, P1o-P17,	V _I =V _{CC} ,	Vcc=5V			5	
IIH	P30-P32, P40, P41	not use pull-up transistor	Vcc=3V			3	μΑ
Iн	"H" input current P33	VI=Vcc	Vcc=5V			5	
IIH	11 input current 1 53		Vcc=3V			3	μΑ
Iн	"H" input current P20-P23	V _I =V∞, not use as analog input,	Vcc=5V			5	
IIH	11 input current 1 20–1 23	not use pull-up transistor	Vcc=3V			3	μΑ
Ін	"H" input current RESET, XN	V _I =V _{CC} ,	Vcc=5V			5	
1111	Tr input current NEOE1, XIII	(X _N is at stop mode).	Vcc=3V			3	μΑ
		At normal operation,	Vcc=5V		3.5	7	
		A-D conversion is not executed					
		f(X _{IN})=4MHz	Vcc=3V		1.8	3.6	
		At normal operation,	Vcc=5V		4	8	mA
lcc	Supply current	A-D conversion is executed					111/
icc	Cappiy Carrotte	f(X _{IN})=4MHz	Vcc=3V		2	4	
		At wait mode.	Vcc=5V		1	2	
		f(Xin)=4MHz	Vcc=3V		0.5	1	
		Stop all oscillation	Ta=25°C			1	<u> </u>
		Vcc=5V			0.1	10	μΑ
VRAM	RAM retention voltage	Stop all oscillation	Ta=85°C	2	1	10	1/
V RAM	naivi reterition voitage	Stop all Osciliation					V

3.1 Electric characteristics of M37470M2-XXXSP, M37470M4-XXXSP, and M37470M8-XXXSP

A-D converter characteristics

(Vcc=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, f(Xin)=4MHz, unless otherwise noted)

				Limits			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
	Resolution				8	bits	
	Non-linearity error				±2	LSB	
_	Differential non-linearity error				±0.9	LSB	
\/	Zero transition error	Vcc=VREF=5.12V, loL(sum)=0mA			2	LSB	
V oT	Zelo transition entr	Vcc=VREF=3.072V, loL(sum)=0mA			3		
V _{FST}	Full-scale transition error	Vcc=VREF=5.12V			4	LSB	
VFST	Tuil-scale transition end	Vcc=Vref=3.072V			7	LOB	
tconv	Conversion time				25	μs	
VVREF	Reference input voltage		0.5Vcc		Vcc	V	
RLADDER	Ladder resistance value		2	5	10	kΩ	
VIA	Analog input voltage		0		VREF	V	

3.2 Electric characteristics of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP

3.2 Electric characteristics of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	V
Vı	Input voltage XN		-0.3 to $V\infty+0.3$	V
Vı	Input voltage P0o-P07, P1o-P17, P2o-P27, P3o-P33, P4o-P43, P5o-P53, VREF, RESET	With respect to Vss Output transistors are at "OFF" state.	-0.3 to V∞+0.3	V
Vo	Output voltage P0o-P07, P1o-P17, P2o-P27, P4o-P43, Xout		-0.3 to V∞+0.3	٧
Pd	Power dissipation	Ta=25°C	1000 (Note 1)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

Note 1:500mW for M37471M2-XXXFP, M37471M4-XXXFP, and M37471M8-XXXFP.

Recommended operating conditions (Vcc=2.7 to 5.5V, Vss=AVss=0V, Ta=-20 to 85°C, unless otherwise noted)

Vss AVss Vін Vін Vіц Vіц Vіц Vіц Пон(sum)	Parameter		Limits		
Symbol	i didiliciei	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	2.7	5	5.5	V
Vss	Supply voltage		0		V
AVss	Analog supply voltage		0		V
ViH	"H" input voltage P0o-P07, P1o-P17, P3o-P33, RESET, XIN	0.8Vcc		Vcc	V
VIH	"H" input voltage P20-P27, P40-P43, P50-P53 (Note 1)	0.7Vcc		Vcc	V
VIL	"L" input voltage P00-P07, P10-P17, P30-P33	0		0.2Vcc	V
VIL	"L" input voltage P20-P27, P40-P43, P50-P53 (Note 1)	0		0.25Vcc	V
VIL	"L" input voltage X _N	0		0.16Vcc	V
VIL	"L" input voltage RESET	0		0.12Vcc	V
loн(sum)	"H" sum output current P0o-P07, P4o-P43			-30	mA
loн(sum)	"H" sum output current P1o-P17, P2o-P27			-30	mA
loL(sum)	"L" sum output current P0o-P07, P4o-P43			60	mA
lor(sam)	"L" sum output current P1o-P17, P2o-P27			60	mA_
loн(peak)	"H" peak output current P00-P07, P10-P17, P20-P27, P40-P43			-10	mA
loL(peak)	"L" peak output current P0o-P07, P1o-P17, P2o-P27, P4o-P43			20	mA
loн(avg)	"H" average output current P0o-P07, P1o-P17, P2o-P27,			_	mA
ion(avg)	P4 ₀ –P4 ₃ (Note 4)			– 5	ША
lou (oura)	"L" average output current P0o-P07, P1o-P17, P2o-P27,			40	mA
lot(avg)	P4 ₀ —P4 ₃ (Note 4)			10	шА
f(CNTR)	Timer input frequency CNTR ₀ (P3 ₂), CNTR ₁ (P3 ₃) (Note 2)			1	MHz
f(CLK)	Serial I/O clock input frequency CLK(P16) (Note 2)			1	MHz
f(XIN)	Clock oscillating frequency (Note 2)			4	MHz
f(Xcin)	Clock oscillating frequency for clock function (Note 2, 3)		32	50	kHz

Note 1: It is except to use P50 as Xcin.

- 2 : Oscillation frequency is at 50% duty cycle.
- 3: When used in the low-speed mode, the clock oscillating frequency for clock function should be f(XciN)<f(XiN)/3.
- 4: The average output current lou(avg) and lou(avg) are the average value during a 100ms.

3.2 Electric characteristics of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP

Electrical characteristics (V∞=2.7 to 5.5V, Vss=AVss=0V, Ta=-20 to 85°C, unless otherwise noted)

Electric	al characteristics ($V\infty=2.7$ to 5.5V,	Vss=AVss=UV, la=-20 to 8	35°C, un				otea)
Symbol	Parameter	Test Conditions		Min.	Limits Typ.		Unit
Vон	"H" output voltage P00-P07, P10-P17,	Vcc=5V, IoH=-5mA		3			V
V On	P2 ₀ –P2 ₇ , P4 ₀ –P4 ₃	Vcc=3V, loн=-1.5mA		2			
Vol	"L" output voltage P00-P07, P10-P17,	Vcc=5V, loL=10mA				2	v
	P20-P27, P40-P43	Vcc=3V, loL=3mA			0.5	1_1_	ļ
$V_{T+}-V_{T-}$	Hysteresis P0₀-P0₁, P3₀-P3₃	Vcc=5V			0.5		·V
		Vcc=3V Vcc=5V			0.3		
$V_{T_{+}}$ – $V_{T_{-}}$	Hysteresis RESET	Vcc=3V			0.3		V
			Vcc=5V		0.5		
VT+VT-	Hysteresis P1e/CLK	use as CLK input	Vcc=3V		0.3		\ V
	(4.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	V _I =0V,	Vcc=5V			-5	
Lu	"L" input current P00-P07, P10-P17,	not use pull-up transistor	Vcc=3V			-3	μA
lı.	P30-P32, P40-P43, P50-P53	Vi=0V,	Vcc=5V	-0.25		-1.0	mA
	P50—P53	use pull-up transistor	Vcc=3V	-0.08	-0.18	-0.35	IIIA
lı.	"L" input current P33	V _I =0V	Vcc=5V			-5	μΑ
	pac ourione 1 00		Vcc=3V			-3	\
		V=0V, not use as analog input,	Vcc=5V			-5	μA
hu	"L" input current P20-P27	not use pull-up transistor	Vcc=3V			-3	<u> </u>
	pa c a ananc		Vcc=5V		-0.5	-1.0	mA
		use pull-up transistor	Vcc=3V	-0.08	-0.18	-0.35	
lıL	"L" input current RESET, X _{IN}	1	Vcc=5V			<u>-5</u>	μA
	#I P input current DO DO D1 D1	(X _N is at stop mode)	Vcc=3V			-3	
Iн	"H" input current P00–P07, P10–P17, P30–P32, P40–P43,	V=Vcc,	Vcc=5V			5	
IIH	P50-P53 P50-P53	not use pull-up transistor	Vcc=3V			3	μA
lıн	"H" input current P33	V _I =V _{CC}	Vcc=5V			_ 5	μΑ
	TT Input durient 1 ds		Vcc=3V			3	per .
lıн	"H" input current P20-P27	V ₁ =V∞, not use as analog input,				5	μΑ
		not use pull-up transistor	Vcc=3V	ļ		3	<u> </u>
Іін	"H" input current RESET, XIN	V _I =V _{CC} ,	Vcc=5V			5	μA
		(X _{IN} is at stop mode)	Vcc=3V		-	_ 3	<u> </u>
		At normal operation,	Vcc=5V		3.5	7	
		A-D conversion is not executed	Vcc=3V		1.8	3.6	
		f(XIN)=4MHz					- mA
		At normal operation,	Vcc=5V		4	8	
		A-D conversion is executed	Vcc=3V		2	4	
		f(XIN)=4MHz			-	-	
		At low- speed mode,	Vcc=5V		30	80	
		Xcour is low-power mode,				<u> </u>	μA
Icc	Supply current	A-D conversion is not executed	1		15	40	μΛ
		$f(X_{IN})=0Hz$, $f(X_{CIN})=32kHz$,	Vcc=3V		10.	40	
	·	Ta=25°C)		-	<u> </u>	ļ
		At wait mode,	Vcc=5V		0.5	2	- m∕
		f(XIN)=4MHz	Vcc=3V	ļ			-
		At wait mode, f(X _N)=0Hz,	Vcc=5V		3	12	
		f(Xcin)=32kHz, Xcout is	Vcc=3V	1	2	8	μ
		low-power mode, Ta=25°C		 		-	μ۲
		Stop all oscillation	Ta=25°C		0.1	1 10	-
Vari	RAM retention voltage	Vcc=5V Stop all oscillation	1a=05°C	2	 ' -	10	V
VRAM	RAM retention voltage	Stop all oscillation	L		1	1	

3.2 Electric characteristics of M37471M2-XXXSP/FP, M37471M4-XXXSP/FP, and M37471M8-XXXSP/FP

A-D converter characteristics


 $(V\infty=2.7 \text{ to } 5.5V, Vss=AVss=0V, Ta=-20 \text{ to } 85^{\circ}C, f(X_N)=4MHz, unless otherwise noted)$

0	Davisanta	Table Operations	Limits			Linit	
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
_	Resolution				8	bits	
	Non-linearity error				±2	LSB	
	Differential non-linearity error				±0.9	LSB	
Vот	Zero transition error	Vcc=VREF=5.12V, loL(sum)=0mA			2	LSB	
		Vcc=VREF=3.072V, loL(sum)=0mA			3		
V _{FST}	Full-scale transition error	Vcc=VREF=5.12V			4	LSB	
		Vcc=Vref=3.072V			7		
tconv	Conversion time				25	μs	
VVREF	Reference input voltage		0.5Vcc		Vcc	V	
RLADDER	Ladder resistance value		2	5	10	kΩ	
VIA	Analog input voltage		0		Vref	V	


3.3 Standard characteristics

There are the characteristics example in this section. The limitative data are in section 3.1 and 3.2 "Electric characteristics".


(1) Port P0o (CMOS output) P-channel side IOH-VOH chatacteristics (room tempereture)



(2) Port P0o (CMOS output) N-channel side IOL-VOL characteristics (room tempereture)



(3) Port P0o wirh pull-up transistor V_I-I_I characteristics (room tempereture)



BUILT-IN PROGRAMMABLE ROM VERSION

4.1 Overview

4.1 Overview

In addition to the mask ROM versions, there are other members of the 7470 Series called built-in programmable ROM versions which are microcomputers with built-in programmable ROM. One version, the window-type EPROM version, has an built-in EPROM that can be written to and erased. Another version is a one-time programmable microcomputer whose built-in PROM can be written to but not erased. Since the functions of the built-in EPROM and one-time programmable versions are exactly the same, apart from whether the ROM contents can be erased, they are both referred to as built-in PROM versions in this manual.

The built-in PROM versions have functions similar to those of the mask ROM versions, but they also have a EPROM mode that enables writing to built-in PROM.

Seven built-in PROM versions of the 7470 Series are available: the M37470E4-XXXSP (one-time program-mable), the M37470E8-XXXSP (one-time programmable), the M37471E8-XXXSP/FP (one-time programmable), and the M37471E8-XXXSP/FP (one-time programmable), and the M37471E8SS (window version). A brief outline of the specifications of these microcomputers is given in Table 4.1.1.

Table 4.1.1 Functions of built-in PROM versions (M37470E4-XXXSP, M37470E8-XXXSP, M37471E4-XXXSP/FP, M37471E8-XXXSP/FP, and M37471E8SS)

FP, M3	37471E8-XXX	(SP/FP, a	and M37471E8SS)		
Parameter			Functions		
			M37470E4-XXXSP	M37471E4-XXXSP,	M37471E4-XXXFP
			and M37470E8-XXXSP	M37471E8-XXXSP	and M37471E8-XXXFP
				and M37471E8SS	
Basic instructions			69		
Instruction execution time			1.0µs (minimum instructions, at 4MHz)		
Clock frequency			4MHz		
Memory size	PROM (No	te 4)	8192 bytes (Note 1)		
	RAM		192 bytes (Note 2)		
Input/Output ports	P0, P1	I/O	8-bit × 2	8-bit × 2	
	P2	I/O	4-bit × 1	8-bit × 1	
	P3	Input	4-bit × 1	4-bit × 1	
	P4	I/O	2-bit × 1	4-bit × 1	
	P5	Input		4-bit × 1	
Serial I/O		•	8-bit × 1		
Timer			8-bit × 4 (with 8-bit latch)		
A-D converter			8-bit × 1 (4-channel) 8-bit × 1 (8-channel)		
Subroutine nesting			96 (max.) (Note 3)		
Interrupt			External 5, internal 6 and software 1		
Clock generating ci	rcuit		1 built-in (with exter- 2 built-in (with external ceramic or quartz crys-		
			nal ceramic or quartz tal oscillator)		
			crystal oscillator)		
Power supply			2.7 to 5.5V		
Power dissipation (17.5mW (at 4MHz)		
Input/Output		ut/Output voltage 5V			
characteristics	s Output current -		-5 to 10mA (P0, P1, P2 and P4: CMOS 3-state)		
Operating temperature range			−20 to 85°C		
Device structure			CMOS silicon gate		
Package	One-time		32-pin shrink plastic	42-pin shrink plastic	56-pin plastic molded
programmable		molded DIP	molded DIP	QFP	
	Window ty	pe	-	42-pin shrink ceramic	-
				DIP	
					

Note 1: 16384 bytes for M37470E8-XXXSP, M37471E8-XXXSP/FP and M37471E8SS.

2: 384 bytes for M37470E8-XXXSP, M37471E8-XXXSP/FP and M37471E8SS.

3: 192 (max.) for M37470E8-XXXSP, M37471E8-XXXSP/FP and M37471E8SS.

4 : Voltage of writing to PROM is 12.5V (corresponding to M5L27256).

4.2 Pin configuration

4.2 Pin configuration

Figure 4.2.1 shows the pin configuration of M37470E4-XXXSP and M37470E8-XXXSP, Figure 4.2.2 shows the pin configuration of M37471E4-XXXSP, M37471E8-XXXSP and M37471E8SS, and Figure 4.2.3 shows the pin configuration of M37471E4-XXXFP and M37471E8-XXXFP. The built-in PROM versions have pin-compatibility with the mask ROM version.




Fig.4.2.1 Pin configuration (M37470E4-XXXSP and M37470E8-XXXSP)




Fig.4.2.2 Pin configuration (M37471E4-XXXSP, M37471E8-XXXSP and M37471E8SS)





Fig.4.2.3 Pin configuration (M37471E4-XXXFP and M37471E8-XXXFP)

4.3 Block diagram

Figures 4.3.1 to 4.3.3 shows the block diagrams of M37470E4-XXXSP, M37470E8-XXXSP, M37471E4-XXXSP M37471E8-XXXSP, M37471E8SS, M37471E4-XXXFP, and M37471E8-XXXFP.



PROGRAMMABLE ROM VERSION

BUILT-IN

4.3 Block diagram

4.4 EPROM mode

4.4 EPROM mode

4.4.1 EPROM mode

The built-in PROM versions of the 7470 Series have an EPROM mode in addition to the ordinary operating mode. Use EPROM mode to write to, read from, and erase built-in PROM, in the same way as in the M5L27256 (EPROM device).

The pin assignments in EPROM mode are shown in Table 4.4.1, and pin connection diagrams are shown in Figures 4.4.1 to 4.4.3.

Table 4.4.1 Pin correspondence at the EPROM mode

Device type name	Built-in PROM version	M5L27256		
	Vcc	Vcc		
	P33	VPP		
	Vss	Vss		
Pin name	P11 to P17, P20 to P23	A0 to A14		
	P30, P31, P40, P41			
	P00 to P07	Do to D7		
	VREF	CE		
	P32	ŌĒ		




Fig.4.4.1 Pin connection at EPROM mode (M37470E4-XXXSP and M37470E8-XXXSP)

4.4 EPROM mode




Fig.4.4.2 Pin connection at EPROM mode (M37471E4-XXXSP, M37471E8-XXXSP and M37471E8SS)




Fig.4.4.3 Pin connection at EPROM mode (M37471E4-XXXFP and M37471E8-XXXFP)

4.4 EPROM mode

4.4.2 Pin description

Table 4.4.2 shows the pin description at ordinary operating mode and EPROM mode.

Table 4.4.2 Pin description

Pin	Name		ode	Function
Vcc, Vss	Supply voltage	EPROM	operation/	Supply 2.7 to 5.5V to Vcc, and 0V to Vss.
AVss	Analog power supply	Ordinary EPROM	operation/	Acts as ground level input pin for A-D converter. Same voltage as Vss is applied. (Note 1)
VREF	Reference voltage input	Ordinary	operation	Acts as reference voltage input pin for the A–D converter.
	Mode input	EPROM		Becomes CE input.
RESET	Reset input		operation	Specifies reset when held at "L" for at least 2µs.
		EPROM		Connect to Vss.
XIN	Clock input	EPROM	operation/	Acts as input and output pins interfacing with the internal clock generating circuit. Connect a ceramic resonator or crystal oscillator between the XIN and XOUT pins to set the oscillator frequency. An internal feedback resistor
Хоит	Clock output	Ordinary EPROM	operation/	is connected between the XIN and XOUT pins. If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.
P00–P07	I/O port P0	Ordinary	operation	Acts as 8-bit I/O port with CMOS output format. When input port is selected, these pins can be connected individually to pull-up transistors. A key on wakeup function is also provided.
	Data I/O Do-D7	EPROM		Becomes data(D0-D7) I/O.
P10-P17	I/O port P1		operation	Acts as 8-bit I/O port with CMOS output format. When input port is selected, these pins can be connected in groups of four to pull-up transistors. P12 and P13 can also be used as timer outputs To and T1, and P14, P15, P16, and P17 can also be used as SIN, SOUT, CLK, and SRDY of the serial I/O function. SOUT and SRDY outputs can be set to N-channel open drain output.
	Address input A4-A10	EPROM		Pins P11 to P17 are address(A4–A10) input pins. Leave P10 pin open.
P20-P27 (Note 2)			operation	Acts as 8-bit I/O port with CMOS output format. When input port is selected, these pins can be connected in groups of four to pull-up transistors. These pins can also be used as analog inputs INo to IN7.
	Address input Ao-A3	EPROM		Pins P20 to P23 are address(A0-A3) input pins. Leave P24 to P27 open.

Note 1: For 56-pin QFP type only.

^{2:} At M37470E4-XXXSP and M37470E8-XXXSP, there are 4-bit as P20-P23(IN0-IN3) only.

4.4 EPROM mode

Table 4.4.2 Pin description

Pin	Name	Mode	Function
P30-P33	Input port P3	Ordinary operation	Acts as 4-bit input port. P30 and P31 can also
			be used as external interrupt input pins INTo
			and INT1, and P32 and P33 can also be used
			as timer input pins CNTRo and CNTR1.
	Address input A11, A12	EPROM	Pins P30 and P31 are address(A11, A12) input
	Mode input		pins. P32 becomes OE input pin. P33 be-
	VPP input		comes VPP input pin. At programming and
			program verifing, supply VPP level into this pin.
P40-P43 (Note 2)	I/O port P4	Ordinary operation	Acts as 4-bit I/O port with CMOS output for-
			mat. When input port is selected, these pins
			can be connected in groups of four to pull-up
			transistors.
	Address input A13, A14	EPROM	Pins P40 and P41 are address(A13, A14) input
			pins. Leave pins P42 and P43 open.
P50-P53 (Note 3)	Input port P5	Ordinary operation	Acts as 4-bit input port that can be connected
			as a group of four pins to pull-up transistors.
			P50 and P51 can also be used as the XCIN and
			XCOUT pins for the clock-function clock gener-
			ating circuit. When using these pins as XCIN
			and XCOUT pins, an internal feedback resistor
			is connected between them. To enable exter-
			nal clock input, connect the clock source to the
		EDDOM	XCIN pin and leave the XCOUT pin open.
		EPROM	Setting to open.

Note 2: At M37470E4-XXXSP and M37470E8-XXXSP, there are 2-bit as P40 and P41 only.

^{3:} At M37470E4-XXXSP and M37470E8-XXXSP, there are nothing.

4.4 EPROM mode

4.4.3 Reading, writing, and erasure of built-in PROM

Activate EPROM mode in the built-in PROM versions by forcing the RESET pin to "L". In EPROM mode, the built-in PROM can be read from, written to, and erased, as described below.

(1) Reading

Apply 0V to the RESET pin and 5V to the Vcc pin.

Input the address signal (Ao to A14) and set the \overline{CE} and \overline{OE} pins to "L"—the PROM contents will appear at the data I/O pins (Do to D7). If the \overline{CE} pin or the \overline{OE} pin is set to "H", the data I/O pins will float.

(2) Writing

Apply 0V to the RESET pin and 6V to the Vcc pin.

Set the $\overline{\text{OE}}$ pin to "H" and apply VPP to the VPP pin to activate program mode. Set the address to be written to by the address input pins (Ao to A14) and input the data in parallel through the data I/O pins (Do to D7). When the $\overline{\text{CE}}$ pin is set to "L" in this status, the data is written to PROM.

(3) Erasure

Only the built-in EPROM version that has an erasure window on the package's top surface (M37471E8SS) can be erased. To erase the EPROM, shine an ultraviolet light source of wavelength 2537Å onto the window for a minimum dose of 15W·s/cm².

Note the following points when writing data with a PROM writer:

M37470E4-XXXSP, and M37471E4-XXXSP/FP

When using a PROM writer, the address range should be between 600016 and 7FFF16. Read/write operations on addresses 000016 to 5FFF16 cannot be performed correctly.

M37470E8-XXXSP, M37471E8-XXXSP/FP and M37471E8SS

When using a PROM writer, the address range should be between 400016 and 7FFF16. When data is written between addresses 000016 and 7FFF16, fill addresses 000016 to 3FFF16 with FF16.

Table 4.4.3 Input/Output signal at each mode

Pin name Mode	CE	ŌĒ	VPP	Vcc	RESET	D0~D7
Read	VIL	VIL	Vcc			Output
Output disable	VIL	ViH	Vcc	1		Floating
Write	VIL	VIH	12.5V	Vcc	0V	Input
Verify	VIH	VIL	12.5V	1		Output
Write disable	ViH	VIH	12.5V	1		Floating

Note: VIL means "L" input voltage, VIH means "H" input voltage.

4.4 EPROM mode

4.4.4 Notes on handling

- (1) Sunlight and fluorescent light include wavelengths that will erase written data. When using the window version of the 7470 Series in read mode, always cover the transparent glass window with a light-proof seal.
- (2) Mitsubishi provides light-proof seals designed to cover the transparent glass window of the window version. Make sure that the seal does not touch the lead pins of the microcomputer.
- (3) Before erasing the window version, clean the transparent glass of the window. Dirt such as grease from hands and glue may hinder the passage of ultraviolet light and affect the erasure characteristics.
- (4) Writing involves the use of high voltages, so make sure that excessive voltages are not used. Pay particular attention when turning on the power source.
- (5) Mitsubishi does not test or screen any writing to PROM in blank one-time programmable microcomputers after they have left the factory. To improve reliability after writing, we recommend that these microcomputers are written to and tested in the sequence shown in the flow diagram of Figure 4.4.4.
- (*1: Blank microcomputers have nothing written in PROM when they leave the factory.)




Fig.4.4.4 Writing and test for blank one-time programmable type

4.5 Electric Characteristics

4.5 Electric Characteristics

4.5.1 Electric characteristics of M37470E4-XXXSP and M37470E8-XXXSP

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	٧
Vı	Input voltage XN	AFIL	-0.3 to V∞+0.3	V
Vı	Input voltage P00-P07, P10-P17, P20-P23,	With respect to Vss Output transistors are	-0.3 to V∞+0.3	· V
P30-P33, P40-P41, VREF, HE		at "OFF" state.	(Note 1)	
Vo	Output voltage P0o-P07, P1o-P17, P2o-P23, P4o-P41, XouT	at of the state.	-0.3 to V∞+0.3	V
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

Note 1: At writing to PROM, the value for P33 is 13V.

Recommended operating conditions (V∞=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, unless otherwise noted)

Symbol	Parameter -		Limits		
Symbol			Тур.	Max.	Unit
Vcc	Supply voltage	2.7	5	5.5	V
Vss	Supply voltage		0		٧
ViH	"H" input voltage P0-P07, P1-P17, P3-P33, RESET, XN	0.8Vcc		Vcc	V
VIH	"H" input voltage P20-P23, P40-P41	0.7Vcc		Vcc	V
VIL	"L" input voltage P00-P07, P10-P17, P30-P33	0		0.2Vcc	V
VIL	"L" input voltage P20-P23, P40-P41	0		0.25Vcc	V
VIL	"L" input voltage XIN	0		0.16Vcc	V _
ViL	"L" input voltage RESET	0		0.12Vcc	V
loн(sum)	"H" sum output current P0o-P07, P4o-P41			-30	mA_
loн(sum)	"H" sum output current P1o-P17, P2o-P23			-30	mA
loL(sum)	"L" sum output current P0o-P07, P4o-P41			60	mA
lor(sam)	"L" sum output current P1o-P17, P2o-P23			60	mA
Іон(peak)	"H" peak output current P0o-P07, P1o-P17, P2o-P23, P4o-P41			-10	mA
lo _L (peak)	"L" peak output current P0o-P07, P1o-P17, P2o-P23, P4o-P41			20	mA
loн(avg)	"H" average output current P0o-P07, P1o-P17, P2o-P23,			-5	mA
	P4 ₀ –P4 ₁ (Note 3)				111/
lo _L (avg)	"L" average output current P0o-P07, P1o-P17, P2o-P23,			10	mA
	P4₀–P4₁ (Note 3)			10	111/4
f(CNTR)	Timer input frequency CNTR ₀ (P3 ₂), CNTR ₁ (P3 ₃) (Note 2)			1	MHz
f(CLK)	Serial I/O clock input frequency CLK(P16) (Note 2)			1	MHz
f(XIN)	Clock oscillating frequency (Note 2)			4	MHz

Note 2: Oscillation frequency is at 50% duty cycle.

^{3:} The average output current loH(avg) and loL(avg) are the average value during a 100ms.

4.5 Electric Characteristics

Electrical characteristics (Vcc=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, unless otherwise noted)

Symbol	Parameter	Total Conditions			Limits		l Imia
		Test Conditions		Min.	Тур.	Мах.	Unit
Vон	"H" output voltage P0o-P07, P1o-P17,	Vcc=5V, IoH=-5mA		3			v
	P2 ₀ –P2 ₃ , P4 ₀ , P4 ₁	Vcc=3V, Iон=-1.5mA		2			
Vol	"L" output voltage P0o-P07, P1o-P17,	Vcc=5V, IoL=10mA				2	V
	P20-P23, P40, P41	Vcc=3V, loL=3mA				1	
V _{T+} -V _{T-}	Hysteresis P0o-P07, P3o-P33	Vcc=5V			0.5		v
		Vcc=3V			0.3		
V_{T+} – V_{T-}	Hysteresis RESET	Vcc=5V			0.5		v
	•	Vcc=3V	=		0.3		-
V _{T+} V _{T-}	Hysteresis P16/CLK	use as CLK input	Vcc=5V		0.5		V
entre de la constitución de la c		V _i =0V,	Vcc=3V		0.3		
	"I" input ourrent DO DO D4 D4		Vcc=5V			-5	μΑ
liL	"L" input current P0o-P07, P1o-P17,	not use pull-up transistor	Vcc=3V	0.05	0.5	-3	
	P30-P32, P40, P41	Vi=0V,	Vcc=5V			-1.0	mA
		use pull-up transistor	Vcc=3V	-0.08	-0.18		
liL	"L" input current P33	V _I =0V	Vcc=5V			-5	μА
		V _I =0V, not use as analog input,	Vcc=3V			-3	F
IIL "L" input current P20-P23		not use pull-up transistor	Vcc=5V			-5 -3	μΑ
	"L" input current P20-P23	V=0V, not use as analog input,	Vcc=3V	0.05	0.5		<u> </u>
		use pull-up transistor	Vcc=5V				mA
		V _I =0V	Vcc=3V	-0.08	-0.18		
lıL	"L" input current RESET, XIN	(X _{IN} is at stop mode)	Vcc=5V Vcc=3V			5 3	μА
	"H" input current P0o-P07, P1o-P17,	V _I =V _{CC} .	Vcc=5V				
lıн	P30-P32, P40, P41	not use pull-up transistor	Vcc=3V	<u> </u>		3	μΑ
	F30-F32, F40, F41	not use pairup transistor	Vcc=5V			5	<u> </u>
lıн	"H" input current P33	V _I =V _{CC}	Vcc=3V			3	μA
		V ₁ =V∞, not use as analog input,				5	
hн	"H" input current P20-P23	not use pull-up transistor	Vcc=3V			3	μΑ
		VI=Vcc,	Vcc=5V			5	
Iн	"H" input current RESET, XIN	(X _{IN} is at stop mode)	Vcc=3V			3	μΑ
		At normal operation,			٥.		
		A-D conversion is not executed	Vcc=5V		3.5	7	
		f(Xin)=4MHz	Vcc=3V		1.8	3.6	
		At normal operation,	Vcc=5V		4	8	mA
Icc	Supply current	A-D conversion is executed	Vcc=3V		2	4	
		f(Xin)=4MHz					
		At wait mode,	Vcc=5V		1	2	ļ
		f(X _{IN})=4MHz	Vcc=3V		0.5	1	
		Stop all oscillation	Ta=25°C	1	0.1	1	μΑ
		Vcc=5V	Ta=85°C		1	10	μ, .
VRAM	RAM retention voltage	Stop all oscillation		2			V

4.5 Electric Characteristics

A-D converter characteristics

(Vcc=2.7 to 5.5V, Vss=0V, Ta=-20 to 85°C, f(Xin)=4MHz, unless otherwise noted)

Cumbal	Parameter	T	Limits			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Resolution				8	bits
	Non-linearity error				±2	LSB
	Differential non-linearity error				±0.9	LSB
\/a=	Vot Zero transition error	Vcc=VREF=5.12V, loL(sum)=0mA			2	LSB
V 01		Vcc=VREF=3.072V, loL(sum)=0mA			3	
VFST	Full-scale transition error	Vcc=Vref=5.12V			4	LSB
VFSI	l di-scale transition error	Vcc=Vref=3.072V			7	LSB
tconv	Conversion time				25	μs
VVREF	Reference input voltage		0.5Vcc		Vcc	V
RLADDER	Ladder resistance value		2	5	10	kΩ
VIA	Analog input voltage		0		VREF	V

4.5 Electric Characteristics

4.5.2 Electric characteristics of M37471E4-XXXSP/FP, M37471E8-XXXSP/FP and M37471E8SS

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	V
Vı	Input voltage XN		-0.3 to V∞+0.3	V
Vı	Input voltage P0o-P07, P1o-P17, P2o-P27, P3o-P33, P4o-P43, P5o-P53, VREF, RESET	With respect to Vss Output transistors are at "OFF" state.	-0.3 to V∞+0.3 (Note 1)	٧
Vo	Output voltage P0o-P07, P1o-P17, P2o-P27, P4o-P43, Xout		-0.3 to V∞+0.3	٧
Pd	Power dissipation	Ta=25°C	1000(Note 2)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

Note 1: At writing to PROM, the value for P33 is 13V.

2: 500mW for M37471E4-XXXFP and M37471E8-XXXFP.

Recommended operating conditions (Vc=2.7 to 5.5V, Vss=AVss=0V, Ta=-20 to 85°C, unless otherwise

noted)	Parameter		Limits		Unit
Symbol			Тур.	Max.	OTIL
Vcc	Supply voltage	2.7	5	5.5	V
Vss	Supply voltage		0		V
AVss	Analog supply voltage		0		V
ViH	"H" input voltage P00-P07, P10-P17, P30-P33, RESET, XIN	0.8Vcc		Vcc	V
VIH	"H" input voltage P20-P27, P40-P43, P50-P53 (Note 3)	0.7Vcc		Vcc	V
VIL	"L" input voltage P00-P07, P10-P17, P30-P33	0		0.2Vcc	V
VIL	"L" input voltage P20-P27, P40-P43, P50-P53 (Note 3)	0		0.25Vcc	V
VIL	"L" input voltage XIN	0		0.16Vcc	V
VIL	"L" input voltage RESET	0		0.12Vcc	V
loн(sum)	"H" sum output current P0o-P07, P4o-P43			-30	mA
loн(sum)	"H" sum output current P1o-P17, P2o-P27			-30	mA
loL(sum)	"L" sum output current P0o-P07, P4o-P43			60	mA
lor(sum)	"L" sum output current P10-P17, P20-P27			60	mA
Іон(peak)	"H" peak output current P00-P07, P10-P17, P20-P27, P40-P43			-10	mA
loL(peak)	"L" peak output current P0o-P07, P1o-P17, P2o-P27, P4o-P43			20	mA
lau (au m)	"H" average output current P0-P07, P1-P17, P2-P27,			- 5	mA
lон(avg)	P4 ₀ –P4 ₃ (Note 6)			_0	111/7
I ()	"L" average output current P0o-P07, P1o-P17, P2o-P27,			10	mA
lo _L (avg)	P40-P43 (Note 6)			10	шА
f(CNTR)	Timer input frequency CNTRo (P32), CNTR1 (P33) (Note 4)			1	MHz
f(CLK)	Serial I/O clock input frequency CLK(P16) (Note 4)			1	MHz
f(XIN)	Clock oscillating frequency (Note 4)			4	MHz
f(Xcin)	Clock oscillating frequency for clock function (Note 4, 5)		32	50	kHz

Note 3: It is except to use P50 as Xcin.

- 4: Oscillation frequency is at 50% duty cycle.
- 5: When used in the low-speed mode, the clock oscillating frequency for clock function should be f(XciN)<f(XiN)/3.
- 6: The average output current lou(avg) and lou(avg) are the average value during a 100ms.

4.5 Electric Characteristics

Electrical characteristics (Vcc=2.7 to 5.5V, Vss=AVss=0V, Ta=-20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test Conditions			Limits		Unit
Symbol				Min.	Тур.	Мах.	Om
Vон	"H" output voltage P00-P07, P10-P17,			3			V
	P20-P27, P40-P43	Vcc=3V, Iон=-1.5mA		2			<u> </u>
Vol	"L" output voltage P00-P07, P10-P17,					2	V
	P20-P27, P40-P43	Vcc=3V, IoL=3mA			0.5	_1_	
V _{T+} V _{T-}	Hysteresis P0o-P07, P3o-P33	Vcc=5V			0.5		V
		Vcc=3V Vcc=5V			0.3		ļ
$V_{T_{+}}$ $-V_{T_{-}}$	Hysteresis RESET	Vcc=3V			0.3		`V
			Vcc=5V		0.5		
VT+-VT-	Hysteresis P1e/CLK	use as CLK input	Vcc=3V		0.3		V
		V _I =0V,	Vcc=5V		0.0	- 5	
•	"L" input current P00-P07, P10-P17,	not use pull-up transistor	Vcc=3V			-3	μA
łıL.	P30-P32, P40-P43,	Vi=0V,	Vcc=5V	-0.25	-0.5	-1.0	—
	P5 ₀ -P5 ₃	use pull-up transistor	Vcc=3V		-0.18	-0.35	mA
1	"! " inn 1 coment DO		Vcc=5V			-5	
lı.	"L" input current P33	V _I =0V	Vcc=3V			-3	μA
	,	V=0V, not use as analog input,	Vcc=5V			-5	
		not use pull-up transistor	Vcc=3V			-3	μA
lı.	"L" input current P20-P27	Vi=0V, not use as analog input,	Vcc=5V	-0.25	-0.5	-1.0	
		use pull-up transistor	Vcc=3V		-0.18	-0.35	mA
1	" input gurrent DECET V	V _I =0V	Vcc=5V			-5	μΑ
lı.	"L" input current RESET, X _{IN}	(X _N is at stop mode)	Vcc=3V			-3	μΑ
	"H" input current P0o-P07, P1o-P17,	V _I =V _{CC} ,	Vcc=5V			5	
lıн	P30-P32, P40-P43,	not use pull-up transistor					μA
	P5 ₀ —P5 ₃	not use pull-up transistor	Vcc=3V			3	
1	"H" input current P33	W W	Vcc=5V			5	^
Iн	H Input current F33	V _I =V _{CC}	Vcc=3V			3	μA
1	"U" input ourrent D2. D2.	V _{i=} V∞, not use as analog input,	Vcc=5V			5	μΑ
1 н	"H" input current P20-P27	not use pull-up transistor	Vcc=3V			3	μΛ
hн	"H" input current RESET, XN	V _I =V _{CC} ,	Vcc=5V			5	μΑ
HH	H input current heset, AN	(X _N is at stop mode)	Vcc=3V			3	per .
		At normal operation,	Vcc=5V		3.5	7	
		A-D conversion is not executed					1
		f(XIN)=4MHz	Vcc=3V		1.8	3.6	mA
		At normal operation,	Vcc=5V		4	8	1
		A-D conversion is executed	·	<u> </u>		-	1
		f(XIN)=4MHz	Vcc=3V		2	4	
		At low- speed mode,	V 5V		00	00	
		Xcour is low-power mode,	Vcc=5V		30	80	١.
lcc	Supply current	A-D conversion is not executed					μA
		f(Xin)=0Hz, f(Xcin)=32kHz, Ta=25°C	Vcc=3V		15	40	
		At wait mode,	Vcc=5V		1	2	
		f(Xin)=4MHz	Vcc=3V		0.5	1	mA.
		At wait mode, f(X _N)=0Hz,	· · · · · · · · · · · · · · · · · · ·			<u> </u>	
		f(Xcin)=32kHz, Xcout is	Vcc=5V		3	12	1
		low-power mode, T _a =25°C	Vcc=3V		2	8	μΑ
		Stop all oscillation	Ta=25°C		0.1	1	1
		Vcc=5V	Ta=85°C		1	10	1
VRAM	RAM retention voltage	Stop all oscillation	10-00	2	 ' -	10	V
▼ 1174IVI	1	Totop all Oscillation	1		L	<u> </u>	

4.5 Electric Characteristics

A-D converter characteristics

($V\infty$ =2.7 to 5.5V, Vss=AVss=0V, Ta=-20 to 85°C, f(Xin)=4MHz, unless otherwise noted)

0	Dawanatan	Total Considiate		Unit		
Symbol	Parameter	Test Condition	Min.	Тур.	Мах.	Unit
	Resolution				8	bits
	Non-linearity error				±2	LSB
	Differential non-linearity error				±0.9	LSB
1/	V _{0T} Zero transition error	Vcc=VREF=5.12V, loL(sum)=0mA			2	LSB
V 0T		Vcc=Vref=3.072V, loL(sum)=0mA			3	LSB
VFST	Full-scale transition error	Vcc=Vref=5.12V			4	LSB
V F51	Full-scale transition end	Vcc=Vref=3.072V			7	LOD
tconv	Conversion time				25	μs
VVREF	Reference input voltage		0.5Vcc		Vcc	V
RLADDER	Ladder resistance value		2	5	10	kΩ
VIA	Analog input voltage		0		V_{REF}	V

APPIONIDIE

Appendix 1 Handling of unused pins

Pin name	Handling
P00 to P07, P10 to P13, P15, P17,	Either leave open, or pull-up to Vcc or pull-down to Vss by resistors.
P20 to P27, P40 to P43	(Note 1, Note 2)
P14/SIN, P16/CLK	Pull-up to Vcc or pull-down to Vss by resistors. (Note 1, Note 2)
P30 to P33	Connect to Vcc or Vss.
P50 to P53	Either leave open, or pull-up to Vcc or pull-down to Vss by resistors.
	(Note 3)
VREF	Connect to Vcc


Note 1: If pulling-up a pin, set the status of that pin to either input or "H" level output.

Note 2: If pulling-down a pin, set the corresponding register to make the status of that pin either input without a pull-up transistor or "L" level output.


Note 3: If pulling-down a pin, set the corresponding register to make the status of that pin input without a pull-up transistor. If not using the P50 and P51 pins, select ports P50 and P51 for them.

Appendix 2 Package outline


Package outline of M37470M2-XXXSP, M37470M4-XXXSP, M37470E4-XXXSP, M37470M8-XXXSP, and M37470E8-XXXSP




Package outline of M37471M2-XXXSP, M37471M4-XXXSP, M37471E4-XXXSP, M37471M8-XXXSP, and M37471E8-XXXSP




Package outline of M37471M2-XXXFP, M37471M4-XXXFP, M37471E8-XXXFP, M37471M8-XXXFP, and M37471E8-XXXFP



Package outline of M37471E8SS



Package outline of M37471RSS



Appendix 3 Notes for usage


Note for using 7470 Series as following.

1. Note about Processor Status Register

1.1 The processor status register initialization


The contents of processor status register(PS) is indeterminate after reset except the I flag. Therefore the flags that influence on execution of program, are required to initialize.


Especially initialize the T flag and D flag are influenced on operation directory.



1.2 How to refer to the processor status register


- Execute a PHP instruction to store the contents of processor status register(PS) into stack(S+1)
- (2) Read from the contents of stack(S+1).
- (3) To restore the previous PS from stack, execute a PLP instruction. However, a NOP instruction is needed after execute the PLP instruction.





2. Note for Interrupt Function

More than one instruction cycle is needed to execute the BBC or BBS instruction after switching the value of interrupt request registers(interrupt request register 1: address 00FC16 and interrupt request register 2: address 00FD16).



3. Note for Serial I/O Function

3.1 Clear the serial I/O interrupt enable bit


At serial I/O interrupt function, clear(set "0") the serial I/O interrupt enable bit (bit 6 of address 00FE16) by execution a CLB instruction, before setting serial I/O mode register.

3.2 At clearing the serial I/O interrupt request bit

At serial I/O interrupt function, more than one instruction cycle is needed until clearing (set "0" by a CLB instruction) the serial I/O interrupt request bit (bit 6 of address 00FC16) after setting the serial I/O mode register.

3.3 Setting the serial I/O interrupt enable bit

It is required to set "1" the serial I/O interrupt enable bit (bit 6 of address 00FE16), after clearing the serial I/O interrupt request bit.




4. Note for Decimal Operation

4.1 Setting and clearing the decimal mode flag

In decimal operation mode(at D flag="1"), more than one instruction cycle is needed before SEC, CLC, or CLD instruction after the ADC or SBC instruction.

4.2 Ignored flags

The N (Negative), V (o'Verflow), and Z (Zero) flags are ignored, when executing the ADC and SBC instructions during decimal mode.



5. Note for others

5.1 Timer division ratio

Timer division ratio is 1/(n+1) (where n=0 to 255).

5.2 A-D conversion


- (1) A-D conversion is necessary to start after the reference voltage level is enough stability.
- (2) The STP instruction must not be executed during A-D conversion.


5.3 Prevention plain noise and latch-up


Connect the following external circuits to the M37470 to prevent noise and latch-up:

- Connect a bypass capacitor of approximately $0.1\mu F$ between the Vcc and Vss pins, using comparatively thick wire that is as short as possible.
- Connect a bypass capacitor of approximately 0.1µF between the VREF and VSS (and AVSS at the 56-pin flat QFP package) pins, using comparatively thick wire that is as short as possible.

Appendix 4 7470 Series memory map







Appendix 5 SFR memory map


00C016	Port P0
00C116	Port P0 direction register
00C216	Port P1
00C316	Port P1 direction register
00C416	Port P2
00C516	Port P2 direction register
00C616	Port P3
00C716	TOTTO
00C816	Port P4
00C916	Port P4 direction register
00CA16	Port P5 (Note 1)
00CB16	1 of 1 of (Note 1)
00CC16	
00CD16	
00CE16	
00CF16	
00D016	Port P0 pull-up control register
00D116	Ports P1 to P5 pull-up control register
00D2i6	-
00D316	
00D416	Edge polarity selection register
00D516	
00D616	Input latch register
00D716	
00D816	
00D916	A-D control register
00DA16	A-D conversion register
00DB16	
00DC16	Serial I/O mode register
00DD16	Serial I/O register
00DE16	Serial I/O counter Byte counter
00DF16	

00E016	
00E116	
00E216	
00E316	
00E416	
00E516	
00E616	
00E716	
00E816	
00E916	
00E A 16	
00EB16	
00EC16	
00ED16	
00EE16	
00EF16	
00F016	Timer 1
00F116	Timer 2
00F216	Timer 3
00F316	Timer 4
00F416	
00F516	
00F616	
00F716	Timer FF register
00F816	Timer 12 mode register
00F916	Timer 34 mode register
00FA16	Timer mode register 2
00FB16	CPU mode register
00FC16	Interrupt request register 1
00FD16	Interrupt request register 2
00FE16	Interrupt control register 1
00FF16	Interrupt control register 2


Note 1: This address is not used in M37470M2, M37470M4 and M37470M8.

2: Shaded area is not used.

Appendix 6 Control registers




- 0: without pull-up transistor
- 1: with pull-up transistor (when input port is selected)





0: without pull-up transistor

1: with pull-up transistor (when input port is selected)


Note: M37470M2, M37470M4 and M37470M8 do not have bit 3 and bit 6.










Note: The M37470M2, M37470M4 and M37470M8 do not have the P24/IN4 to P27/IN7 pins.









Note: Do not select f(XcIN) as the count source in the M37470M2, M37470M4 and M37470M8.



Note: Do not select f(XCIN) as the count source in the M37470M2, M37470M4 and M37470M8.







Note: In the M37470M2 and M37470M4, set all of these bits to "0".

In the M37470M8, set all of these bits to "0", except for bit 2.


In the M37471M2 and M37471M4, set bit 2 to "0".






CNTRo or CNTR1 interrupt request bit

0: no interrupt request1: with interrupt request





Machine language instruction table

Appendix 7 Machine language instruction table

	meter	SYMBOL	FUNCTION	FLAG	INSTRUCTION C		BYTE	CYCLE	NOTE
Classifi	ication\	LDA #\$nn	(A) ← nn	NVTBDIZC 0xxxxx0x		A9	NUMBER 2	NUMBER 2	2
			() (oxxxxxox	<b2></b2>	ł	1	1	1
		LDA \$zz	$(A) \leftarrow (M)$ where $M=(zz)$		<b2></b2>	A5	2	3	2
		LDA \$zz,X	(A) ← (M) where M=(zz+(X))	°xxxx°x	<b2></b2>	B5	2	4	2
,		LDA \$hhll	(A) ← (M) where M=(hhll)	oxxxxxox	<b2></b2>	AD	3	4	2
1		LDA \$hhll,X	$(A) \leftarrow (M)$ where $M=(hhll+(X))$	°xxxxx°x	<b3> 1 0 1 1 1 1 0 1 <b2></b2></b3>	BD	3	5	2
		LDA \$hhll,Y	(A) ← (M) where M=(hhll+(Y))	OXXXXXOX	<b3> 1 0 1 1 1 0 0 1 <b2></b2></b3>	B9	3	5	2
		LDA WIIIII, I			<b3></b3>			١	-
1		LDA (\$zz,X)	$(A) \leftarrow (M)$ where $M=((zz+(X)+1)(zz+(X)))$		1 0 1 0 0 0 0 1 <b2></b2>	A1	2	6	2
		LDA (\$zz),Y	$A \leftarrow (M)$ where $M = ((zz+1)(zz)+(Y))$	oxxxxxox	1 0 1 1 0 0 0 1 <b2></b2>	B1	2	6	2
		LDX #\$nn	(X) ← nn	oxxxxxox	1 0 1 0 0 0 1 0 <b2></b2>	A2	2	2	
	70	LDX \$zz	(X) ← (M) where M=(zz)	°×××××°×		A 6	2	3	
	Load	LDX \$zz,Y	$(X) \leftarrow (M)$ where $M=(zz+(Y))$	°×××××°×		B6	2	4	
		LDX \$hhll	(X) ← (M) where M=(hhli)	°×××××°×	1 0 1 0 1 1 1 0 <b2></b2>	AE	3	4	
		IDV ChriiV	(V) (II) where II (bbll.(V))		<b3></b3>	DE		5	
		LDX \$hhll,Y	$(X) \leftarrow (M)$ where $M=(hhll+(Y))$	0 * * * * * * * * * * * * * * * * * * *	1 0 1 1 1 1 1 0 <b2> <b3></b3></b2>	BE	3	5	
		LDY #\$nn	(Y) ← nn	°×××××°×		AO	2	2	
		LDY \$zz	(Y) ← (M) where M=(zz)	°×××××°×		A4	2	3	
		LDY \$zz,X	$(Y) \leftarrow (M)$ where $M=(zz+(X))$	°×××××°×		B4	2	4	
		LDY \$hhll	(Y) ← (M) where M=(hhll)	°×××××°×		AC	3	4	
		LDY \$hhll,X	$(Y) \leftarrow (M)$ where $M=(hhll+(X))$	0 × × × × × 0 ×	<b3> 1 0 1 1 1 0 0</b3>	ВС	3	5	
<u></u>		בטו שווווו, א		9444494	<b2> <b3></b3></b2>				
Data Transfer	•	LDM #\$nn,\$zz	(M) ← nn where M=(zz)	×××××××	0 0 1 1 1 1 0 0 <b2></b2>	3C	3	4	
12	-	STA \$zz	$(M) \leftarrow (A)$ where $M=(zz)$	xxxxxxx	<b3></b3>	85	2	4	\vdash
Jata		STA \$zz,X	$(M) \leftarrow (A) \text{ where } M=(ZZ+(X))$		<b2></b2>	95	2	5	
-		STA \$hhll	$(M) \leftarrow (A)$ where $M=(227(A))$		1 0 0 1 0 1 0 1	8D	3	5	li
		SIA WIIIII	(M) ← (A) WHERE M=(HIIII)		1 0 0 0 1 1 0 1 <b2> <b3></b3></b2>	80		,	
		STA \$hhll,X	$(M) \leftarrow (A)$ where $M=(hhll+(X))$	×××××××	1 0 0 1 1 1 0 1	9D	3	6	
		STA \$hhll,Y	$(M) \leftarrow (A)$ where $M=(hhll+(Y))$	×××××××	<b3> 1 0 0 1 1 0 0 1 6B2></b3>	99	3	6	
		OTA (#	(4) (4) (4) (4) (4) (4) (4) (4) (4) (4)		<b3></b3>	0.4			
	9	STA (\$zz,X)	$(M) \leftarrow (A)$ where $M=((zz+(X)+1)(zz+(X)))$		1 0 0 0 0 0 0 1 <b2></b2>	81	2	7	
	Store	STA (\$zz),Y	(M) ← (A) where M=((zz+1)(zz)+(Y))	××××××		91	2	7	
		STX \$zz	(M) ← (X) where M=(zz)	×××××××	1 0 0 0 0 1 1 0	86	2	4	
		STX \$zz,Y	$(M) \leftarrow (X)$ where $M=(zz+(Y))$	×××××××	(B2>	96	2	5	
		STX \$hhll	(M) ← (X) where M=(hhll)	×××××××	1 0 0 0 1 1 1 0 <b2></b2>	8E	3	5	
		STY \$zz	(M) ← (Y) where M=(zz)	××××××	<pre></pre>	84	2	4	\vdash
		STY \$zz,X	$(M) \leftarrow (Y) \text{ where } M=(zz+(X))$	××××××	1001 0100	94	2	5	
		STY \$hhli	$(M) \leftarrow (Y) \text{ where } M=(hhll)$	×××××××	1000 1100	8C	3	6	
		CII WIIIII	(iii) (i) more in-(iiii)		<b2> <b3></b3></b2>				
		TAX	$(X) \leftarrow (A)$	0xxxxx0x		AA	1	2	
	Transfer	TAY	$ \begin{array}{c} (A) \leftarrow (X) \\ (Y) \leftarrow (A) \end{array} $	0xxxxx0x		8A A8	1	2	
	Tran	TYA	(A) ← (Y)	°×××××°×	1001 1000	98	1	2	
		TSX TXS	$ \begin{array}{l} (X) \leftarrow (S) \\ (S) \leftarrow (X) \end{array} $	0xxxxx0x xxxxxxxx		BA 9A	1 1	2 2	
	ž	DILA	$(M(S)) \leftarrow (A)$, $(S) \leftarrow (S) - 1$	xxxxxxx	0 1 0 0 1 0 0 0	48	1	3	
	stack	PHA PHP PLA PLP	$ \frac{(M(S)) \leftarrow (PS), (S) \leftarrow (S) - 1}{(S) \leftarrow (S) + 1, (A) \leftarrow (M(S))} $	0xxxxxxx		08 68	1	3	$\vdash \vdash$
	″∂	PLP	$(S) \leftarrow (S) + 1, (A) \leftarrow (W(S))$ $(S) \leftarrow (S) + 1, (PS) \leftarrow (M(S))$	Previous status in stack	0010 1000	28	1	4	

APPENDIX 7

N Par	meter			FLAC	INCTRUCTION O	205	8185	01015	
Classif		SYMBOL	FUNCTION	FLAG NVTBDIZC	INSTRUCTION CO D7 D6 D5 D4 D3 D2 D1D0	HEX	BYTE NUMBER	CYCLE NUMBER	NOTE
•		ADC #\$nn	(A) ← (A) + nn + (C)	00 x xxx00	0 1 1 0 _{<b2></b2>} 1 0 0 1	69	2	2	1
		ADC \$zz	$(A) \leftarrow (A) + (M) + (C)$ where M=(zz)	00 xxxx 00	0 1 1 0 _{<b2></b2>} 0 1 0 1	65	2	3	1
		ADC \$zz,X	$(A) \leftarrow (A) + (M) + (C)$ where $M=(zz+(X))$	00 xxxx 00	0 1 1 1 0 1 0 1 <b2></b2>	75	2	4	1
	1	ADC \$hhll	(A) ← (A) + (M) + (C) where M=(hhll)	00 xxxx 00	0 1 1 0 1 1 0 1 <b2></b2>	6D	3	4	1
		ADC \$hhll,X	$(A) \leftarrow (A) + (M) + (C) \text{ where } M=(\text{hhll}+(X))$		<b3> 0 1 1 1 1 1 0 1 <b2></b2></b3>	7D	3	5	1
		ADC \$hhll,Y	$(A) \leftarrow (A) + (M) + (C)$ where $M=(hhll+(Y))$	00xxxx00	<pre></pre>	79	3	5	1
		ADC (\$zz,X)	$(A) \leftarrow (A) + (M) + (C)$ where $M=((zz+(X)+1)(zz+(X)))$	°°×××°°	0 1 1 0 0 0 0 1 <b2></b2>	61	2	6	1
		ADC (\$zz),Y	$(A) \leftarrow (A) + (M) + (C)$ where M=((zz+1)(zz)+(Y))	00****00	0 1 1 1 0 0 0 1 <b2></b2>	71	2	6	1
		SBC #\$nn	$(A) \leftarrow (A) - nn - \overline{(C)}$	00 x xxx00		E9	2	2	1
		SBC \$zz	$(A) \leftarrow (A) - (M) - \overline{(C)}$ where M=(zz)	00 x xxx00	<b2> 1 1 1 0 0 1 0 1 <b2></b2></b2>	E5	2	3	1
		SBC \$zz,X	$(A) \leftarrow (A) - (M) - (C)$ where $M=(zz+(X))$	00 xxxx 00		F5	2	4	1
		SBC \$hhll	$(A) \leftarrow (A) - (M) - (C)$ where M=(hhll)	00 xxxx 00		ED	3	4	1
		SBC \$hhll,X	$(A) \leftarrow (A) - (M) - \overline{(C)}$ where $M=(hhll+(X))$	00××××00	(B3) 1 1 1 1 1 0 1 (B2) (B3)	FD	3	. 5	1
uo	Substruct	SBC \$hhll,Y	$(A) \leftarrow (A) - (M) - (C)$ $\text{where M=(hhll+(Y))}$	00 xxxx 00		F9	3	5	1
Operation	and Su	SBC (\$zz,X)	$(A) \leftarrow (A) - (M) - (C)$ where M=((zz+(X)+1)(zz+(X)))	00 xxxx 00	1 1 1 0 0 0 0 1 <b2></b2>	E1	2	6	1
0	Add a	SBC (\$zz),Y	$(A) \leftarrow (A) - (M) - (\overline{C})$ where $M = ((zz+1)(zz)+(Y))$	00 x xxx00	1 1 1 1 0 0 0 1 <b2></b2>	F1	2	6	1
		INC A	(A) ← (A) + 1	°×××××°×	0 0 1 1 1 0 1 0	ЗА	1	2	
		INC \$zz	(M) ← (M) + 1 where M=(zz)	oxxxxxox	1 1 1 0 0 1 1 0	E6	2	5	
		INC \$zz,X	$(M) \leftarrow (M) + 1 \text{ where } M=(zz+(X))$	0×xxxx0×	1 1 1 1 0 1 1 0	F6	2	6	
		INC \$hhll	$(M) \leftarrow (M) + 1 \text{ where } M=(hhll)$	°×××××°×	1 1 1 0 1 1 1 0 <b2></b2>	EE	3	6	
		INC \$hhll,X	(M) ← (M) + 1 where M=(hhll+(X))	0×××××0×	<pre></pre>	FE	3	7	
		DEC A	(A) ← (A) — 1	oxxxxxox	0001 1010	1A	1	2	
		DEC \$zz	(M) ← (M) — 1 where M=(zz)	oxxxxxox	1 1 0 0 0 1 1 0 <b2></b2>	C6	2	5	
		DEC \$zz,X	$(M) \leftarrow (M) - 1$ where $M=(zz+(X))$	oxxxxxox	1 1 0 1 0 1 1 0 <b2></b2>	D6	2	6	
		DEC \$hhii	(M) ← (M) — 1 where M=(hhll)	oxxxxxox	1 1 0 0 1 1 1 0 <b2></b2>	CE	3	6	
		DEC \$hhll,X	$(M) \leftarrow (M) - 1 \text{ where } M = (\text{hhll} + (X))$	0××××0×	<b3> 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0</b3>	DE	3	7	
		INX	$(X) \leftarrow (X) + 1$	oxxxxxox		E8	1	2	\Box
		DEX	$(X) \leftarrow (X) - 1$	oxxxxxox	1100 1010	CA	1	2	
		INY	(Y) ← (Y) + 1	°×××××°×	1 1 0 0 1 0 0 0	C8	1	2	
		DEY	$(Y) \leftarrow (Y) - 1$	°××××°×	1000 1000	88	1	2	

APPENDIX 7

N Para	meter			FLAG	INCTRUCTION C	ODE	BYTE	01015	$\overline{}$
Classifi	cation	SYMBOL	FUNCTION		INSTRUCTION C D7 D6 D5 D4 D3 D2 D1 D0		NUMBER	CYCLE NUMBER	NOTE
		AND #\$nn	$(A) \leftarrow (A) \land nn$	°×××××°×	0 0 1 0 1 0 0 1 <b2></b2>	29	2	2	1
		AND \$zz	$(A) \leftarrow (A) \land (M)$ where $M=(zz)$	°×××××°×	0 0 1 0 0 1 0 1	25	2	3	1
		AND \$zz,X	$(A) \leftarrow (A) \land (M)$ where $M=(zz+(X))$	°×××××°×	0 0 1 1 0 1 0 1 <b2></b2>	35	2	4	1
		AND \$hhll	$(A) \leftarrow (A) \land (M)$ where M=(hhll)	oxxxxxox	<b2></b2>	2D	3	4	1
		AND \$hhll,X	$(A) \leftarrow (A) \land (M) \text{ where } M=(\text{hhll+}(X))$	oxxxxxox	<b2></b2>	3D	3	5	1
		AND \$hhll,Y	$(A) \leftarrow (A) \land (M)$ where $M=(hhll+(Y))$	°×××××°×	0 0 1 1 1 0 0 1 	39	3	5	1
		AND (\$zz,X)	$(A) \leftarrow (A) \land (M)$ where $M=((zz+(X)+1)(zz+(X)))$	0×××××0×	1007	21	2	6	1
		AND (\$zz),Y	$(A) \leftarrow (A) \land (M) \text{ where } M=((zz+1)(zz)+(Y))$	oxxxxxox	0 0 1 1 0 0 0 1 <b2></b2>	31	2	6	1
		ORA #\$nn	$(A) \leftarrow (A) \vee nn$	°×××××°×	_B2>	09	2	2	1
		ORA \$zz	$(A) \leftarrow (A) \lor (M)$ where $M=(zz)$	°×××××°×	0 0 0 0 0 0 0 1 0 1	05	2	3	1
		ORA \$zz,X	$(A) \leftarrow (A) \lor (M)$ where $M=(zz+(X))$	°×××××°×	0 0 0 1 0 1 0 1 <b2></b2>	15	2	4	1
		ORA \$hhll	$(A) \leftarrow (A) \lor (M)$ where $M=(hhll)$	°×××××°×	0 0 0 0 0 1 1 0 1 <b2> <b3></b3></b2>	0D	3	4	1
	Ę	ORA \$hhll,X	$(A) \leftarrow (A) \lor (M)$ where $M=(hhll+(X))$	°××××°×	0 0 0 1 1 1 0 1 <b2></b2>	1D	3	5	1
ion	Operation	ORA \$hhll,Y	$(A) \leftarrow (A) \lor (M)$ where $M=(hhll+(Y))$	°××××°×	<b3> 0 0 0 1 1 0 0 1 <b2></b2></b3>	19	3	5	1
Operation	Logic Op	ORA (\$zz,X)	$(A) \leftarrow (A) \lor (M)$ where M=((zz+(X)+1)(zz+(X)))	°××××°×	<b3> 0 0 0 0 0 0 0 0 1</b3>	01	2	6	1
	Š	ORA (\$zz),Y	$A \leftarrow (A) \lor (M) \text{ where } M=((zz+1)(zz)+(Y))$	°××××°×	0 0 0 1 0 0 0 1 <b2></b2>	11	2	6	1
		EOR #\$nn	(A) ← (A) ∀ nn	°×××××°×	0 1 0 0 1 0 0 1 <b2></b2>	49	2	2	1
		EOR \$zz	$(A) \leftarrow (A) \ \forall \ (M) \ \text{where} \ M=(zz)$	°×××××°×	0 1 0 0 0 1 0 1 × 82>	45	2	3	1
		EOR \$zz,X	$(A) \leftarrow (A) \forall (M) \text{ where } M=(zz+(X))$	oxxxxxox	0 1 0 1 0 1 0 1	55	2	4	1
		EOR \$hhll	$(A) \leftarrow (A) \forall (M) \text{ where } M=(\text{hhll})$	oxxxxxo x	0 1 0 0 1 1 0 1 <b2></b2>	4D	3	4	1
		EOR \$hhll,X	$(A) \leftarrow (A) \forall_{\underline{}} (M) \text{ where } M=(hhll+(X))$	oxxxxxox	<b2></b2>	5D	3	5	1
		EOR \$hhll,Y	$A \leftarrow (A) \forall (M) \text{ where } M=(hhll+(Y))$	oxxxxxox	0 1 0 1 1 0 0 1 <b2></b2>	59	3	5	1
		EOR (\$zz,X)	$(A) \leftarrow (A) \ \forall \ (M)$ where $M=((zz+(X)+1)(zz+(X)))$	°××××°×	<b3> 0 1 0 0 0 0 0 1 <b2></b2></b3>	41	2	6	1
		EOR (\$zz),Y	$(A) \leftarrow (A) \ \forall \ (M) \ \text{ where } M=((zz+1)(zz)+(Y))$	oxxxxxox	0 1 0 1 0 0 0 1 <b2></b2>	51	2	6	1
		COM \$zz	$(M) \leftarrow (\overline{M})$ where $M=(zz)$	oxxxxxox	0 1 0 0 0 1 0 0 <b2></b2>	44	2	5	
		BIT \$zz	(A) \wedge (M) where M=(zz)	M,Me××××°×	0 0 1 0 0 1 0 0	24	2	3	
		BIT \$hhll	(A) \((M) \) where M=(hhll)	M ₇ M ₆ ××××°×	0 0 1 0 1 1 0 0 <b2> <b3></b3></b2>	2C	3	4	
		TST \$zz	(M)=0 ? where M=(zz)	°××××°×	0 1 1 0 _{<b2></b2>} 0 1 0 0	64	2	3	

	meter				BYTE	CYCLE	NOTE			
Classif	CMP #\$nn (A)—nn		J14	OXXXXXOO	D7 D6 D5 D4 D3 D2 D1 D0	HEX	NUMBER 2	NOMBER	3	
		·		, ,		1 1 0 0 1 0 0 1	C9		2	
		CMP \$zz	(A) — (M) where M=	` '	0XXXXX00	1 1 0 0 0 1 0 1 <b2></b2>	C5	2	3	3
		CMP \$zz,X	(A) — (M) where M=	' ' '	0xxxxx00	1 1 0 1 0 1 0 1 0 1 <b2></b2>	D5	2	4	3
		CMP \$hhll	(A) — (M) where M=	(hhll)	°xxxxx°°	1 1 0 0 1 1 0 1 <b2></b2>	CD	3 .	4	3
		CMP \$hhil,X	(A) — (M) where M=	(hhll+(X))	0xxxxx00	<b3> 1 1 0 1 1 1 0 1 <b2> <b3></b3></b2></b3>	DD	3	5	3
	uo.	CMP \$hhll,Y	(A) — (M)	(hhll+(Y))	0xxxxx00	1 1 0 1 1 0 0 1 <b2> <b3></b3></b2>	D9	3	5	3
	aris	CMP (\$zz,X)	(A) — (M) (i) where M=	((zz+(X)+1)(zz+(X)))	oxxxxxoo	1 1 0 0 0 0 0 1 <b2></b2>	C1	2	6	3
	Comparison	CMP (\$zz),Y	(A) — (M) (등 where M=	((zz+1)(zz)+(Y))	0xxxxx00	1 1 0 1 0 0 0 1 <b2></b2>	D1	2	6	3
	ŏ	CPX #\$nn	(X) — nn		°xxxxx°°	1 1 1 0 0 0 0 0 0 «B2»	E0	2	2	l
		CPX \$zz	(X) — (M) where M=	(zz)	0xxxxx00	1 1 1 0 0 1 0 0 <b2></b2>	E4	2	3	
		CPX \$hhll	(X) — (M) where M=	(hhll)	0 xxxx	1 1 1 0 1 1 0 0 <b2> <b3></b3></b2>	EC	3	4	
		CPY #\$nn	(Y) — nn		°xxxxx°°	1 1 0 0 0 0 0 0 0 «B2»	CO	2	2	
		CPY \$zz	(Y) — (M) where M=	(ZZ)	oxxxxxoo	1 1 0 0 0 1 0 0 <b2></b2>	C4	2	3	
		CPY \$hhll	(Y) — (M) where M=	(hhll)	°××××°°	1 1 0 0 1 1 0 0 <b2> <b3></b3></b2>	СС	3	4	
		ASL A	Left shift C ← A7A6 A	1 A ₀ ← 0	0 x x x x x 00	0000 1010	0A	1	2	
		ASL \$zz	1	where M = (zz)	0xxxxx00	0000 _{<b2></b2>} 0110	06	2	5	
		ASL \$zz,X	Left shift	where $M = (zz+(X))$	0xxxxx00	0 0 0 1 0 1 1 0	16	2	6	
5		ASL \$hhll		where M = (hhll)	0xxxxx00	0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	0E	3	6	
Operation		ASL \$hhil,X		where $M = (hhll+(X))$	0 xxxx 00	<b2> <b3> 0 0 0 1 1 1 1 0 <b2></b2></b3></b2>	1E	3	7	
l°		LSR A	Right shift 0 → A7A6 A	A 10	0 XXXXX 00	<b3></b3>	4.0			
			_	1 <u>Ao</u> → C			4A	. 1	2	
		LSR \$zz		where M = (zz)	0 XXXXX	0 1 0 0 0 1 1 0	46	2	5	
		LSR \$zz,X	Luduraniii —	where $M = (zz+(X))$	0 XXXXX00	0 1 0 1 0 1 1 0 <b2></b2>	56	2	6	
		LSR \$hhll	$0 \longrightarrow M_7M_6 \qquad M_1M_0 \longrightarrow C$	where M = (hhli)	0 XXXXX00	0 1 0 0 1 1 1 0 <b2></b2>	4E	3	6	
	Rotate and Shift	LSR \$hhll,X	J	where $M = (hhll+(X))$	0 xxxxx	<b3> 0 1 0 1 1 1 1 0 <b2> <b3></b3></b2></b3>	5E	3	7	
	pue	ROL A	Left shift ← A7A6 A1A0 ←	CK	0 xxxx	0010 1010	2A	1	2	
	ate	ROL \$zz	1	where M = (zz)	0xxxxx00	0 0 1 0 0 1 1 0 <b2></b2>	26	2	5	
	Rot	ROL \$zz,X	Left shift	where $M = (zz+(X))$	0 xxxx 00	0 0 1 1 0 1 1 0 <b2></b2>	36	2	6	ļ
		ROL \$hhll	M ₇ M ₆ M ₁ M ₀ C	where M = (hhll)	0 xxxx 00	0 0 1 0 1 1 1 0 <b2></b2>	2E	3	6	
		ROL \$hhll,X)	where $M = (hhll+(X))$	°××××°°	<b3> 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 1</b3>	3E	3	7	
		ROR A	Right shift C A7A6	A ₁ A ₀	0 xxxx x00	<b3></b3>	6A	1	2	\vdash
		ROR \$zz		where M = (zz)	0 xxxx	0 1 1 0 0 1 1 0 ×82>	66	2	5	
		ROR \$zz,X	11	` '	0 x xxxx00		76	2	6	
			C JULY VIN	where $M = (zz+(X))$	0XXXXX00	0 1 1 1 0 1 1 0 - <b2></b2>	l '			
		ROR \$hhll		where M = (hhll)	~~~~~	0 1 1 0 1 1 1 0 <b2> <b3></b3></b2>	6E	3	6	
ļ		ROR \$hhll,X		where $M = (hhll+(X))$	0 xxxx 00	0 1 1 1 1 1 1 0 <b2> <b3></b3></b2>	7E	3	7	
		RRF \$zz	M ₇ M ₄ M ₃ M ₀	where M = (zz)	×××××××	1 0 0 0 0 0 1 0 <b2></b2>	82	2	8	
	Management	CLB i,A CLB i,\$zz	(Ai) ← 0 where i = 0 ~ 7 (Mi) ← 0 where i = 0 ~ 7, M =	(zz)	××××××× ×××××××	iii1 1011 iii1 _{4B2} 1111	(2i+1) X 10+B (2i+1) X 10+F	1 2	2 5	
Bit	age	SEB i,A	(Ai) ← 1 where i = 0 ~ 7		×××××××	iii 0 1 0 1 1	10+F 2i × 10+B	1	2	$\vdash \vdash$
	Man	SEB i,\$zz	(Mi) \leftarrow 1 where i = 0 \sim 7, M =	(zz)	****	iii0 1111 <b2></b2>	2i × 10+F	2	5	

APPENDIX 7

Parar Classific		SYMBOL	FUNCTION	FLAG							ODE	BYTE	CYCLE	NOTE
Ciassiii	caucii	CLC	(C) ← 0	NVTBDIZC ××××××					0 0		HEX 18	NUMBER 1	NUMBER 2	
		SEC	(C) ← 1	XXXXXXX1	0 0	1	1	1 (0 0	0	38	1	2	
		CLD	(D) ← 0	××××°×××	1 1	0	1	1 (0	0	D8	1	2	
2	9	SED	(D) ← 1	xxxx1xxx	1 1	1	1	1 (0	0	F8	1	2	
) jetti		CLI	(l) ← 0	xxxxxoxx	0 1	0	1	1 (0	0	58	1	2	
80	,	SEI	(l) ← 1	xxxxx1xx	0 1	1	1	1 (0 0	0	78	1	2	
Flag Setting		CLT	(T) ← 0	xxoxxxxx	0 0	0	1	0 0) 1	0	12	1	2	
		SET	(T) ← 1	XX1XXXXX	0 0	1	1	0 0) 1	0	32	1	2	
		CLV	(V) ← 0	×°×××××	1 0	1	1	1 (0	0	B8	1	2	
		BRA \$hhll	(PC) ← (PC) + 2 + Rel	xxxxxxx	1 0	0	0	0 0	0	0	80	2	4	
		JMP \$hhll	(PC) ← hhll	××××××	0 1	0	<b2> 0 <b2></b2></b2>		0	0	4C	3	3	
		JMP (\$hhll)	$(PCL) \leftarrow (hhll)$, $(PCH) \leftarrow (hhll+1)$	××××××	Į.		<b3></b3>	1 .			6C	3	5	
	Jump	JMP (\$zz)	$(PCL) \leftarrow (zz)$, $(PCH) \leftarrow (zz+1)$	××××××	1 0	1	1 <b2></b2>	0 0	1	0	B2	2	4	
	٦	JSR \$hhll	$(M(S)) \leftarrow (PCH), (S) \leftarrow (S)-1, (M(S)) \leftarrow (PCL),$ $(S) \leftarrow (S)-1, and (PC) \leftarrow hhll$	×××××××							20	3	6	
		JSR (\$zz)	$(M(S)) \leftarrow (PCH), (S) \leftarrow (S)-1, (M(S)) \leftarrow (PCL),$	×××××××	0 0	0	<b3> 0 <b2></b2></b3>	0 () 1	0	02	2	7	
		JSR \\$hhll	$ \begin{array}{l} (S) \leftarrow (S) -\!\!\!-\!\!\!-\!\!\!-\!\!\!-\!\!\!-\!\!\!-\!\!\!-\!\!\!-\!\!\!-\!$	×××××××	0 0	1	0 <b2></b2>	0 () 1	0	22	2	5	
		BBC i, A,\$hhll	When(Ai)=0 (PC) ← (PC) + 2 + Rel Where i=0~7	×××××××	i i	i	1 <b2></b2>	0 0	1	1	(2i+1) X 10+3	2	4	4
		BBC i, \$zz,\$hhll	When(Ai)=1 (PC) ← (PC) + 2 When(Mi)=0 (PC) ← (PC) + 3 + Rel Where i=0~7 When(Mi)=1 (PC) ← (PC) + 3	××××××							(2i+1) X	3	5	4
tern		BBS i,A,\$hhll	When(Ai)=1 (PC) ← (PC) + 2 + Rel Where i=0~7 When(Ai)=0 (PC) ← (PC) + 2	××××××	1 1	i (<b3> 0 <b2></b2></b3>	0 0	1	1	2i × 10+3	2	4	4
Branch and Return		BBS i, \$zz,\$hhll	When (Mi)=0 (PC) \leftarrow (PC) + 3 + Rel Where i=0~7 When (Mi)=0 (PC) \leftarrow (PC) + 3	×××××××	i i	i	0 <b2> <b3></b3></b2>		1	1	2i × 10+7	3	5	4
nch		BCC \$hhll	When(C)=0 (PC) ← (PC) + 2 + Rel	××××××	1 0	0	1 <b2></b2>	0 (0	0	90	2	2	4
Bra	-ch	BCS \$hhll	When(C)=1 (PC) \leftarrow (PC) + 2 When(C)=1 (PC) \leftarrow (PC) + 2 + Rel When(C)=0 (PC) \leftarrow (PC) + 2	×××××××	1 0	1	1 <b2></b2>	0 (0	0	В0	2	2	4
	Branch	BNE \$hhll	When(Z)=0 (PC) ← (PC) + 2 When(Z)=0 (PC) ← (PC) + 2 + Rel When(Z)=1 (PC) ← (PC) + 2	×××××××	1 1	0	1 <b2></b2>	0 0	0	0	D0	2	2	4
		BEQ \$hhll	When(Z)=1 (PC) \leftarrow (PC) + 2 + Rel	×××××××	1 1	1	1 <b2></b2>	0 0	0	0	FO	2	2	4
		BPL \$hhll	When $(Z)=0$ $(PC) \leftarrow (PC) + 2$ When $(N)=0$ $(PC) \leftarrow (PC) + 2 + Rel$	×××××××	0 0	0	1 <b2></b2>	0 0	0	0	10	2	2	4
		BMI \$hhll	When(N)=1 (PC) \leftarrow (PC) + 2 When(N)=1 (PC) \leftarrow (PC) + 2 + Rel When(N)=0 (PC) \leftarrow (PC) + 2	×××××××	0 0	1	1 <b2></b2>	0 0	0	0	30	2	2	4
		BVC \$hhll	When(V)=0 (PC) \leftarrow (PC) + 2 + Rel	×××××××	0 1	0	1 <b2></b2>	0 0	0	0	50	2	2	4
		BVS \$hhll	When(V)=1 (PC) \leftarrow (PC) + 2 When(V)=1 (PC) \leftarrow (PC) + 2 + Rel When(V)=0 (PC) \leftarrow (PC) + 2	×××××××	0 1	1	1 <b2></b2>	0 0	0	0	70	2	2	
	٤	RTI	$(S) \leftarrow (S) + 1$, $(PS) \leftarrow (M(S))$, $(S) \leftarrow (S) + 1$,	Previous status in stack	0 1	0	0	0 0	0	0	40	1	6	
	Return	RTS	$(PCL) \leftarrow (M(S)), (S) \leftarrow (S) + 1, and (PCH) \leftarrow (M(S))$ $(S) \leftarrow (S) + 1, (PCL) \leftarrow (M(S)), (S) \leftarrow (S) + 1,$ $(PCH) \leftarrow (M(S)), and (PC) \leftarrow (PC) + 1$	×××××××	0 1	1	0	0 (0	0	60	1	6	
Interr	rupt	BRK	$ \begin{array}{l} (B) \leftarrow 1, (PC) \leftarrow (PC) + 2, (M(S)) \leftarrow (PCH), \\ (S) \leftarrow (S) - 1, (M(S)) \leftarrow (PCL), (S) \leftarrow (S) - 1, \\ (I) \leftarrow 1, \text{ and } (PC) \leftarrow \text{BADRS} \end{array} $	xxx1x1xx	0 0	0	0	0 (0	0	00	1	7	
Oth	er	NOP	(PC) ← (PC) + 1	×××××××	1 1	1	0	1 () 1	0	EA	1	2	
Spec	cial	WIT STP	Internal clock source is stopped. Oscillation is stopped.	××××××××) 1	- 1	C2 42	1	2 2	

APPENDIX 7

Machine language instruction table

Symbol	Means	Symbol	Means
Α	Accumulator	\	Special page mode
Ai	Bit i of accumulator	hh	Higher byte of address (0~255)
X	Index register X		Lower byte of address (0~255)
Υ	Index register Y	zz	Zero Page address (0~255)
M.	Memory	nn	Data at 0~255
Mi	Bit i of memory	i	Data at 0~7
PS	Processor status register	l iii	Data at 0~7
s	Stack pointer	<b2></b2>	Second byte of instruction
PC	Program counter	<b3></b3>	Third byte of instruction
PC _L	Lower byte of program counter	Rel	Relative address
РСн	Higher byte of program counter	BADRS	Break address
N	Negative flag	-	Direction of data transfer
V	Overflow flag	11 ()	Contents of register or memory
Т	X modified operation mode flag	'+'	Add
В	Break flag	_	Subtract
D	Decimal mode flag		Logical OR
1	Interrupt disable flag		Logical AND
Z	Zero flag	∀ ∀	Logical Exclusive OR
С	Carry flag	-	Negative
#	Immediate mode		Stable flag after execution
\$	Hexadecimal		Variable flag after execution

Note 1: Listed function is when (T) = 0.

When (T) = 1, (M(X)) is entered instead of (A) and the cycle number is increased by 3.

Note 2: Ditto. The cycle number is increased by 2.

Note 3: Ditto. The cycle number is increased by 1.

Note 4: The cycle number is increased by 2 when a branch is occurred.

Appendix 8 Instruction code table

<i> </i>	D3~D 0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D ₇ H ₄ ∼D 4	exadecimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0000	0	BRK	ORA IND,X	JSR ZP,IND	BBS 0,A		ORA ZP	ASL ZP	BBS 0,ZP	PHP	ORA IMM	ASL A	SEB 0,A		ORA ABS	ASL ABS	SEB 0,ZP
0001	1	BPL	ORA IND,Y	CLT	BBC 0,A		ORA ZP,X	ASL ZP,X	BBC 0,ZP	CLC	ORA ABS,Y	DEC A	CLB 0,A	_	ORA ABS,X	ASL ABS,X	CLB 0,ZP
0010	2	JSR ABS	AND IND,X	JSR SP	BBS 1,A	BIT ZP	AND ZP	ROL ZP	BBS 1,ZP	PLP	AND IMM	ROL A	SEB 1,A	BIT ABS	AND ABS	ROL ABS	SEB 1,ZP
0011	3	ВМІ	AND IND,Y	SET	BBC 1,A	_	AND ZP,X	ROL ZP,X	BBC 1,ZP	SEC	AND ABS,Y	INC A	CLB 1,A	L DM ZP	AND ABS,X	ROL ABS,X	CLB 1,ZP
0100	4	RTI	EOR IND,X	STP	BBS 2,A	COM ZP	EOR ZP	LSR ZP	BBS 2,ZP	PHA	EOR IMM	LSR A	SEB 2,A	JMP ABS	EOR ABS	LSR ABS	SEB 2,ZP
0101	5	вус	EOR IND,Y		BBC 2,A		EOR ZP,X	LSR ZP,X	BBC 2,ZP	CLI	EOR ABS,Y		CLB 2,A		EOR ABS,X	LSR ABS,X	CLB 2,ZP
0110	6	RTS	ADC IND,X		BBS 3,A	TST ZP	ADC ZP	ROR ZP	BBS 3,ZP	PLA	ADC IMM	ROR A	SEB 3,A	JMP IND	ADC ABS	ROR ABS	SEB 3,ZP
0111	7	BVS	ADC IND,Y		BBC 3,A		ADC ZP,X	ROR ZP,X	BBC 3,ZP	SEI	ADC ABS,Y		CLB 3,A		ADC ABS,X	ROR ABS,X	CLB 3,ZP
1000	8	BRA	STA IND,X	RRF ZP	BBS 4,A	STY ZP	STA ZP	STX ZP	BBS 4,ZP	DEY		TXA	SEB 4,A	STY ABS	STA ABS	STX ABS	SEB 4,ZP
1001	9	всс	STA IND,Y		BBC 4,A	STY ZP,X	STA ZP,X	STX ZP,X	BBC 4,ZP	TYA	STA ABS,Y	TXS	CLB 4,A		STA ABS,X		CLB 4,ZP
1010	Α	LDY IMM	LDA IND,X	LDX IMM	BBS 5,A	LDY ZP	LDA ZP	LDX ZP	BBS 5,ZP	TAY	LDA IMM	TAX	SEB 5,A	LDY ABS	LDA ABS	LDX ABS	SEB 5,ZP
1011	В	BCS	LDA IND,Y	JMP ZP,IND	BBC 5,A	LDY ZP,X	LDA ZP,X	LDX ZP,Y	BBC 5,ZP	CLV	LDA ABS,Y	TSX	CLB 5,A	LDY ABS,X	LDA ABS,X	LDX ABS,Y	CLB 5,ZP
1100	С	CPY IMM	CMP IND,X	WIT	BBS 6,A	CPY ZP	CMP ZP	DEC ZP	BBS 6,ZP	INY	CMP IMM	DEX	SEB 6,A	CPY ABS	CMP ABS	DEC ABS	SEB 6,ZP
1101	D	BNE	CMP IND,Y		BBC 6,A		CMP ZP,X	DEC ZP,X	BBC 6,ZP	CLD	CMP ABS,Y		CLB 6,A	_	CMP ABS,X	DEC ABS,X	CLB 6,ZP
1110	Ε	CPX IMM	SBC IND,X		BBS 7,A	CPX ZP	SBC ZP	INC ZP	BBS 7,ZP	INX	SBC IMM	NOP	SEB 7,A	CPX ABS	SBC ABS	INC ABS	SEB 7,ZP
1111	F	BEQ	SBC IND,Y	_	BBC 7,A	_	SBC ZP,X	INC ZP,X	BBC 7,ZP	SED	SBC ABS, Y		CLB 7,A	_	SBC ABS,X	INC ABS,X	CLB 7,ZP

Appendix 9 Mask ROM ordering method

When placing an order, submit the following.

- (1) M37470M2-XXXSP mask ROM ordering
 - M37470M2-XXXSP prescribed confirmation statements (use the pages 139 and 140)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 32P4B mark specification statement (use the page 151)
- (2) M37470M4-XXXSP mask ROM ordering
 - M37470M4-XXXSP prescribed confirmation statements (use the pages 141 and 142)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 32P4B mark specification statement (use the page 151)
- (3) M37470M8-XXXSP mask ROM ordering
 - M37470M8-XXXSP prescribed confirmation statements (use the pages 143 and 144)
 - EPROMs in which the data are written 3 sets DIP type 27256 or 27512
 - 32P4B mark specification statement (use the page 151)
- (4) M37471M2-XXXSP mask ROM ordering
 - M37471M2-XXXSP/FP prescribed confirmation statements (use the pages 145 and 146)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 42P4B mark specification statement (use the page 152)
- (5) M37471M2-XXXFP mask ROM ordering
 - M37471M2-XXXSP/FP prescribed confirmation statements (use the pages 145 and 146)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 56P6N mark specification statement (use the page 153)
- (6) M37471M4-XXXSP mask ROM ordering
 - M37471M4-XXXSP/FP prescribed confirmation statements (use the pages 147 and 148)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 42P4B mark specification statement (use the page 152)
- (7) M37471M4-XXXFP mask ROM ordering
 - M37471M4-XXXSP/FP prescribed confirmation statements (use the pages 147 and 148)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 56P6N mark specification statement (use the page 153)
- (8) M37471M8-XXXSP mask ROM ordering
 - M37471M8-XXXSP/FP prescribed confirmation statements (use the pages 149 and 150)
 - EPROMs in which the data are written 3 sets DIP type 27256 or 27512
 - 42P4B mark specification statement (use the page 152)
- (9) M37471M8-XXXFP mask ROM ordering
 - M37471M8-XXXSP/FP prescribed confirmation statements (use the pages 149 and 150)
 - EPROMs in which the data are written 3 sets DIP type 27128, 27256 or 27512
 - 56P6N mark specification statement (use the page 153)

GZZ-SH02-91A(9YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M2-XXXSP MITSUBISHI ELECTRIC

Mask ROM number								
	Date :							
=	Section head signature	Supervisor signature						
Receipt								
8								

Note:	Please	fill	in	all	items	marked*

		Company		TEL	ω ω	Responsible officer	Supervisor
*	Customer	name		()	anc atur		
	Gastonic	Date issued	Date:		Issu		

※ 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type



- (1) Set "FF16" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M2-' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37470M2-' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-'=2 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	F F 16
000216	$'7' = 37_{16}$	000A ₁₆	F F 16
000316	$'4' = 34_{16}$	000B ₁₆	F F ₁₆
000416	$'7' = 37_{16}$	000C ₁₆	F F 16
000516	$'0' = 30_{16}$	000D ₁₆	F F 16
000616	$^{\circ}M^{\circ} = 4 D_{16}$	000E ₁₆	F F ₁₆
0007 ₁₆	$^{\circ}2^{\circ} = 32_{16}$	000F ₁₆	F F ₁₆

GZZ-SH02-91A(9YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M2-XXXSP MITSUBISHI ELECTRIC

Mask ROM number	1

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
The pseudo-command	△ * =△\$C000	△ * = △\$8000	△ * = △ \$ 0000
	△.BYTE△ 'M37470M2一'	△.BYTE △ 'M37470M2—'	△.BYTE △ 'M37470M2—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M2-XXXSP) and attach to the mask ROM confirmation form

%3. Comments

GZZ-SH02-92A (9YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M4-XXXSP MITSUBISHI ELECTRIC

Mask ROM number							
	Date :						
t	Section head signature	Supervisor signature					
Receipt							
Re							

Note:	Please	fill	in	all	items	marked*
-------	--------	------	----	-----	-------	---------

		Company	TEL		Responsible officer	Supervisor
*	Customer	name	()	ature		1
		Date issued	Date:	Issu		

※ 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type



- (1) Set "FF16" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M4—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37470M4—' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-'=2 D_{16}$
000116	$3' = 33_{16}$	000916	F F 16
000216	$'7' = 37_{16}$	000A ₁₆	F F 16
000316	$^{\prime}4^{\prime} = 34_{16}$	000B ₁₆	F F 16
000416	$'7' = 37_{16}$	000C ₁₆	F F 16
000516	$0' = 30_{16}$	000D ₁₆	F F 16
000616	$'M' = 4 D_{16}$	000E ₁₆	F F 16
000716	4 4 4 4 16	000F ₁₆	F F 16

GZZ-SH02-92A (9YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M4-XXXSP MITSUBISHI ELECTRIC

Mask ROM	number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type 27128		27256	27512	
* L	△*=△\$C000	△*=△\$8000	△*=△\$0000	
The pseudo-command	△.BYTE△ 'M37470M4—'	△.BYTE△ 'M37470M4—'	△.BYTE△ 'M37470M4—'	

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

% 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M4-XXXSP) and attach to the mask ROM confirmation form

%3. Comments

GZZ-SH02-93A < 9YA0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M8-XXXSP MITSUBISHI ELECTRIC

Mask R	OM number	
	Date :	

	Date:				
ot	Section head signature	Supervisor signature			
eceipt					
Re					

Note: Please fill in all items marked*

		Company		TEL		υψ	Responsible officer	Supervisor
*	Customer	name		()	Janc		
		Date issued	Date :			Issu		

*1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

27256]	27512
Area for ASCII codes of the name of the product M37470M8—'	Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ BFFF ₁₆ C000 ₁₆	Area for ASCII codes of the name of the product 'M37470M8—'

- (1) Set " FF_{16} " in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37470M8—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37470M8—' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Address	
000016	'M' = $4 D_{16}$	000816	'A' = 41_{16}
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	F F 16
000216	$'7' = 37_{16}$	000A ₁₆	F F ₁₆
000316	4 2 $= 34_{16}$	000B ₁₆	F F ₁₆
000416	$'7' = 37_{16}$	000C ₁₆	F F 16
000516	$'0' = 30_{16}$	000D ₁₆	F F 16
000616	$'M' = 4 D_{16}$	000E ₁₆	F F ₁₆
000716	$'8' = 38_{16}$	000F ₁₆	F F 16

GZZ-SH02-93A (9YA0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37470M8-XXXSP MITSUBISHI ELECTRIC

Mask ROM	number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	EPROM type 27256	
The pseudo-command	△*=△\$8000	△*=△\$0000
	△.BYTE△ 'M37470M8—'	△.BYTE△ 'M37470M8—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (32P4B for M37470M8-XXXSP) and attach to the mask ROM confirmation form.

% 3. Comments

GZZ-SH02-94A (9YB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number						
	Date :					
ţ.	Section head signature	Supervisor signature				
Receipt						
œ						

	Note: Please fill in all items marked*.					
TEL		υ Φ	Responsible officer	Supervisor		
()	ssuance				
		<u>s. is</u>		1		

%1. Confirmation

Customer

Company name

Date

issued

Date:

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M37471M2-XXXSP ☐ M37471M2-XXXFP

Checksum code for entire EPROM areas ☐ (hexadecimal notation)

EPROM type
☐ 27128 ☐ 27256 ☐ 27512

Address Address Address

□ 271	128		27256		27512
Address 0000 ₁₈ Area for codes of of the p 000F ₁₆ M37477 0010 ₁₆ 2FFF ₁₆ 3000 ₁₆	ASCII the name roduct	000F ₁₆ 0010 ₁₆ 0010 ₁₆ 6FFF ₁₆ 7000 ₁₆	Area for ASCII codes of the product	Address 0000 ₁₆ 000F ₁₆ 0010 ₁₆ EFFF ₁₆ F000 ₁₆	Area for ASCII codes of the name of the product
ROM	I(4K)		ROM(4 K)		ROM(4 K)
3FFF ₁₆		7FFF ₁₆		FFFF ₁₆	

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M2-' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37471M2-' are listed on the right. The addresses and data are in hexadecimal notation.

Address 0000 ₁₆ 0001 ₁₆ 0002 ₁₆ 0003 ₁₆	$^{'}M' = 4 D_{16}$ $^{'}3' = 3 3_{16}$ $^{'}7' = 3 7_{16}$ $^{'}4' = 3 4_{16}$	Address 0008 ₁₆ 0009 ₁₆ 000A ₁₆ 000B ₁₆	$'-' = 2 D_{16}$ $F F_{16}$ $F F_{16}$ $F F_{16}$
$0004_{16} \\ 0005_{16} \\ 0006_{16} \\ 0007_{16}$	$'7' = 37_{16}$ $'1' = 31_{16}$ $'M' = 4D_{16}$ $'2' = 32_{16}$	000C ₁₆ 000D ₁₆ 000E ₁₆ 000F ₁₆	FF ₁₆ FF ₁₆ FF ₁₆

GZZ-SH02-94A < 9YB0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M2-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	
Mack How Hamber	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
71	△*=△\$C000	△*=△\$8000	△*=△\$0000
The pseudo-command	△.BYTE△ 'M37471M2—'	△.BYTE△ 'M37471M2—'	△.BYTE△ 'M37471M2—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M2-XXXSP; 56P6N for M37471M2-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments

GZZ-SH02-95A (9YB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask R	OM number	
	Date :	
Receipt	Section head signature	Supervisor signature

Note: Please fill in all items marked*.

		Company		TEL		Responsible officer	Supervisor
*	Customer	name		()	ance ature		
	Guotomet	Date issued	Date :	·	Issu		

***1.** Confirmation

EPROM type

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name: M37471M4-XXXSP M37471M4-XXXFP

Checksum code for entire EPROM areas (hexadecimal notation)

27128 27256 27512 Address Address Address 000016 000016 000016 Area for ASCII codes of the name of the product 'M37471M4—' Area for ASCII codes of the name of the product 'M37471M4—' Area for ASCII codes of the name of the product 000F₁₆ 000F₁₆ 000F₁₆ 001016 001016 001016 1FFF 5FFF₁ DFFF₁₆ 60001 E0001 200016 **ROM**(8K) ROM(8K) ROM(8K) 7FFF₁₆ 3FFF₁₆ FFFF₁₆

- (1) Set "FF₁₆" in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M4—' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37471M4—' are listed on the right. The addresses and data are in hexadecimal notation.

Address		Address	
000016	$'M' = 4 D_{16}$	000816	$'-' = 2 D_{16}$
000116	$^{\circ}3^{\circ} = 33_{16}$	000916	F F 16
000216	$'7' = 37_{16}$	000A ₁₆	F F ₁₆
000316	$'4' = 34_{16}$	000B ₁₆	F F ₁₆
000416	$'7' = 37_{16}$	000C ₁₆	F F 16
000516	$'1' = 31_{16}$	000D ₁₆	F F 16
000616	'M' = $4 D_{16}$	000E ₁₆	F F 16
000716	$^{'}4' = 34_{16}$	000F ₁₆	FF ₁₆

GZZ-SH02-95A < 9YB0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M4-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27128	27256	27512
T	△* =△\$C000	△*=△\$8000	△*=△\$0000
The pseudo-command	△.BYTE△ 'M37471M4—'	△.BYTE△ 'M37471M4—'	△.BYTE△ 'M37471M4—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M4-XXXSP; 56P6N for M37471M4-XXXFP) and attach to the mask ROM confirmation form.

%3. Comments

GZZ-SH02-96A (9YB0)

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M8-XXXSP/FP MITSUBISHI ELECTRIC

Mas	k RC	M number	
		Date :	
=		Section head signature	Supervisor signature
Receipt			
~			

Note	•	Plasca	fill	in	all	itame	marked	*

		Company		TEL	o o	Responsible officer	Supervisor
*	Customer	name		()	ature		
^.	Gustomer	Date issued	Date:		Issu		

※ 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based in this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Microcomputer name : ☐ M37471M8-XXXSP ☐ M37471M8-XXXFP

Checksum code for entire EPROM areas (hexadecimal notation)

EPROM type

27256	□ 27512
Address 0000 ₁₆ Area for ASCII codes of the name of the product 000F ₁₆ 0010 ₁₆ 3FFF ₁₆ 4000 ₁₆ ROM(16K)	Address 0000 ₁₆ Area for ASCII codes of the name of the product 000F ₁₆ W37471M8—' 0010 ₁₆ BFFF ₁₆ C000 ₁₆ ROM(16K)
7FFF ₁₆	FFFF ₁₆

- (1) Set "FF $_{16}$ " in the shaded area.
- (2) Write the ASCII codes that indicates the name of the product 'M37471M8-' to addresses 0000₁₆ to 000F₁₆. ASCII codes 'M37471M8-' are listed on the right. The addresses and data are in hexadecimal notation.

GZZ-SH02-96A < 9YB0 >

SERIES MELPS 740 MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37471M8-XXXSP/FP MITSUBISHI ELECTRIC

Mask ROM number	

Recommend to writing the following pseudo-command to the start address of the assembler source program.

EPROM type	27256	27512
T	△*=△\$8000	△*=△\$0000
The pseudo-command	△.BYTE△ 'M37471M8—'	△.BYTE△ 'M37471M8—'

Note: If the name of the product written to the EPROMs does not match the name of the mask confirmation, the ROM processing is disabled. Write the data correctly.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the type package being ordered fill out the appropriate mark specification form (42P4B for M37471M8-XXXSP: 56P6N for M37471M8-XXXFP) and attach to the mask ROM confirmation form.

***3.** Comments

32P4B (32-PIN SHRINK DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name	
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the spemark (if needed).	cial
A. Standard Mitsubishi Mark Mitsubishi lot number (6-digit) A. Standard Mitsubishi Mark Mitsubishi lot number (6-digit) Mitsubishi lot number (6-digit)	
B. Customer's Parts Number + Mitsubishi Catalog Name Customer's parts number Note: The fonts and size of character are standard Mitsubishi type. Mitsubishi IC catalog name Note: The fonts and size of character are standard Mitsubishi type. Mitsubishi IC catalog name Solution of the fonts and size of characters are standard Mitsubishi type. Customer's parts number Alitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi type. Customer's parts number are standard Mitsubishi type. Customer's parts number Alitsubishi IC catalog name Note: The fonts and size of character are standard Mitsubishi type. Customer's parts number Alitsubishi IC catalog name Note: The fonts and size of character are standard Mitsubishi IC catalog name Note: The fonts and size of character are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC catalog name Note: The fonts and size of characters are standard Mitsubishi IC	
© C. Special Mark Required © C A A A A A A A A A A A A A A A A A A	

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.

42P4B (42-PIN SHRINK DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark
$@\Omega$
Mitsubishi lot number (6-digit) A Mitsubishi IC catalog name
B. Customer's Parts Number + Mitsubishi Catalog Name
@000000000000000000000000000000000000
Customer's parts number Note: The fonts and size of characters are standard Mitsubishi type. Mitsubishi lot Mitsubishi lot
number (6-digit)
<u> </u>
Note1 : The mark field should be written right aligned.
 2: The fonts and size of characters are standard Mitsubishi type. 3: Customer's parts number can be up to 15 characters: Only 0~9, A~Z, +, -, /, (,), &, ©, • (period), and, (commas) are usable. 4: If the Mitsubishi logo ★ is not required, check the box on the right. ★Mitsubishi logo is not required.
C. Special Mark Required
① <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u>
Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.
2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a
clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted. Special logo required


The standard Mitsubishi font is used for all characters except for a logo.

56P6N (56-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

-Mitsubishi IC catalog name and Mitsubishi lot number

Note4: If the Mitsubishi logo ♣ is not required, check the box below.


★Mitsubishi logo is not required

Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 11 characters:

 Only 0~9, A~Z, +, −, ∠, (,), &, ⓒ, · (period), and, (commas) are usable.

C. Special Mark Required



5: Arrangement of Mitsubishi IC catalog name and Mitsubishi lot number is dependent on number of Mitsubishi IC catalog name and that Mitsubishi logo ★ is required or not.

Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required


The standard Mitsubishi font is used for all characters except for a logo.

Appendix 10 Emulator MCU M37471RSS

1. Outline

The emulator MCU M37471RSS is designed for the development of 7470 Series software. It has an emulator connected to a socket in its top surface, and it enable efficient debugging of user programs, with the help of functions such as real-time trace.


Signals from a 16-line address bus and a bi-directional data bus, and SYNC, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and ϕ signals can be output from the socket in the top surface, to enable monitoring of all the internal bus data from the emulator. A debugging system using the M37471RSS enables direct connection of the pins of the dedicated MCU for emulator to the user system, to provide a debugging environment even closer to real life.



2. M37471RSS memory map

[RD="L"	WR="L"
000016	Internal RAM	Read data from RAM or the SFR is output from	Write data to RAM or the SFR is output from
00C0 ₁₆	SFR	the data bus connected to the top-surface pins	the data bus connected to the top-surface pins
010016	Internal RAM		
01C0 ₁₆	not used		
020016		 Data from the memory in the	The value on the data bus is output
	ROM area	emulator is input to the data bus connected to the top-surface pins	from the data bus connected to the top-surface pins
FFFF ₁₆			

Note: It can be set the S pin level either "L" or "H".



CONTACT ADDRESSES FOR FURTHER INFORMATION

JAPAN =

Semiconductor Marketing Division Mitsubishi Electric Corporation 2-3. Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan

24532 MELCO J Telex: (03) 3218-3473 Telephone:

(03) 3218-3499 Facsimile: (03) 3214-5570

Overseas Marketing Manager Kita-Itami Works 4-1, Mizuhara, Itami-shi,

Hyogo-ken 664, Japan 526408 KMELCO J

Telephone: (0727) 82-5131 Facsimile: (0727) 72-2329

HONG KONG =

Mitsubishi Electric (H.K.) Ltd. 41st fl., Manulife Tower, 169, Electric Road, North Point, Hong Kong

60800 MELCO HX

Telephone: 510-0555 Facsimile:

510-9830, 510-9822, 510-9803

SINGAPORE =

MELCO SALES SINGAPORE

230 Upper Bukit Timah Road # 03-01/15

Hock Soon Industrial Complex

Singapore 2158 RS 20845 MELCO Telex:

Telephone: 4695255

Facsimile: 4695347

TAIWAN =

MELCO-TAIWAN CO., Ltd. 1st fl., Chung-Ling Bldg., 363, Sec. 2, Fu-Hsing S Road,

Taipei R.O.C.

Telephone: (02) 735-3030 Facsimile: (02) 735-6771

25433 CHURYO "MELCO-Telex:

TAIWAN"

U.S.A. NORTHWEST

Mitsubishi Electronics America, Inc. 1050 East Arques Avenue

Sunnyvale, CA 94086 Telephone: (408) 730-5900 Facsimile: (408) 730-4972

SAN DIEGO

Mitsubishi Electronics America, Inc. 16980 Via Tazon, Suite 220

San Diego, CA 92128 Telephone: (619) 451-9618 Facsimile: (619) 592-0242

DENVER

Mitsubishi Electronics America, Inc. 4600 South Ulster Street Metropoint Building, 7th Floor

Denver, CO 80237 Telephone: (303) 740-6775 Facsimile: (303) 694-0613

SOUTHWEST

Mitsubishi Electronics America, Inc.

991 Knox Street Torrance, CA 90502

Telephone: (213) 515-3993 Facsimile: (213) 217-5781

SOUTH CENTRAL

Mitsubishi Electronics America, Inc.

1501 Luna Road, Suite 124

Carrollton, TX 75006

Carrollton, 12, 73000 Telephone: (214) 484-1919 Facsimile: (214) 243-0207

NORTHERN

Mitsubishi Electronics America, Inc.

15612 Highway 7 #243 Minnetonka, MN 55345 Telephone: (612) 938-7779 Facsimile: (612) 938-5125

NORTH CENTRAL

Mitsubishi Electronics America, Inc.

800 N. Bierman Circle Mt. Prospect, IL 60056 Telephone: (312) 298-9223 Facsimile: (312) 298-0567

NORTHEAST

Mitsubishi Electronics America, Inc.

200 Unicorn Park Drive Woburn, MA 01801

Telephone: (617) 932-5700 Facsimile: (617) 938-1075

MID-ATLANTIC

Mitsubishi Electronics America, Inc. 800 Cottontail Lane

Somerset, NJ 08873

Telephone: (201) 469-8833 Facsimile: (201) 469-1909

SOUTH ATLANTIC

Mitsubishi Electronics America, Inc.

2500 Gateway Center Blvd., Suite 300

Morrisville. NC 27560

Telephone: (404) 368-4850

Facsimile: (404) 662-5208

SOUTHEAST

Mitsubishi Electronics America, Inc. Town Executive Center

6100 Glades Road #210 Boca Raton, FL 33433 Telephone: (407) 487-7747 Facsimile: (407) 487-2046

Mitsubishi Electronics America, Inc. 6185 Ordan Drive, Unit #110 Mississauga, Ontario, Canada L5T 2E1

Telephone: (416) 670-8711 (416) 670-8715 Facsimile:

Mitsubishi Electronics America, Inc. 300 March Road, Suite 302 Kanata, Ontario, Canada K2K 2E2 Telephone: (416) 670-8711

(416) 670-8715 Facsimile:

WEST GERMANY =

Mitsubishi Electric Europe GmbH

Headquarters: Gothear Str. 8

4030 Ratingen 1, West Germany 8585070 MED D Telex:

Telephone: (02102) 4860 Facsimile: (02102) 486-115

Munich Office:

Arabellastraße 31

8000 München 81, West Germany

5214820 Telex:

Telephone: (089) 919006-09

Facsimile: (089) 9101399

FRANCE =

Mitsubishi Electric Europe GmbH 55. Avenue de Colmar

92563 Rueil Malmaison Cedex Telex: 632326

Telephone: 47087871

Facsimile: 47513622

ITALY =

Mitsubishi Electric Europe GmbH Centro Direzionale Colleoni

Palazzo Cassiopea 1

20041 Agrate Brianza I-Milano

Telephone: (039) 636011

Facsimile: (039) 6360120

SWEDEN =

Mitsubishi Electric Europe GmbH

Lastbilsvägen 6B 5-19149 Sollentuna, Sweden

Telex: 10877 (meab S)

Telephone: (08) 960468 Facsimile: (08) 966877

U.K.:

Mitsubishi Electric (U.K.) Ltd.

Travellers Lane

Herts AL10 8×B, England, U.K.

Telephone: (0044) 7072 76100

Facsimile: (0044) 7072 78692

AUSTRALIA =

Mitsubishi Electric Australia Pty. Ltd. 348 Victoria Road

Rydalmere Nsw 2116, Australia

Private Bag No.2 Rydalmere Nsw 2116 Telex: MESYDAA 126614 Telephone: (02) 684-7200

(02) 638-7072 Facsimile:

MITSUBISHI SEMICONDUCTORS USER'S MANUAL 7470 Series

Sep. First Edition 1991

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1991 MITSUBISHI ELECTRIC CORPORATION

MITSUBISHI SEMICONDUCTORS 7470 Series



If these products or technologies fall under Japanese and/or COCOM strategic restrictions, diversion contrary thereto is prohibited.