

8HC12

CPU12

REFERENCE MANUAL

CPU12 Reference Manual



MOTOROLA



MOTOROLA

CPU12

REFERENCE MANUAL

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

 **MOTOROLA** is a registered trademark of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

TABLE OF CONTENTS

Paragraph		Page
SECTION 1 INTRODUCTION		
1.1	CPU12 Features	1-1
1.2	Readership	1-1
1.3	Symbols And Notation	1-2
SECTION 2 OVERVIEW		
2.1	Programming Model	2-1
2.2	Data Types	2-5
2.3	Memory Organization	2-5
2.4	Instruction Queue	2-6
SECTION 3 ADDRESSING MODES		
3.1	Mode Summary	3-1
3.2	Effective Address	3-2
3.3	Inherent Addressing Mode	3-2
3.4	Immediate Addressing Mode	3-2
3.5	Direct Addressing Mode	3-3
3.6	Extended Addressing Mode	3-3
3.7	Relative Addressing Mode	3-4
3.8	Indexed Addressing Modes	3-5
3.9	Instructions That Use Multiple Modes	3-10
3.10	Addressing More Than 64 Kbytes	3-12
SECTION 4 INSTRUCTION QUEUE		
4.1	Queue Description	4-1
4.2	Data Movement in the Queue	4-2
4.3	Changes in Execution Flow	4-2
SECTION 5 INSTRUCTION SET OVERVIEW		
5.1	Instruction Set Description	5-1
5.2	Load and Store Instructions	5-1
5.3	Transfer and Exchange Instructions	5-2
5.4	Move Instructions	5-3
5.5	Addition and Subtraction Instructions	5-3
5.6	Binary Coded Decimal Instructions	5-4
5.7	Decrement and Increment Instructions	5-4
5.8	Compare and Test Instructions	5-5
5.9	Boolean Logic Instructions	5-6
5.10	Clear, Complement, and Negate Instructions	5-6

TABLE OF CONTENTS (Continued)

Paragraph	Page
5.11 Multiplication and Division Instructions	5-7
5.12 Bit Test and Manipulation Instructions	5-7
5.13 Shift and Rotate Instructions	5-8
5.14 Fuzzy Logic Instructions.....	5-9
5.15 Maximum and Minimum Instructions.....	5-11
5.16 Multiply and Accumulate Instruction.....	5-11
5.17 Table Interpolation Instructions.....	5-12
5.18 Branch Instructions	5-13
5.19 Loop Primitive Instructions.....	5-16
5.20 Index Manipulation Instructions.....	5-19
5.21 Stacking Instructions.....	5-20
5.22 Pointer and Index Calculation Instructions.....	5-20
5.23 Condition Codes Instructions.....	5-21
5.24 Stop and Wait Instructions.....	5-21
5.25 Background Mode and Null Operations.....	5-22

SECTION 6 INSTRUCTION GLOSSARY

6.1 Glossary Information.....	6-1
6.2 Condition Code Changes.....	6-2
6.3 Object Code Notation.....	6-2
6.4 Source Forms.....	6-3
6.5 Cycle-by-Cycle Execution.....	6-5
6.6 Glossary.....	6-7

SECTION 7 EXCEPTION PROCESSING

7.1 Types of Exceptions.....	7-1
7.2 Exception Priority	7-2
7.3 Resets.....	7-2
7.4 Interrupts.....	7-3
7.5 Unimplemented Opcode Trap.....	7-5
7.6 Software Interrupt Instruction.....	7-6
7.7 Exception Processing Flow.....	7-6

SECTION 8 DEVELOPMENT AND DEBUG SUPPORT

8.1 External Reconstruction of the Queue.....	8-1
8.2 Instruction Queue Status Signals.....	8-1
8.3 Implementing Queue Reconstruction.....	8-4
8.4 Background Debugging Mode.....	8-6
8.5 Instruction Tagging.....	8-13
8.6 Breakpoints.....	8-14

TABLE OF CONTENTS (Continued)

Paragraph	Page
SECTION 9 FUZZY LOGIC SUPPORT	
9.1 Introduction	9-1
9.2 Fuzzy Logic Basics	9-2
9.3 Example Inference Kernel.....	9-7
9.4 MEM Instruction Details	9-9
9.5 REV, REVW Instruction Details	9-13
9.6 WAV Instruction Details	9-22
9.7 Custom Fuzzy Logic Programming.....	9-26
SECTION 10 MEMORY EXPANSION	
10.1 Expansion System Description	10-1
10.2 CALL and Return from Call Instructions.....	10-3
10.3 Address Lines for Expansion Memory	10-4
10.4 Overlay Window Controls.....	10-5
10.5 Using Chip-select Circuits	10-5
10.6 System Notes.....	10-8
APPENDIX A INSTRUCTION REFERENCE	
A.1 Instruction Set Summary.....	A-1
A.2 Opcode Map.....	A-1
A.3 Indexed Addressing Postbyte Encoding	A-1
A.4 Transfer and Exchange Postbyte Encoding.....	A-1
A.5 Loop Primitive Postbyte Encoding	A-1
APPENDIX B M68HC11 TO M68HC12 UPGRADE PATH	
B.1 CPU12 Design Goals	B-1
B.2 Source Code Compatibility.....	B-1
B.3 Programmer's Model and Stacking.....	B-3
B.4 True 16-Bit Architecture	B-3
B.5 Improved Indexing.....	B-6
B.6 Improved Performance.....	B-9
B.7 Additional Functions.....	B-11
APPENDIX C HIGH-LEVEL LANGUAGE SUPPORT	
C.1 Data Types.....	C-1
C.2 Parameters and Variables.....	C-1
C.3 Increment and Decrement Operators.....	C-3
C.4 Higher Math Functions	C-3
C.5 Conditional If Constructs	C-4

TABLE OF CONTENTS (Continued)

Paragraph	Page
C.6 Case and Switch Statements	C-4
C.7 Pointers	C-4
C.8 Function Calls	C-4
C.9 Instruction Set Orthogonality	C-5

INDEX

SUMMARY OF CHANGES

LIST OF FIGURES

Title	Page
2-1 Programming Model.....	2-1
6-1 Example Glossary Page.....	6-1
7-2 Exception Processing Flow Diagram	7-7
8-1 Queue Status Signal Timing	8-2
8-2 BDM Host to Target Serial Bit Timing	8-8
8-3 BDM Target to Host Serial Bit Timing (Logic 1)	8-8
8-4 BDM Target to Host Serial Bit Timing (Logic 0)	8-9
8-5 Tag Input Timing	8-13
9-1 Block Diagram of a Fuzzy Logic System.....	9-3
9-2 Fuzzification Using Membership Functions.....	9-4
9-3 Fuzzy Inference Engine	9-8
9-4 Defining a Normal Membership Function.....	9-10
9-5 MEM Instruction Flow Diagram.....	9-11
9-6 Abnormal Membership Function Case 1	9-12
9-7 Abnormal Membership Function Case 2.....	9-13
9-8 Abnormal Membership Function Case 3.....	9-13
9-9 REV Instruction Flow Diagram	9-16
9-10 REVW Instruction Flow Diagram.....	9-21
9-11 WAV and wavr Instruction Flow Diagram.....	9-25
9-12 Endpoint Table Handling.....	9-28

LIST OF TABLES

Table	Page
3-1 M68HC12 Addressing Mode Summary.....	3-1
3-2 Summary of Indexed Operations	3-6
3-3 PC Offsets for Move Instructions	3-11
5-1 Load and Store Instructions	5-2
5-2 Transfer and Exchange Instructions	5-3
5-3 Move Instructions	5-3
5-4 Addition and Subtraction Instructions.....	5-4
5-5 BCD Instructions	5-4
5-6 Decrement and Increment Instructions	5-5
5-7 Compare and Test Instructions.....	5-5
5-8 Boolean Logic Instructions.....	5-6
5-9 Clear, Complement, and Negate Instructions	5-6
5-10 Multiplication and Division Instructions	5-7
5-11 Bit Test and Manipulation Instructions	5-7
5-12 Shift and Rotate Instructions	5-8
5-13 Fuzzy Logic Instructions.....	5-10
5-14 Minimum and Maximum Instructions.....	5-11
5-15 Multiply and Accumulate Instructions.....	5-12
5-16 Table Interpolation Instructions.....	5-12
5-17 Short Branch Instructions.....	5-14
5-18 Long Branch Instructions	5-15
5-19 Bit Condition Branch Instructions	5-16
5-20 Loop Primitive Instructions.....	5-16
5-21 Jump and Subroutine Instructions.....	5-17
5-22 Interrupt Instructions	5-18
5-23 Index Manipulation Instructions.....	5-19
5-24 Stacking Instructions.....	5-20
5-25 Pointer and Index Calculation Instructions.....	5-21
5-26 Condition Codes Instructions	5-21
5-27 Stop and Wait Instructions	5-22
5-28 Background Mode and Null Operation Instructions.....	5-22
7-1 CPU12 Exception Vector Map	7-1
7-2 Stacking Order on Entry to Interrupts.....	7-5
8-1 IPIPE[1:0] Decoding.....	8-2
8-2 BDM Commands Implemented in Hardware.....	8-10
8-3 BDM Firmware Commands.....	8-11
8-4 BDM Register Mapping	8-11
8-5 Tag Pin Function	8-13
10-1 Mapping Precedence	10-2
A-1 Instruction Set Summary.....	A-2
A-2 CPU12 Opcode Map.....	A-20
A-3 Indexed Addressing Mode Summary	A-22
A-4 Indexed Addressing Mode Postbyte Encoding (xb)	A-23

LIST OF TABLES (Continued)

Title	Page
A-5 Transfer and Exchange Postbyte Encoding	A-24
A-6 Loop Primitive Postbyte Encoding (lb)	A-25
B-1 Translated M68HC11 Mnemonics.....	B-2
B-2 Instructions with Smaller Object Code	B-3
B-3 Comparison of Math Instruction Speeds	B-10
B-4 New HC12 Instructions	B-11

SECTION 1 INTRODUCTION

This manual describes the features and operation of the CPU12 processing unit used in all M68HC12 microcontrollers.

1.1 CPU12 Features

The CPU12 is a high-speed, 16-bit processing unit that has a programming model identical to that of the industry standard M68HC11 CPU. The CPU12 instruction set is a proper superset of the M68HC11 instruction set, and M68HC11 source code is accepted by CPU12 assemblers with no changes.

The CPU12 has full 16-bit data paths and can perform arithmetic operations up to 20 bits wide for high-speed math execution.

Unlike many other 16-bit CPUs, the CPU12 allows instructions with odd byte counts, including many single-byte instructions. This allows much more efficient use of ROM space.

An instruction queue buffers program information so the CPU has immediate access to at least three bytes of machine code at the start of every instruction.

In addition to the addressing modes found in other Motorola MCUs, the CPU12 offers an extensive set of indexed addressing capabilities including:

- Stack pointer can be used as an index register in all indexed operations
- Program counter can be used as an index register in all but auto inc/dec mode
- Accumulator offsets allowed using A, B, or D accumulators
- Automatic pre- or post-, increment or decrement (by -8 to +8)
- 5-bit, 9-bit, or 16-bit signed constant offsets
- 16-bit offset indexed-indirect and accumulator D offset indexed-indirect

1.2 Readership

This manual is written for professionals and students in electronic design and software development. The primary goal is to provide information necessary to implement control systems using M68HC12 devices. Basic knowledge of electronics, microprocessors, and assembly language programming is required to use the manual effectively. Because the CPU12 has a great deal of commonality with the M68HC11 CPU, prior knowledge of M68HC11 devices is helpful, but is not essential. The CPU12 also includes features that are new and unique. In these cases, there is supplementary material in the text to explain the new technology.

1.3 Symbols And Notation

The following symbols and notation are used throughout the manual. More specialized usages that apply only to the Instruction Glossary are described at the beginning of that section.

1.3.1 Abbreviations for System Resources

- A — Accumulator A
- B — Accumulator B
- D — Double accumulator D (A : B)
- X — Index register X
- Y — Index register Y
- SP — Stack pointer
- PC — Program counter
- CCR — Condition codes register
 - S — STOP instruction control bit
 - X — Non-maskable interrupt control bit
 - H — Half-carry status bit
 - I — Maskable interrupt control bit
 - N — Negative status bit
 - Z — Zero status bit
 - V — Two's complement overflow status bit
 - C — Carry/Borrow status bit

1.3.2 Memory and Addressing

- M — 8-bit memory location pointed to by the effective address of the instruction
- M : M+1 — 16-bit memory location. Consists of the location pointed to by the effective address concatenated with the next higher memory location. The most significant byte is at location M.
- M~M+3 — 32-bit memory location. Consists of the effective address of the instruction concatenated with the next three higher memory locations. The most significant byte is at location M or M_(Y).
- M_(X) — Memory locations pointed to by index register X
- M_(SP) — Memory locations pointed to by the stack pointer
- M_(Y+3) — Memory locations pointed to by index register Y plus 3, respectively.
- PPAGE — Program overlay page (bank) number for extended memory (>64K).
- Page — Program overlay page
- X_H — High-order byte.
- X_L — Low-order byte.
- () — Content of register or memory location
- \$ — Hexadecimal value
- % — Binary value

1.3.3 Operators

- + — Addition
- — Subtraction.
- — Logical AND
- + — Logical OR (inclusive)
- ⊕ — Logical exclusive OR
- × — Multiplication
- ÷ — Division
- \bar{M} — Negation. One's complement (invert each bit of M)
- :
- Concatenate
Example: A : B means: "The 16-bit value formed by concatenating 8-bit accumulator A with 8-bit accumulator B."
A is in the high order position.
- ⇒ — Transfer
Example: (A) ⇒ M means:
"The content of accumulator A is transferred to memory location M."
- ↔ — Exchange
Example: D ↔ X means: "Exchange the contents of D with those of X."

1.3.4 Conventions

Logic level one is the voltage that corresponds to the True (1) state.

Logic level zero is the voltage that corresponds to the False (0) state.

Set refers specifically to establishing logic level one on a bit or bits.

Cleared refers specifically to establishing logic level zero on a bit or bits.

Asserted means that a signal is in active logic state. An active low signal changes from logic level one to logic level zero when asserted, and an active high signal changes from logic level zero to logic level one.

Negated means that an asserted signal changes logic state. An active low signal changes from logic level zero to logic level one when negated, and an active high signal changes from logic level one to logic level zero.

ADDR is the mnemonic for address bus.

DATA is the mnemonic for data bus.

LSB means least significant bit or bits; **MSB**, most significant bit or bits.

LSW means least significant word or words; **MSW**, most significant word or words.


A specific mnemonic within a range is referred to by mnemonic and number. A7 is bit 7 of accumulator A. **A range of mnemonics** is referred to by mnemonic and the numbers that define the range. DATA[15:8] form the high byte of the data bus.

SECTION 2 OVERVIEW

This section describes the CPU12 programming model, register set, the data types used, and basic memory organization.

2.1 Programming Model

The CPU12 programming model, shown in **Figure 2-1**, is the same as that of the M68HC11 CPU. The CPU has two 8-bit general purpose accumulators (A and B) that can be concatenated into a single 16-bit accumulator (D) for certain instructions, two index registers (X and Y), a 16-bit stack pointer (SP), a 16-bit program counter (PC), and an 8-bit condition codes register (CCR).



HC12 PROG MODEL

Figure 2-1 Programming Model

2.1.1 Accumulators

General-purpose 8-bit accumulators A and B are used to hold operands and results of operations. Some instructions treat the combination of these two 8-bit accumulators (A:B) as a 16-bit double accumulator (D).

Most operations can use accumulator A or B interchangeably. However, there are a few exceptions. Add, subtract, and compare instructions involving both A and B (ABA, SBA, and CBA) only operate in one direction, so it is important to make certain the correct operand is in the correct accumulator. The decimal adjust accumulator A (DAA) instruction is used after binary-coded decimal (BCD) arithmetic operations — there is no equivalent instruction to adjust accumulator B.

2.1.2 Index Registers

16-bit index registers X and Y are used for indexed addressing. In the indexed addressing modes, the contents of an index register are added to 5-bit, 9-bit, or 16-bit constants or to the content of an accumulator to form the effective address of the instruction operand. The second index register is especially useful for moves and in cases where operands from two separate tables are used in a calculation.

2.1.3 Stack Pointer

The CPU12 supports an automatic program stack. The stack is used to save system context during subroutine calls and interrupts, and can also be used for temporary data storage. The stack can be located anywhere in the standard 64-Kbyte address space and can grow to any size up to the total amount of memory available in the system.

The stack pointer holds the 16-bit address of the last stack location used. Normally, the SP is initialized by one of the first instructions in an application program. The stack grows downward from the address the SP points to. Each time a byte is pushed onto the stack, the stack pointer is automatically decremented, and each time a byte is pulled from the stack, the stack pointer is automatically incremented.

When a subroutine is called, the address of the instruction following the calling instruction is automatically calculated and pushed onto the stack. Normally, a return from subroutine (RTS) or a return from call (RTC) instruction is executed at the end of a subroutine. The return instruction loads the program counter with the previously stacked return address and execution continues at that address.

When an interrupt occurs, the current instruction finishes execution (REV, REVW, and WAV instructions can be interrupted, and resume execution once the interrupt has been serviced), the address of the next instruction is calculated and pushed onto the stack, all the CPU registers are pushed onto the stack, the program counter is loaded with the address the interrupt vector points to, and execution continues at that address. The stacked registers are referred to as an interrupt stack frame. The CPU12 stack frame is the same as that of the M68HC11.

2.1.4 Program Counter

The program counter (PC) is a 16-bit register that holds the address of the next instruction to be executed. It is automatically incremented each time an instruction is fetched.

2.1.5 Condition Codes Register

This register contains five status indicators, two interrupt masking bits, and a STOP instruction control bit. It is named for the five status indicators.

The status bits reflect the results of CPU operation as it executes instructions. The five flags are half carry (H), negative (N), zero (Z), overflow (V), and carry/borrow (C). The half-carry flag is used only for BCD arithmetic operations. The N, Z, V, and C status bits allow for branching based on the results of a previous operation.

In some architectures, only a few instructions affect condition codes, so that multiple instructions must be executed in order to load and test a variable. Since most CPU12 instructions automatically update condition codes, it is rarely necessary to execute an extra instruction for this purpose. The challenge in using the CPU12 lies in finding instructions that do not alter the condition codes. The most important of these instructions are pushes, pulls, transfers, and exchanges.

It is always a good idea to refer to an instruction set summary (see **APPENDIX A INSTRUCTION REFERENCE**) to check which condition codes are affected by a particular instruction.

The following paragraphs describe normal uses of the condition codes. There are other, more specialized uses. For instance, the C status bit is used to enable weighted fuzzy logic rule evaluation. These specialized usages are described in the relevant portions of this manual and in **SECTION 6 INSTRUCTION GLOSSARY**.

2.1.5.1 S Control Bit

Setting the S bit disables the STOP instruction. Execution of a STOP instruction causes the on-chip oscillator to stop. This may be undesirable in some applications. If the CPU encounters a STOP instruction while the S bit is set, it is treated like a no-operation (NOP) instruction, and continues to the next instruction.

2.1.5.2 X Mask Bit

The \overline{XIRQ} input is an updated version of the \overline{NMI} input found on earlier generations of MCUs. Non-maskable interrupts are typically used to deal with major system failures, such as loss of power. However, enabling non-maskable interrupts before a system is fully powered and initialized can lead to spurious interrupts. The X bit provides a mechanism for enabling non-maskable interrupts after a system is stable.

By default, the X bit is set to one during reset. As long as the X bit remains set, interrupt service requests made via the \overline{XIRQ} pin are not recognized. An instruction must clear the X bit to enable nonmaskable interrupt service requests made via the \overline{XIRQ} pin. Once the X bit has been cleared to zero, software cannot reset it to one by writing to the CCR. The X bit is not affected by maskable interrupts.

After non-maskable interrupts are enabled, when an \overline{XIRQ} interrupt occurs, both the X bit and the I bit are automatically set to prevent other interrupts from being recognized during the interrupt service routine. The mask bits are set after the registers are stacked, but before the interrupt vector is fetched.

Normally, an RTI instruction at the end of the interrupt service routine restores register values that were present before the interrupt occurred. Since the CCR is stacked before the X bit is set, the RTI normally clears the X bit, and thus re-enables non-maskable interrupts. While it is possible to manipulate the stacked value of X so that X is set after an RTI, there is no software method to re-set X (and disable NMI) once X has been cleared.

2.1.5.3 H Status Bit

The H bit indicates a carry from accumulator A bit 3 during an addition operation. The DAA instruction uses the value of the H bit to adjust a result in accumulator A to correct BCD format. H is updated only by the ABA, ADD, and ADC instructions.

2.1.5.4 I Mask Bit

The I bit enables and disables maskable interrupt sources. By default, the I bit is set to one during reset. An instruction must clear the I bit to enable maskable interrupts. While the I bit is set, maskable interrupts can become pending and are remembered, but operation continues uninterrupted until the I bit is cleared.

After interrupts are enabled, when an interrupt occurs, the I bit is automatically set to prevent other maskable interrupts during the interrupt service routine. The I bit is set after the registers are stacked, but before the interrupt vector is fetched.

Normally, an RTI instruction at the end of the interrupt service routine restores register values that were present before the interrupt occurred. Since the CCR is stacked before the I bit is set, the RTI normally clears the I bit, and thus re-enables interrupts. Interrupts can be re-enabled by clearing the I bit within the service routine, but implementing a nested interrupt management scheme requires great care, and seldom improves system performance.

2.1.5.5 N Status Bit

The N bit shows the state of the MSB of the result. N is most commonly used in two's complement arithmetic, where the MSB of a negative number is one and the MSB of a positive number is zero, but it has other uses. For instance, if the MSB of a register or memory location is used as a status flag, the user can test status by loading an accumulator.

2.1.5.6 Z Status Bit

The Z bit is set when all the bits of the result are zeros. Compare instructions perform an internal implied subtraction, and the condition codes, including Z, reflect the results of that subtraction. The INX, DEX, INY, and DEY instructions affect the Z bit and no other condition flags. These operations can only determine = and ≠.

2.1.5.7 V Status Bit

The V bit is set when two's complement overflow occurs as a result of an operation.

2.1.5.8 C Status Bit

The C bit is set when a carry occurs during addition or a borrow occurs during subtraction. The C bit also acts as an error flag for multiply and divide operations. Shift and rotate instructions operate through the C bit to facilitate multiple-word shifts.

2.2 Data Types

The CPU12 uses the following types of data:

- Bits
- 5-bit signed integers
- 8-bit signed and unsigned integers
- 8-bit, 2-digit binary coded decimal numbers
- 9-bit signed integers
- 16-bit signed and unsigned integers
- 16-bit effective addresses
- 32-bit signed and unsigned integers

Negative integers are represented in two's complement form.

5-bit and 9-bit signed integers are used only as offsets for indexed addressing modes.

16-bit effective addresses are formed during addressing mode computations.

32-bit integer dividends are used by extended division instructions. Extended multiply and extended multiply-and-accumulate instructions produce 32-bit products.

2.3 Memory Organization

The standard CPU12 address space is 64 Kbytes. Some M68HC12 devices support a paged memory expansion scheme that increases the standard space by means of predefined windows in address space. The CPU12 has special instructions that support use of expanded memory. See **SECTION 10 MEMORY EXPANSION** for more information.

8-bit values can be stored at any odd or even byte address in available memory. 16-bit numbers are stored in memory as two consecutive bytes; the high byte occupies the lowest address, but need not be aligned to an even boundary. 32-bit numbers are stored in memory as four consecutive bytes; the high byte occupies the lowest address, but need not be aligned to an even boundary.

All I/O and all on-chip peripherals are memory-mapped. No special instruction syntax is required to access these addresses. On-chip registers and memory are typically grouped in blocks which can be relocated within the standard 64-Kbyte address space. Refer to device documentation for specific information.

2.4 Instruction Queue

The CPU12 uses an instruction queue to buffer program information. The mechanism is called a queue rather than a pipeline because a typical pipelined CPU executes more than one instruction at the same time, while the CPU12 always finishes executing an instruction before beginning to execute another. Refer to **SECTION 4 INSTRUCTION QUEUE** for more information.

SECTION 3 ADDRESSING MODES

Addressing modes determine how the CPU accesses memory locations to be operated upon. This section discusses the various modes and how they are used.

3.1 Mode Summary

Addressing modes are an implicit part of CPU12 instructions. **APPENDIX A INSTRUCTION REFERENCE** shows the modes used by each instruction. All CPU12 addressing modes are shown in **Table 3-1**.

Table 3-1 M68HC12 Addressing Mode Summary

Addressing Mode	Source Format	Abbreviation	Description
Inherent	INST (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	INST #opr8i or INST #opr16i	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	INST opr8a	DIR	Operand is the lower 8-bits of an address in the range \$0000 - \$00FF
Extended	INST opr16a	EXT	Operand is a 16-bit address
Relative	INST rel8 or INST rel16	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	INST oprx5,xysp	IDX	5-bit signed constant offset from x, y, sp, or pc
Indexed (pre-decrement)	INST oprx3,-xys	IDX	Auto pre-decrement x, y, or sp by 1 ~ 8
Indexed (pre-increment)	INST oprx3,+xys	IDX	Auto pre-increment x, y, or sp by 1 ~ 8
Indexed (post-decrement)	INST oprx3,xys-	IDX	Auto post-decrement x, y, or sp by 1 ~ 8
Indexed (post-increment)	INST oprx3,xys+	IDX	Auto post-increment x, y, or sp by 1 ~ 8
Indexed (accumulator offset)	INST abd,xysp	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from x, y, sp, or pc
Indexed (9-bit offset)	INST oprx9,xysp	IDX1	9-bit signed constant offset from x, y, sp, or pc (lower 8-bits of offset in one extension byte)
Indexed (16-bit offset)	INST oprx16,xysp	IDX2	16-bit constant offset from x, y, sp, or pc (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	INST [oprx16,xysp]	[IDX2]	Pointer to operand is found at... 16-bit constant offset from x, y, sp, or pc (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	INST [D,xysp]	[D,IDX]	Pointer to operand is found at... x, y, sp, or pc plus the value in D

The CPU12 uses all M68HC11 modes as well as new forms of indexed addressing. Differences between M68HC11 and M68HC12 indexed modes are described in **3.8 Indexed Addressing Modes**. Instructions that use more than one mode are discussed in **3.9 Instructions That Use Multiple Modes**.

3.2 Effective Address

Each addressing mode except inherent mode generates a 16-bit effective address which is used during the memory reference portion of the instruction. Effective address computations do not require extra execution cycles.

3.3 Inherent Addressing Mode

Instructions that use this addressing mode either have no operands or all operands are in internal CPU registers. In either case, the CPU does not need to access any memory locations to complete the instruction.

Examples:

```
NOP                ;this instruction has no operands
INX                ;operand is a CPU register
```

3.4 Immediate Addressing Mode

Operands for immediate mode instructions are included in the instruction stream, and are fetched into the instruction queue one 16-bit word at a time during normal program fetch cycles. Since program data is read into the instruction queue several cycles before it is needed, when an immediate addressing mode operand is called for by an instruction, it is already present in the instruction queue.

The pound symbol (#) is used to indicate an immediate addressing mode operand. One very common programming error is to accidentally omit the # symbol. This causes the assembler to misinterpret the following expression as an address rather than explicitly provided data. For example LDAA #\$55 means to load the immediate value \$55 into the A accumulator, while LDAA \$55 means to load the value from address \$0055 into the A accumulator. Without the # symbol the instruction is erroneously interpreted as a direct addressing mode instruction.

Examples:

```
LDAA    #$55
LDX     #$1234
LDY     #$67
```

These are common examples of 8-bit and 16-bit immediate addressing mode. The size of the immediate operand is implied by the instruction context. In the third example, the instruction implies a 16-bit immediate value but only an 8-bit value is supplied. In this case the assembler will generate the 16-bit value \$0067 because the CPU expects a 16-bit value in the instruction stream.

```
BRSET      FOO, #03, THERE
```

In this example, extended addressing mode is used to access the operand FOO, immediate addressing mode is used to access the mask value 03, and relative addressing mode is used to identify the destination address of a branch in case the branch-taken conditions are met. BRSET is listed as an extended mode instruction even though immediate and relative modes are also used.

3.5 Direct Addressing Mode

This addressing mode is sometimes called zero-page addressing because it is used to access operands in the address range \$0000 through \$00FF. Since these addresses always begin with \$00, only the eight low-order bits of the address need to be included in the instruction, which saves program space and execution time. A system can be optimized by placing the most commonly accessed data in this area of memory. The eight low-order bits of the operand address are supplied with the instruction and the eight high-order bits of the address are assumed to be zero.

Examples:

```
LDAA      $55
```

This is a very basic example of direct addressing. The value \$55 is taken to be the low order half of an address in the range \$0000 through \$00FF. The high order half of the address is assumed to be zero. During execution of this instruction, the CPU combines the value \$55 from the instruction with the assumed value of \$00 to form the address \$0055, which is then used to access the data to be loaded into the A accumulator.

```
LDX      $20
```

In this example, the value \$20 is combined with the assumed value of \$00 to form the address \$0020. Since the LDX instruction requires a 16-bit value, a 16-bit word of data is read from addresses \$0020 and \$0021. After execution of this instruction, the X index register will have the value from address \$0020 in its high order half and the value from address \$0021 in its low order half.

3.6 Extended Addressing Mode

In this addressing mode, the full 16-bit address of the memory location to be operated on is provided in the instruction. This addressing mode can be used to access any location in the 64-Kbyte memory map.

Example:

```
LDAA      $F03B
```

This is a very basic example of extended addressing. The value from address \$F03B is loaded into the A accumulator.

3.7 Relative Addressing Mode

The relative addressing mode is used only by branch instructions. Short and long conditional branch instructions use relative addressing mode exclusively, but branching versions of bit manipulation instructions (BRSET and BRCLR) use multiple addressing modes, including relative mode. Refer to **3.9 Instructions That Use Multiple Modes** for more information.

Short branch instructions consist of an 8-bit opcode and a signed 8-bit offset contained in the byte that follows the opcode. Long branch instructions consist of an 8-bit prebyte, an 8-bit opcode and a signed 16-bit offset contained in the two bytes that follow the opcode.

Each conditional branch instruction tests certain status bits in the condition code register. If the bits are in a specified state, the offset is added to the address of the next memory location after the offset to form an effective address, and execution continues at that address; if the bits are not in the specified state, execution continues with the instruction immediately following the branch instruction.

Bit-condition branches test whether bits in a memory byte are in a specific state. Various addressing modes can be used to access the memory location. An 8-bit mask operand is used to test the bits. If each bit in memory that corresponds to a one in the mask is either set (BRSET) or clear (BRCLR), an 8-bit offset is added to the address of the next memory location after the offset to form an effective address, and execution continues at that address; if all the bits in memory that correspond to a one in the mask are not in the specified state, execution continues with the instruction immediately following the branch instruction.

Both 8-bit and 16-bit offsets are signed two's complement numbers to support branching upward and downward in memory. The numeric range of short branch offset values is \$80 (–128) to \$7F (127). The numeric range of long branch offset values is \$8000 (–32768) to \$7FFF (32767). If the offset is zero, the CPU executes the instruction immediately following the branch instruction, regardless of the test involved.

Since the offset is at the end of a branch instruction, using a negative offset value can cause the PC to point to the opcode and initiate a loop. For instance, a branch always (BRA) instruction consists of two bytes, so using an offset of \$FE sets up an infinite loop; the same is true of a long branch always (LBRA) instruction with an offset of \$FFFC.

An offset that points to the opcode can cause a bit-condition branch to repeat execution until the specified bit condition is satisfied. Since bit condition branches can consist of four, five, or six bytes depending on the addressing mode used to access the byte in memory, the offset value that sets up a loop can vary. For instance, using an offset of \$FC with a BRCLR that accesses memory using an 8-bit indexed postbyte sets up a loop that executes until all the bits in the specified memory byte that correspond to ones in the mask byte are cleared.

3.8 Indexed Addressing Modes

The CPU12 uses redefined versions of MC68HC11 indexed modes that reduce execution time and eliminate code size penalties for using the Y index register. In most cases, CPU12 code size for indexed operations is the same or is smaller than that for the M68HC11. Execution time is shorter in all cases. Execution time improvements are due to both a reduced number of cycles for all indexed instructions and to faster system clock speed.

The indexed addressing scheme uses a postbyte plus 0, 1, or 2 extension bytes after the instruction opcode. The postbyte and extensions do the following tasks:

Specify which index register is used.

Determine whether a value in an accumulator is used as an offset.

1. Enable automatic pre or post increment or decrement.
2. Specify size of increment or decrement.
3. Specify use of 5-, 9-, or 16-bit signed offsets.

This approach eliminates the differences between X and Y register use while dramatically enhancing the indexed addressing capabilities.

Major advantages of the CPU12 indexed addressing scheme are:

- The stack pointer can be used as an index register in all indexed operations.
- The program counter can be used as an index register in all but autoincrement and autodecrement modes.
- A, B, or D accumulators can be used for accumulator offsets.
- Automatic pre- or post- increment or decrement by -8 to $+8$
- A choice of 5-, 9-, or 16-bit signed constant offsets.
- Use of two new Indexed-indirect modes.
 - Indexed-indirect mode with 16-bit offset
 - Indexed-indirect mode with accumulator D offset

Table 3-2 is a summary of indexed addressing mode capabilities and a description of postbyte encoding. The postbyte is noted as *xb* in instruction descriptions. Detailed descriptions of the indexed addressing mode variations follow the table.

All indexed addressing modes use a 16-bit CPU register and additional information to create an effective address. In most cases the effective address specifies the memory location affected by the operation. In some variations of indexed addressing, the effective address specifies the location of a value that points to the memory location affected by the operation.

Indexed addressing mode instructions use a postbyte to specify X, Y, SP, or PC as the base index register and to further classify the way the effective address is formed. A special group of instructions (LEAS, LEAX, and LEAY) cause this calculated effective address to be loaded into an index register for further calculations.

Table 3-2 Summary of Indexed Operations

Postbyte Code (xb)	Operand Syntax	Comments
rr0nnnn	,r n,r -n,r	5-bit constant offset n = -16 to +15 rr can specify X, Y, SP, or PC
111rr0zs	n,r -n,r	Constant offset (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte (s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) rr can specify X, Y, SP, or PC
111rr011	[n,r]	16-bit offset indexed-indirect rr can specify X, Y, SP, or PC
rr1pnnn	n,-r n,+r n,r- n,r+	Auto pre-decrement/increment or Auto post-decrement/increment; p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 rr can specify X, Y, or SP (PC not a valid choice)
111rr1aa	A,r B,r D,r	Accumulator offset (unsigned 8-bit or 16-bit) aa - 00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC
111rr111	[D,r]	Accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC

3.8.1 5-Bit Constant Offset Indexed Addressing

This indexed addressing mode uses a 5-bit signed offset which is included in the instruction postbyte. This short offset is added to the base index register (X, Y, SP, or PC) to form the effective address of the memory location that will be affected by the instruction. This gives a range of -16 through +15 from the value in the base index register. Although other indexed addressing modes allow 9- or 16-bit offsets, those modes also require additional extension bytes in the instruction for this extra information. The majority of indexed instructions in real programs use offsets that fit in the shortest 5-bit form of indexed addressing.

Examples:

```
LDAA      0 , X
STAB     -8 , Y
```

For these examples, assume X has a value of \$1000 and Y has a value of \$2000 before execution. The 5-bit constant offset mode does not change the value in the index register, so X will still be \$1000 and Y will still be \$2000 after execution of these instructions. In the first example, A will be loaded with the value from address \$1000. In the second example, the value from the B accumulator will be stored at address \$1FF8 (\$2000 - \$8).

3.8.2 9-Bit Constant Offset Indexed Addressing

This indexed addressing mode uses a 9-bit signed offset which is added to the base index register (X, Y, SP, or PC) to form the effective address of the memory location affected by the instruction. This gives a range of -256 through +255 from the value in the base index register. The most significant bit (sign bit) of the offset is included in the instruction postbyte and the remaining 8 bits are provided as an extension byte after the instruction postbyte in the instruction flow.

Examples:

```
LDAA    $FF, X
LDAB    -20, Y
```

For these examples assume X is \$1000 and Y is \$2000 before execution of these instructions (These instructions do not alter the index registers so they will still be \$1000 and \$2000 respectively after the instructions). The first instruction will load A with the value from address \$10FF and the second instruction will load B with the value from address \$1FEC.

This variation of the indexed addressing mode in the CPU12 is similar to the M68HC11 indexed addressing mode, but is functionally enhanced. The M68HC11 CPU provides for unsigned 8-bit constant offset indexing from X or Y, and use of Y requires an extra instruction byte and thus, an extra execution cycle. The 9-bit signed offset used in the CPU12 covers the same range of positive offsets as the HC11, and adds negative offset capability. The CPU12 can use X, Y, SP or PC as the base index register.

3.8.3 16-Bit Constant Offset Indexed Addressing

This indexed addressing mode uses a 16-bit offset which is added to the base index register (X, Y, SP, or PC) to form the effective address of the memory location affected by the instruction. This allows access to any address in the 64-Kbyte address space. Since the address bus and the offset are both 16 bits, it does not matter whether the offset value is considered to be a signed or an unsigned value (\$FFFF may be thought of as +65,535 or as -1). The 16-bit offset is provided as two extension bytes after the instruction postbyte in the instruction flow.

3.8.4 16-Bit Constant Indirect Indexed Addressing

This indexed addressing mode adds a 16-bit instruction-supplied offset to the base index register to form the address of a memory location that contains a pointer to the memory location affected by the instruction. The instruction itself does not point to the address of the memory location to be acted upon, but rather to the location of a pointer to the address to be acted on. The square brackets distinguish this addressing mode from 16-bit constant offset indexing.

Example:

```
LDAA    [10, X]
```

In this example, X holds the base address of a table of pointers. Assume that X has an initial value of \$1000, and that the value \$2000 is stored at addresses \$100A and \$100B. The instruction first adds the value 10 to the value in X to form the address \$100A. Next, an address pointer (\$2000) is fetched from memory at \$100A. Then, the value stored in location \$2000 is read and loaded into the A accumulator.

3.8.5 Auto Pre/Post Decrement/Increment Indexed Addressing

This indexed addressing mode provides four ways to automatically change the value in a base index register as a part of instruction execution. The index register can be incremented or decremented by an integer value either before or after indexing takes place. The base index register may be X, Y, or SP (auto-modify modes would not make sense on PC).

Predecrement and preincrement versions of the addressing mode adjust the value of the index register before accessing the memory location affected by the instruction — the index register retains the changed value after the instruction executes. Postdecrement and postincrement versions of the addressing mode use the initial value in the index register to access the memory location affected by the instruction, then change the value of the index register.

The CPU12 allows the index register to be incremented or decremented by any integer value in the ranges -8 through -1, or 1 through 8. The value need not be related to the size of the operand for the current instruction. These instructions can be used to incorporate an index adjustment into an existing instruction rather than using an additional instruction and increasing execution time. This addressing mode is also used to perform operations on a series of data structures in memory.

When an LEAS, LEAX, or LEAY instruction is executed using this addressing mode, and the operation modifies the index register that is being loaded, the final value in the register is the value that would have been used to access a memory operand (premodification is seen in the result but postmodification is not).

Examples:

STAA	1, -SP	;equivalent to PSHA
STX	2, -SP	;equivalent to PSHX
LDX	2, SP+	;equivalent to PULX
LDAA	1, SP+	;equivalent to PULA

For a “last-used” type of stack like the CPU12 stack, these four examples are equivalent to common push and pull instructions. For a “next-available” stack like the M68HC11 stack, PSHA is equivalent to STAA 1, SP- and PULA is equivalent to LDAA 1, +SP. However, in the M68HC11, 16-bit operations like PSHX and PULX require multiple instructions to decrement the SP by one, then store X, then decrement SP by one again.

In the STAA 1,-SP example, the stack pointer is pre-decremented by 1 and then A is stored to the address contained in the stack pointer. Similarly the LDX 2,SP+ first loads X from the address in the stack pointer then post-increments SP by two.

Example:

```
MOVW      2, X+, 4, +Y
```

This example demonstrates how to work with data structures larger than bytes and words. With this instruction in a program loop, it is possible to move words of data from a list having one word per entry into a second table that has four bytes per table element. In this example the source pointer is updated after the data is read from memory (post-increment) while the destination pointer is updated before it is used to access memory (pre-increment).

3.8.6 Accumulator Offset Indexed Addressing

In this indexed addressing mode, the effective address is the sum of the values in the base index register and one of the accumulators. The value in the index register itself is not changed. The index register can be X, Y, SP, or PC and the accumulator can be either of the 8-bit accumulators (A or B) or the 16-bit D accumulator.

Example:

```
LDAA      B, X
```

This instruction internally adds B to X to form the address where A will be loaded from. B and X are not changed by this instruction. This example is similar to the following two instruction combination in an M68HC11.

```
ABX
LDAA      0, X
```

However, this two instruction sequence alters the index register. If this sequence was part of a loop where B changed on each pass, the index register would have to be reloaded with the reference value on each loop pass. The use of LDAA B,X is more efficient in the CPU12.

3.8.7 Accumulator D Indirect Indexed Addressing

This indexed addressing mode adds the value in the D accumulator to the value in the base index register to form the address of a memory location that contains a pointer to the memory location affected by the instruction. The instruction operand does not point to the address of the memory location to be acted upon, but rather to the location of a pointer to the address to be acted upon. The square brackets distinguish this addressing mode from D accumulator offset indexing.

Example:

```
JMP      [D, PC]
GO1      DC.W    PLACE1
GO2      DC.W    PLACE2
GO3      DC.W    PLACE3
```

This example is a computed GOTO. The values beginning at GO1 are addresses of potential destinations of the jump instruction. At the time the JMP [D,PC] instruction is executed, PC points to the address GO1, and D holds one of the values \$0000, \$0002, or \$0004, which was determined by the program some time before the JMP. Assume that the value in D is \$0002. The JMP instruction adds the values in D and PC to form the address of GO2. Next the CPU reads the address PLACE2 from memory at GO2 and jumps to there. The locations of PLACE1 through PLACE3 were known at the time of program assembly but the destination of the JMP depends upon the value in D computed during program execution.

3.9 Instructions That Use Multiple Modes

Several CPU12 instructions use more than one addressing mode in the course of execution.

3.9.1 Move Instructions

Move instructions use separate addressing modes to access the source and destination of a move. There are move variations for most combinations of immediate, extended, and indexed addressing modes.

The only combinations of addressing modes that are not allowed are those with an immediate mode destination (the operand of an immediate mode instruction is data, not an address). For indexed moves, the reference index register may be X, Y, SP, or PC.

Move instructions do not support indirect modes and 9-bit and 16-bit offset modes that require extra extension bytes. There are special considerations when using PC-relative addressing with move instructions.

PC-relative addressing uses the address of the location that immediately follows the last byte of object code for the current instruction as a reference point. The CPU12 normally corrects for queue offset and for instruction alignment so that queue operation is transparent to the user. However, move instructions pose three special problems.

1. Some moves use an indexed source and an indexed destination.
2. Some moves have object code that is too long to fit in the queue at one time, so the PC value changes during execution.
3. All moves do not have the indexed postbyte as the last byte of object code.

These cases are not handled by automatic queue pointer maintenance, but it is still possible to use PC-relative indexing with move instructions by providing for PC offsets in source code.

Table 3-3 shows PC offsets from the location immediately following the current instruction by addressing mode.

Table 3-3 PC Offsets for Move Instructions

MOVE Instruction	Addressing Modes	Offset Value
MOVB	IMM ⇒ IDX	+ 1
	EXT ⇒ IDX	+ 2
	IDX ⇒ EXT	- 2
	IDX ⇒ IDX	- 1 for 1st Operand + 1 for 2nd Operand
MOVW	IMM ⇒ IDX	+ 2
	EXT ⇒ IDX	+ 2
	IDX ⇒ EXT	- 2
	IDX ⇒ IDX	- 1 for 1st Operand + 1 for 2nd Operand

Example:

```
1000 18 09 C2 20 00 MOVB $2000 2,PC
```

Moves a byte of data from \$2000 to \$1009

The expected location of the PC = \$1005. The offset = +2.

$$(1005 + 2 \text{ (for 2,PC)} + 2 \text{ (for correction)}) = 1009$$

\$18 is the page pre-byte, 09 is the MOVB opcode for ext-idx, C2 is the indexed postbyte for 2,pc (without correction).

The Motorola MCUasm assembler produces corrected object code for PC-relative moves (18 09 c0 20 00 for the example shown). Note that, instead of assembling the 2,PC as C2, the correction has been applied to make it C0. Check whether an assembler makes the correction before using PC-relative moves.

3.9.2 Bit Manipulation Instructions

Bit manipulation instructions use either a combination of two or a combination of three addressing modes.

The BCLR and BSET instructions use an 8-bit mask to determine which bits in a memory byte are to be changed. The mask must be supplied with the instruction as an immediate mode value. The memory location to be modified can be specified by means of direct, extended, or indexed addressing modes.

The BRCLR and BRSET instructions use an 8-bit mask to test the states of bits in a memory byte. The mask is supplied with the instruction as an immediate mode value. The memory location to be tested is specified by means of direct, extended, or indexed addressing modes. Relative addressing mode is used to determine the branch address. A signed 8-bit offset must be supplied with the instruction.

3.10 Addressing More Than 64 Kbytes

Some M68HC12 devices incorporate hardware that supports addressing a larger memory space than the standard 64 Kbytes. The expanded memory system uses fast on-chip logic to implement a transparent bank-switching scheme.

Increased code efficiency is the greatest advantage of using a switching scheme instead of a large linear address space. In systems with large linear address spaces, instructions require more bits of information to address a memory location, and CPU overhead is greater. Other advantages include the ability to change the size of system memory, and the ability to use various types of external memory.

However, the add-on bank switching schemes used in other microcontrollers have known weaknesses. These include the cost of external glue logic, increased programming overhead to change banks, and the need to disable interrupts while banks are switched.

The M68HC12 system requires no external glue logic. Bank switching overhead is reduced by implementing control logic in the MCU. Interrupts do not need to be disabled during switching because switching tasks are incorporated in special instructions that greatly simplify program access to extended memory.

MCUs with expanded memory treat 16 Kbytes of memory space from \$8000 to \$BFFF as a program memory window. Expanded-memory devices also have an 8-bit program page register (PPAGE), which allows up to 256 16-Kbyte program memory pages to be switched into and out of the program memory window. This provides for up to 4 Megabytes of paged program memory.

The CPU12 instruction set includes CALL and RTC (return from call) instructions, which greatly simplify the use of expanded memory space. These instructions also execute correctly on devices that do not have expanded-memory addressing capability, thus providing for portable code.

The CALL instruction is similar to the JSR instruction. When CALL is executed, the current value in PPAGE is pushed onto the stack with a return address, and a new instruction-supplied value is written to PPAGE. This value selects the page the called subroutine resides upon, and can be considered to be part of the effective address. For all addressing mode variations except indexed indirect modes, the new page value is provided by an immediate operand in the instruction. For indexed indirect variations of CALL, a pointer specifies memory locations where the new page value and the address of the called subroutine are stored. Use of indirect addressing for both the page value and the address within the page frees the program from keeping track of explicit values for either address.

The RTC instruction restores the saved program page value and the return address from the stack. This causes execution to resume at the next instruction after the original CALL instruction.

Please refer to **SECTION 10 MEMORY EXPANSION** for a detailed discussion of memory expansion.

SECTION 4 INSTRUCTION QUEUE

The CPU12 uses an instruction queue to increase execution speed. This section describes queue operation during normal program execution and changes in execution flow. These concepts augment the descriptions of instructions and cycle-by-cycle instruction execution in subsequent sections, but it is important to note that queue operation is automatic, and generally transparent to the user.

The material in this section is general. **SECTION 6 INSTRUCTION GLOSSARY** contains detailed information concerning cycle-by-cycles execution of each instruction. **SECTION 8 DEVELOPMENT AND DEBUG SUPPORT** contains detailed information about tracking queue operation and instruction execution.

4.1 Queue Description

The fetching mechanism in the CPU12 is best described as a queue rather than as a pipeline. Queue logic fetches program information and positions it for execution, but instructions are executed sequentially. A typical pipelined CPU can execute more than one instruction at the same time, but interactions between the prefetch and execution mechanisms can make tracking and debugging difficult. The CPU12 thus gains the advantages of independent fetches, yet maintains a straightforward relationship between bus and execution cycles.

There are two 16-bit queue stages and a 16-bit buffer. Program information is fetched in aligned 16-bit words. Unless buffering is required, program information is first queued into stage 1, then advanced to stage 2 for execution.

At least two words of program information are available to the CPU when execution begins. The first byte of object code is in either the even or odd half of the word in stage 2, and at least two more bytes of object code are in the queue.

Queue logic manages the position of program information so that the CPU itself does not deal with alignment. As it is executed, each instruction initiates at least enough program word fetches to replace its own object code in the queue.

The buffer is used when a program word arrives before the queue can advance. This occurs during execution of single-byte and odd-aligned instructions. For instance, the queue cannot advance after an aligned, single-byte instruction is executed, because the first byte of the next instruction is also in stage 2. In these cases, information is latched into the buffer until the queue can advance.

Two external pins, IPIPE[1:0], provide time-multiplexed information about data movement in the queue and instruction execution. Decoding and use of these signals is discussed in **SECTION 8 DEVELOPMENT AND DEBUG SUPPORT**.

4.2 Data Movement in the Queue

All queue operations are combinations of four basic queue movement cycles. Descriptions of each of these cycles follows. Queue movement cycles are only one factor in instruction execution time, and should not be confused with bus cycles.

4.2.1 No Movement

There is no data movement in the instruction queue during the cycle. This occurs during execution of instructions that must perform a number of internal operations, such as division instructions.

4.2.2 Latch Data From Bus

All instructions initiate fetches to refill the queue as execution proceeds. However, a number of conditions, including instruction alignment and the length of previous instructions, affect when the queue advances. If the queue is not ready to advance when fetched information arrives, the information is latched into the buffer. Later, when the queue does advance, stage 1 is refilled from the buffer. If more than one latch cycle occurs before the queue advances, the buffer is filled on the first latch event and subsequent latch events are ignored until the queue advances.

4.2.3 Advance and Load from Data Bus

The content of queue stage 1 advances to stage 2, and stage 1 is loaded with a word of program information from the data bus. The information was requested two bus cycles earlier but has only become available this cycle, due to access delay.

4.2.4 Advance and Load from Buffer

The content of queue stage 1 is advanced to stage 2, and stage 1 is loaded with a word of program information from the buffer. The information in the buffer was latched from the data bus during a previous cycle because the queue was not ready to advance when it arrived.

4.3 Changes in Execution Flow

During normal instruction execution, queue operations proceed as a continuous sequence of queue movement cycles. However, situations arise which call for changes in flow. These changes are categorized as resets, interrupts, subroutine calls, conditional branches, and jumps. Generally speaking, resets and interrupts are considered to be related to events outside the current program context that require special processing, while subroutine calls, branches, and jumps are considered to be elements of program structure.

During design, great care is taken to assure that the mechanism that increases instruction throughput during normal program execution does not cause bottlenecks during changes of program flow, but internal queue operation is largely transparent to the user. The following information is provided to enhance subsequent descriptions of instruction execution.

4.3.1 Exceptions

Exceptions are events that require processing outside the normal flow of instruction execution. CPU12 exceptions include four types of resets, an unimplemented opcode trap, a software interrupt instruction, X-bit interrupts, and I-bit interrupts. All exceptions use the same microcode, but the CPU follows different execution paths for each type of exception.

CPU12 exception handling is designed to minimize the effect of queue operation on context switching. Thus, an exception vector fetch is the first part of exception processing, and fetches to refill the queue from the address pointed to by the vector are interleaved with the stacking operations that preserve context, so that program access time does not delay the switch. Please refer to **SECTION 7 EXCEPTION PROCESSING** for detailed information.

4.3.2 Subroutines

The CPU12 can branch to (BSR), jump to (JSR), or CALL subroutines. BSR and JSR are used to access subroutines in the normal 64-Kbyte address space. The CALL instruction is intended for use in MCUs with expanded memory capability.

BSR uses relative addressing mode to generate the effective address of the subroutine, while JSR can use various other addressing modes. Both instructions calculate a return address, stack the address, then perform three program word fetches to refill the queue. The first two words fetched are queued during the second and third cycles of the sequence. The third fetch cycle is performed in anticipation of a queue advance, which may occur during the fourth cycle of the sequence. If the queue is not yet ready to advance at that time, the third word of program information is held in the buffer.

Subroutines in the normal 64-Kbyte address space are terminated with a return from subroutine (RTS) instruction. RTS unstacks the return address, then performs three program word fetches from that address to refill the queue.

CALL is similar to JSR. MCUs with expanded memory treat 16 Kbytes of addresses from \$8000 to \$BFFF as a memory window. An 8-bit PPAGE register switches memory pages into and out of the window. When CALL is executed, a return address is calculated, then it and the current PPAGE value are stacked, and a new instruction-supplied value is written to PPAGE. The subroutine address is calculated, then three program word fetches are made from that address.

The RTC instruction is used to terminate subroutines in expanded memory. RTC unstacks the PPAGE value and the return address, then performs three program word fetches from that address to refill the queue.

CALL and RTC execute correctly in the normal 64-Kbyte address space, thus providing for portable code. However, since extra execution cycles are required, routinely substituting CALL/RTC for JSR/RTS is not recommended.

4.3.3 Branches

Branch instructions cause execution flow to change when specific pre-conditions exist. The CPU12 instruction set includes short conditional branches, long conditional branches, and bit-condition branches. Types and conditions of branch instructions are described in **5.18 Branch Instructions**. All branch instructions affect the queue similarly, but there are differences in overall cycle counts between the various types. Loop primitive instructions are a special type of branch instruction used to implement counter-based loops.

Branch instructions have two execution cases. Either the branch condition is satisfied, and a change of flow takes place, or the condition is not satisfied, and no change of flow occurs.

4.3.3.1 Short Branches

The “not-taken” case for short branches is simple. Since the instruction consists of a single word containing both an opcode and an 8-bit offset, the queue advances, another program word is fetched, and execution continues with the next instruction.

The “taken” case for short branches requires that the queue be refilled so that execution can continue at a new address. First, the effective address of the destination is calculated using the relative offset in the instruction. Then, the address is loaded into the program counter, and the CPU performs three program word fetches at the new address. The first two words fetched are loaded into the instruction queue during the second and third cycles of the sequence. The third fetch cycle is performed in anticipation of a queue advance, which may occur during the first cycle of the next instruction. If the queue is not yet ready to advance at that time, the third word of program information is held in the buffer.

4.3.3.2 Long Branches

The “not-taken” case for all long branches requires three cycles, while the “taken” case requires four cycles. This is due to differences in the amount of program information needed to fill the queue.

Long branch instructions begin with a \$18 prebyte that indicates the opcode is on page 2 of the opcode map. The CPU12 treats the prebyte as a special one-byte instruction. If the prebyte is not aligned, the first cycle is used to perform a program word access; if the prebyte is aligned, the first cycle is used to perform a free cycle. The first cycle for the prebyte is executed whether or not the branch is taken.

The first cycle of the branch instruction is an optional cycle. Optional cycles make the effects of byte-sized and misaligned instructions consistent with those of aligned word-length instructions. Optional cycles are always performed, but serve different purposes determined by instruction alignment. Program information is always fetched as aligned 16-bit words. When an instruction consists of an odd number of bytes, and the first byte is aligned with an even byte boundary, an optional cycle is used to make an additional program word access that maintains queue order. In all other cases, the optional cycle appears as a free cycle.

In the "not-taken" case, the queue must advance so that execution can continue with the next instruction. Two cycles are used to refill the queue. Alignment determines how the second of these cycles is used.

In the "taken" case, the effective address of the branch is calculated using the 16-bit relative offset contained in the second word of the instruction. This address is loaded into the program counter, then the CPU performs three program word fetches at the new address. The first two words fetched are loaded into the instruction queue during the second and third cycles of the sequence. The third fetch cycle is performed in anticipation of a queue advance, which may occur during the first cycle of the next instruction. If the queue is not yet ready to advance, the third word of program information is held in the buffer.

4.3.3.3 Bit Condition Branches

Bit-conditional branch instructions read a location in memory, and branch if the bits in that location are in a certain state. These instructions can use direct, extended, or indexed addressing modes. Indexed operations require varying amounts of information to determine the effective address, so instruction length varies according to the mode used, which in turn affects the amount of program information fetched. In order to shorten execution time, these branches perform one program word fetch in anticipation of the "taken" case. The data from this fetch is overwritten by subsequent fetches in the "not-taken" case.

4.3.3.4 Loop Primitives

The loop primitive instructions test a counter value in a register or accumulator, and branch to an address specified by a 9-bit relative offset contained in the instruction if a specified pre-condition is met. There are auto-increment and auto-decrement versions of the instructions. The test and increment/decrement operations are performed on internal CPU registers, and require no additional program information. In order to shorten execution time, these branches perform one program word fetch in anticipation of the "taken" case. The data from this fetch is overwritten by subsequent fetches in the "not-taken" case. The "taken" case performs two additional program word fetches at the new address. In the "not-taken" case, the queue must advance so that execution can continue with the next instruction. Two cycles are used to refill the queue. Alignment determines how the second cycle is used.

4.3.4 Jumps

JMP is the simplest change of flow instruction. JMP can use extended or indexed addressing. Indexed operations require varying amounts of information to determine the effective address, so instruction length varies according to the mode used, which in turn affects the amount of program information fetched. All forms of JMP perform three program word fetches at the new address. The first two words fetched are loaded into the instruction queue during the second and third cycles of the sequence. The third fetch cycle is performed in anticipation of a queue advance, which may occur during the first cycle of the next instruction. If the queue is not yet ready to advance, the third word of program information is held in the buffer.

SECTION 5 INSTRUCTION SET OVERVIEW

This section contains general information about the CPU12 instruction set. It is organized into instruction categories grouped by function.

5.1 Instruction Set Description

CPU12 instructions are a superset of the M68HC11 instruction set. Code written for an M68HC11 can be reassembled and run on a CPU12 with no changes. The CPU12 provides expanded functionality and increased code efficiency.

In the M68HC12 architecture, all memory and I/O are mapped in a common 64-Kbyte address space (memory mapped I/O). This allows the same set of instructions to be used to access memory, I/O, and control registers. General-purpose load, store, transfer, exchange, and move instructions facilitate movement of data to and from memory and peripherals.

The CPU12 has a full set of 8-bit and 16-bit mathematical instructions. There are instructions for signed and unsigned arithmetic, division and multiplication with 8-bit, 16-bit, and some larger operands.

Special arithmetic and logic instructions aid stacking operations, indexing, BCD calculation, and condition code register manipulation. There are also dedicated instructions for multiply and accumulate operations, table interpolation, and specialized fuzzy logic operations that involve mathematical calculations.

Refer to **SECTION 6 INSTRUCTION GLOSSARY** for detailed information about individual instructions. **APPENDIX A INSTRUCTION REFERENCE** contains quick-reference material, including an opcode map and postbyte encoding for indexed addressing, transfer/exchange instructions, and loop primitive instructions.

5.2 Load and Store Instructions

Load instructions copy memory content into an accumulator or register. Memory content is not changed by the operation. Load instructions (but not LEA_ instructions) affect condition code bits so no separate test instructions are needed to check the loaded values for negative or zero conditions.

Store instructions copy the content of a CPU register to memory. Register/accumulator content is not changed by the operation. Store instructions automatically update the N and Z condition code bits, which can eliminate the need for a separate test instruction in some programs.

Table 5-1 is a summary of load and store instructions.

Table 5-1 Load and Store Instructions

Load Instructions		
Mnemonic	Function	Operation
LDAA	Load A	$(M) \Rightarrow A$
LDAB	Load B	$(M) \Rightarrow B$
LDD	Load D	$(M : M + 1) \Rightarrow (A:B)$
LDS	Load SP	$(M : M + 1) \Rightarrow SP$
LDX	Load Index Register X	$(M : M + 1) \Rightarrow X$
LDY	Load Index Register Y	$(M : M + 1) \Rightarrow Y$
LEAS	Load Effective Address Into SP	Effective Address \Rightarrow SP
LEAX	Load Effective Address Into X	Effective Address \Rightarrow X
LEAY	Load Effective Address Into Y	Effective Address \Rightarrow Y
Store Instructions		
Mnemonic	Function	Operation
STAA	Store A	$(A) \Rightarrow M$
STAB	Store B	$(B) \Rightarrow M$
STD	Store D	$(A) \Rightarrow M, (B) \Rightarrow M + 1$
STS	Store SP	$(SP) \Rightarrow M : M + 1$
STX	Store X	$(X) \Rightarrow M : M + 1$
STY	Store Y	$(Y) \Rightarrow M : M + 1$

5.3 Transfer and Exchange Instructions

Transfer instructions copy the content of a register or accumulator into another register or accumulator. Source content is not changed by the operation. TFR is a universal transfer instruction, but other mnemonics are accepted for compatibility with the M68HC11. The TAB and TBA instructions affect the N, Z, and V condition code bits in the same way as M68HC11 instructions. The TFR instruction does not affect the condition code bits.

Exchange instructions exchange the contents of pairs of registers or accumulators.

The SEX instruction is a special case of the universal transfer instruction that is used to sign-extend 8-bit two's complement numbers so that they can be used in 16-bit operations. The 8-bit number is copied from accumulator A, accumulator B, or the condition codes register to accumulator D, the X index register, the Y index register, or the stack pointer. All the bits in the upper byte of the 16-bit result are given the value of the MSB of the 8-bit number.

SECTION 6 INSTRUCTION GLOSSARY contains information concerning other transfers and exchanges between 8- and 16-bit registers.

Table 5-2 is a summary of transfer and exchange instructions.

Table 5-2 Transfer and Exchange Instructions

Transfer Instructions		
Mnemonic	Function	Operation
TAB	Transfer A To B	(A) ⇒ B
TAP	Transfer A To CCR	(A) ⇒ CCR
TBA	Transfer B To A	(B) ⇒ A
TFR	Transfer Register To Register	(A, B, CCR, D, X, Y, or SP) ⇒ A, B, CCR, D, X, Y, or SP
TPA	Transfer CCR To A	(CCR) ⇒ A
TSX	Transfer SP To X	(SP) ⇒ X
TSY	Transfer SP To Y	(SP) ⇒ Y
TXS	Transfer X To SP	(X) ⇒ SP
TYS	Transfer Y To SP	(Y) ⇒ SP
Exchange Instructions		
Mnemonic	Function	Operation
EXG	Exchange Register To Register	(A, B, CCR, D, X, Y, or SP) ⇔ (A, B, CCR, D, X, Y, or SP)
XGDX	Exchange D With X	(D) ⇔ (X)
XGDY	Exchange D With Y	(D) ⇔ (Y)
Sign Extension Instruction		
Mnemonic	Function	Operation
SEX	Sign Extend 8-bit Operand	(A, B, CCR) ⇒ X, Y, or SP

5.4 Move Instructions

These instructions move data bytes or words from a source ($M_1, M : M + 1_1$) to a destination ($M_2, M : M + 1_2$) in memory. Six combinations of immediate, extended, and indexed addressing are allowed to specify source and destination addresses (IMM ⇒ EXT, IMM ⇒ IDX, EXT ⇒ EXT, EXT ⇒ IDX, IDX ⇒ EXT, IDX ⇒ IDX).

Table 5-3 shows byte and word move instructions.

Table 5-3 Move Instructions

Mnemonic	Function	Operation
MOVB	Move Byte (8-bit)	(M_1) ⇒ M_2
MOVW	Move Word (16-bit)	($M : M + 1_1$) ⇒ $M : M + 1_2$

5.5 Addition and Subtraction Instructions

Signed and unsigned 8- and 16-bit addition can be performed between registers or between registers and memory. Special instructions support index calculation. Instructions that add the CCR carry bit facilitate multiple precision computation.

Signed and unsigned 8- and 16-bit subtraction can be performed between registers or between registers and memory. Special instructions support index calculation. Instructions that subtract the CCR carry bit facilitate multiple precision computation. **Table 5-4** shows addition and subtraction instructions.

Table 5-4 Addition and Subtraction Instructions

Addition Instructions		
Mnemonic	Function	Operation
ABA	Add A To B	$(A) + (B) \Rightarrow A$
ABX	Add B To X	$(B) + (X) \Rightarrow X$
ABY	Add B To Y	$(B) + (Y) \Rightarrow Y$
ADCA	Add With Carry To A	$(A) + (M) + C \Rightarrow A$
ADCB	Add With Carry To B	$(B) + (M) + C \Rightarrow B$
ADDA	Add Without Carry To A	$(A) + (M) \Rightarrow A$
ADDB	Add Without Carry To B	$(B) + (M) \Rightarrow B$
ADDD	Add To D	$(A:B) + (M : M + 1) \Rightarrow A : B$
Subtraction Instructions		
Mnemonic	Function	Operation
SBA	Subtract B From A	$(A) - (B) \Rightarrow A$
SBCA	Subtract With Borrow From A	$(A) - (M) - C \Rightarrow A$
SBCB	Subtract With Borrow From B	$(B) - (M) - C \Rightarrow B$
SUBA	Subtract Memory From A	$(A) - (M) \Rightarrow A$
SUBB	Subtract Memory From B	$(B) - (M) \Rightarrow B$
SUBD	Subtract Memory From D (A:B)	$(D) - (M : M + 1) \Rightarrow D$

5.6 Binary Coded Decimal Instructions

To add binary coded decimal operands, use addition instructions that set the half-carry bit in the CCR, then adjust the result with the DAA instruction. **Table 5-5** is a summary of instructions that can be used to perform BCD operations.

Table 5-5 BCD Instructions

Mnemonic	Function	Operation
ABA	Add B To A	$(A) + (B) \Rightarrow A$
ADCA	Add With Carry To A	$(A) + (M) + C \Rightarrow A$
ADCB	Add With Carry To B	$(B) + (M) + C \Rightarrow B$
ADDA	Add Memory To A	$(A) + (M) \Rightarrow A$
ADDB	Add Memory To B	$(B) + (M) \Rightarrow B$
DAA	Decimal Adjust A	$(A)_{10}$

5.7 Decrement and Increment Instructions

These instructions are optimized 8- and 16-bit addition and subtraction operations. They are generally used to implement counters. Because they do not affect the carry bit in the CCR, they are particularly well suited for loop counters in multiple-precision computation routines. Please refer to **5.19 Loop Primitive Instructions** for information concerning automatic counter branches. **Table 5-6** is a summary of decrement and increment instructions.

Table 5-6 Decrement and Increment Instructions

Decrement Instructions		
Mnemonic	Function	Operation
DEC	Decrement Memory	$(M) - \$01 \Rightarrow M$
DECA	Decrement A	$(A) - \$01 \Rightarrow A$
DECB	Decrement B	$(B) - \$01 \Rightarrow B$
DES	Decrement SP	$(SP) - \$0001 \Rightarrow SP$
DEX	Decrement X	$(X) - \$0001 \Rightarrow X$
DEY	Decrement Y	$(Y) - \$0001 \Rightarrow Y$
Increment Instructions		
Mnemonic	Function	Operation
INC	Increment Memory	$(M) + \$01 \Rightarrow M$
INCA	Increment A	$(A) + \$01 \Rightarrow A$
INCB	Increment B	$(B) + \$01 \Rightarrow B$
INS	Increment SP	$(SP) + \$0001 \Rightarrow SP$
INX	Increment X	$(X) + \$0001 \Rightarrow X$
INY	Increment Y	$(Y) + \$0001 \Rightarrow Y$

5.8 Compare and Test Instructions

Compare and test instructions perform subtraction between a pair of registers or between a register and memory. The result is not stored, but condition codes are set by the operation. These instructions are generally used to establish conditions for branch instructions. In this architecture, most instructions update condition code bits automatically, so it is often unnecessary to include separate test or compare instructions. **Table 5-7** is a summary of compare and test instructions.

Table 5-7 Compare and Test Instructions

Compare Instructions		
Mnemonic	Function	Operation
CBA	Compare A To B	$(A) - (B)$
CMPA	Compare A To Memory	$(A) - (M)$
CMPB	Compare B To Memory	$(B) - (M)$
CPD	Compare D To Memory (16-bit)	$(A : B) - (M : M + 1)$
CPS	Compare SP To Memory (16-bit)	$(SP) - (M : M + 1)$
CPX	Compare X To Memory (16-bit)	$(X) - (M : M + 1)$
CPY	Compare Y To Memory (16-bit)	$(Y) - (M : M + 1)$
Test Instructions		
Mnemonic	Function	Operation
TST	Test Memory For Zero Or Minus	$(M) - \$00$
TSTA	Test A For Zero Or Minus	$(A) - \$00$
TSTB	Test B For Zero Or Minus	$(B) - \$00$

5.9 Boolean Logic Instructions

These instructions perform a logic operation between an 8-bit accumulator or the CCR and a memory value. AND, OR, and Exclusive OR functions are supported. **Table 5-8** summarizes logic instructions.

Table 5-8 Boolean Logic Instructions

Mnemonic	Function	Operation
ANDA	AND A With Memory	$(A) \bullet (M) \Rightarrow A$
ANDB	AND B With Memory	$(B) \bullet (M) \Rightarrow B$
ANDCC	AND CCR With Memory (Clear CCR bits)	$(CCR) \bullet (M) \Rightarrow CCR$
EORA	Exclusive OR A With Memory	$(A) \oplus (M) \Rightarrow A$
EORB	Exclusive OR B With Memory	$(B) \oplus (M) \Rightarrow B$
ORAA	OR A With Memory	$(A) + (M) \Rightarrow A$
ORAB	OR B With Memory	$(B) + (M) \Rightarrow B$
ORCC	OR CCR With Memory (Set CCR bits)	$(CCR) + (M) \Rightarrow CCR$

5.10 Clear, Complement, and Negate Instructions

Each of these instructions performs a specific binary operation on a value in an accumulator or in memory. Clear operations set the value to 0, complement operations replace the value with its one's complement, and negate operations replace the value with its two's complement. **Table 5-9** is a summary of clear, complement and negate instructions.

Table 5-9 Clear, Complement, and Negate Instructions

Mnemonic	Function	Operation
CLC	Clear C Bit In CCR	$0 \Rightarrow C$
CLI	Clear I Bit In CCR	$0 \Rightarrow I$
CLR	Clear Memory	$\$00 \Rightarrow M$
CLRA	Clear A	$\$00 \Rightarrow A$
CLRB	Clear B	$\$00 \Rightarrow B$
CLV	Clear V bit in CCR	$0 \Rightarrow V$
COM	One's Complement Memory	$\$FF - (M) \Rightarrow M$ or $(\bar{M}) \Rightarrow M$
COMA	One's Complement A	$\$FF - (A) \Rightarrow A$ or $(\bar{A}) \Rightarrow A$
COMB	One's Complement B	$\$FF - (B) \Rightarrow B$ or $(\bar{B}) \Rightarrow B$
NEG	Two's Complement Memory	$\$00 - (M) \Rightarrow M$ or $(\bar{M}) + 1 \Rightarrow M$
NEGA	Two's Complement A	$\$00 - (A) \Rightarrow A$ or $(\bar{A}) + 1 \Rightarrow A$
NEGB	Two's Complement B	$\$00 - (B) \Rightarrow B$ or $(\bar{B}) + 1 \Rightarrow B$

5.11 Multiplication and Division Instructions

There are instructions for signed and unsigned 8- and 16-bit multiplication. 8-bit multiplication operations have a 16-bit product. Sixteen-bit multiplication operations have 32-bit products.

Integer and fractional division instructions have 16-bit dividend, divisor, quotient, and remainder. Extended division instructions use a 32-bit dividend and a 16-bit divisor to produce a 16-bit quotient and a 16-bit remainder.

Table 5-10 is a summary of multiplication and division instructions.

Table 5-10 Multiplication and Division Instructions

Multiplication Instructions		
Mnemonic	Function	Operation
EMUL	16 By 16 Multiply (Unsigned)	$(D) \times (Y) \Rightarrow Y : D$
EMULS	16 By 16 Multiply (Signed)	$(D) \times (Y) \Rightarrow Y : D$
MUL	8 By 8 Multiply (Unsigned)	$(A) \times (B) \Rightarrow A : B$
Division Instructions		
Mnemonic	Function	Operation
EDIV	32 By 16 Divide (Unsigned)	$(Y : D) \div (X)$ Quotient $\Rightarrow Y$ Remainder $\Rightarrow D$
EDIVS	32 By 16 Divide (Signed)	$(Y : D) \div (X)$ Quotient $\Rightarrow Y$ Remainder $\Rightarrow D$
FDIV	16 By 16 Fractional Divide	$(D) \div (X) \Rightarrow X$ remainder $\Rightarrow D$
IDIV	16 By 16 Integer Divide (Unsigned)	$(D) \div (X) \Rightarrow X$ remainder $\Rightarrow D$
IDIVS	16 By 16 Integer Divide (Signed)	$(D) \div (X) \Rightarrow X$ remainder $\Rightarrow D$

5.12 Bit Test and Manipulation Instructions

These operations use a mask value to test or change the value of individual bits in an accumulator or in memory. BITA and BITB provide a convenient means of testing bits without altering the value of either operand. **Table 5-11** is a summary of Bit test and manipulation instructions.

Table 5-11 Bit Test and Manipulation Instructions

Mnemonic	Function	Operation
BCLR	Clear Bits in Memory	$(M) \bullet (mm) \Rightarrow M$
BITA	Bit Test A	$(A) \bullet (M)$
BITB	Bit Test B	$(B) \bullet (M)$
BSET	Set Bits In Memory	$(M) + (mm) \Rightarrow M$

5.13 Shift and Rotate Instructions

There are shifts and rotates for all accumulators and for memory bytes. All pass the shifted-out bit through the C status bit to facilitate multiple-byte operations. Because logical and arithmetic left shifts are identical, there are no separate logical left shift operations. LSL mnemonics are assembled as ASL operations. **Table 5-12** shows shift and rotate instructions.

Table 5-12 Shift and Rotate Instructions

Logical Shifts		
Mnemonic	Function	Operation
LSL LSLA LSLB	Logic Shift Left Memory Logic Shift Left A Logic Shift Left B	
LSLD	Logic Shift Left D	
LSR LSRA LSRB	Logic Shift Right Memory Logic Shift Right A Logic Shift Right B	
LSRD	Logic Shift Right D	
Arithmetic Shifts		
Mnemonic	Function	Operation
ASL ASLA ASLB	Arithmetic Shift Left Memory Arithmetic Shift Left A Arithmetic Shift Left B	
ASLD	Arithmetic Shift Left D	
ASR ASRA ASRB	Arithmetic Shift Right Memory Arithmetic Shift Right A Arithmetic Shift Right B	
Rotates		
Mnemonic	Function	Operation
ROL ROLA ROLB	Rotate Left Memory Through Carry Rotate Left A Through Carry Rotate Left B Through Carry	
ROR RORA RORB	Rotate Right Memory Through Carry Rotate Right A Through Carry Rotate Right B Through Carry	

5.14 Fuzzy Logic Instructions

The CPU12 instruction set includes instructions that support efficient processing of fuzzy logic operations. The descriptions of fuzzy logic instructions that follow are functional overviews. **Table 5-13** summarizes the fuzzy logic instructions. Refer to **SECTION 9 FUZZY LOGIC SUPPORT** for detailed discussion.

5.14.1 Fuzzy Logic Membership Instruction

The MEM instruction is used during the fuzzification process. During fuzzification, current system input values are compared against stored input membership functions to determine the degree to which each label of each system input is true. This is accomplished by finding the y value for the current input on a trapezoidal membership function for each label of each system input. The MEM instruction performs this calculation for one label of one system input. To perform the complete fuzzification task for a system, several MEM instructions must be executed, usually in a program loop structure.

5.14.2 Fuzzy Logic Rule Evaluation Instructions

The REV and REVW instructions perform MIN-MAX rule evaluations that are central elements of a fuzzy logic inference program. Fuzzy input values are processed using a list of rules from the knowledge base to produce a list of fuzzy outputs. The REV instruction treats all rules as equally important. The REVW instruction allows each rule to have a separate weighting factor. The two rule evaluation instructions also differ in the way rules are encoded into the knowledge base. Because they require a number of cycles to execute, rule evaluation instructions can be interrupted. Once the interrupt has been serviced, instruction execution resumes at the point the interrupt occurred.

5.14.3 Fuzzy Logic Averaging Instruction

The WAV instruction provides a facility for weighted average calculations. In order to be usable, the fuzzy outputs produced by rule evaluation must be defuzzified to produce a single output value which represents the combined effect of all of the fuzzy outputs. Fuzzy outputs correspond to the labels of a system output and each is defined by a membership function in the knowledge base. The CPU12 typically uses singletons for output membership functions rather than the trapezoidal shapes used for inputs. As with inputs, the x-axis represents the range of possible values for a system output. Singleton membership functions consist of the x-axis position for a label of the system output. Fuzzy outputs correspond to the y-axis height of the corresponding output membership function. The WAV instruction calculates the numerator and denominator sums for a weighted average of the fuzzy outputs. Because WAV requires a number of cycles to execute, it can be interrupted. The wavr pseudoinstruction causes execution to resume at the point it was interrupted.

Table 5-13 Fuzzy Logic Instructions

Mnemonic	Function	Operation
MEM	Membership Function	$\mu(\text{grade}) \Rightarrow M(\gamma)$ $(X) + 4 \Rightarrow X; (Y) + 1 \Rightarrow Y; A \text{ unchanged}$ <p>if $(A) < P1$ or $(A) > P2$, then $\mu = 0$, else</p> $\mu = \text{MIN} [((A) - P1) \times S1, (P2 - (A)) \times S2, \$FF]$ <p>where:</p> <p>A = current crisp input value X points to a four byte data structure that describes a trapezoidal membership function as base intercept points and slopes (P1, P2, S1, S2) Y points at fuzzy input (RAM location)</p> <p>See instruction details for special cases</p>
REV	MIN-MAX Rule Evaluation	<p>Find smallest rule input (MIN) Store to rule outputs unless fuzzy output is larger (MAX)</p> <p>Rules are unweighted</p> <p>Each rule input is an 8-bit offset from a base address in Y Each rule output is an 8-bit offset from a base address in Y \$FE separates rule inputs from rule outputs \$FF terminates the rule list</p> <p>REV can be interrupted</p>
REW	MIN-MAX Rule Evaluation	<p>Find smallest rule input (MIN) Multiply by a rule weighting factor (optional) Store to rule outputs unless fuzzy output is larger (MAX)</p> <p>Each rule input is the 16-bit address of a fuzzy input Each rule output is the 16-bit address of a fuzzy output Address \$FFFE separates rule inputs from rule outputs \$FFFF terminates the rule list Weights are 8-bit values in a separate table</p> <p>REW can be interrupted</p>
WAV	Calculates Numerator (Sum of Products) and Denominator (Sum of Weights) for Weighted Average Calculation Results Are Placed In Correct Registers For EDIV immediately After WAV	$\sum_{i=1}^B S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^B F_i \Rightarrow X$
wavr	Resumes Execution Of Interrupted WAV Instruction	Recover immediate results from stack rather than initializing them to 0.

5.15 Maximum and Minimum Instructions

These instructions are used to make comparisons between an accumulator and a memory location. These instructions can be used for linear programming operations, such as Simplex-method optimization or for fuzzification.

MAX and MIN instructions use the A accumulator to perform 8-bit comparisons, while EMAX and EMIN instructions use the D accumulator to perform 16-bit comparisons. The result (maximum or minimum value) can be stored in the accumulator (EMAXD, EMIND, MAXA, MINA) or the memory address (EMAXM, EMINM, MAXM, MINM).

Table 5-14 is a summary of minimum and maximum instructions.

Table 5-14 Minimum and Maximum Instructions

Minimum Instructions		
Mnemonic	Function	Operation
EMIND	MIN Of 2 Unsigned 16-bit Values Result to Accumulator	$\text{MIN} ((D), (M : M + 1)) \Rightarrow D$
EMINM	MIN Of 2 Unsigned 16-bit Values Result to Memory	$\text{MIN} ((D), (M : M + 1)) \Rightarrow M : M + 1$
MINA	MIN Of 2 Unsigned 8-bit Values Result to Accumulator	$\text{MIN} ((A), (M)) \Rightarrow A$
MINM	MIN Of 2 Unsigned 8-bit Values Result to Memory	$\text{MIN} ((A), (M)) \Rightarrow M$
Maximum Instructions		
Mnemonic	Function	Operation
EMAXD	MAX Of 2 Unsigned 16-bit Values Result to Accumulator	$\text{MAX} ((D), (M : M + 1)) \Rightarrow D$
EMAXM	MAX Of 2 Unsigned 16-bit Values Result to Memory	$\text{MAX} ((D), (M : M + 1)) \Rightarrow M : M + 1$
MAXA	MAX Of 2 Unsigned 8-bit Values Result to Accumulator	$\text{MAX} ((A), (M)) \Rightarrow A$
MAXM	MAX Of 2 Unsigned 8-bit Values Result to Memory	$\text{MAX} ((A), (M)) \Rightarrow M$

5.16 Multiply and Accumulate Instruction

The EMACS instruction multiplies two 16-bit operands stored in memory and accumulates the 32-bit result in a third memory location. EMACS can be used to implement simple digital filters and defuzzification routines that use 16-bit operands. The WAV instruction incorporates an 8- to 16-bit multiply and accumulate operation that obtains a numerator for the weighted average calculation. The EMACS instruction can automate this portion of the averaging operation when 16-bit operands are used. **Table 5-15** shows the EMACS instruction.

Table 5-15 Multiply and Accumulate Instructions

Mnemonic	Function	Operation
EMACS	Multiply And Accumulate (Signed) 16 × 16 Bit ⇒ 32 Bit	$((M_{(x)}:M_{(x+1)}) \times (M_{(y)}:M_{(y+1)})) + (M \sim M + 3) \Rightarrow M \sim M + 3$

5.17 Table Interpolation Instructions

The TBL and ETBL instructions interpolate values from tables stored in memory. Any function that can be represented as a series of linear equations can be represented by a table of appropriate size. Interpolation can be used for many purposes, including tabular fuzzy logic membership functions. TBL uses 8-bit table entries and returns an 8-bit result; ETBL uses 16-bit table entries and returns a 16-bit result. Use of indexed addressing mode provides great flexibility in structuring tables.

Consider each of the successive values stored in a table to be y-values for the end-point of a line segment. The value in the B accumulator before instruction execution begins represents change in x from the beginning of the line segment to the lookup point divided by total change in x from the beginning to the end of the line segment. B is treated as an 8-bit binary fraction with radix point left of the MSB, so each line segment is effectively divided into 256 smaller segments. During instruction execution, the change in y between the beginning and end of the segment (a signed byte for TBL or a signed word for ETBL) is multiplied by the content of the B accumulator to obtain an intermediate delta-y term. The result (stored in the A accumulator by TBL, and in the D accumulator by ETBL) is the y-value of the beginning point plus the signed intermediate delta-y value. **Table 5-16** shows the table interpolation instructions.

Table 5-16 Table Interpolation Instructions

Mnemonic	Function	Operation
ETBL	16-bit Table Lookup And Interpolate (no indirect addressing modes allowed)	$(M : M + 1) + [(B) \times ((M + 2 : M + 3) - (M : M + 1))] \Rightarrow D$ Initialize B, and index before ETBL. <ea> points to the first table entry (M : M + 1) B is fractional part of lookup value
TBL	8-bit Table Lookup And Interpolate (no indirect addressing modes allowed.)	$(M) + [(B) \times ((M + 1) - (M))] \Rightarrow A$ Initialize B, and index before TBL. <ea> points to the first 8-bit table entry (M) B is fractional part of lookup value.

5.18 Branch Instructions

Branch instructions cause sequence to change when specific conditions exist. The CPU12 uses three kinds of branch instructions. These are Short branches, Long branches, and Bit-Conditional branches.

Branch instructions can also be classified by the type of condition that must be satisfied in order for a branch to be taken. Some instructions belong to more than one classification.

Unary branch instructions always execute.

Simple branches are taken when a specific bit in the condition code register is in a specific state as a result of a previous operation.

Unsigned branches are taken when comparison or test of unsigned quantities results in a specific combination of condition code register bits.

Signed branches are taken when comparison or test of signed quantities results in a specific combination of condition code register bits.

5.18.1 Short Branch Instructions

Short branch instructions operate as follows. When a specified condition is met, a signed 8-bit offset is added to the value in the program counter. Program execution continues at the new address.

The numeric range of short branch offset values is \$80 (-128) to \$7F (127) from the address of the next memory location after the offset value.

Table 5-17 is a summary of the short branch instructions.

5.18.1.1 Long Branch Instructions

Long branch instructions operate as follows. When a specified condition is met, a signed 16-bit offset is added to the value in the program counter. Program execution continues at the new address. Long branches are used when large displacements between decision-making steps are necessary.

The numeric range of long branch offset values is \$8000 (-32768) to \$7FFF (32767) from the address of the next memory location after the offset value. This permits branching from any location in the standard 64-Kbyte address map to any other location in the map.

Table 5-18 is a summary of the long branch instructions.

Table 5-17 Short Branch Instructions

Unary Branches			
Mnemonic	Function	Equation or Operation	
BRA	Branch Always	$1 = 1$	
BRN	Branch Never	$1 = 0$	
Simple Branches			
Mnemonic	Function	Equation or Operation	
BCC	Branch if Carry Clear	$C = 0$	
BCS	Branch if Carry Set	$C = 1$	
BEQ	Branch if Equal	$Z = 1$	
BMI	Branch if Minus	$N = 1$	
BNE	Branch if Not Equal	$Z = 0$	
BPL	Branch if Plus	$N = 0$	
BVC	Branch if Overflow Clear	$V = 0$	
BVS	Branch if Overflow Set	$V = 1$	
Unsigned Branches			
Mnemonic	Function	Relation	Equation or Operation
BHI	Branch if Higher	$R > M$	$C + Z = 0$
BHS	Branch if Higher or Same	$R \geq M$	$C = 0$
BLO	Branch if Lower	$R < M$	$C = 1$
BLS	Branch if Lower or Same	$R \leq M$	$C + Z = 1$
Signed Branches			
Mnemonic	Function	Relation	Equation or Operation
BGE	Branch if Greater than or Equal	$R \geq M$	$N \oplus V = 0$
BGT	Branch if Greater Than	$R > M$	$Z + (N \oplus V) = 0$
BLE	Branch if Less than or Equal	$R \leq M$	$Z + (N \oplus V) = 1$
BLT	Branch if Less Than	$R < M$	$N \oplus V = 1$

Table 5-18 Long Branch Instructions

Unary Branches		
Mnemonic	Function	Equation or Operation
LBRA	Long Branch Always	$1 = 1$
LBRN	Long Branch Never	$1 = 0$
Simple Branches		
Mnemonic	Function	Equation or Operation
LBCC	Long Branch If Carry Clear	$C = 0$
LBSC	Long Branch If Carry Set	$C = 1$
LBEQ	Long Branch If Equal	$Z = 1$
LBMI	Long Branch If Minus	$N = 1$
LBNE	Long Branch If Not Equal	$Z = 0$
LBPL	Long Branch If Plus	$N = 0$
LBVC	Long Branch If Overflow Clear	$V = 0$
LBVS	Long Branch If Overflow Set	$V = 1$
Unsigned Branches		
Mnemonic	Function	Equation or Operation
LBHI	Long Branch If Higher	$C + Z = 0$
LBHS	Long Branch If Higher Or Same	$C = 0$
LBLO	Long Branch If Lower	$Z = 1$
LBLS	Long Branch If Lower Or Same	$C + Z = 1$
Signed Branches		
Mnemonic	Function	Equation or Operation
LBGE	Long Branch If Greater Than Or Equal	$N \oplus V = 0$
LBGT	Long Branch If Greater Than	$Z + (N \oplus V) = 0$
LBLE	Long Branch If Less Than Or Equal	$Z + (N \oplus V) = 1$
LBLT	Long Branch If Less Than	$N \oplus V = 1$

5.18.2 Bit Condition Branch Instructions

These branches are taken when bits in a memory byte are in a specific state. A mask operand is used to test the location. If all bits in that location that correspond to ones in the mask are set (BRSET) or cleared (BRCLR), the branch is taken.

The numeric range of 8-bit offset values is \$80 (-128) to \$7F (127) from the address of the next memory location after the offset value. **Table 5-19** is a summary of bit-condition branches.

Table 5-19 Bit Condition Branch Instructions

Mnemonic	Function	Equation or Operation
BRCLR	Branch if Selected Bits Clear	$(M) \bullet (mm) = 0$
BRSET	Branch if Selected Bits Set	$(\bar{M}) \bullet (mm) = 0$

5.19 Loop Primitive Instructions

The loop primitives can also be thought of as counter branches. The instructions test a counter value in a register or accumulator (A, B, D, X, Y, or SP) for zero or nonzero value as a branch condition. There are predecrement, preincrement and test-only versions of these instructions.

The numeric range of 8-bit offset values is \$80 (-128) to \$7F (127) from the address of the next memory location after the offset value. **Table 5-20** is a summary of bit-condition branches.

Table 5-20 Loop Primitive Instructions

Mnemonic	Function	Equation or Operation
DBEQ	Decrement Counter and Branch if = 0 (counter = A, B, D, X, Y, or SP)	$(\text{counter}) - 1 \Rightarrow \text{counter}$ If (counter) = 0, then Branch else Continue to next instruction
DBNE	Decrement Counter and Branch if \neq 0 (counter = A, B, D, X, Y, or SP)	$(\text{counter}) - 1 \Rightarrow \text{counter}$ if (counter) not = 0, then Branch else Continue to next instruction
IBEQ	Increment Counter and Branch if = 0 (counter = A, B, D, X, Y, or SP)	$(\text{counter}) + 1 \Rightarrow \text{counter}$ If (counter) = 0, then Branch else Continue to next instruction
IBNE	Increment Counter and Branch if \neq 0 (counter = A, B, D, X, Y, or SP)	$(\text{counter}) + 1 \Rightarrow \text{counter}$ if (counter) not = 0, then Branch else Continue to next instruction
TBEQ	Test Counter and Branch if = 0 (counter = A, B, D, X, Y, or SP)	If (counter) = 0, then Branch else Continue to next instruction
TBNE	Test Counter and Branch if \neq 0 (counter = A, B, D, X, Y, or SP)	If (counter) not = 0, then Branch else Continue to next instruction

5.19.1 Jump and Subroutine Instructions

Jump instructions cause immediate changes in sequence. The JMP instruction loads the PC with an address in the 64-Kbyte memory map and program execution continues at that address. The address can be provided as an absolute 16-bit address or determined by various forms of indexed addressing.

Subroutine instructions optimize the process of transferring control to a code segment that performs a particular task. A short branch (BSR), a jump (JSR), or an expanded-memory call (CALL) can be used to initiate subroutines. There is no LBSR instruction, but a PC-relative JSR performs the same function. A return address is stacked, then execution begins at the subroutine address. Subroutines in the normal 64-Kbyte address space are terminated with an RTS instruction. RTS unstacks the return address so that execution resumes with the instruction after BSR or JSR.

The CALL instruction is intended for use with expanded memory. CALL stacks the value in the PPAGE register and the return address, then writes a new value to PPAGE to select the memory page where the subroutine resides. The page value is an immediate operand in all addressing modes except indexed indirect modes; in these modes, an operand points to locations in memory where the new page value and subroutine address are stored. The RTC instruction is used to terminate subroutines in expanded memory. RTC unstacks the PPAGE value and the return address so that execution resumes with the next instruction after CALL. For software compatibility, CALL and RTC execute correctly on devices that do not have expanded addressing capability. **Table 5-21** summarizes the jump and subroutine instructions.

Table 5-21 Jump and Subroutine Instructions

Mnemonic	Function	Operation
BSR	Branch to Subroutine	$SP - 2 \Rightarrow SP$ $RTN_H : RTN_L \Rightarrow M(SP) : M(SP+1)$ Subroutine address $\Rightarrow PC$
CALL	Call Subroutine in Expanded Memory	$SP - 2 \Rightarrow SP$ $RTN_H : RTN_L \Rightarrow M(SP) : M(SP+1)$ $SP - 1 \Rightarrow SP$ (PPAGE) $\Rightarrow M(SP)$ Page $\Rightarrow PPAGE$ Subroutine address $\Rightarrow PC$
JMP	Jump	Subroutine Address $\Rightarrow PC$
JSR	Jump to Subroutine	$SP - 2 \Rightarrow SP$ $RTN_H : RTN_L \Rightarrow M(SP) : M(SP+1)$ Subroutine address $\Rightarrow PC$
RTC	Return from Call	$M(SP) : M(SP+1) \Rightarrow PC_H : PC_L$ $SP + 2 \Rightarrow SP$
RTS	Return from Subroutine	$M(SP) \Rightarrow PPAGE$ $SP + 1 \Rightarrow SP$ $M(SP) : M(SP+1) \Rightarrow PC_H : PC_L$ $SP + 2 \Rightarrow SP$

5.19.2 Interrupt Instructions

Interrupt instructions handle transfer of control to a routine that performs a critical task. Software interrupts are a type of exception. **SECTION 7 EXCEPTION PROCESSING** covers interrupt exception processing in detail.

The SWI instruction initiates synchronous exception processing. First, the return PC value is stacked. After CPU context is stacked, execution continues at the address pointed to by the SWI vector.

Execution of the SWI instruction causes an interrupt without an interrupt service request. SWI is not inhibited by global mask bits I and X in the CCR, and execution of SWI sets the I mask bit. Once an SWI interrupt begins, maskable interrupts are inhibited until the I bit in the CCR is cleared. This typically occurs when an RTI instruction at the end of the SWI service routine restores context.

The CPU12 uses the software interrupt for unimplemented opcode trapping. There are opcodes in all 256 positions in the Page 1 opcode map, but only 54 of the 256 positions on Page 2 of the opcode map are used. If the CPU attempts to execute one of the unimplemented opcodes on Page 2, an opcode trap interrupt occurs. Traps are essentially interrupts that share the \$FFF8:\$FFF9 interrupt vector.

The RTI instruction is used to terminate all exception handlers, including interrupt service routines. RTI first restores the CCR, B:A, X, Y, and the return address from the stack. If no other interrupt is pending, normal execution resumes with the instruction following the last instruction that executed prior to interrupt.

Table 5-22 is a summary of interrupt instructions.

Table 5-22 Interrupt Instructions

Mnemonic	Function	Operation
RTI	Return from Interrupt	$M_{(SP)} \Rightarrow CCR; SP + 1 \Rightarrow SP$ $M_{(SP)} : M_{(SP+1)} \Rightarrow B : A; SP + 2 \Rightarrow SP$ $M_{(SP)} : M_{(SP+1)} \Rightarrow X_H : X_L; SP + 2 \Rightarrow SP$ $M_{(SP)} : M_{(SP+1)} \Rightarrow Y_H : Y_L; SP + 2 \Rightarrow SP$ $M_{(SP)} : M_{(SP+1)} \Rightarrow PC_H : PC_L; SP + 2 \Rightarrow SP$
SWI	Software Interrupt	$SP - 2 \Rightarrow SP; RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; Y_H : Y_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; X_H : X_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; B : A \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 1 \Rightarrow SP; CCR \Rightarrow M_{(SP)}$
TRAP	Software Interrupt	$SP - 2 \Rightarrow SP; RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; Y_H : Y_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; X_H : X_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; B : A \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 1 \Rightarrow SP; CCR \Rightarrow M_{(SP)}$

5.20 Index Manipulation Instructions

These instructions perform 8- and 16-bit operations on the three index registers and accumulators, other registers, or memory, as shown in **Table 5-23**.

Table 5-23 Index Manipulation Instructions

Addition Instructions		
Mnemonic	Function	Operation
ABX	Add B to X	$(B) + (X) \Rightarrow X$
ABY	Add B to Y	$(B) + (Y) \Rightarrow Y$
Compare Instructions		
Mnemonic	Function	Operation
CPS	Compare SP to Memory	$(SP) - (M : M + 1)$
CPX	Compare X to Memory	$(X) - (M : M + 1)$
CPY	Compare Y to Memory	$(Y) - (M : M + 1)$
Load Instructions		
Mnemonic	Function	Operation
LDS	Load SP from Memory	$M : M + 1 \Rightarrow SP$
LDX	Load X from Memory	$(M : M + 1) \Rightarrow X$
LDY	Load Y from Memory	$(M : M + 1) \Rightarrow Y$
LEAS	Load Effective Address into SP	Effective Address \Rightarrow SP
LEAX	Load Effective Address into X	Effective Address \Rightarrow X
LEAY	Load Effective Address into Y	Effective Address \Rightarrow Y
Store Instructions		
Mnemonic	Function	Operation
STS	Store SP in Memory	$(SP) \Rightarrow M : M + 1$
STX	Store X in Memory	$(X) \Rightarrow M : M + 1$
STY	Store Y in Memory	$(Y) \Rightarrow M : M + 1$
Transfer Instructions		
Mnemonic	Function	Operation
TFR	Transfer Register to Register	$(A, B, CCR, D, X, Y, \text{ or } SP) \Rightarrow A, B, CCR, D, X, Y, \text{ or } SP$
TSX	Transfer SP to X	$(SP) \Rightarrow X$
TSY	Transfer SP to Y	$(SP) \Rightarrow Y$
TXS	Transfer X to SP	$(X) \Rightarrow SP$
TYS	Transfer Y to SP	$(Y) \Rightarrow SP$
Exchange Instructions		
Mnemonic	Function	Operation
EXG	Exchange Register to Register	$(A, B, CCR, D, X, Y, \text{ or } SP) \Leftrightarrow (A, B, CCR, D, X, Y, \text{ or } SP)$
XGDY	EXchange D with X	$(D) \Leftrightarrow (X)$
XGDY	EXchange D with Y	$(D) \Leftrightarrow (Y)$

5.21 Stacking Instructions

There are two types of stacking instructions, as shown in **Table 5-24**. Stack pointer instructions use specialized forms of mathematical and data transfer instructions to perform stack pointer manipulation. Stack operation instructions save information on and retrieve information from the system stack.

Table 5-24 Stacking Instructions

Stack Pointer Instructions		
Mnemonic	Function	Operation
CPS	Compare SP to Memory	$(SP) - (M : M + 1)$
DES	Decrement SP	$(SP) - 1 \Rightarrow SP$
INS	Increment SP	$(SP) + 1 \Rightarrow SP$
LDS	Load SP	$(M : M + 1) \Rightarrow SP$
LEAS	Load Effective Address into SP	Effective Address \Rightarrow SP
STS	Store SP	$(SP) \Rightarrow M : M + 1$
TSX	Transfer SP to X	$(SP) \Rightarrow X$
TSY	Transfer SP to Y	$(SP) \Rightarrow Y$
TXS	Transfer X to SP	$(X) \Rightarrow SP$
TYS	Transfer Y to SP	$(Y) \Rightarrow SP$
Stack Operation Instructions		
Mnemonic	Function	Operation
PSHA	Push A	$(SP) - 1 \Rightarrow SP; (A) \Rightarrow M_{(SP)}$
PSHB	Push B	$(SP) - 1 \Rightarrow SP; (B) \Rightarrow M_{(SP)}$
PSHC	Push CCR	$(SP) - 1 \Rightarrow SP; (A) \Rightarrow M_{(SP)}$
PSHD	Push D	$(SP) - 2 \Rightarrow SP; (A : B) \Rightarrow M_{(SP)} : M_{(SP+1)}$
PSHX	Push X	$(SP) - 2 \Rightarrow SP; (X) \Rightarrow M_{(SP)} : M_{(SP+1)}$
PSHY	Push Y	$(SP) - 2 \Rightarrow SP; (Y) \Rightarrow M_{(SP)} : M_{(SP+1)}$
PULA	Pull A	$(M_{(SP)}) \Rightarrow A; (SP) + 1 \Rightarrow SP$
PULB	Pull B	$(M_{(SP)}) \Rightarrow B; (SP) + 1 \Rightarrow SP$
PULC	Pull CCR	$(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$
PULD	Pull D	$(M_{(SP)} : M_{(SP+1)}) \Rightarrow A : B; (SP) + 2 \Rightarrow SP$
PULX	Pull X	$(M_{(SP)} : M_{(SP+1)}) \Rightarrow X; (SP) + 2 \Rightarrow SP$
PULY	Pull Y	$(M_{(SP)} : M_{(SP+1)}) \Rightarrow Y; (SP) + 2 \Rightarrow SP$

5.22 Pointer and Index Calculation Instructions

The Load Effective Address instructions allow 5-, 8-, or 16-bit constants, or the contents of 8-bit accumulators A and B or 16-bit accumulator D to be added to the contents of the X and Y index registers, the SP, or the PC. **Table 5-25** is a summary of pointer and index instructions.

Table 5-25 Pointer and Index Calculation Instructions

Mnemonic	Function	Operation
LEAS	Load Result Of Indexed Addressing Mode Effective Address Calculation Into Stack Pointer	$r \pm \text{Constant} \Rightarrow \text{SP}$ or $(r) + (\text{Accumulator}) \Rightarrow \text{SP}$ $r = X, Y, \text{SP}, \text{ or PC}$
LEAX	Load Result Of Indexed Addressing Mode Effective Address Calculation Into X Index Register	$r \pm \text{Constant} \Rightarrow X$ or $(r) + (\text{Accumulator}) \Rightarrow X$ $r = X, Y, \text{SP}, \text{ or PC}$
LEAY	Load Result Of Indexed Addressing Mode Effective Address Calculation Into Y Index Register	$r \pm \text{Constant} \Rightarrow Y$ or $(r) + (\text{Accumulator}) \Rightarrow Y$ $r = X, Y, \text{SP}, \text{ or PC}$

5.23 Condition Codes Instructions

Condition code instructions are special forms of mathematical and data transfer instructions that can be used to change the condition codes register. **Table 5-26** shows instructions that can be used to manipulate the CCR.

Table 5-26 Condition Codes Instructions

Mnemonic	Function	Operation
ANDCC	Logical AND CCR with Memory	$(\text{CCR}) \cdot (M) \Rightarrow \text{CCR}$
CLC	Clear C bit	$0 \Rightarrow C$
CLI	Clear I bit	$0 \Rightarrow I$
CLV	Clear V bit	$0 \Rightarrow V$
ORCC	Logical OR CCR with Memory	$(\text{CCR}) + (M) \Rightarrow \text{CCR}$
PSHC	Push CCR onto Stack	$(\text{SP}) - 1 \Rightarrow \text{SP}; (\text{CCR}) \Rightarrow M_{(\text{SP})}$
PULC	Pull CCR from Stack	$(M_{(\text{SP})}) \Rightarrow \text{CCR}; (\text{SP}) + 1 \Rightarrow \text{SP}$
SEC	Set C bit	$1 \Rightarrow C$
SEI	Set I bit	$1 \Rightarrow I$
SEV	Set V bit	$1 \Rightarrow V$
TAP	Transfer A to CCR	$(A) \Rightarrow \text{CCR}$
TPA	Transfer CCR to A	$(\text{CCR}) \Rightarrow A$

5.24 Stop and Wait Instructions

As shown in **Table 5-27**, there are two instructions that put the CPU12 in an inactive state that reduces power consumption.

The STOP instruction stacks a return address and the contents of CPU registers and accumulators, then halts all system clocks.

The WAIT instruction stacks a return address and the contents of CPU registers and accumulators, then waits for an interrupt service request; however, system clock signals continue to run.

Both STOP and WAIT require that either an interrupt or a reset exception occur before normal execution of instructions resumes. Although both instructions require the same number of clock cycles to resume normal program execution after an interrupt service request is made, restarting after a STOP requires extra time for the oscillator to reach operating speed.

Table 5-27 Stop and Wait Instructions

Mnemonic	Function	Operation
STOP	Stop	$SP - 2 \Rightarrow SP; RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; Y_H : Y_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; X_H : X_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; B : A \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 1 \Rightarrow SP; CCR \Rightarrow M_{(SP)}$ STOP CPU Clocks
WAI	Wait for Interrupt	$SP - 2 \Rightarrow SP; RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; Y_H : Y_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; X_H : X_L \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 2 \Rightarrow SP; B : A \Rightarrow M_{(SP)} : M_{(SP+1)}$ $SP - 1 \Rightarrow SP; CCR \Rightarrow M_{(SP)}$

5.25 Background Mode and Null Operations

Background debugging mode is a special CPU12 operating mode that is used for system development and debugging. Executing BGND when BDM is enabled puts the CPU12 in this mode. For complete information refer to **SECTION 8 DEVELOPMENT AND DEBUG SUPPORT**.

Null operations are often used to replace other instructions during software debugging. Replacing conditional branch instructions with BRN, for instance, permits testing a decision-making routine without actually taking the branches.

Table 5-28 shows the BGND and NOP instructions.

Table 5-28 Background Mode and Null Operation Instructions

Mnemonic	Function	Operation
BGND	Enter Background Debugging Mode	If BDM enabled, enter BDM; else, resume normal processing
BRN	Branch Never	Does not branch
LBRN	Long Branch Never	Does not branch
NOP	Null operation	—

SECTION 6 INSTRUCTION GLOSSARY

This section is a comprehensive reference to the CPU12 instruction set.

6.1 Glossary Information

The glossary contains an entry for each assembler mnemonic, in alphabetic order. **Figure 6-1** is a representation of a glossary page.




Figure 6-1 Example Glossary Page

Each entry contains symbolic and textual descriptions of operation, information concerning the effect of operation on status bits in the condition codes register, and a table that describes assembler syntax, cycle count, and cycle-by-cycle execution of the instruction.

6.2 Condition Code Changes

The following special characters are used to describe the effects of instruction execution on the status bits in the condition codes register.

- — Status bit not affected by operation.
- 0 — Status bit cleared by operation.
- 1 — Status bit set by operation.
- Δ — Status bit affected by operation.
- ↓ — Status bit may be cleared or remain set, but is not set by operation.
- ↑ — Status bit may be set or remain cleared, but is not cleared by operation.
- ? — Status bit may be changed by operation but the final state is not defined.
- ! — Status bit used for a special purpose.

6.3 Object Code Notation

The digits 0 to 9 and the upper case letters A to F are used to express hexadecimal values. Pairs of lower case letters represent the 8-bit values as described below.

- dd — 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).
- ee — High-order byte of a 16-bit constant offset for indexed addressing.
- eb — Exchange/Transfer post-byte.
- ff — Low-order 8 bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.
- hh — High-order byte of a 16-bit extended address.
- ii — 8-bit immediate data value.
- jj — High-order byte of a 16-bit immediate data value.
- kk — Low-order byte of a 16-bit immediate data value.
- lb — Loop primitive (DBNE) post-byte.
- ll — Low-order byte of a 16-bit extended address.
- mm — 8-bit immediate mask value for bit manipulation instructions.
Set bits indicate bits to be affected.
- pg — Program overlay page (bank) number used in CALL instruction.
- qq — High-order byte of a 16-bit relative offset for long branches.
- tn — Trap number \$30–\$39 or \$40–\$FF.
- rr — Signed relative offset \$80 (–128) to \$7F (+127).
Offset relative to the byte following the relative offset byte, or
Low-order byte of a 16-bit relative offset for long branches.
- xb — Indexed addressing post-byte.

6.4 Source Forms

The glossary pages provide only essential information about assembler source forms. Assemblers generally support a number of assembler directives, allow definition of program labels, and have special conventions for comments. For complete information about writing source files for a particular assembler, refer to the documentation provided by the assembler vendor.

Assemblers are typically very flexible about the use of spaces and tabs. Often, any number of spaces or tabs can be used where a single space is shown on the glossary pages. Spaces and tabs are also normally allowed before and after commas. When program labels are used, there must also be at least one tab or space before all instruction mnemonics. This required space is not apparent in the source forms.

Everything in the source forms columns, *except expressions in italic characters*, is literal information which must appear in the assembly source file exactly as shown. The initial 3 to 5 letter mnemonic is always a literal expression. All commas, pound signs (#), parentheses, square brackets ([or]), plus signs (+), minus signs (-), and the register designation D (as in [D,...]), are literal characters.

Groups of italic characters in the columns represent variable information to be supplied by the programmer. These groups can include any alphanumeric character or the underscore character, but cannot include a space or comma. For example, the groups *xysp* and *operx0_xysp* are both valid, but the two groups *operx0 xysp* are not valid because there is a space between them. Permitted syntax is described below.

The definition of a legal label or expression varies from assembler to assembler. Assemblers also vary in the way CPU registers are specified. Refer to assembler documentation for detailed information. Recommended register designators are a, A, b, B, ccr, CCR, d, D, x, X, y, Y, sp, SP, pc, and PC).

- abc* — Any one legal register designator for accumulators A or B or the CCR.
- abcdxys* — Any one legal register designator for accumulators A or B, the CCR, the double accumulator D, index registers X or Y, or the SP. Some assemblers may accept t2, T2, t3, or T3 codes in certain cases of transfer and exchange instructions, but these forms are intended for Motorola use only.
- abd* — Any one legal register designator for accumulators A or B or the double accumulator D.
- abdxys* — Any one legal register designator for accumulators A or B, the double accumulator D, index register X or Y, or the SP.
- dxys* — Any one legal register designation for the double accumulator D, index registers X or Y, or the SP.
- msk8* — Any label or expression that evaluates to an 8-bit value. Some assemblers require a # symbol before this value.
- oper8i* — Any label or expression that evaluates to an 8-bit immediate value.
- oper16i* — Any label or expression that evaluates to an 16-bit immediate value.

- oper8a* — Any label or expression that evaluates to an 8-bit value. The instruction treats this 8-bit value as the low order 8-bits of an address in the direct page of the 64K address space (\$00xx).
- oper16a* — Any label or expression that evaluates to a 16-bit value. The instruction treats this value as an address in the 64-Kbyte address space.
- operx0_xysp* — This word breaks down into one of the following alternative forms that assemble to an 8-bit indexed addressing postbyte code. These forms generate the same object code except for the value of the postbyte code, which is designated as *xb* in the object code columns of the glossary pages. As with the source forms, treat all commas, plus signs, and minus signs as literal syntax elements. The italicized words used in these forms are included in this key.
- operx5,xysp*
operx3,-xys
operx3,+xys
operx3,xys-
abd,xysp
- operx3* — Any label or expression that evaluates to a value in the range +1 to +8.
- operx5* — Any label or expression that evaluates to a 5-bit value in the range -16 to +15.
- operx9* — Any label or expression that evaluates to a 9-bit value in the range -256 to +255.
- operx16* — Any label or expression that evaluates to a 16-bit value. Since the CPU12 has a 16-bit address bus, this can be either a signed or an unsigned value.
- page* — Any label or expression that evaluates to an 8-bit value. The CPU12 recognizes up to an 8-bit page value for memory expansion but not all MCUs that include the CPU12 implement all of these bits. It is the programmer's responsibility to limit the page value to legal values for the intended MCU system. Some assemblers require a # symbol before this value.
- rel8* — Any label or expression that refers to an address that is within -256 to +255 locations from the next address after the last byte of object code for the current instruction. The assembler will calculate the 8-bit signed offset and include it in the object code for this instruction.
- rel9* — Any label or expression that refers to an address that is within -512 to +511 locations from the next address after the last byte of object code for the current instruction. The assembler will calculate the 9-bit signed offset and include it in the object code for this instruction. The sign bit for this 9-bit value is encoded by the assembler as a bit in the looping postbyte (*lb*) of one of the loop control instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE. The remaining eight bits of the offset are included as an extra byte of object code.
- rel16* — Any label or expression that refers to an address anywhere in the 64K address space. The assembler will calculate the 16-bit signed offset between this address and the next address after the last byte of object code for this instruction, and include it in the object code for this instruction.
- trapnum* — Any label or expression that evaluates to an 8-bit number in the range \$30-\$39 or \$40-\$FF. Used for TRAP instruction.
- xys* — Any one legal register designation for index registers X or Y or the SP.
- xysp* — Any one legal register designation for index registers X or Y, the SP, or the PC. The reference point for PC relative instructions is the next address after the last byte of object code for the current instruction.

6.5 Cycle-by-Cycle Execution

This information is found in the tables at the bottom of each instruction glossary page. Entries show how many bytes of information are accessed from different areas of memory during the course of instruction execution. With this information and knowledge of the type and speed of memory in the system, a user can determine the execution time for any instruction in any system.

A single letter code in the column represents a single CPU cycle. Upper case letters indicate 16-bit access cycles. There are cycle codes for each addressing mode variation of each instruction. Simply count code letters to determine the execution time of an instruction in a best-case system. An example of a best-case system is a single-chip 16-bit system with no 16-bit off-boundary data accesses to any locations other than on-chip RAM.

Many conditions can cause one or more instruction cycles to be stretched, but the CPU is not aware of the stretch delays because the clock to the CPU is temporarily stopped during these delays.

The following paragraphs explain the cycle code letters used and note conditions that can cause each type of cycle to be stretched.

- f — Free cycle. This indicates a cycle where the CPU does not require use of the system buses. An f cycle is always one cycle of the system bus clock. These cycles can be used by a queue controller or the background debug system to perform single cycle accesses without disturbing the CPU.
- g — Read 8-bit PPAGE register. These cycles are only used with the CALL instruction to read the current value of the PPAGE register, and are not visible on the external bus. Since the PPAGE register is an internal 8-bit register, these cycles are never stretched.
- l — Read indirect pointer. Indexed indirect instructions use this 16-bit pointer from memory to address the operand for the instruction. These are always 16-bit reads but they can be either aligned or misaligned. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. These cycles are also stretched if they correspond to misaligned access to a memory that is not designed for single-cycle misaligned access.
- i — Read indirect PPAGE value. These cycles are only used with indexed indirect versions of the CALL instruction, where the 8-bit value for the memory expansion page register of the CALL destination is fetched from an indirect memory location. These cycles are stretched only when controlled by a chip-select circuit that is programmed for slow memory.
- n — Write 8-bit PPAGE register. These cycles are only used with the CALL and RTC instructions to write the destination value of the PPAGE register and are not visible on the external bus. Since the PPAGE register is an internal 8-bit register, these cycles are never stretched.

- O — Optional cycle. Program information is always fetched as aligned 16-bit words. When an instruction consists of an odd number of bytes, and the first byte is misaligned, an O cycle is used to make an additional program word access (P) cycle that maintains queue order. In all other cases, the O cycle appears as a free (f) cycle. The \$18 prebyte for page two opcodes is treated as a special one-byte instruction. If the prebyte is misaligned, the O cycle is used as a program word access for the prebyte; if the prebyte is aligned, the O cycle appears as a free cycle. If the remainder of the instruction consists of an odd number of bytes, another O cycle is required some time before the instruction is completed. If the O cycle for the prebyte is treated as a P cycle, any subsequent O cycle in the same instruction is treated as an f cycle; if the the O cycle for the prebyte is treated as an f cycle, any subsequent O cycle in the same instruction is treated as a P cycle. Optional cycles used for program word accesses can be extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the program is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. Optional cycles used as free cycles are never stretched.
- P — Program word access. Program information is fetched as aligned 16-bit words. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the program is stored externally. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory.
- r — 8-bit data read. These cycles are stretched only when controlled by a chip-select circuit programmed for slow memory.
- R — 16-bit data read. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. These cycles are also stretched if they correspond to misaligned accesses to memory that is not designed for single-cycle misaligned access.
- s — Stack 8-bit data. These cycles are stretched only when controlled by a chip-select circuit programmed for slow memory.
- S — Stack 16-bit data. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the SP is pointing to external memory. There can be additional stretching if the address space is assigned to a chip-select circuit programmed for slow memory. These cycles are also stretched if they correspond to misaligned accesses to a memory that is not designed for single cycle misaligned access. The internal RAM is designed to allow single cycle misaligned word access.
- w — 8-bit data write. These cycles are stretched only when controlled by a chip-select circuit programmed for slow memory.
- W — 16-bit data write. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. These cycles are also stretched if they correspond to misaligned access to a memory that is not designed for single cycle misaligned access.
- u — Unstack 8-bit data. These cycles are stretched only when controlled by a chip-select circuit programmed for slow memory.

- U — Unstack 16-bit data. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the SP is pointing to external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. These cycles are also stretched if they correspond to misaligned accesses to a memory that is not designed for single-cycle misaligned access. The internal RAM is designed to allow single-cycle misaligned word access.
- V — Vector fetch. Vectors are always aligned 16-bit words. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the program is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory.
- t — 8-bit conditional read. These cycles are either data read cycles or free cycles, depending upon the data and flow of the REVW instruction. These cycles are only stretched when controlled by a chip-select circuit programmed for slow memory.
- T — 16-bit conditional read. These cycles are either data read cycles or free cycles, depending upon the data and flow of the REV or REVW instruction. These cycles are extended to two bus cycles if the MCU is operating with an 8-bit external data bus and the corresponding data is stored in external memory. There can be additional stretching when the address space is assigned to a chip-select circuit programmed for slow memory. These cycles are also stretched if they correspond to misaligned accesses to a memory that is not designed for single cycle misaligned access.
- x — 8-bit conditional write. These cycles are either data write cycles or free cycles, depending upon the data and flow of the REV or REVW instruction. These cycles are only stretched when controlled by a chip-select circuit programmed for slow memory.

Special Notation for Branch Taken/Not Taken Cases

- PPP/P — Short branches require three cycles if taken, one cycle if not taken. Since the instruction consists of a single word containing both an opcode and an 8-bit offset, the not-taken case is simple—the queue advances, another program word fetch is made, and execution continues with the next instruction. The taken case requires that the queue be refilled so that execution can continue at a new address. First, the effective address of the destination is determined, then the CPU performs three program word fetches from that address.
- OPPP/OPO — Long branches require four cycles if taken, three cycles if not taken. Optional cycles are required because all long branches are page two opcodes, and thus include the \$18 prebyte. The CPU12 treats the prebyte as a special 1-byte instruction. If the prebyte is misaligned, the optional cycle is used to perform a program word access; if the prebyte is aligned, the optional cycle is used to perform a free cycle. As a result, both the taken and not-taken cases use one optional cycle for the prebyte. In the not-taken case, the queue must advance so that execution can continue with the next instruction, and another optional cycle is required to maintain the queue. The taken case requires that the queue be refilled so that execution can continue at a new address. First, the effective address of the destination is determined, then the CPU performs three program word fetches from that address.

6.6 Glossary

ABA

Add Accumulator B To Accumulator A

ABA

Operation: $(A) + (B) \Rightarrow A$

Description: Adds the content of accumulator B to the content of accumulator A and places the result in accumulator A. Accumulator B is not changed. This instruction affects the H status bit so it is suitable for use in BCD arithmetic operations (see DAA instruction for additional information).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	Δ	-	Δ	Δ	Δ	Δ

H: $A3 \cdot B3 + B3 \cdot \overline{R3} + \overline{R3} \cdot A3$

Set if there was a carry from bit 3; cleared otherwise.

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $A7 \cdot B7 \cdot \overline{R7} + \overline{A7} \cdot \overline{B7} \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $A7 \cdot B7 + B7 \cdot \overline{R7} + \overline{R7} \cdot A7$

Set if there was a carry from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ABA	INH	18 06	2	00

ABX

Add Accumulator B to Index Register X

ABX

Operation: (B) + (X) \Rightarrow X

Description: Adds the 8-bit unsigned content of accumulator B to the content of index register X considering the possible carry out of the low-order byte of X; places the result in index register X. Accumulator B is not changed.

This mnemonic is implemented by the LEAX B,X instruction. The LEAX instruction allows A, B, D, or a constant to be added to X. For compatibility with the M68HC11, the mnemonic ABX is translated into the LEAX B,X instruction by the assembler.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ABX translates to... LEAX B,X	IDX	1A E5	2	pp1

Notes:

1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

ABY

Add Accumulator B to Index Register Y

ABY

Operation: $(B) + (Y) \Rightarrow Y$

Description: Adds the 8-bit unsigned content of accumulator B to the content of index register Y considering the possible carry out of the low-order byte of Y; places the result in Y. Accumulator B is not changed.

This mnemonic is implemented by the LEAY B,Y instruction. The LEAY instruction allows A, B, D, or a constant to be added to Y. For compatibility with the M68HC11, the mnemonic ABY is translated into the LEAY B,Y instruction by the assembler.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ABY translates to... LEAY B,Y	IDX	19 ED	2	pp1

Notes:

1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

ADCA

Add with Carry to A

ADCA

Operation: $(A) + (M) + C \Rightarrow A$

Description: Adds the content of accumulator A to the content of memory location M, then adds the value of the C bit and places the result in the same accumulator. This instruction affects the H status bit, so it is suitable for use in BCD arithmetic operations (see DAA instruction for additional information).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	Δ	-	Δ	Δ	Δ	Δ

- H: $X3 \bullet M3 + M3 \bullet R3 + R3 \bullet X3$
Set if there was a carry from bit 3; cleared otherwise.
- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: $X7 \bullet M7 \bullet R7 + X7 \bullet M7 \bullet R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
- C: $X7 \bullet M7 + M7 \bullet R7 + R7 \bullet X7$
Set if there was a carry from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ADCA #opr8i	IMM	89 ii	1	P
ADCA opr8a	DIR	99 dd	3	rfP
ADCA opr16a	EXT	B9 hh ll	3	rOP
ADCA oprx0_xysp	IDX	A9 xb	3	rfP
ADCA oprx9,xysp	IDX1	A9 xb ff	3	rPO
ADCA oprx16,xysp	IDX2	A9 xb ee ff	4	frPP
ADCA [D,xysp]	[D,IDX]	A9 xb	6	fIfrfP
ADCA [oprx16,xysp]	[IDX2]	A9 xb ee ff	6	fIPrfP

ADCB

Add with Carry to B

ADCB

Operation: $(B) + (M) + C \Rightarrow B$

Description: Adds the content of accumulator B to the content of memory location M, then adds the value of the C bit and places the result in the same accumulator. This instruction affects the H status bit, so it is suitable for use in BCD arithmetic operations (see DAA instruction for additional information).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	Δ	-	Δ	Δ	Δ	Δ

- H:** $X3 \bullet M3 + M3 \bullet R3 + R3 \bullet X3$
Set if there was a carry from bit 3; cleared otherwise.
- N:** Set if MSB of result is set; cleared otherwise.
- Z:** Set if result is \$00; cleared otherwise.
- V:** $X7 \bullet M7 \bullet R7 + X7 \bullet M7 \bullet R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
- C:** $X7 \bullet M7 + M7 \bullet R7 + R7 \bullet X7$
Set if there was a carry from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ADCB #opr8i	IMM	C9 ii	1	P
ADCB opr8a	DIR	D9 dd	3	rFP
ADCB opr16a	EXT	F9 hh ll	3	rOP
ADCB oprx0_xysp	IDX	E9 xb	3	rFP
ADCB oprx9_xysp	IDX1	E9 xb ff	3	rPO
ADCB oprx16_xysp	IDX2	E9 xb ee ff	4	frPP
ADCB [D,xysp]	[D,IDX]	E9 xb	6	fIfrfP
ADCB [opr16,xysp]	[IDX2]	E9 xb ee ff	6	fIPrfP

ADDA

Add without Carry to A

ADDA

Operation: (A) + (M) ⇒ A

Description: Adds the content of memory location M to accumulator A and places the result in the same accumulator. This instruction affects the H status bit, so it is suitable for use in BCD arithmetic operations (see DAA instruction for additional information).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	Δ	-	Δ	Δ	Δ	Δ

- H: $X3 \bullet M3 + M3 \bullet R3 + R3 \bullet X3$
Set if there was a carry from bit 3; cleared otherwise.
- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: $X7 \bullet M7 \bullet R7 + X7 \bullet M7 \bullet R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
- C: $X7 \bullet M7 + M7 \bullet R7 + R7 \bullet X7$
Set if there was a carry from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ADDA #opr8i	IMM	8B ii	1	P
ADDA opr8a	DIR	9B dd	3	rfP
ADDA opr16a	EXT	BB hh ll	3	rOP
ADDA oprx0,xysp	IDX	AB xb	3	rfP
ADDA oprx9,xysp	IDX1	AB xb ff	3	rPO
ADDA oprx16,xysp	IDX2	AB xb ee ff	4	frPP
ADDA [D,xysp]	[D,IDX]	AB xb	6	fIfrfP
ADDA [oprx16,xysp]	[IDX2]	AB xb ee ff	6	fIPrfP

ADDB

Add without Carry to B

ADDB

Operation: (B) + (M) ⇒ B

Description: Adds the content of memory location M to accumulator B and places the result in the same accumulator. This instruction affects the H status bit, so it is suitable for use in BCD arithmetic operations (see DAA instruction for additional information).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	Δ	-	Δ	Δ	Δ	Δ

- H: $X3 \bullet M3 + M3 \bullet R3 + R3 \bullet X3$
Set if there was a carry from bit 3; cleared otherwise.
- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: $X7 \bullet M7 \bullet R7 + X7 \bullet M7 \bullet R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
- C: $X7 \bullet M7 + M7 \bullet R7 + R7 \bullet X7$
Set if there was a carry from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ADDB # <i>opr8i</i>	IMM	CB ii	1	P
ADDB <i>opr8a</i>	DIR	DB dd	3	rFP
ADDB <i>opr16a</i>	EXT	FB hh ll	3	rOP
ADDB <i>opr0_xysp</i>	IDX	EB xb	3	rFP
ADDB <i>opr9_xysp</i>	IDX1	EB xb ff	3	rPO
ADDB <i>opr16_xysp</i>	IDX2	EB xb ee ff	4	frPP
ADDB [D, <i>xysp</i>]	[D,IDX]	EB xb	6	fIfrfP
ADDB [<i>opr16_xysp</i>]	[IDX2]	EB xb ee ff	6	fIPrfP

ADDD

Add Double Accumulator

ADDD

Operation: $(A : B) + (M : M+1) \Rightarrow A : B$

Description: Adds the content of memory location M concatenated with the content of memory location M+1 to the content of accumulator D and places the result in the same accumulator. Accumulator A is the high-order half of 16-bit double accumulator D; accumulator B is the low-order half.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D15 \cdot M15 \cdot \overline{R15} + \overline{D15} \cdot \overline{M15} \cdot R15$
Set if two's complement overflow resulted from the operation; cleared otherwise.

C: $D15 \cdot M15 + M15 \cdot \overline{R15} + \overline{R15} \cdot D15$
Set if there was a carry from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ADDD #opr16i	IMM	C3 jj kk	2	OP
ADDD opr8a	DIR	D3 dd	3	RfP
ADDD opr16a	EXT	F3 hh ll	3	ROP
ADDD oprx0_xysp	IDX	E3 xb	3	RfP
ADDD oprx9,xysp	IDX1	E3 xb ff	3	RPO
ADDD oprx16,xysp	IDX2	E3 xb ee ff	4	fRPP
ADDD [D,xysp]	[D,IDX]	E3 xb	6	fIfRfP
ADDD [opr16,xysp]	[IDX2]	E3 xb ee ff	6	fIPRfP

ANDA

Logical AND A

ANDA

Operation: $(A) \bullet (M) \Rightarrow A$

Description: Performs logical AND between the content of memory location M and the content of accumulator A. The result is placed in accumulator A. After the operation is performed, each bit of A is the logical AND of the corresponding bits of M and of A before the operation began.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ANDA # <i>opr8i</i>	IMM	84 ii	1	P
ANDA <i>opr8a</i>	DIR	94 dd	3	rfP
ANDA <i>opr16a</i>	EXT	B4 hh ll	3	rOP
ANDA <i>opr0_xysp</i>	IDX	A4 xb	3	rfP
ANDA <i>opr9_xysp</i>	IDX1	A4 xb ff	3	rPO
ANDA <i>opr16_xysp</i>	IDX2	A4 xb ee ff	4	frPP
ANDA [<i>D,xysp</i>]	[D,IDX]	A4 xb	6	fIfrfP
ANDA [<i>opr16_xysp</i>]	[IDX2]	A4 xb ee ff	6	fIPrfP

ANDB

Logical AND B

ANDB

Operation: $(B) \bullet (M) \Rightarrow B$

Description: Performs logical AND between the content of memory location M and the content of accumulator B. The result is placed in accumulator B. After the operation is performed, each bit of B is the logical AND of the corresponding bits of M and of B before the operation began.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ANDB # <i>opr8i</i>	IMM	C4 ii	1	P
ANDB <i>opr8a</i>	DIR	D4 dd	3	rFP
ANDB <i>opr16a</i>	EXT	F4 hh ll	3	rOP
ANDB <i>opr0_xy</i> <i>sp</i>	IDX	E4 xb	3	rFP
ANDB <i>opr9_xy</i> <i>sp</i>	IDX1	E4 xb ff	3	rPO
ANDB <i>opr16_xy</i> <i>sp</i>	IDX2	E4 xb ee ff	4	frPP
ANDB [D, <i>xy</i> <i>sp</i>]	[D,IDX]	E4 xb	6	fIfFP
ANDB [<i>opr16_xy</i> <i>sp</i>]	[IDX2]	E4 xb ee ff	6	fIPrFP

ANDCC

Logical AND CCR with Mask

ANDCC

Operation: (CCR) • (Mask) ⇒ CCR

Description: Performs logical AND between the content of a mask operand and the content of the CCR. The result is placed in the CCR. After the operation is performed, each bit of the CCR is the logical AND of the corresponding bits of the mask and of the CCR before the operation began. To clear one or more CCR bits, make the corresponding bit(s) of the mask equal to zero. CCR bits corresponding to ones in the mask are not changed by the ANDCC operation.

If the I mask bit is cleared, there is a one cycle delay before the system allows interrupt requests. This prevents interrupts from occurring between instructions in the sequences CLI, WAI and CLI, SEI (CLI is equivalent to ANDCC #\$EF).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
↓	↓	↓	↓	↓	↓	↓	↓

Condition codes bits are cleared if the corresponding bit was zero before the operation or if the corresponding bit in the mask is zero.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ANDCC #opr <i>Bi</i>	IMM	10 <i>ii</i>	1	P

ASL

Arithmetic Shift Left Memory (same as LSL)

ASL

Operation:



Description: Shifts all bits of memory location M one bit position to the left. Bit 0 is loaded with a zero. The C status bit is loaded from the most significant bit of M.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

- N: Set if MSB of result is set; cleared otherwise.
 Z: Set if result is \$00; cleared otherwise.
 V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
 Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).
 C: M7
 Set if before the shift, the MSB of M was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ASL <i>opr16a</i>	EXT	78 hh ll	4	rOPw
ASL <i>opr0_xysp</i>	IDX	68 xb	3	rPw
ASL <i>opr9_xysp</i>	IDX1	68 xb ff	4	rPOw
ASL <i>opr16_xysp</i>	IDX2	68 xb ee ff	5	frPPw
ASL [D, <i>xysp</i>]	[D,IDX]	68 xb	6	fIfrPw
ASL [<i>opr16_xysp</i>]	[IDX2]	68 xb ee ff	6	fIPrPw

ASLA

Arithmetic Shift Left A
(same as LSLA)

ASLA

Operation:



Description: Shifts all bits of accumulator A one bit position to the left. Bit 0 is loaded with a zero. The C status bit is loaded from the most significant bit of A.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: A7

Set if before the shift, the MSB of A was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ASLA	INH	48	1	0

ASLB

Arithmetic Shift Left B
(same as LSLB)

ASLB

Operation:



Description: Shifts all bits of accumulator B one bit position to the left. Bit 0 is loaded with a zero. The C status bit is loaded from the most significant bit of B.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).
- C: B7
Set if before the shift, the MSB of B was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ASLB	INH	58	1	0

ASLD

Arithmetic Shift Left Double Accumulator
(same as LSLD)

ASLD

Operation:



Description: Shifts all bits of D one bit position to the left. Bit 0 is loaded with a zero. The C status bit is loaded from the most significant bit of D.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: D15
Set if before the shift, the MSB of D was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ASLD	INH	59	1	0

ASR

Arithmetic Shift Right Memory

ASR

Operation:



Description: Shifts all bits of memory location M one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C status bit. This operation effectively divides a two's complement value by two without changing its sign. The carry bit can be used to round the result.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \bullet \bar{C}] + [\bar{N} \bullet C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: M0

Set if before the shift, the LSB of M was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ASR <i>opr16a</i>	EXT	77 hh ll	4	rOPw
ASR <i>opr0_xysp</i>	IDX	67 xb	3	rPw
ASR <i>opr9,xysp</i>	IDX1	67 xb ff	4	rPOw
ASR <i>opr16,xysp</i>	IDX2	67 xb ee ff	5	frPPw
ASR [D, <i>xysp</i>]	[D,IDX]	67 xb	6	fIfrPw
ASR [<i>opr16,xysp</i>]	[IDX2]	67 xb ee ff	6	fIPrPw

ASRA

Arithmetic Shift Right A

ASRA

Operation:



Description: Shifts all bits of accumulator A one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C status bit. This operation effectively divides a two's complement value by two without changing its sign. The carry bit can be used to round the result.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: A0

Set if before the shift, the LSB of A was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ASRA	INH	47	1	0

ASRB

Arithmetic Shift Right B

ASRB

Operation:



Description: Shifts all bits of accumulator B one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C status bit. This operation effectively divides a two's complement value by two without changing its sign. The carry bit can be used to round the result.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: B0
Set if before the shift, the LSB of B was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ASRB	INH	57	1	0

BCC

Branch if Carry Cleared
(Same as BHS)

BCC

Operation: If $C = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the C status bit and branches if $C = 0$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BCC <i>rel8</i>	REL	24 rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BCLR

Clear Bits in Memory

BCLR

Operation: $(M) \bullet (\overline{\text{Mask}}) \Rightarrow M$

Description: Clear multiple bits in location M. The bit(s) to be cleared are specified by ones in a mask byte. Mask bytes can be located at PC + 2, PC + 3, or PC + 4, depending on addressing mode used. All other bits in M are rewritten to their current state.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared. Set if MSB of result is set; cleared otherwise

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode ¹	Object Code	Cycles	Access Detail
BCLR <i>opr8a, msk8</i>	DIR	4D dd mn	4	rPOw
BCLR <i>opr16a, msk8</i>	EXT	1D hh ll mn	4	rPPw
BCLR <i>opr0_xysp, msk8</i>	IDX	0D xb mn	4	rPOw
BCLR <i>opr9_xysp, msk8</i>	IDX1	0D xb ff mn	4	rPwP
BCLR <i>opr16_xysp, msk8</i>	IDX2	0D xb ee ff mn	6	frPwOP

Notes:

1. Indirect forms of indexed addressing cannot be used with this instruction.

BCS

Branch if Carry Set (Same as BLO)

BCS

Operation: If $C = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the C status bit and branches if $C = 1$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BCS <i>relB</i>	REL	25 rr	3/1	PPP/P ¹

Notes:

1. PPP/ P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BEQ

Branch if Equal

BEQ

Operation: If $Z = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the Z status bit and branches if $Z = 1$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BEQ <i>rel8</i>	REL	27 <i>rr</i>	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BGE

Branch if Greater than or Equal to Zero

BGE

Operation: If $N \oplus V = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For signed two's complement values
if (Accumulator) \geq (Memory), then branch

Description: If the BGE instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the signed two's complement number in the accumulator was greater than or equal to the signed two's complement number in memory.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BGE <i>rel/8</i>	REL	2C rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BGND

Enter Background Debug Mode

BGND

Description: BGND operates like a software interrupt, except that no registers are stacked. First, the current PC value is stored in internal CPU register TMP2. Next, the BDM ROM and background register block become active. The BDM ROM contains a substitute vector, mapped to the address of the software interrupt vector, that points to routines in the BDM ROM that control background operation. The substitute vector is fetched, and execution continues from the address that it points to. Finally, the CPU checks the location that TMP2 points to. If the value stored in that location is \$00 (the BGND opcode), TMP2 is incremented, so that the instruction that follows the BGND instruction is the first instruction executed when normal program execution resumes.

For all other types of BDM entry, the CPU performs the same sequence of operations as for a BGND instruction, but the value stored in TMP2 already points to the instruction that would have executed next had BDM not become active. If active BDM is triggered just as a BGND instruction is about to execute, the BDM firmware does increment TMP2, but the change does not effect resumption of normal execution.

While BDM is active, the CPU executes debugging commands received via a special single-wire serial interface. BDM is terminated by the execution of specific debugging commands. Upon exit from BDM, the background/boot ROM and registers are disabled, the instruction queue is refilled starting with the return address pointed to by TMP2, and normal processing resumes.

BDM is normally disabled to avoid accidental entry. While BDM is disabled, BGND executes as described, but the firmware causes execution to return to the user program. Refer to **SECTION 8 DEVELOPMENT AND DEBUG SUPPORT** for more information concerning BDM.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BGND	INH	00	5	VfPPP

BGT

Branch if Greater than Zero

BGT

Operation: If $Z + (N \oplus V) = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For signed two's complement values
if (Accumulator) > (Memory), then branch

Description: If the BGT instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the signed two's complement number in the accumulator was greater than the signed two's complement number in memory.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BGT <i>relB</i>	REL	2E rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BHI

Branch if Higher

BHI

Operation: If $C + Z = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For unsigned values, if (Accumulator) > (Memory), then branch

Description: If the BHI instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator was greater than the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BHI <i>relB</i>	REL	22 rr	3/1	PPP/P ¹

Notes:

1. PPP/ P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BHS

Branch if Higher or Same (Same as BCC)

BHS

Operation: If $C = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For unsigned values, if $(\text{Accumulator}) \geq (\text{Memory})$, then branch

Description: If the BHS instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator was greater than the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BHS <i>relB</i>	REL	24 <i>rr</i>	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BITA

Bit Test A

BITA

Operation: (A) • (M)

Description: Performs logical AND operation on the content of accumulator A and the content of memory location M, and modifies the condition codes accordingly. Each bit of the result is the logical AND of the corresponding bits of the accumulator and the memory location. Neither the content of the accumulator nor the content of the memory location is affected.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BITA # <i>opr8i</i>	IMM	85 ii	1	P
BITA <i>opr8a</i>	DIR	95 dd	3	rFP
BITA <i>opr16a</i>	EXT	B5 hh ll	3	rOP
BITA <i>opr0_xysp</i>	IDX	A5 xb	3	rFP
BITA <i>opr9_xysp</i>	IDX1	A5 xb ff	3	rPO
BITA <i>opr16_xysp</i>	IDX2	A5 xb ee ff	4	frPP
BITA [D, <i>xysp</i>]	[D,IDX]	A5 xb	6	fIfrfP
BITA [<i>opr16_xysp</i>]	[IDX2]	A5 xb ee ff	6	fIPrfP

BITB

Bit Test B

BITB

Operation: (B) • (M)

Description: Performs logical AND operation on the content of accumulator B and the content of memory location M, and modifies the condition codes accordingly. Each bit of the result is the logical AND of the corresponding bits of the accumulator and the memory location. Neither the content of the accumulator nor the content of the memory location is affected.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	Δ	Δ	0	–

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BITB # <i>opr8i</i>	IMM	C5 ii	1	P
BITB <i>opr8a</i>	DIR	D5 dd	3	rFP
BITB <i>opr16a</i>	EXT	F5 hh ll	3	rOP
BITB <i>opr0_xysp</i>	IDX	E5 xb	3	rFP
BITB <i>opr9_xysp</i>	IDX1	E5 xb ff	3	rPO
BITB <i>opr16_xysp</i>	IDX2	E5 xb ee ff	4	frPP
BITB [D, <i>xysp</i>]	[D,IDX]	E5 xb	6	fiFrfP
BITB [<i>opr16_xysp</i>]	[IDX2]	E5 xb ee ff	6	fiPrfP

BLE

Branch if Less than or Equal to Zero

BLE

Operation: If $Z + (N \oplus V) = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For signed two's complement numbers
if $(\text{Accumulator}) \leq (\text{Memory})$, then branch

Description: If the BLE instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the two's complement number in the accumulator was less than or equal to the two's complement number in memory.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BLE <i>rel</i> / <i>8</i>	REL	2F <i>rr</i>	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BLO

Branch if Lower (Same as BCS)

BLO

Operation: If C = 1, then (PC) + \$0002 + Rel \Rightarrow PC

For unsigned values, if (Accumulator) < (Memory), then branch

Description: If the BLO instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator is less than the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BLO <i>relB</i>	REL	25 rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z + (N \oplus V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N \oplus V = 0	r<m	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z + (N \oplus V) = 1	r>m	BGT	2E	Signed
r<m	BLT	2D	N \oplus V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r<m	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r<m	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BLS

Branch if Lower or Same

BLS

Operation: If $C + Z = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For unsigned values, if $(Accumulator) \leq (Memory)$, then branch

Description: If the BLS instruction is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator was less than or equal to the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BLS <i>relB</i>	REL	23 rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BLT

Branch if Less than Zero

BLT

Operation: If $N \oplus V = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

For signed two's complement numbers
if (Accumulator) < (Memory), then branch

Description: If BLT is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the two's complement number in the accumulator was less than the two's complement number in memory.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BLT <i>rel8</i>	REL	2D <i>rr</i>	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BMI

Branch if Minus

BMI

Operation: If $N = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the N status bit and branches if $N = 1$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BMI <i>rel8</i>	REL	2B <i>rr</i>	3/1	PPP/P ¹

Notes:

1. PPP/ P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BNE

Branch if Not Equal to Zero

BNE

Operation: If $Z = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the Z status bit and branches if $Z = 0$.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BNE <i>relB</i>	REL	26 rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BPL

Branch if Plus

BPL

Operation: If $N = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the N status bit and branches if $N = 0$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BPL <i>relB</i>	REL	2A rr	3/1	PPP/P ¹

Notes:

1. PPP/ P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BRA

Branch Always

BRA

Operation: $(PC) + \$0002 + Rel \Rightarrow PC$

Description: Unconditional branch to an address calculated as shown in the expression. Rel is a relative offset stored as a two's complement number in the second byte of machine code corresponding to the branch instruction.

Execution time is longer when a conditional branch is taken than when it is not, because the instruction queue must be refilled before execution resumes at the new address. Since the BRA branch condition is always satisfied, the branch is always taken, and the instruction queue must always be refilled.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BRA <i>relB</i>	REL	20 rr	3	PPP

BRCLR

Branch if Bits Cleared

BRCLR

Operation: If $(M) \bullet (\text{Mask}) = 0$, then branch

Description: Performs logical AND on memory location M and the mask supplied with the instruction, then branches if and only if all bits with a value of one in the mask byte correspond to bits with a value of zero in the tested byte. Mask operands can be located at PC + 1, PC + 2, or PC + 4, depending upon addressing mode. The branch offset is referenced to the next address after the relative offset (rr) which is the last byte of the instruction object code.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode ¹	Object Code	Cycles	Access Detail
BRCLR <i>opr8a, msk8, rel8</i>	DIR	4F dd mm rr	4	rPPP
BRCLR <i>opr16a, msk8, rel8</i>	EXT	1F hh ll mm rr	5	rfPPP
BRCLR <i>opr0_xysp, msk8, rel8</i>	IDX	0F xb mm rr	4	rPPP
BRCLR <i>opr9_xysp, msk8, rel8</i>	IDX1	0F xb ff mm rr	6	rfPPP
BRCLR <i>opr16_xysp, msk8, rel8</i>	IDX2	0F xb ee ff mm rr	8	frPffPPP

Notes:

1. Indirect forms of indexed addressing cannot be used with this instruction.

BRN

Branch Never

BRN

Operation: (PC) + \$0002 ⇒ PC

Description: Never branches. BRN is effectively a 2-byte NOP that requires one cycle to execute. BRN is included in the instruction set to provide a complement to the BRA instruction. The instruction is useful during program debug, to negate the effect of another branch instruction without disturbing the offset byte. A complement for BRA is also useful in compiler implementations.

Execution time is longer when a conditional branch is taken than when it is not, because the instruction queue must be refilled before execution resumes at the new address. Since the BRN branch condition is never satisfied, the branch is never taken, and only a single program fetch is needed to update the instruction queue.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BRN <i>rel8</i>	REL	21 <i>rr</i>	1	P

BRSET

Branch if Bits Set

BRSET

Operation: If $(\overline{M}) \bullet (\text{Mask}) = 0$, then branch

Description: Performs logical AND on the inverse of memory location M and the mask supplied with the instruction, then branches if and only if all bits with a value of one in the mask byte correspond to bits with a value of one in the tested byte. Mask operands can be located at PC + 1, PC + 2, or PC + 4, depending upon addressing mode. The branch offset is referenced to the next address after the relative offset (rr) which is the last byte of the instruction object code.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode ¹	Object Code	Cycles	Access Detail
BRSET <i>opr8a, msk8, rel8</i>	DIR	4E dd mm rr	4	rPPP
BRSET <i>opr16a, msk8, rel8</i>	EXT	1E hh ll mm rr	5	rfPPP
BRSET <i>opr0_xysp, msk8, rel8</i>	IDX	0E xb mm rr	4	rPPP
BRSET <i>opr9_xysp, msk8, rel8</i>	IDX1	0E xb ff mm rr	6	rfPPP
BRSET <i>opr16_xysp, msk8, rel8</i>	IDX2	0E xb ee ff mm rr	8	frPfPPP

Notes:

1. Indirect forms of indexed addressing cannot be used with this instruction.

BSET

Set Bit(s) in Memory

BSET

Operation: (M) + (Mask) ⇒ M

Description: Set multiple bits in memory location M. Bits to be set are specified by ones in the mask operand in the instruction. All other bits in M are rewritten to their current state. The mask byte can be located at PC + 2, PC + 3, or PC + 4, depending upon addressing mode.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode ¹	Object Code	Cycles	Access Detail
BSET <i>opr8a, msk8</i>	DIR	4C dd mm	4	rPOw
BSET <i>opr16a, msk8</i>	EXT	1C hh ll mm	4	rPPw
BSET <i>opr0_xysp, msk8</i>	IDX	0C xb mm	4	rPOw
BSET <i>opr9_xysp, msk8</i>	IDX1	0C xb ff mm	4	rPwP
BSET <i>opr16_xysp, msk8</i>	IDX2	0C xb ee ff mm	6	frPwOP

Notes:

1. Indirect forms of indexed addressing cannot be used with this instruction.

BSR

Branch to Subroutine

BSR

Operation: $(SP) - \$0002 \Rightarrow SP$
 $RTN_H : RTN_L \Rightarrow M(SP) : M(SP + 1)$
 $(PC) + Rel \Rightarrow PC$

Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address.

Decrements the SP by two, to allow the two bytes of the return address to be stacked.

Stacks the return address (the SP points to the high order byte of the return address).

Branches to a location determined by the branch offset.

Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BSR <i>rel</i> 8	REL	07 rr	4	PPPS

BVC

Branch if Overflow Cleared

BVC

Operation: If $V = 0$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the V status bit and branches if $V = 0$.

Used after an operation on two's complement binary values, this instruction will cause a branch if there was NO overflow. That is, branch if the two's complement result was valid.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BVC <i>relB</i>	REL	28 rr	3/1	PPP/P ¹

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

BVS

Branch if Overflow Set

BVS

Operation: If $V = 1$, then $(PC) + \$0002 + Rel \Rightarrow PC$

Simple branch

Description: Tests the V status bit and branches if $V = 1$.

Used after an operation on two's complement binary values, this instruction will cause a branch if there was an overflow. That is, branch if the two's complement result was invalid.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
BVS <i>rel/8</i>	REL	29 rr	3/1	PPP/P1

Notes:

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	BGT	2E	$Z + (N \oplus V) = 0$	$r \leq m$	BLE	2F	Signed
$r \geq m$	BGE	2C	$N \oplus V = 0$	$r < m$	BLT	2D	Signed
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Signed
$r \leq m$	BLE	2F	$Z + (N \oplus V) = 1$	$r > m$	BGT	2E	Signed
$r < m$	BLT	2D	$N \oplus V = 1$	$r \geq m$	BGE	2C	Signed
$r > m$	BHI	22	$C + Z = 0$	$r \leq m$	BLS	23	Unsigned
$r \geq m$	BHS/BCC	24	$C = 0$	$r < m$	BLO/BCS	25	Unsigned
$r = m$	BEQ	27	$Z = 1$	$r \neq m$	BNE	26	Unsigned
$r \leq m$	BLS	23	$C + Z = 1$	$r > m$	BHI	22	Unsigned
$r < m$	BLO/BCS	25	$C = 1$	$r \geq m$	BHS/BCC	24	Unsigned
Carry	BCS	25	$C = 1$	No Carry	BCC	24	Simple
Negative	BMI	2B	$N = 1$	Plus	BPL	2A	Simple
Overflow	BVS	29	$V = 1$	No Overflow	BVC	28	Simple
$r = 0$	BEQ	27	$Z = 1$	$r \neq 0$	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

CALL

Call Subroutine in Expanded Memory

CALL

Operation: (SP) - \$0002 ⇒ SP
 RTNH : RTNL ⇒ M(SP) : M(SP + 1)
 (SP) - \$0001 ⇒ SP
 (PPAGE) ⇒ M(SP)
 page ⇒ PPAGE
 Subroutine Address ⇒ PC

Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine in expanded memory. Uses the address of the instruction following the CALL as a return address. For code compatibility, CALL also executes correctly in devices that do not have expanded memory capability.

Decrements the SP by two, to allow the two bytes of the return address to be stacked.

Stacks the return address (the SP points to the high order byte of the return address).

Decrements the SP by one, to allow the current memory page value in the PPAGE register to be stacked.

Stacks the content of PPAGE.

Writes a new page value supplied by the instruction to PPAGE.

Transfers control to the subroutine.

In indexed-indirect modes, the subroutine address and the PPAGE value are fetched from memory in the order, M high byte, M low byte, and new PPAGE value.

Expanded-memory subroutines must be terminated by an RTC instruction, which restores the return address and PPAGE value from the stack.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CALL <i>opr16a, page</i>	EXT	4A hh ll pg	8	gnfSsPPP
CALL <i>opr0_xysp, page</i>	IDX	4B xb pg	8	gnfSsPPP
CALL <i>opr9_xysp, page</i>	IDX1	4B xb ff pg	8	gnfSsPPP
CALL <i>opr16_xysp, page</i>	IDX2	4B xb ee ff pg	9	fgnfSsPPP
CALL [D, <i>xysp</i>]	[D,IDX]	4B xb	10	fIignSsPPP
CALL [<i>opr16_xysp</i>]	[IDX2]	4B xb ee ff	10	fIignSsPPP

CBA

Compare Accumulators

CBA

Operation: (A) – (B)

Description: Compares the content of accumulator A to the content of accumulator B and sets the condition codes, which may then be used for arithmetic and logical conditional branches. Both operands are unaffected.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $A7 \cdot \overline{B7} \cdot \overline{R7} + \overline{A7} \cdot B7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{A7} \cdot B7 + B7 \cdot R7 + R7 + \overline{A7}$

Set if there was a borrow from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CBA	INH	18 17	2	∞

CLC

Clear Carry

CLC

Operation: 0 ⇒ C bit

Description: Clears the C status bit. This instruction is assembled as ANDCC #\$FE. The ANDCC instruction can be used to clear any combination of bits in the CCR in one operation.

CLC may be used to set up the C bit prior to a shift or rotate instruction involving the C bit.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	0

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CLC translates to... ANDCC #\$FE	IMM	10 FE	1	P

CLI

Clear Interrupt Mask

CLI

Operation: 0 ⇒ I bit

Description: Clears the I mask bit. This instruction is assembled as ANDCC #\$EF. The ANDCC instruction can be used to clear any combination of bits in the CCR in one operation.

When the I bit is cleared, interrupts are enabled. There is a one cycle (bus clock) delay in the clearing mechanism for the I bit so that, if interrupts were previously disabled, the next instruction after a CLI will always be executed, even if there was an interrupt pending prior to execution of the CLI instruction.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	0	-	-	-	-

I 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CLI translates to... ANDCC #\$EF	IMM	10 EF	1	P

CLR

Clear Memory

CLR

Operation: 0 ⇒ M

Description: The content of memory location M is replaced by zeros.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	1	0	0

N: 0; Cleared.

Z: 1; Set.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CLR <i>opr16a</i>	EXT	79 hh ll	3	wOP
CLR <i>opr0_xysp</i>	IDX	69 xb	2	Pw
CLR <i>opr9,xysp</i>	IDX1	69 xb ff	3	PwO
CLR <i>opr16,xysp</i>	IDX2	69 xb ee ff	3	PwP
CLR [D, <i>xysp</i>]	[D,IDX]	69 xb	5	PIfPw
CLR [<i>opr16,xysp</i>]	[IDX2]	69 xb ee ff	5	PIPPw

CLRA

Clear A

CLRA

Operation: $0 \Rightarrow A$

Description: The content of accumulator A is replaced with zeros.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	1	0	0

N: 0; Cleared.

Z: 1; Set.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CLRA	INH	87	1	0

CLRB

Clear B

CLRB

Operation: $0 \Rightarrow B$

Description: The content of accumulator B is replaced by zeros.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	1	0	0

N: 0; Cleared.

Z: 1; Set.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CLRB	INH	C7	1	0

CLV

Clear two's complement Overflow Bit

CLV

Operation: 0 \Rightarrow V bit

Description: Clears the V status bit. This instruction is assembled as ANDCC # $\$FD$. The ANDCC instruction can be used to clear any combination of bits in the CCR in one operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	0	-

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CLV translates to... ANDCC # $\$FD$	IMM	10 FD	1	P

CMPA

Compare A

CMPA

Operation: (A) – (M)

Description: Compares the content of accumulator A to the content of memory location M and sets the condition codes, which may then be used for arithmetic and logical conditional branching. Both operands are unaffected.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 + \overline{X7}$

Set if there was a borrow from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CMPA #opr8i	IMM	81 ii	1	P
CMPA opr8a	DIR	91 dd	3	rfP
CMPA opr16a	EXT	B1 hh ll	3	rOP
CMPA oprx0_xysp	IDX	A1 xb	3	rfP
CMPA oprx9_xysp	IDX1	A1 xb ff	3	rPO
CMPA oprx16_xysp	IDX2	A1 xb ee ff	4	frPP
CMPA [D,xysp]	[D,IDX]	A1 xb	6	fIfrfP
CMPA [oprx16,xysp]	[IDX2]	A1 xb ee ff	6	fIPrfP

CMPB

Compare B

CMPB

Operation: (B) – (M)

Description: Compares the content of accumulator B to the content of memory location M and sets the condition codes, which may then be used for arithmetic and logical conditional branching. Both operands are unaffected.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 + \overline{X7}$

Set if there was a borrow from the MSB of the result; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CMPB #opr8i	IMM	C1 ii	1	P
CMPB opr8a	DIR	D1 dd	3	r f P
CMPB opr16a	EXT	F1 hh ll	3	r O P
CMPB opr0_xysp	IDX	E1 xb	3	r f P
CMPB opr9_xysp	IDX1	E1 xb ff	3	r P O
CMPB opr16_xysp	IDX2	E1 xb ee ff	4	f r P P
CMPB [D,xysp]	[D,IDX]	E1 xb	6	f I f r f P
CMPB [opr16,xysp]	[IDX2]	E1 xb ee ff	6	f I P r f P

COM

Complement Memory

COM

Operation: $(\overline{M}) = \$FF - (M) \Rightarrow M$

Description: Replaces the content of memory location M with its one's complement. Each bit of M is replaced with the complement of that bit. Immediately after a COM operation on unsigned values, only the BEQ, BNE, LBEQ, and LBNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	1

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 1: Set (for M6800 compatibility).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
COM <i>opr16a</i>	EXT	71 hh ll	4	rOPw
COM <i>opr0_xysp</i>	IDX	61 xb	3	rPw
COM <i>opr9_xysp</i>	IDX1	61 xb ff	4	rPOw
COM <i>opr16_xysp</i>	IDX2	61 xb ee ff	5	frPPw
COM [D, <i>xysp</i>]	[D,IDX]	61 xb	6	fIfrPw
COM [<i>opr16_xysp</i>]	[IDX2]	61 xb ee ff	6	fIPrPw

COMA

Complement A

COMA

Operation: $(\bar{A}) = \$FF - (A) \Rightarrow A$

Description: Replaces the content of accumulator A with its one's complement. Each bit of A is replaced with the complement of that bit. Immediately after a COM operation on unsigned values, only the BEQ, BNE, LBEQ, and LBNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	1

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 1: Set (for M6800 compatibility).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
COMA	INH	41	1	0

COMB

Complement B

COMB

Operation: $(\bar{B}) = \$FF - (B) \Rightarrow B$

Description: Replaces the content of accumulator B with its one's complement. Each bit of B is replaced with the complement of that bit. Immediately after a COM operation on unsigned values, only the BEQ, BNE, LBEQ, and LBNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	1

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 1: Set (for M6800 compatibility).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
COMB	INH	51	1	0

CPD

Compare Double Accumulator

CPD

Operation: (A : B) – (M : M + 1)

Description: Compares the content of accumulator D with a 16-bit value at the address specified, and sets the condition codes accordingly. The compare is accomplished internally by a 16-bit subtract of (M : M + 1) from accumulator D without modifying either D or (M : M + 1).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D_{15} \cdot M_{15} \cdot \overline{R_{15}} + \overline{D_{15}} \cdot \overline{M_{15}} \cdot R_{15}$

Set if two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{D_{15}} \cdot M_{15} + M_{15} \cdot R_{15} + R_{15} + \overline{D_{15}}$

Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CPD # <i>opr16i</i>	IMM	8C jj kk	2	OP
CPD <i>opr8a</i>	DIR	9C dd	3	RfP
CPD <i>opr16a</i>	EXT	BC hh ll	3	ROP
CPD <i>opr0,xysp</i>	IDX	AC xb	3	RfP
CPD <i>opr9,xysp</i>	IDX1	AC xb ff	3	RPO
CPD <i>opr16,xysp</i>	IDX2	AC xb ee ff	4	fRPP
CPD [D, <i>xysp</i>]	[D,IDX]	AC xb	6	fIFRfP
CPD [<i>opr16,xysp</i>]	[IDX2]	AC xb ee ff	6	fIPRfP

CPS

Compare Stack Pointer

CPS

Operation: (SP) – (M : M+1)

Description: Compares the content of the SP with a 16-bit value at the address specified, and sets the condition codes accordingly. The compare is accomplished internally by doing a 16-bit subtract of (M : M+1) from the SP without modifying either the SP or (M : M+1).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $S15 \cdot M15 \cdot \overline{R15} + \overline{S15} \cdot \overline{M15} \cdot R15$
Set if two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{S15} \cdot M15 + M15 \cdot R15 + R15 + \overline{S15}$
Set if the absolute value of the content of memory is larger than the absolute value of the SP; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CPS #opr16i	IMM	8F jj kk	2	OP
CPS opr8a	DIR	9F dd	3	RfP
CPS opr16a	EXT	BF hh ll	3	ROP
CPS oprx0_xysp	IDX	AF xb	3	RfP
CPS oprx9_xysp	IDX1	AF xb ff	3	RPO
CPS oprx16_xysp	IDX2	AF xb ee ff	4	fRPP
CPS [D,xysp]	[D,IDX]	AF xb	6	fIfRfP
CPS [opr16,xysp]	[IDX2]	AF xb ee ff	6	fIPRfP

CPX

Compare Index Register X

CPX

Operation: $(X) - (M : M+1)$

Description: Compares the content of index register X with a 16-bit value at the address specified, and sets the condition codes accordingly. The compare is accomplished internally by a 16-bit subtract of (M : M+1) from index register X without modifying either index register X or (M : M+1).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $X15 \bullet \overline{M15} \bullet \overline{R15} + \overline{X15} \bullet M15 \bullet R15$
Set if two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X15} \bullet M15 + M15 \bullet R15 + R15 + \overline{X15}$
Set if the absolute value of the content of memory is larger than the absolute value of the index register; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CPX #opr16i	IMM	8E jj kk	2	OP
CPX opr8a	DIR	9E dd	3	RfP
CPX opr16a	EXT	BE hh ll	3	ROP
CPX oprx0_xysp	IDX	AE xb	3	RfP
CPX oprx9_xysp	IDX1	AE xb ff	3	RPO
CPX oprx16_xysp	IDX2	AE xb ee ff	4	fRPP
CPX [D,xysp]	[D,IDX]	AE xb	6	fIfRfP
CPX [oprx16,xysp]	[IDX2]	AE xb ee ff	6	fIPRfP

CPY

Compare Index Register Y

CPY

Operation: (Y) – (M : M+1)

Description: Compares the content of index register Y to a 16-bit value at the address specified, and sets the condition codes accordingly. The compare is accomplished internally by a 16-bit subtract of (M : M+1) from Y without modifying either Y or (M : M+1).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $Y_{15} \bullet M_{15} \bullet \bar{R}_{15} + \bar{Y}_{15} \bullet M_{15} \bullet R_{15}$
Set if two's complement overflow resulted from the operation; cleared otherwise.

C: $\bar{Y}_{15} \bullet M_{15} + M_{15} \bullet R_{15} + R_{15} + \bar{Y}_{15}$
Set if the absolute value of the content of memory is larger than the absolute value of the index register; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
CPY # <i>opr16i</i>	IMM	8D jj kk	2	OP
CPY <i>opr8a</i>	DIR	9D dd	3	RfP
CPY <i>opr16a</i>	EXT	BD hh ll	3	ROP
CPY <i>opr0_xysp</i>	IDX	AD xb	3	RfP
CPY <i>opr9_xysp</i>	IDX1	AD xb ff	3	RPO
CPY <i>opr16_xysp</i>	IDX2	AD xb ee ff	4	fRPP
CPY [<i>D,xysp</i>]	[D,IDX]	AD xb	6	fIfRfP
CPY [<i>opr16_xysp</i>]	[IDX2]	AD xb ee ff	6	fIPRfP

DAA

Decimal Adjust A

DAA

Description: DAA adjusts the content of accumulator A and the state of the C status bit to represent the correct binary-coded-decimal sum and the associated carry when a BCD calculation has been performed. In order to execute DAA, the content of accumulator A, the state of the C status bit, and the state of the H status bit must all be the result of performing an ABA, ADD or ADC on BCD operands, with or without an initial carry.

The table below shows DAA operation for all legal combinations of input operands. Columns 1 through 4 represent the results of ABA, ADC, or ADD operations on BCD operands. The correction factor in column 5 is added to the accumulator to restore the result of an operation on two BCD operands to a valid BCD value, and to set or clear the C bit. All values are in hexadecimal.

1	2	3	4	5	6
Initial C Bit Value	Value of A[7:4]	Initial H Bit Value	Value of A[3:0]	Correction Factor	Corrected C Bit Value
0	0-9	0	0-9	00	0
0	0-8	0	A-F	06	0
0	0-9	1	0-3	06	0
0	A-F	0	0-9	60	1
0	9-F	0	A-F	66	1
0	A-F	1	0-3	66	1
1	0-2	0	0-9	60	1
1	0-2	0	A-F	66	1
1	0-3	1	0-3	66	1

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	?	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Undefined.

C: Represents BCD carry. See table above.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DAA	INH	18 07	3	0E0

DBEQ Decrement and Branch if Equal to Zero DBEQ

Operation: (Counter) – 1 ⇒ Counter
 If (Counter) = 0, then (PC) + \$0003 + Rel ⇒ PC,

Description: Subtract one from the specified counter register A, B, D, X, Y, or SP. If the counter register has reached zero, execute a branch to the specified relative destination. The DBEQ instruction is encoded into three bytes of machine code including the 9-bit relative offset (–256 to +255 locations from the start of the next instruction).

IBEQ and TBEQ instructions are similar to DBEQ except that the counter is incremented or tested rather than being decremented. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	–	–	–	–

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
DBEQ <i>abdxys, rel9</i>	REL	04 1b rr	3/3	PPP/POP

Notes:

- Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (DBEQ – 0) or not zero (DBNE – 1) versions, and bit 4 is the sign bit of the 9-bit relative offset. Bits 7 and 6 would be 0:0 for DBEQ.

Count Register	Bits 2:0	Source Form	Object Code (if offset is positive)	Object Code (if offset is negative)
A	000	DBEQ A, <i>rel9</i>	04 00 rr	04 10 rr
B	001	DBEQ B, <i>rel9</i>	04 01 rr	04 11 rr
D	100	DBEQ D, <i>rel9</i>	04 04 rr	04 14 rr
X	101	DBEQ X, <i>rel9</i>	04 05 rr	04 15 rr
Y	110	DBEQ Y, <i>rel9</i>	04 06 rr	04 16 rr
SP	111	DBEQ SP, <i>rel9</i>	04 07 rr	04 17 rr

DBNE Decrement and Branch if Not Equal to Zero DBNE

Operation: (Counter) – 1 ⇒ Counter
 If (Counter) not = 0, then (PC) + \$0003 + Rel ⇒ PC,

Description: Subtract one from the specified counter register A, B, D, X, Y, or SP. If the counter register has not been decremented to zero, execute a branch to the specified relative destination. The DBNE instruction is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255 locations from the start of the next instruction).

IBNE and TBNE instructions are similar to DBNE except that the counter is incremented or tested rather than being decremented. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
DBNE <i>abdxys, rel9</i>	REL	04 1b rr	3/3	PPP/POP

Notes:

1. Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (DBEQ – 0) or not zero (DBNE – 1) versions, and bit 4 is the sign bit of the 9-bit relative offset. Bits 7 and 6 would be 0:0 for DBNE.

Count Register	Bits 2:0	Source Form	Object Code (if offset is positive)	Object Code (if offset is negative)
A	000	DBNE A, <i>rel9</i>	04 20 rr	04 30 rr
B	001	DBNE B, <i>rel9</i>	04 21 rr	04 31 rr
D	100	DBNE D, <i>rel9</i>	04 24 rr	04 34 rr
X	101	DBNE X, <i>rel9</i>	04 25 rr	04 35 rr
Y	110	DBNE Y, <i>rel9</i>	04 26 rr	04 36 rr
SP	111	DBNE SP, <i>rel9</i>	04 27 rr	04 37 rr

DEC

Decrement Memory

DEC

Operation: (M) – \$01 ⇒ M

Description: Subtract one from the content of memory location M.

The N, Z and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the DEC instruction to be used as a loop counter in multiple-precision computations.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	Δ	Δ	Δ	–

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (M) was \$80 before the operation.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DEC <i>opr16a</i>	EXT	73 hh ll	4	rOPw
DEC <i>opr0_xysp</i>	IDX	63 xb	3	rPw
DEC <i>opr9_xysp</i>	IDX1	63 xb ff	4	rPOw
DEC <i>opr16_xysp</i>	IDX2	63 xb ee ff	5	frPPw
DEC [D, <i>xysp</i>]	[D,IDX]	63 xb	6	fiFrPw
DEC [<i>opr16_xysp</i>]	[IDX2]	63 xb ee ff	6	fIPrPw

DECA

Decrement A

DECA

Operation: (A) – \$01 ⇒ A

Description: Subtract one from the content of accumulator A.

The N, Z and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the DEC instruction to be used as a loop counter in multiple-precision computations.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (A) was \$80 before the operation.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DECA	INH	43	1	0

DECB

Decrement B

DECB

Operation: (B) – \$01 ⇒ B

Description: Subtract one from the content of accumulator B.

The N, Z and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the DEC instruction to be used as a loop counter in multiple-precision computations.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (B) was \$80 before the operation.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DECB	INH	53	1	0

DES

Decrement Stack Pointer

DES

Operation: $(SP) - \$0001 \Rightarrow SP$

Description: Subtract one from the SP. This instruction assembles to LEAS -1,SP. The LEAS instruction does not affect condition codes as DEX or DEY instructions do.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DES translates to... LEAS -1,SP	IDX	1B 9F	2	pp1

Notes:

1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

DEX

Decrement Index Register X

DEX

Operation: $(X) - \$0001 \Rightarrow X$

Description: Subtract one from index register X. LEAX -1,X could be used to accomplish the same result, except LEA does not affect the Z bit. Although the LEAX instruction is more flexible, DEX requires only one byte of object code.

Only the Z bit is set or cleared according to the result of this operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	-	-

Z: Set if result is \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DEX	INH	09	1	0

DEY

Decrement Index Register Y

DEY

Operation: $(Y) - \$0001 \Rightarrow Y$

Description: Subtract one from index register Y. LEAY -1,Y could be used to accomplish the same result, except LEA does not affect the Z bit. Although the LEAY instruction is more flexible, DEY requires only one byte of object code.

Only the Z bit is set or cleared according to the result of this operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	-	-

Z: Set if result is \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
DEY	INH	03	1	0

EDIV

Extended Divide 32-bit by 16-bit (Unsigned)

EDIV

Operation: $(Y : D) \div (X) \Rightarrow Y; \text{Remainder} \Rightarrow D$

Description: Divides a 32-bit unsigned divisor by a 16-bit dividend, producing a 16-bit unsigned quotient and an unsigned 16-bit remainder. All operands and results are located in CPU registers. The C status bit can be used to round the result. If an attempt to divide by zero is made, the contents of accumulator D and index register Y do not change, but the states of the N and Z bits in the CCR are undefined.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.
Undefined after overflow or division by zero.

Z: Set if result is \$0000; cleared otherwise.
Undefined after overflow or division by zero.

V: Set if the result was > \$FFFF; cleared otherwise. Undefined after division by zero.

C: Set if divisor was \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EDIV	INH	11	11	fffffffff0

EDIVS

Extended Divide 32-bit by 16-bit
(Signed)

EDIVS

Operation: $(Y : D) \div (X) \Rightarrow Y$; Remainder $\Rightarrow D$

Description: Divides a signed 32-bit divisor by a 16-bit signed dividend, producing a signed 16-bit quotient and a signed 16-bit remainder. All operands and results are located in CPU registers. If an attempt to divide by zero is made, the C status bit is set and the contents of accumulator D and index register Y do not change, but the states of the N and Z bits in the CCR are undefined.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

- N: Set if MSB of result is set; cleared otherwise. Undefined after overflow or division by zero.
- Z: Set if result is \$0000; cleared otherwise. Undefined after overflow or division by zero.
- V: Set if the result was > \$7FFF or < \$8000; cleared otherwise. Undefined after division by zero.
- C: Set if divisor was \$0000; cleared otherwise. (Indicates division by zero).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EDIVS	INH	18 14	12	0fffffffffo

EMACS

Extended Multiply and Accumulate
(Signed)
16-bit By 16-bit to 32-bit

EMACS

Operation: $(M(X) : M(X+1)) \times (M(Y) : M(Y+1)) + (M \sim M+3) \Rightarrow M \sim M+3$

Description: A 16-bit value is multiplied by a 16-bit value to produce a 32-bit intermediate result. This 32-bit intermediate result is then added to the content of a 32-bit accumulator in memory. EMACS is a signed integer operation. All operands and results are located in memory. When the EMACS instruction is executed, the first source operand is fetched from an address pointed to by X, and the second source operand is fetched from an address pointed to by index register Y. Before the instruction is executed, the X and Y index registers must contain values that point to the most significant bytes of the source operands. The most significant byte of the 32-bit result is specified by an extended address supplied with the instruction.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00000000; cleared otherwise.

V: $M31 \bullet I31 \bullet \overline{R31} + \overline{M31} \bullet \overline{I31} \bullet R31$

Set if result > \$7FFFFFFF (+ overflow) or < \$80000000 (- underflow).
Indicates two's complement overflow.

C: $M15 \bullet I15 + I15 \bullet R15 + R15 \bullet M15$

Set if there was a carry from bit 15 of the result; cleared otherwise.
Indicates a carry from low word to high word of the result occurred.

Addressing Modes, Machine Code, and Execution Times:

Source Form ¹	Address Mode	Object Code	Cycles	Access Detail
EMACS <i>opr16a</i>	Special	18 12 hh 11	13	ORROfffRRfWWP

Notes:

- opr16a* is an extended address specification. Both X and Y point to source operands.

EMAXD

Place Larger of Two Unsigned 16-bit Values In Accumulator D

EMAXD

Operation: MAX ((D), (M : M + 1)) ⇒ D

Description: Subtracts an unsigned 16-bit value in memory from an unsigned 16-bit value in accumulator D to determine which is larger, and leaves the larger of the two values in accumulator D. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C= 1, the value in accumulator D has been replaced by the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand. Auto increment/decrement variations of indexed addressing facilitate finding the largest value in a list of values.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
—	—	—	—	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D_{15} \bullet \overline{M}_{15} \bullet R_{15} + \overline{D}_{15} \bullet M_{15} \bullet R_{15}$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{D}_{15} \bullet M_{15} + M_{15} \bullet R_{15} + R_{15} \bullet \overline{D}_{15}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction (R = D – M : M + 1).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EMAXD <i>oprX0,xysp</i>	IDX	18 1A xb	4	ORfP
EMAXD <i>oprX9,xysp</i>	IDX1	18 1A xb ff	4	ORPO
EMAXD <i>oprX16,xysp</i>	IDX2	18 1A xb ee ff	5	OfRPP
EMAXD [D,xysp]	[D,IDX]	18 1A xb	7	OfIfrfP
EMAXD [<i>oprX16,xysp</i>]	[IDX2]	18 1A xb ee ff	7	OfIPrfP

EMAXM

Place Larger of Two Unsigned 16-bit Values In Memory

EMAXM

Operation: $\text{MAX} ((D), (M : M + 1)) \Rightarrow M : M + 1$

Description: Subtracts an unsigned 16-bit value in memory from an unsigned 16-bit value in accumulator D to determine which is larger, and leaves the larger of the two values in the memory location. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C = 0, the value in accumulator D has replaced the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D15 \cdot \overline{M15} \cdot \overline{R15} + \overline{D15} \cdot M15 \cdot R15$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{D15} \cdot M15 + M15 \cdot R15 + R15 \cdot \overline{D15}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction ($R = D - M : M + 1$).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EMAXM <i>opr0,xysp</i>	IDX	18 1E xb	4	ORPW
EMAXM <i>opr9,xysp</i>	IDX1	18 1E xb ff	5	ORPWO
EMAXM <i>opr16,xysp</i>	IDX2	18 1E xb ee ff	6	OFRPWP
EMAXM [D,xysp]	[D,IDX]	18 1E xb	7	OIFRPW
EMAXM [<i>opr16,xysp</i>]	[IDX2]	18 1E xb ee ff	7	OIFRPW

EMIND

Place Smaller of Two Unsigned 16-bit Values In Accumulator D

EMIND

Operation: MIN ((D), (M : M + 1)) ⇒ D

Description: Subtracts an unsigned 16-bit value in memory from an unsigned 16-bit value in accumulator D to determine which is larger, and leaves the smaller of the two values in accumulator D. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C= 0, the value in accumulator D has been replaced by the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand. Auto increment/decrement variations of indexed addressing facilitate finding the largest value in a list of values.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D_{15} \cdot \overline{M}_{15} \cdot \overline{R}_{15} + \overline{D}_{15} \cdot M_{15} \cdot R_{15}$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{D}_{15} \cdot M_{15} + M_{15} \cdot R_{15} + R_{15} \cdot \overline{D}_{15}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction ($R = D - M : M + 1$).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EMIND <i>opr_x0_{xy}sp</i>	IDX	18 1B xb	4	ORfP
EMIND <i>opr₉_{xy}sp</i>	IDX1	18 1B xb ff	4	ORPO
EMIND <i>opr_x16_{xy}sp</i>	IDX2	18 1B xb ee ff	5	OERPP
EMIND [D, <i>xy</i> sp]	[D,IDX]	18 1B xb	7	OfIfRfP
EMIND [<i>opr_x16</i> , <i>xy</i> sp]	[IDX2]	18 1B xb ee ff	7	OeIPRfP

EMINM

Place Smaller of Two Unsigned 16-bit Values In Memory

EMINM

Operation: $\text{MIN}((D), (M : M + 1)) \Rightarrow M : M + 1$

Description: Subtracts an unsigned 16-bit value in memory from an unsigned 16-bit value in accumulator D to determine which is larger, and leaves the smaller of the two values in the memory location. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C = 1, the value in accumulator D has replaced the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D15 \cdot \overline{M15} \cdot \overline{R15} + \overline{D15} \cdot M15 \cdot R15$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{D15} \cdot M15 + M15 \cdot R15 + R15 \cdot \overline{D15}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction ($R = D - M : M + 1$).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EMINM <i>opr_x0_xysp</i>	IDX	18 1F xb	4	ORPW
EMINM <i>opr_x9_xysp</i>	IDX1	18 1F xb ff	5	ORPWO
EMINM <i>opr_x16_xysp</i>	IDX2	18 1F xb ee ff	6	O _F IRPWP
EMINM [D, <i>xysp</i>]	[D,IDX]	18 1F xb	7	O _F I _F RPW
EMINM [<i>opr_x16_xysp</i>]	[IDX2]	18 1F xb ee ff	7	O _F I _P RPW

EMUL

Extended Multiply 16-bit by 16-bit (Unsigned)

EMUL

Operation: $(D) \times (Y) \Rightarrow Y : D$

Description: An unsigned 16-bit value is multiplied by an unsigned 16-bit value to produce an unsigned 32-bit result. The first source operand must be loaded into 16-bit accumulator D and the second source operand must be loaded into index register Y before executing the instruction. When the instruction is executed, the value in D is multiplied by the value in Y. The upper 16-bits of the 32-bit result are stored in Y and the low order 16-bits of the result are stored in D.

The carry flag (C bit) can be used to round the high order 16 bits of the result.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	-	Δ

N: Set if the MSB of the result is set; cleared otherwise.

Z: Set if result is \$00000000; cleared otherwise.

C: Set if bit 15 of the result is set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EMUL	INH	13	3	ff0

EMULS

Extended Multiply
16-bit by 16-bit (Signed)

EMULS

Operation: $(D) \times (Y) \Rightarrow Y : D$

Description: A signed 16-bit value is multiplied by a signed 16-bit value to produce a signed 32-bit result. The first source operand must be loaded into 16-bit accumulator D and the second source operand must be loaded into index register Y before executing the instruction. When the instruction is executed, D is multiplied by the value Y. The 16 high-order bits of the 32-bit result are stored in Y and the 16 low-order bits of the result are stored in D.

The C status bit can be used to round the high order 16 bits of the result.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	-	Δ

N: Set if the MSB of the result is set; cleared otherwise.

Z: Set if result is \$00000000; cleared otherwise.

C: Set if bit 15 of the result is set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EMULS	INH	18 13	3	0f0

EORA

Exclusive-OR A

EORA

Operation: $(A) \oplus (M) \Rightarrow A$

Description: Performs the logical exclusive OR between the content of accumulator A and the content of memory location M. The result is placed in A. Each bit of A after the operation is the logical exclusive OR of the corresponding bits of M and A before the operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EORA # <i>opr8i</i>	IMM	88 ii	1	P
EORA <i>opr8a</i>	DIR	98 dd	3	rfP
EORA <i>opr16a</i>	EXT	B8 hh ll	3	rOP
EORA <i>opr_x0_{xy}sp</i>	IDX	A8 xb	3	rfP
EORA <i>opr₉_{xy}sp</i>	IDX1	A8 xb ff	3	rPO
EORA <i>opr₁₆_{xy}sp</i>	IDX2	A8 xb ee ff	4	frPP
EORA [<i>D</i> , <i>xy</i> sp]	[D,IDX]	A8 xb	6	fIfrfP
EORA [<i>opr₁₆</i> , <i>xy</i> sp]	[IDX2]	A8 xb ee ff	6	fIPrfP

EORB

Exclusive-OR B

EORB

Operation: $(B) \oplus (M) \Rightarrow B$

Description: Performs the logical exclusive OR between the content of accumulator B and the content of memory location M. The result is placed in B. Each bit of B after the operation is the logical exclusive OR of the corresponding bits of M and B before the operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
EORB # <i>opr8i</i>	IMM	C8 ii	1	P
EORB <i>opr8a</i>	DIR	D8 dd	3	rfP
EORB <i>opr16a</i>	EXT	F8 hh ll	3	rOP
EORB <i>opr0_xysp</i>	IDX	E8 xb	3	rfP
EORB <i>opr9,xysp</i>	IDX1	E8 xb ff	3	rPO
EORB <i>opr16,xysp</i>	IDX2	E8 xb ee ff	4	frPP
EORB [D, <i>xysp</i>]	[D,IDX]	E8 xb	6	fIfrfP
EORB [<i>opr16,xysp</i>]	[IDX2]	E8 xb ee ff	6	fIPrfP

ETBL

Extended Table Lookup and Interpolate

ETBL

Operation: $(M : M+1) + [(B) \times ((M+2:M+3) - (M : M+1))] \Rightarrow D$

Description: The ETBL instruction linearly interpolates one of 256 result values that fall between each pair of data entries in a lookup table stored in memory. Data points in the table represent the endpoints of equally-spaced line segments. Table entries and the interpolated result are 16-bit values. The result is stored in the D accumulator.

Before executing ETBL, set up an index register so that it points to the starting point (X1) of a line segment when the instruction is executed. X1 is the table entry closest to, but less than or equal to, the desired lookup value. The next table entry after X1 is X2. XL is the distance in X between X1 and X2. Load accumulator B with a binary fraction (radix point to left of MSB) representing the ratio $(XL - X1) \div (X2 - X1)$.

The 16-bit unrounded result is calculated using the following expression:

$$D = Y1 + [(B) \times (Y2 - Y1)]$$

Where

$$(B) = (XL - X1) \div (X2 - X1)$$

Y1 = 16-bit data entry pointed to by <effective address>

Y2 = 16-bit data entry pointed to by <effective address> + 2

The intermediate value $[(B) \times (Y2 - Y1)]$ produces a 24-bit result with the radix point between bits 7 and 8. Any indexed addressing mode, except indirect modes or 9-bit and 16-bit offset modes, can be used to identify the first data point (X1, Y1). The second data point is the next table entry.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	-	?

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

C: Undefined.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ETBL <i>oprX0_xYsp</i>	IDX	18 3F xb	10	ORRffffFP

EXG

Exchange Register Contents

EXG

Operation: See table

Description: Exchanges the contents of registers specified in the instruction as shown below. Note that the order in which exchanges between 8-bit and 16-bit registers are specified affects the high byte of the 16-bit registers differently. Exchanges involving D with A or B are ambiguous. Cases involving TMP2 and TMP3 are reserved for Motorola use, so some assemblers may not permit their use, but it is possible to generate these cases by using DC.B or DC.W assembler directives.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected, unless the CCR is the destination register. Condition codes take on the value of the corresponding source bits, except that the X mask bit cannot change from zero to one. Software can leave the X bit set, leave it cleared, or change it from one to zero, but it can only be set by a reset or by recognition of an \overline{XIRQ} interrupt.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
EXG <i>abcdxys,abcdxys</i>	INH	B7 eb	1	P

Notes:

1. Legal coding for eb is summarized in the following table. Columns represent the high-order source digit. Rows represent the low-order destination digit (Bit 3 is a don't-care). Values are in hexadecimal.

	B	9	A	B	C	D	E	F
0	A \Leftrightarrow A	B \Leftrightarrow A	CCR \Leftrightarrow A	TMP3 _L \Rightarrow A \$00:A \Rightarrow TMP3	B \Rightarrow A A \Rightarrow B	X _L \Rightarrow A \$00:A \Rightarrow X	Y _L \Rightarrow A \$00:A \Rightarrow Y	SP _L \Rightarrow A \$00:A \Rightarrow SP
1	A \Leftrightarrow B	B \Leftrightarrow B	CCR \Leftrightarrow B	TMP3 _L \Rightarrow B \$FF:B \Rightarrow TMP3	B \Rightarrow B \$FF:A \Rightarrow A	X _L \Rightarrow B \$FF:B \Rightarrow X	Y _L \Rightarrow B \$FF:B \Rightarrow Y	SP _L \Rightarrow B \$FF:B \Rightarrow SP
2	A \Leftrightarrow CCR	B \Leftrightarrow CCR	CCR \Leftrightarrow CCR	TMP3 _L \Rightarrow CCR \$FF:CCR \Rightarrow TMP3	B \Rightarrow CCR \$FF:CCR \Rightarrow D	X _L \Rightarrow CCR \$FF:CCR \Rightarrow X	Y _L \Rightarrow CCR \$FF:CCR \Rightarrow Y	SP _L \Rightarrow CCR \$FF:CCR \Rightarrow SP
3	\$00:A \Rightarrow TMP2 TMP2 _L \Rightarrow A	\$00:B \Rightarrow TMP2 TMP2 _L \Rightarrow B	\$00:CCR \Rightarrow TMP2 TMP2 _L \Rightarrow CCR	TMP3 \Leftrightarrow TMP2	D \Leftrightarrow TMP2	X \Leftrightarrow TMP2	Y \Leftrightarrow TMP2	SP \Leftrightarrow TMP2
4	\$00:A \Rightarrow D	\$00:B \Rightarrow D	\$00:CCR \Rightarrow D B \Rightarrow CCR	TMP3 \Leftrightarrow D	D \Leftrightarrow D	X \Leftrightarrow D	Y \Leftrightarrow D	SP \Leftrightarrow D
5	\$00:A \Rightarrow X X _L \Rightarrow A	\$00:B \Rightarrow X X _L \Rightarrow B	\$00:CCR \Rightarrow X X _L \Rightarrow CCR	TMP3 \Leftrightarrow X	D \Leftrightarrow X	X \Leftrightarrow X	Y \Leftrightarrow X	SP \Leftrightarrow X
6	\$00:A \Rightarrow Y Y _L \Rightarrow A	\$00:B \Rightarrow Y Y _L \Rightarrow B	\$00:CCR \Rightarrow Y Y _L \Rightarrow CCR	TMP3 \Leftrightarrow Y	D \Leftrightarrow Y	X \Leftrightarrow Y	Y \Leftrightarrow Y	SP \Leftrightarrow Y
7	\$00:A \Rightarrow SP SP _L \Rightarrow A	\$00:B \Rightarrow SP SP _L \Rightarrow B	\$00:CCR \Rightarrow SP SP _L \Rightarrow CCR	TMP3 \Leftrightarrow SP	D \Leftrightarrow SP	X \Leftrightarrow SP	Y \Leftrightarrow SP	SP \Leftrightarrow SP

FDIV

Fractional Divide

FDIV

Operation: $(D) \div (X) \Rightarrow X$; Remainder $\Rightarrow D$

Description: Divides an unsigned 16-bit numerator in double accumulator D by an unsigned 16-bit denominator in index register X, producing an unsigned 16-bit quotient in X, and an unsigned 16-bit remainder in D. If both the numerator and the denominator are assumed to have radix points in the same positions, the radix point of the quotient is to the left of bit 15. The numerator must be less than the denominator. In the case of overflow (denominator is less than or equal to the numerator) or division by zero, the quotient is set to \$FFFF, and the remainder is indeterminate.

FDIV is equivalent to multiplying the numerator by 2^{16} and then performing 32×16 -bit integer division. The result is interpreted as a binary-weighted fraction, which resulted from the division of a 16-bit integer by a larger 16-bit integer. A result of \$0001 corresponds to 0.000015, and \$FFFF corresponds to 0.9998. The remainder of an IDIV instruction can be resolved into a binary-weighted fraction by an FDIV instruction. The remainder of an FDIV instruction can be resolved into the next 16-bits of binary-weighted fraction by another FDIV instruction.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	Δ	Δ

Z: Set if quotient is \$0000; cleared otherwise.

V: 1 if $X \leq D$

Set if the denominator was less than or equal to the numerator; cleared otherwise.

C: $\overline{X15} \cdot \overline{X14} \cdot \overline{X13} \cdot \overline{X12} \cdot \dots \cdot \overline{X3} \cdot \overline{X2} \cdot \overline{X1} \cdot \overline{X0}$

Set if denominator was \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
FDIV	INH	18 11	12	0fffffffffo

IBEQ

Increment and Branch if Equal to Zero

IBEQ

Operation: (Counter) + 1 ⇒ Counter
 If (Counter) = 0, then (PC) + \$0003 + Rel ⇒ PC,

Description: Add one to the specified counter register A, B, D, X, Y, or SP. If the counter register has reached zero, branch to the specified relative destination. The IBEQ instruction is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255 locations from the start of the next instruction).

DBEQ and TBEQ instructions are similar to IBEQ except that the counter is decremented or tested rather than being incremented. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	–	–	–	–

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
IBEQ <i>abdxys, rel9</i>	REL	04 1b rr	3/3	PPP/POP

Notes:

1. Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (IBEQ – 0) or not zero (IBNE – 1) versions, and bit 0 is the sign bit of the 9-bit relative offset. Bits 7 and 6 should be 1:0 for IBEQ.

Count Register	Bits 2:0	Source Form	Object Code (if offset is positive)	Object Code (if offset is negative)
A	000	IBEQ A, <i>rel9</i>	04 80 rr	04 90 rr
B	001	IBEQ B, <i>rel9</i>	04 81 rr	04 91 rr
D	100	IBEQ D, <i>rel9</i>	04 84 rr	04 94 rr
X	101	IBEQ X, <i>rel9</i>	04 85 rr	04 95 rr
Y	110	IBEQ Y, <i>rel9</i>	04 86 rr	04 96 rr
SP	111	IBEQ SP, <i>rel9</i>	04 87 rr	04 97 rr

IBNE

Increment and Branch if Not Equal to Zero

IBNE

Operation: (Counter) + 1 \Rightarrow Counter
 If (Counter) not = 0, then (PC) + \$0003 + Rel \Rightarrow PC

Description: Add one to the specified counter register A, B, D, X, Y, or SP. If the counter register has not been incremented to zero, branch to the specified relative destination. The IBNE instruction is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255 locations from the start of the next instruction).

DBNE and TBNE instructions are similar to IBNE except that the counter is decremented or tested rather than being incremented. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	–	–	–	–

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
IBNE <i>abdxys, rel9</i>	REL	04 1b rr	3/3	PPP/POP

Notes:

1. Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (IBEQ – 0) or not zero (IBNE – 1) versions, and bit 0 is the sign bit of the 9-bit relative offset. Bits 7 and 6 should be 1:0 for IBNE.

Count Register	Bits 2:1:0	Source Form	Object Code (if offset is positive)	Object Code (if offset is negative)
A	000	IBNE A, <i>rel9</i>	04 A0 rr	04 B0 rr
B	001	IBNE B, <i>rel9</i>	04 A1 rr	04 B1 rr
D	100	IBNE D, <i>rel9</i>	04 A4 rr	04 B4 rr
X	101	IBNE X, <i>rel9</i>	04 A5 rr	04 B5 rr
Y	110	IBNE Y, <i>rel9</i>	04 A6 rr	04 B6 rr
SP	111	IBNE SP, <i>rel9</i>	04 A7 rr	04 B7 rr

IDIV

Integer Divide

IDIV

Operation: $(D) \div (X) \Rightarrow X$; Remainder $\Rightarrow D$

Description: Divides an unsigned 16-bit divisor in double accumulator D by an unsigned 16-bit dividend in index register X, producing an unsigned 16-bit quotient in X, and an unsigned 16-bit remainder in D. If both the divisor and the dividend are assumed to have radix points in the same positions, the radix point of the quotient is to the right of bit zero. In the case of division by zero, the quotient is set to \$FFFF, and the remainder is indeterminate.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	0	Δ

Z: Set if quotient is \$0000; cleared otherwise.

V: 0; Cleared.

C: $\bar{X}_{15} \cdot \bar{X}_{14} \cdot \bar{X}_{13} \cdot \bar{X}_{12} \cdot \dots \cdot \bar{X}_3 \cdot \bar{X}_2 \cdot \bar{X}_1 \cdot \bar{X}_0$
Set if denominator was \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
IDIV	INH	18 10	12	0fffffffffo

IDIVS

Integer Divide (Signed)

IDIVS

Operation: (D) ÷ (X) ⇒ X; Remainder ⇒ D

Description: Performs signed integer division of a signed 16-bit numerator in double accumulator D by a signed 16-bit denominator in index register X, producing a signed 16-bit quotient in X, and a signed 16-bit remainder in D. If division by zero is attempted, the values in accumulator D and index register X are not changed, but the values of the N, Z, and V bits in the CCR are undefined.

Other than division by zero, which is not legal and causes the C status bit to be set, the only overflow case is:

$$\frac{\$8000}{\$FFFF} = \frac{-32,768}{-1} = +32,768$$

But the highest positive value that can be represented in a 16-bit two's complement number is 32,767 (\$7FFFF).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

- N: Set if MSB of result is set; cleared otherwise.
Undefined after overflow or division by zero.
- Z: Set if quotient is \$0000; cleared otherwise.
Undefined after overflow or division by zero
- V: Set if the result was > \$7FFF or < \$8000; cleared otherwise.
Undefined after division by zero
- C: $X_{15} \bullet X_{14} \bullet X_{13} \bullet X_{12} \bullet \dots \bullet X_3 \bullet X_2 \bullet X_1 \bullet X_0$
Set if denominator was \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
IDIVS	INH	18 15	12	0fffffffff0

INC

Increment Memory

INC

Operation: (M) + \$01 ⇒ M

Description: Add one to the content of memory location M.

The N, Z and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the INC instruction to be used as a loop counter in multiple-precision computations.

When operating on unsigned values, only BEQ, BNE, LBEQ, and LBNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Set if there is a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (M) was \$7F before the operation.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
INC <i>opr16a</i>	EXT	72 hh ll	4	rOPw
INC <i>oprx0_xysp</i>	IDX	62 xb	3	rPw
INC <i>oprx9,xysp</i>	IDX1	62 xb ff	4	rPOw
INC <i>opr16,xysp</i>	IDX2	62 xb ee ff	5	frPPw
INC [D, <i>xysp</i>]	[D,IDX]	62 xb	6	fIfrPw
INC [<i>opr16,xysp</i>]	[IDX2]	62 xb ee ff	6	fIPrPw

INCA

Increment A

INCA

Operation: $(A) + \$01 \Rightarrow A$

Description: Add one to the content of accumulator A.

The N, Z and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the INC instruction to be used as a loop counter in multiple-precision computations.

When operating on unsigned values, only BEQ, BNE, LBEQ, and LBNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Set if there is a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (A) was \$7F before the operation.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
INCA	INH	42	1	0

INCB

Increment B

INCB

Operation: (B) + \$01 \Rightarrow B

Description: Add one to the content of accumulator B.

The N, Z and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the INC instruction to be used as a loop counter in multiple-precision computations.

When operating on unsigned values, only BEQ, BNE, LBEQ, and LBNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: Set if there is a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (B) was \$7F before the operation.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
INCB	INH	52	1	0

INS

Increment Stack Pointer

INS

Operation: (SP) + \$0001 ⇒ SP

Description: Add one to the SP. This instruction is assembled to LEAS 1,SP. The LEAS instruction does not affect condition codes as an INX or INY instruction would.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
INS <i>translates to...</i> LEAS 1,SP	IDX	1B 81	2	pp1

Notes:

1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

INX

Increment Index Register X

INX

Operation: $(X) + \$0001 \Rightarrow X$

Description: Add one to index register X. LEAX 1,X could be used to accomplish the same result except LEA does not affect the Z bit. Although the LEAX instruction is more flexible, INX requires only one byte of object code.

Only the Z bit is set or cleared according to the result of this operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	-	-

Z: Set if result is \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
INX	INH	08	1	0

INY

Increment Index Register Y

INY

Operation: $(Y) + \$0001 \Rightarrow Y$

Description: Add one to index register Y. LEAY 1,Y could be used to accomplish the same result except LEA does not affect the Z bit. Although the LEAY instruction is more flexible, INY requires only one byte of object code.

Only the Z status bit is set or cleared according to the result of this operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	-	-

Z: Set if result is \$0000; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
INY	INH	02	1	0

JMP

Jump

JMP

Operation: Effective Address \Rightarrow PC

Description: Jumps to the instruction stored at the effective address. The effective address is obtained according to the rules for extended or indexed addressing.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
JMP <i>opr16a</i>	EXT	06 hh ll	3	PPP
JMP <i>opr0_xysp</i>	IDX	05 xb	3	PPP
JMP <i>opr9_xysp</i>	IDX1	05 xb ff	3	PPP
JMP <i>opr16_xysp</i>	IDX2	05 xb ee ff	4	fPPP
JMP [D, <i>xysp</i>]	[D,IDX]	05 xb	6	fIfPPP
JMP [<i>opr16_xysp</i>]	[IDX2]	05 xb ee ff	6	fIfPPP

JSR

Jump to Subroutine

JSR

Operation: (SP) – \$0002 ⇒ SP
 RTN_H : RTN_L ⇒ M_(SP) : M_(SP + 1)
 Subroutine Address ⇒ PC

Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction following the JSR as a return address.

Decrements the SP by two, to allow the two bytes of the return address to be stacked.

Stacks the return address (the SP points to the high order byte of the return address).

Calculates an effective address according to the rules for extended, direct or indexed addressing.

Jumps to the location determined by the effective address.

Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
JSR <i>opr8a</i>	DIR	17 dd	4	PPPS
JSR <i>opr16a</i>	EXT	16 hh ll	4	PPPS
JSR <i>opr_x0_{xy}sp</i>	IDX	15 xb	4	PPPS
JSR <i>opr_x9_{xy}sp</i>	IDX1	15 xb ff	4	PPPS
JSR <i>opr_x16_{xy}sp</i>	IDX2	15 xb ee ff	5	fPPPS
JSR [D, <i>xy</i> sp]	[D,IDX]	15 xb	7	fIfPPPS
JSR [<i>opr_x16_{xy}sp</i>]	[IDX2]	15 xb ee ff	7	fIfPPPS

LBCC

Long Branch if Carry Cleared
(Same as LBHS)

LBCC

Operation: If $C = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the C status bit and branches if $C = 0$.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBCC <i>rel16</i>	REL	18 24 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/ OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBSL	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBSL	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBCS

Long Branch if Carry Set
(Same as LBLO)

LBCS

Operation: If $C = 1$, then $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the C status bit and branches if $C = 1$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBCS <i>rel16</i>	REL	18 25 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBEQ

Long Branch if Equal

LBEQ

Operation: If $Z = 1$, $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the Z status bit and branches if $Z = 1$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBEQ <i>rel16</i>	REL	18 27 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBGE

Long Branch if Greater than or Equal to Zero

LBGE

Operation: If $N \oplus V = 0$, $(PC) + \$0004 + Rel \Rightarrow PC$

For signed two's complement numbers,
If $(\text{Accumulator}) \geq \text{Memory}$, then branch

Description: If LBGE is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the two's complement number in the accumulator was greater than or equal to the two's complement number in memory.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBGE <i>rel16</i>	REL	18 2C qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBGT

Long Branch if Greater than Zero

LBGT

Operation: If $Z + (N \oplus V) = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

For signed two's complement numbers,
If (Accumulator) > (Memory), then branch

Description: If LBGT is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the two's complement number in the accumulator was greater than the two's complement number in memory.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBGT <i>rel16</i>	REL	18 2E qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcod	Boolean	Test	Mnemonic	Opcod	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBHI

Long Branch if Higher

LBHI

Operation: If $C + Z = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

For unsigned binary numbers, if (Accumulator) > (Memory), then branch

Description: If LBHI is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator was greater than the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBHI <i>rel16</i>	REL	18 22 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBHS

Long Branch if Higher or Same
(Same as LBCC)

LBHS

Operation: If $C = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

For unsigned binary numbers, if $(Accumulator) \geq (Memory)$, then branch

Description: If LBHS is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator was greater than or equal to the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBHS <i>rel/16</i>	REL	18 24 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBLE

Long Branch if Less than or Equal to Zero

LBLE

Operation: If $Z + (N \oplus V) = 1$, then $(PC) + \$0004 + Rel \Rightarrow PC$

For signed two's complement numbers,
if $(\text{Accumulator}) \leq (\text{Memory})$, then branch

Description: If LBLE is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the two's complement number in the accumulator was less than or equal to the two's complement number in memory.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBLE <i>rel16</i>	REL	18 2F qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/ OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBTL	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBTL	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBLO

Long Branch if Lower
(Same as LBCS)

LBLO

Operation: If $C = 1$, then $(PC) + \$0004 + Rel \Rightarrow PC$

For unsigned binary numbers, if $(Accumulator) < (Memory)$, then branch

Description: If LBLO is executed immediately after execution of CBA, CMPA, CMPB, CMPD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the unsigned binary number in the accumulator was less than the unsigned binary number in memory. Generally not useful after INC/DEC, LD/ST, TST/CLR/COM because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBLO <i>rel16</i>	REL	18 25 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/ OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LB RN	18 21	Unconditional

L B L S

Long Branch if Lower or Same

L B L S

Operation: If $C + Z = 1$, then $(PC) + \$0004 + Rel \Rightarrow PC$

For unsigned binary numbers, if $(\text{Accumulator}) \leq (\text{Memory})$, then branch

Description: If L B L S is executed immediately after execution of C B A, C M P A, C M P B, C M P D, C P X, C P Y, S B A, S U B A, S U B B, or S U B D, a branch occurs if and only if the unsigned binary number in the accumulator was less than or equal to the unsigned binary number in memory. Generally not useful after I N C / D E C, L D / S T, T S T / C L R / C O M because these instructions do not affect the C status bit.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
L B L S <i>rel16</i>	REL	18 23 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBTL	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBTL	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBLT

Long Branch if Less than Zero

LBLT

Operation: If $N \oplus V = 1$, $(PC) + \$0004 + Rel \Rightarrow PC$

For signed two's complement numbers,
If (Accumulator) < (Memory), then branch

Description: If LBLT is executed immediately after execution of CBA, CMPA, CMPB, CPMD, CPX, CPY, SBA, SUBA, SUBB, or SUBD, a branch occurs if and only if the two's complement number in the accumulator was less than the two's complement number in memory.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBLT <i>rel16</i>	REL	18 2D qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBMI

Long Branch if Minus

LBMI

Operation: If N = 1, then (PC) + \$0004 + Rel \Rightarrow PC

Simple branch

Description: Tests the N status bit and branches if N = 1.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBMI <i>rel16</i>	REL	18 2B qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/ OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	LBGT	18 2E	$Z + (N \oplus V) = 0$	r≤m	LBLE	18 2F	Signed
r≥m	LBGE	18 2C	$N \oplus V = 0$	r<m	LBLT	18 2D	Signed
r=m	LBEQ	18 27	Z = 1	r≠m	LBNE	18 26	Signed
r≤m	LBLE	18 2F	$Z + (N \oplus V) = 1$	r>m	LBGT	18 2E	Signed
r<m	LBLT	18 2D	$N \oplus V = 1$	r≥m	LBGE	18 2C	Signed
r>m	LBHI	18 22	$C + Z = 0$	r≤m	LBLS	18 23	Unsigned
r≥m	LBHS/LBCC	18 24	C = 0	r<m	LBLO/LBCS	18 25	Unsigned
r=m	LBEQ	18 27	Z = 1	r≠m	LBNE	18 26	Unsigned
r≤m	LBLS	18 23	$C + Z = 1$	r>m	LBHI	18 22	Unsigned
r<m	LBLO/LBCS	18 25	C = 1	r≥m	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	C = 1	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	N = 1	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	V = 1	No Overflow	LBVC	18 28	Simple
r=0	LBEQ	18 27	Z = 1	r≠0	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBNE

Long Branch if Not Equal to Zero

LBNE

Operation: If $Z = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the Z status bit and branches if $Z = 0$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBNE <i>rel16</i>	REL	18 26 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBPL

Long Branch if Plus

LBPL

Operation: If $N = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the N status bit and branches if $N = 0$.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBPL <i>rel/16</i>	REL	18 2A qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/ OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBRA

Long Branch Always

LBRA

Operation: (PC) + \$0004 + Rel \Rightarrow PC

Description: Unconditional branch to an address calculated as shown in the expression. Rel is a relative offset stored as a two's complement number in the second and third bytes of machine code corresponding to the long branch instruction.

Execution time is longer when a conditional branch is taken than when it is not, because the instruction queue must be refilled before execution resumes at the new address. Since the LBRA branch condition is always satisfied, the branch is always taken, and the instruction queue must always be refilled, so execution time is always the larger value.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBRA <i>rel16</i>	REL	18 20 qq rr	4	OPPP

LBRN

Long Branch Never

LBRN

Operation: (PC) + \$0004 ⇒ PC

Description: Never branches. LBRN is effectively a 4-byte NOP that requires three cycles to execute. LBRN is included in the instruction set to provide a complement to the LBRA instruction. The instruction is useful during program debug, to negate the effect of another branch instruction without disturbing the offset byte. A complement for LBRA is also useful in compiler implementations.

Execution time is longer when a conditional branch is taken than when it is not, because the instruction queue must be refilled before execution resumes at the new address. Since the LBRN branch condition is never satisfied, the branch is never taken, and the queue does not need to be refilled, so execution time is always the smaller value.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBRN <i>rel16</i>	REL	18 21 qq rr	3	OPO

LBVC

Long Branch if Overflow Cleared

LBVC

Operation: If $V = 0$, then $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the V status bit and branches if $V = 0$.

Used after an operation on two's complement binary values, this instruction will cause a branch if there was NO overflow. That is, branch if the two's complement result was valid.

See 3.7 Relative Addressing Mode for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBVC <i>rel16</i>	REL	18 28 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLE	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLE	18 2F	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LBVS

Long Branch if Overflow Set

LBVS

Operation: If $V = 1$, then $(PC) + \$0004 + Rel \Rightarrow PC$

Simple branch

Description: Tests the V status bit and branches if $V = 1$.

Used after an operation on two's complement binary values, this instruction will cause a branch if there was an overflow. That is, branch if the two's complement result was invalid.

See **3.7 Relative Addressing Mode** for details of branch execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LBVS <i>rel16</i>	REL	18 29 qq rr	4/3	OPPP/OPO ¹

Notes:

1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
$r > m$	LBGT	18 2E	$Z + (N \oplus V) = 0$	$r \leq m$	LBLE	18 2F	Signed
$r \geq m$	LBGE	18 2C	$N \oplus V = 0$	$r < m$	LBLT	18 2D	Signed
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Signed
$r \leq m$	LBLE	18 2F	$Z + (N \oplus V) = 1$	$r > m$	LBGT	18 2E	Signed
$r < m$	LBLT	18 2D	$N \oplus V = 1$	$r \geq m$	LBGE	18 2C	Signed
$r > m$	LBHI	18 22	$C + Z = 0$	$r \leq m$	LBLS	18 23	Unsigned
$r \geq m$	LBHS/LBCC	18 24	$C = 0$	$r < m$	LBLO/LBCS	18 25	Unsigned
$r = m$	LBEQ	18 27	$Z = 1$	$r \neq m$	LBNE	18 26	Unsigned
$r \leq m$	LBLS	18 23	$C + Z = 1$	$r > m$	LBHI	18 22	Unsigned
$r < m$	LBLO/LBCS	18 25	$C = 1$	$r \geq m$	LBHS/LBCC	18 24	Unsigned
Carry	LBCS	18 25	$C = 1$	No Carry	LBCC	18 24	Simple
Negative	LBMI	18 2B	$N = 1$	Plus	LBPL	18 2A	Simple
Overflow	LBVS	18 29	$V = 1$	No Overflow	LBVC	18 28	Simple
$r = 0$	LBEQ	18 27	$Z = 1$	$r \neq 0$	LBNE	18 26	Simple
Always	LBRA	18 20	—	Never	LBRN	18 21	Unconditional

LDAA

Load Accumulator A

LDAA

Operation: (M) ⇒ A

Description: Loads the content of memory location M into accumulator A. The condition codes are set according to the data.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDAA #opr8i	IMM	86 ii	1	P
LDAA opr8a	DIR	96 dd	3	rFP
LDAA opr16a	EXT	B6 hh ll	3	rOP
LDAA oprx0_xysp	IDX	A6 xb	3	rFP
LDAA oprx9_xysp	IDX1	A6 xb ff	3	rPO
LDAA oprx16_xysp	IDX2	A6 xb ee ff	4	frPP
LDAA [D,xysp]	[D,IDX]	A6 xb	6	fIfFrFP
LDAA [opr16,xysp]	[IDX2]	A6 xb ee ff	6	fIPrfP

LDAB

Load Accumulator B

LDAB

Operation: (M) ⇒ B

Description: Loads the content of memory location M into accumulator B. The condition codes are set according to the data.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDAB # <i>opr8i</i>	IMM	C6 ii	1	P
LDAB <i>opr8a</i>	DIR	D6 dd	3	rfP
LDAB <i>opr16a</i>	EXT	F6 hh ll	3	rOP
LDAB <i>opr0_xysp</i>	IDX	E6 xb	3	rfP
LDAB <i>opr9_xysp</i>	IDX1	E6 xb ff	3	rPO
LDAB <i>opr16_xysp</i>	IDX2	E6 xb ee ff	4	frPP
LDAB [D, <i>xysp</i>]	[D,IDX]	E6 xb	6	fIfrfP
LDAB [<i>opr16_xysp</i>]	[IDX2]	E6 xb ee ff	6	fIPrfP

LDD

Load Double Accumulator

LDD

Operation: (M : M + 1) ⇒ A : B

Description: Loads the contents of memory locations M and M+1 into double accumulator D. The conditions codes are set according to the data. The information from M is loaded into accumulator A, and the information from M+1 is loaded into accumulator B.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDD #opr16i	IMM	CC jj kk	2	OP
LDD opr8a	DIR	DC dd	3	RfP
LDD opr16a	EXT	FC hh ll	3	ROP
LDD oprx0_xysp	IDX	EC xb	3	RfP
LDD oprx9_xysp	IDX1	EC xb ff	3	RPO
LDD oprx16_xysp	IDX2	EC xb ee ff	4	fRPP
LDD [D,xysp]	[D,IDX]	EC xb	6	fIfRfP
LDD [opr16,xysp]	[IDX2]	EC xb ee ff	6	fIPRfP

LDS

Load Stack Pointer

LDS

Operation: (M : M+1) ⇒ SP

Description: Loads the most significant byte of the SP from the byte of memory at the address specified by the program, and loads the least significant byte of the SP from the next byte of memory at one, plus the address specified by the program.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDS #opr16i	IMM	CF jj kk	2	OP
LDS opr8a	DIR	DF dd	3	RfP
LDS opr16a	EXT	FF hh ll	3	ROP
LDS oprx0_xysp	IDX	EF xb	3	RfP
LDS oprx9_xysp	IDX1	EF xb ff	3	RPO
LDS oprx16_xysp	IDX2	EF xb ee ff	4	fRPP
LDS [D,xysp]	[D,IDX]	EF xb	6	fIfRfP
LDS [oprx16,xysp]	[IDX2]	EF xb ee ff	6	fIPRfP

LDX

Load Index Register X

LDX

Operation: (M : M+1) ⇒ X

Description: Loads the most significant byte of index register X from the byte of memory at the address specified by the program, and loads the least significant byte of index register X from the next byte of memory at one, plus the address specified by the program.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDX #opr16i	IMM	CE jj kk	2	OP
LDX opr8a	DIR	DE dd	3	RfP
LDX opr16a	EXT	FE hh ll	3	ROP
LDX oprx0_xysp	IDX	EE xb	3	RfP
LDX oprx9,xysp	IDX1	EE xb ff	3	RPO
LDX oprx16,xysp	IDX2	EE xb ee ff	4	fRPP
LDX [D,xysp]	[D,IDX]	EE xb	6	fIfRfP
LDX [oprx16,xysp]	[IDX2]	EE xb ee ff	6	fIPRfP

LDY

Load Index Register Y

LDY

Operation: (M : M+1) ⇒ Y

Description: Loads the most significant byte of index register Y from the byte of memory at the address specified by the program, and loads the least significant byte of Y from the next byte of memory at one, plus the address specified by the program.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDY # <i>opr16i</i>	IMM	CD jj kk	2	OP
LDY <i>opr8a</i>	DIR	DD dd	3	RfP
LDY <i>opr16a</i>	EXT	FD hh ll	3	ROP
LDY <i>opr0_xysp</i>	IDX	ED xb	3	RfP
LDY <i>opr9_xysp</i>	IDX1	ED xb ff	3	RPO
LDY <i>opr16_xysp</i>	IDX2	ED xb ee ff	4	fRPP
LDY [D, <i>xysp</i>]	[D,IDX]	ED xb	6	fIRfP
LDY [<i>opr16_xysp</i>]	[IDX2]	ED xb ee ff	6	fIPRfP

LEAS

Load Stack Pointer with Effective Address

LEAS

Operation: Effective Address \Rightarrow SP

Description: The SP is loaded with the effective address specified by the program. The effective address can be any indexed addressing mode operand address except an indirect address. Indexed addressing mode operand addresses are formed by adding an optional constant supplied by the program or an accumulator value to the current value of X, Y, SP, or PC. See **3.8 Indexed Addressing Modes** for more details.

LEAS does not alter condition codes bits. This allows stack modification without disturbing CCR bits changed by recent arithmetic operations.

Operation is a bit more complex when LEAS is used with autoincrement or autodecrement operand specifications and the SP is the referenced index register. The index register is loaded with what would have gone out to the address bus in the case of a load index instruction. In the case of a preincrement or predecrement, the modification is made before the index register is loaded. In the case of a postincrement or postdecrement, modification would have taken effect after the address went out on the address bus, so post-modification does not affect the content of the index register.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LEAS <i>oprx0_xysp</i>	IDX	1B xb	2	PP ¹
LEAS <i>oprx9_xysp</i>	IDX1	1B xb ff	2	PO
LEAS <i>oprx16_xysp</i>	IDX2	1B xb ee ff	2	PP

Notes:

1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

LEAX

Load X with Effective Address

LEAX

Operation: Effective Address \Rightarrow X

Description: Index register X is loaded with the effective address specified by the program. The effective address can be any indexed addressing mode operand address except an indirect address. Indexed addressing mode operand addresses are formed by adding an optional constant supplied by the program or an accumulator value to the current value of X, Y, SP, or PC. See **3.8 Indexed Addressing Modes** for more details.

Operation is a bit more complex when LEAX is used with autoincrement or autodecrement operand specifications and index register X is the referenced index register. The index register is loaded with what would have gone out to the address bus in the case of a load indexed instruction. In the case of a preincrement or predecrement, the modification is made before the index register is loaded. In the case of a postincrement or postdecrement, modification would have taken effect after the address went out on the address bus, so post-modification does not affect the content of the index register.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LEAX <i>opr_x0</i> , <i>xysp</i>	IDX	1A xb	2	PP ¹
LEAX <i>opr_x9</i> , <i>xysp</i>	IDX1	1A xb ff	2	PO
LEAX <i>opr_x16</i> , <i>xysp</i>	IDX2	1A xb ee ff	2	PP

Notes:

1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

LEAY

Load Y with Effective Address

LEAY

Operation: Effective Address \Rightarrow Y

Description: Index register Y is loaded with the effective address specified by the program. The effective address can be any indexed addressing mode operand address except an indirect address. Indexed addressing mode operand addresses are formed by adding an optional constant supplied by the program or an accumulator value to the current value of X, Y, SP, or PC. See **3.8 Indexed Addressing Modes** for more details.

Operation is a bit more complex when LEAY is used with autoincrement or autodecrement operand specifications and index register Y is the referenced index register. The index register is loaded with what would have gone out to the address bus in the case of a load indexed instruction. In the case of a preincrement or predecrement, the modification is made before the index register is loaded. In the case of a postincrement or postdecrement, modification would have taken effect after the address went out on the address bus, so post-modification does not affect the content of the index register.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LEAY <i>opr_x0_xy_{sp}</i>	IDX	19 xb	2	PP ¹
LEAY <i>opr_x9_xy_{sp}</i>	IDX1	19 xb ff	2	PO
LEAY <i>opr_x16_xy_{sp}</i>	IDX2	19 xb ee ff	2	PP

Notes:


1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

LSL

Logical Shift Left Memory (Same as ASL)

LSL

Operation:



Description: Shifts all bits of the memory location M one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of M.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: M7
Set if, before the shift, the LSB of M was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
LSL <i>opr16a</i>	EXT	78 hh ll	4	rOPw
LSL <i>opr0_xysp</i>	IDX	68 xb	3	rPw
LSL <i>opr9_xysp</i>	IDX1	68 xb ff	4	rPOw
LSL <i>opr16_xysp</i>	IDX2	68 xb ee ff	5	frPPw
LSL [D, <i>xysp</i>]	[D,IDX]	68 xb	6	fIFrPw
LSL [<i>opr16_xysp</i>]	[IDX2]	68 xb ee ff	6	fIPrPw

LSLA

Logical Shift Left A
(Same as ASLA)

LSLA

Operation:



Description: Shifts all bits of accumulator A one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of A.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: A7

Set if, before the shift, the LSB of A was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LSLA	INH	48	1	0

LSLB

Logical Shift Left B
(Same as ASLB)

LSLB

Operation:



Description: Shifts all bits of accumulator B one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of B.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: B7

Set if, before the shift, the LSB of B was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
LSLB	INH	58	1	0

LSLD

Logical Shift Left Double
(Same as ASLD)

LSLD

Operation:



Description: Shifts all bits of double accumulator D one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of accumulator A.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: D15
Set if, before the shift, the MSB of D was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
LSLD	INH	59	1	0

LSR

Logical Shift Right Memory

LSR

Operation:



Description: Shifts all bits of memory location M one place to the right. Bit 7 is loaded with zero. The C bit is loaded from the least significant bit of M.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	Δ	Δ	Δ

N: 0; Cleared.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \bullet \bar{C}] + [\bar{N} \bullet C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: M0
Set if, before the shift, the LSB of M was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
LSR <i>opr16a</i>	EXT	74 hh ll	4	rOPw
LSR <i>opr0_xysp</i>	IDX	64 xb	3	rPw
LSR <i>opr9_xysp</i>	IDX1	64 xb ff	4	rPOw
LSR <i>opr16_xysp</i>	IDX2	64 xb ee ff	5	frPPw
LSR [D, <i>xysp</i>]	[D,IDX]	64 xb	6	fIFrPw
LSR [<i>opr16_xysp</i>]	[IDX2]	64 xb ee ff	6	fIPrPw

LSRA

Logical Shift Right A

LSRA

Operation:



Description: Shifts all bits of accumulator A one place to the right. Bit 7 is loaded with zero. The C bit is loaded from the least significant bit of A.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	Δ	Δ	Δ

N: 0; Cleared.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \overline{C}] + [\overline{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: A0
Set if, before the shift, the LSB of A was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
LSRA	INH	44	1	0

LSRB

Logical Shift Right B

LSRB

Operation:



Description: Shifts all bits of accumulator B one place to the right. Bit 7 is loaded with zero. The C bit is loaded from the least significant bit of B.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	Δ	Δ	Δ

N: 0; Cleared.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: B0

Set if, before the shift, the LSB of B was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
LSRB	INH	54	1	0

LSRD

Logical Shift Right Double

LSRD

Operation:



Description: Shifts all bits of double accumulator D one place to the right. Bit 15 (MSB of A) is loaded with zero. The C bit is loaded from the least significant bit of D (LSB of B).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	0	Δ	Δ	Δ

N: 0; Cleared.

Z: Set if result is \$0000; cleared otherwise.

V: D0

Set if, after the shift operation, C is set; cleared otherwise.

C: D0

Set if, before the shift, the LSB of D was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LSRD	INH	49	1	0

MAXA

Place Larger of Two Unsigned 8-bit Values in Accumulator A

MAXA

Operation: MAX ((A), (M)) \Rightarrow A

Description: Subtracts an unsigned 8-bit value in memory from an unsigned 8-bit value in accumulator A to determine which is larger, and leaves the larger of the two values in accumulator A. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C = 1, the value in accumulator A has been replaced by the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand. Auto increment/decrement variations of indexed addressing facilitate finding the largest value in a list of values.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \bar{M7} \cdot R7 + \bar{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\bar{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \bar{X7}$

Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction ($R = A - M$).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
MAXA <i>opr</i> x0, <i>xy</i> sp	IDX	18 18 xb	4	OrfP
MAXA <i>opr</i> x9, <i>xy</i> sp	IDX1	18 18 xb ff	4	OrPO
MAXA <i>opr</i> x16, <i>xy</i> sp	IDX2	18 18 xb ee ff	5	OfrrPP
MAXA [D, <i>xy</i> sp]	[D,IDX]	18 18 xb	7	OfIfrfP
MAXA [<i>opr</i> x16, <i>xy</i> sp]	[IDX2]	18 18 xb ee ff	7	OfIPrfP

MAXM

Place Larger of Two Unsigned 8-bit Values In Memory

MAXM

Operation: MAX ((A), (M)) ⇒ M

Description: Subtracts an unsigned 8-bit value in memory from an unsigned 8-bit value in accumulator A to determine which is larger, and leaves the larger of the two values in the memory location. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C = 0, the value in accumulator A has replaced the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \bar{M}7 \cdot \bar{R}7 + \bar{X}7 \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\bar{X}7 \cdot M7 + M7 \cdot R7 + R7 \cdot \bar{X}7$

Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction (R = A - M).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
MAXM <i>opr</i> x0, <i>xy</i> sp	IDX	18 1C xb	4	OrPw
MAXM <i>opr</i> x9, <i>xy</i> sp	IDX1	18 1C xb ff	5	OrPwO
MAXM <i>opr</i> x16, <i>xy</i> sp	IDX2	18 1C xb ee ff	6	OfIrPwP
MAXM [D, <i>xy</i> sp]	[D,IDX]	18 1C xb	7	OfIfrPw
MAXM [<i>opr</i> x16, <i>xy</i> sp]	[IDX2]	18 1C xb ee ff	7	OfIfrPw

MEM

Determine Grade of Membership (Fuzzy Logic)

MEM

Operation: Grade of Membership $\Rightarrow M(Y)$
 $(Y) + \$0001 \Rightarrow Y$
 $(X) + \$0004 \Rightarrow X$

Description: Accumulator A and index registers X and Y must be set up as follows before executing MEM.

A must hold the current crisp value of a system input variable.

X must point to a 4-byte data structure that describes the trapezoidal membership function for a label of the system input.

Y must point to the fuzzy input (RAM location) where the resulting grade of membership is to be stored.

The 4-byte membership function data structure consists of Point_1, Point_2, Slope_1, and Slope_2, in that order.

Point_1 is the X-axis starting point for the leading side of the trapezoid, and Slope_1 is the slope of the leading side of the trapezoid.

Point_2 is the X-axis position of the rightmost point of the trapezoid, and Slope_2 is the slope of the trailing side of the trapezoid. The trailing side slopes up and left from Point_2.

A Slope_1 or Slope_2 value of \$00 indicates a special case where the membership function either starts with a grade of \$FF at input = Point_1, or ends with a grade of \$FF at input = Point_2 (infinite slope).

When MEM is executed, X points at Point_1 and Slope_2 is at X + 3. After execution, the content of A is unchanged. X has been incremented by 4 to point at the next set of membership function points and slopes. The fuzzy input (RAM location) that Y pointed to contains the grade of membership that was calculated by MEM, and Y has been incremented by one so it points to the next fuzzy input.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	?	-	?	?	?	?

H, N, Z, V, and C may be altered by this instruction.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
MEM	Special	01	5	RRfOw

MINA

Place Smaller of Two Unsigned 8-bit Values In Accumulator A

MINA

Operation: $\text{MIN}((A), (M)) \Rightarrow A$

Description: Subtracts an unsigned 8-bit value in memory from an unsigned 8-bit value in accumulator A to determine which is larger, and leaves the smaller of the two values in accumulator A. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When $C = 0$, the value in accumulator A has been replaced by the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand. Auto increment/decrement variations of indexed addressing facilitate finding the largest value in a list of values.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$

Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction ($R = A - M$).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
MINA <i>opr_x0_xysp</i>	IDX	18 19 xb	4	OrfP
MINA <i>opr_x9_xysp</i>	IDX1	18 19 xb ff	4	OrPO
MINA <i>opr_x16_xysp</i>	IDX2	18 19 xb ee ff	5	OfrPP
MINA [D, <i>xysp</i>]	[D,IDX]	18 19 xb	7	OfIfrfP
MINA [<i>opr_x16_xysp</i>]	[IDX2]	18 19 xb ee ff	7	OfIPrfP

MINM

Place Smaller of Two Unsigned 8-bit Values In Memory

MINM

Operation: $\text{MIN}((A), (M)) \Rightarrow M$

Description: Subtracts an unsigned 8-bit value in memory from an unsigned 8-bit value in accumulator A to determine which is larger, and leaves the smaller of the two values in the memory location. The Z status bit is set when the result of the subtraction is zero (the values are equal), and the C status bit is set when the subtraction requires a borrow (the value in memory is larger than the value in the accumulator). When C = 1, the value in accumulator A has replaced the value in memory.

The unsigned value in memory is accessed by means of indexed addressing modes, which allow a great deal of flexibility in specifying the address of the operand.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Condition codes reflect internal subtraction ($R = A - M$).

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
MINM <i>opr0,xysp</i>	IDX	18 1D xb	4	OrPw
MINM <i>opr9,xysp</i>	IDX1	18 1D xb ff	5	OrPwO
MINM <i>opr16,xysp</i>	IDX2	18 1D xb ee ff	6	OfrPwP
MINM [D, <i>xysp</i>]	[D,IDX]	18 1D xb	7	OfIfrPw
MINM [<i>opr16,xysp</i>]	[IDX2]	18 1D xb ee ff	7	OfIPrPw

MOVB

Move a Byte of Data
From One Memory Location to Another

MOVB

Operation: (M₁) ⇒ M₂

Description: Moves the content of one memory location to another. The content of the source memory location is not changed.

Move instructions use separate addressing modes to access the source and destination of a move. The following combinations of addressing modes are supported: IMM-EXT, IMM-IDX, EXT-EXT, EXT-IDX, IDX-EXT, and IDX-IDX. IDX operands allow indexed addressing mode specifications that fit in a single postbyte including 5-bit constant, accumulator offsets, and auto increment/decrement modes — 9-bit and 16-bit constant offsets would require additional extension bytes and are not allowed. Indexed indirect modes (for example [D,r]) are also not allowed.

There are special considerations when using PC-relative addressing with move instructions. These are discussed in **3.9 Instructions That Use Multiple Modes**.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form ¹	Address Mode	Object Code	Cycles	Access Detail
MOVB #opr8, opr16a	IMM-EXT	18 0B ii hh ll	4	OPwP
MOVB #opr8i, oprx0_xysp	IMM-IDX	18 08 xb ii	4	OPwO
MOVB opr16a, opr16a	EXT-EXT	18 0C hh ll hh ll	6	OrPwPO
MOVB opr16a, oprx0_xysp	EXT-IDX	18 09 xb hh ll	5	OPrPw
MOVB oprx0_xysp, opr16a	IDX-EXT	18 0D xb hh ll	5	OrPwP
MOVB oprx0_xysp, oprx0_xysp	IDX-IDX	18 0A xb xb	5	OrPwO

Notes:

1. The first operand in the source code statement specifies the source for the move.

MOVW Move a Word of Data MOVW

From One Memory Location to Another

Operation: (M : M+1₁) ⇒ M : M+1₂

Description: Moves the content of one location in memory to another location in memory. The content of the source memory location is not changed.

Move instructions use separate addressing modes to access the source and destination of a move. The following combinations of addressing modes are supported: IMM-EXT, IMM-IDX, EXT-EXT, EXT-IDX, IDX-EXT, and IDX-IDX. IDX operands allow indexed addressing mode specifications that fit in a single postbyte including 5-bit constant, accumulator offsets, and auto increment/decrement modes — 9-bit and 16-bit constant offsets would require additional extension bytes and are not allowed. Indexed indirect modes (for example [D,r]) are also not allowed.

There are special considerations when using PC-relative addressing with move instructions. These are discussed in **3.9 Instructions That Use Multiple Modes**

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form ¹	Address Mode	Object Code	Cycles	Access Detail
MOVW #opr16i, opr16a	IMM-EXT	18 03 jj kk hh ll	5	OPWFO
MOVW #opr16i, oprx0_xysp	IMM-IDX	18 00 xb jj kk	4	OPPWF
MOVW opr16a, opr16a	EXT-EXT	18 04 hh ll hh ll	6	ORPWPO
MOVW opr16a, oprx0_xysp	EXT-IDX	18 01 xb hh ll	5	OPRPWF
MOVW oprx0_xysp, opr16a	IDX-EXT	18 05 xb hh ll	5	ORPWF
MOVW oprx0_xysp, oprx0_xysp	IDX-IDX	18 02 xb xb	5	ORPWO

Notes:

1. The first operand in the source code statement specifies the source for the move.

MUL

Multiply 8-bit by 8-bit (Unsigned)

MUL

Operation: $(A) \times (B) \Rightarrow A : B$

Description: Multiplies the 8-bit unsigned binary value in accumulator A by the 8-bit unsigned binary value in accumulator B, and places the 16-bit unsigned result in double accumulator D. The carry flag allows rounding the most significant byte of the result through the sequence: MUL, ADCA #0.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	Δ

C: R7

Set if bit 7 of the result (B bit 7) is set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
MUL	INH	12	3	ff0

NEG

Negate Memory

NEG

Operation: $0 - (M) = (\overline{M}) + 1 \Rightarrow M$

Description: Replaces the content of memory location M with its two's complement (the value \$80 is left unchanged).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $R7 \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$

Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. Two's complement overflow occurs if and only if $(M) = \$80$

C: $R7 + R6 + R5 + R4 + R3 + R2 + R1 + R0$

Set if there is a borrow in the implied subtraction from zero; cleared otherwise. Set in all cases except when $(M) = \$00$.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
NEG <i>opr16a</i>	EXT	70 hh ll	4	rOPw
NEG <i>opr0_xysp</i>	IDX	60 xb	3	rPw
NEG <i>opr9,xysp</i>	IDX1	60 xb ff	4	rPOw
NEG <i>opr16,xysp</i>	IDX2	60 xb ee ff	5	frPPw
NEG [D, <i>xysp</i>]	[D,IDX]	60 xb	6	fIfrPw
NEG [<i>opr16,xysp</i>]	[IDX2]	60 xb ee ff	6	fIfrPw

NEGA

Negate A

NEGA

Operation: $0 - (A) = (A) + 1 \Rightarrow A$

Description: Replaces the content of accumulator A with its two's complement (the value \$80 is left unchanged).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $R7 \cdot \overline{R6} \cdot \overline{R5} \cdot R4 \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$

Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. Two's complement overflow occurs if and only if (A) = \$80.

C: $R7 + R6 + R5 + R4 + R3 + R2 + R1 + R0$

Set if there is a borrow in the implied subtraction from zero; cleared otherwise. Set in all cases except when (A) = \$00.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
NEGA	INH	40	1	0

NEGB

Negate B

NEGB

Operation: $0 - (B) = (\overline{B}) + 1 \Rightarrow B$

Description: Replaces the content of accumulator B with its two's complement (the value \$80 is left unchanged).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $R7 \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$

Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. Two's complement overflow occurs if and only if (B) = \$80.

C: $R7 + R6 + R5 + R4 + R3 + R2 + R1 + R0$

Set if there is a borrow in the implied subtraction from zero; cleared otherwise. Set in all cases except when (B) = \$00.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
NEGB	INH	50	1	0

NOP

Null Operation

NOP

Operation: No operation

Description: This single-byte instruction increments the PC and does nothing else. No other CPU registers are affected. NOP is typically used to produce a time delay, although some software disciplines discourage CPU frequency-based time delays. During debug, NOP instructions are sometimes used to temporarily replace other machine code instructions, thus disabling the replaced instruction(s).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
NOP	INH	A7	1	0

ORAA

Inclusive OR A

ORAA

Operation: (A) + (M) ⇒ A

Description: Performs logical inclusive OR between the content of accumulator A and the content of memory location M. The result is placed in A. Each bit of A after the operation is the logical inclusive OR of the corresponding bits of M and of A before the operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ORAA # <i>opr8i</i>	IMM	8A ii	1	P
ORAA <i>opr8a</i>	DIR	9A dd	3	rfP
ORAA <i>opr16a</i>	EXT	BA hh ll	3	rOP
ORAA <i>opr0_xysp</i>	IDX	AA xb	3	rfP
ORAA <i>opr9_xysp</i>	IDX1	AA xb ff	3	rPO
ORAA <i>opr16_xysp</i>	IDX2	AA xb ee ff	4	frPP
ORAA [D, <i>xysp</i>]	[D,IDX]	AA xb	6	fIfrfP
ORAA [<i>opr16_xysp</i>]	[IDX2]	AA xb ee ff	6	fIPrfP

ORAB

Inclusive OR B

ORAB

Operation: (B) + (M) ⇒ B

Description: Performs logical inclusive OR between the content of accumulator B and the content of memory location M. The result is placed in B. Each bit of B after the operation is the logical inclusive OR of the corresponding bits of M and of B before the operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ORAB # <i>opr8i</i>	IMM	CA ii	1	P
ORAB <i>opr8a</i>	DIR	DA dd	3	rfP
ORAB <i>opr16a</i>	EXT	FA hh ll	3	rOP
ORAB <i>opr0_xysp</i>	IDX	EA xb	3	rfP
ORAB <i>opr9_xysp</i>	IDX1	EA xb ff	3	rPO
ORAB <i>opr16_xysp</i>	IDX2	EA xb ee ff	4	frPP
ORAB [<i>D_xysp</i>]	[D,IDX]	EA xb	6	fIfrfP
ORAB [<i>opr16_xysp</i>]	[IDX2]	EA xb ee ff	6	fIPrfP

ORCC

Logical OR CCR with Mask

ORCC

Operation: $(CCR) + (M) \Rightarrow CCR$

Description: Performs logical OR between the content of memory location M and the content of the CCR, and places the result in the CCR. Each bit of the CCR after the operation is the logical OR of the corresponding bits of M and of CCR before the operation. To set one or more bits, set the corresponding bit of the mask equal to one. Bits corresponding to zeros in the mask are not changed by the ORCC operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
↑	-	↑	↑	↑	↑	↑	↑

Condition codes bits are set if the corresponding bit was one before the operation or if the corresponding bit in the instruction-provided mask is one. The X interrupt mask cannot be set by any software instruction.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
ORCC # <i>opr8i</i>	IMM	14 ii	1	P

PSHA

Push A onto Stack

PSHA

Operation: (SP) – \$0001 ⇒ SP
(A) ⇒ M(SP)

Description: The SP is decremented by one. The content of accumulator A is then stored on the stack at the address the SP points to.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PSHA	INH	36	2	0s

PSHB

Push B onto Stack

PSHB

Operation: (SP) - \$0001 ⇒ SP
(B) ⇒ M_(SP)

Description: The SP is decremented by one. The content of accumulator B is then stored on the stack at the address the SP points to.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PSHB	INH	37	2	Os

PSHC

Push CCR onto Stack

PSHC

Operation: (SP) – \$0001 ⇒ SP
(CCR) ⇒ M(SP)

Description: The SP is decremented by one. The content of the CCR is then stored on the stack at the address the SP points to.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PSHC	INH	39	2	0s

PSHD

Push Double Accumulator onto Stack

PSHD

Operation: $(SP) - \$0002 \Rightarrow SP$
 $(A : B) \Rightarrow M(SP) : M(SP+1)$

Description: The SP is decremented by two. The content of double accumulator D is then pushed onto the stack at the address the SP points to.

After PSHD executes, the SP points to the value of accumulator A that was stacked. This stacking order is the opposite of the order in which A and B are stacked when an interrupt is recognized. The interrupt stacking order for A and B is backward-compatible with the M6800, which had no 16-bit accumulator.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PSHD	INH	3B	2	OS

PSHX

Push Index Register X onto Stack

PSHX

Operation: $(SP) - \$0002 \Rightarrow SP$
 $(X_H : X_L) \Rightarrow M_{(SP)} : M_{(SP+1)}$

Description: The SP is decremented by two. The content of index register X is then pushed onto the stack at the address the SP points to. After PSXH executes, the SP points to the value of the high order half of X that was stacked.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PSHX	INH	34	2	OS

PSHY

Push Index Register Y onto Stack

PSHY

Operation: $(SP) - \$0002 \Rightarrow SP$
 $(Y_H : Y_L) \Rightarrow M(SP) : M(SP+1)$

Description: The SP is decremented by two. The content of index register Y is then pushed onto the stack at the address the SP points to. After PSHY executes, the SP points to the value of the high order half of Y that was stacked.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PSHY	INH	35	2	OS

PULA

Pull A from Stack

PULA

Operation: $(M_{(SP)}) \Rightarrow A$
 $(SP) + \$0001 \Rightarrow SP$

Description: Accumulator A is loaded from the address in the SP. The SP is then incremented by one.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PULA	INH	32	3	uf0

PULB

Pull B from Stack

PULB

Operation: $(M_{(SP)}) \Rightarrow B$
 $(SP) + \$0001 \Rightarrow SP$

Description: Accumulator B is loaded from the address in the SP. The SP is then incremented by one.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PULB	INH	33	3	ufo

PULC

Pull Condition Codes Register from Stack

PULC

Operation: $(M_{(SP)}) \Rightarrow CCR$
 $(SP) + \$0001 \Rightarrow SP$

Description: The CCR is loaded from the address in the SP. The SP is then incremented by one.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
Δ	\Downarrow	Δ	Δ	Δ	Δ	Δ	Δ

Condition codes take on the value pulled from the stack, except that the X mask bit cannot change from zero to one. Software can leave the X bit set, leave it cleared, or change it from one to zero, but it can only be set by a reset or by recognition of an \overline{XIRQ} interrupt.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PULC	INH	38	3	ufo

PULD

Pull Double Accumulator from Stack

PULD

Operation: $(M_{(SP)} : M_{(SP+1)}) \Rightarrow A : B$
 $(SP) + \$0002 \Rightarrow SP$

Description: Double accumulator D is loaded from the address in the SP. The SP is then incremented by two.

The order in which A and B are pulled from the stack is the opposite of the order in which A and B pulled when an RTI instruction is executed. The interrupt stacking order for A and B is backward-compatible with the M6800, which had no 16-bit accumulator.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PULD	INH	3A	3	UFO

PULX

Pull Index Register X from Stack

PULX

Operation: $(M_{(SP)} : M_{(SP+1)}) \Rightarrow X_H : X_L$
 $(SP) + \$0002 \Rightarrow SP$

Description: Index register X is loaded from the address in the SP. The SP is then incremented by two.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PULX	INH	30	3	UEO

PULY

Pull Index Register Y from Stack

PULY

Operation: $(M_{(SP)} : M_{(SP+1)}) \Rightarrow Y_H : Y_L$
 $(SP) + \$0002 \Rightarrow SP$

Description: Index register Y is loaded from the address in the SP. The SP is then incremented by two.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
PULY	INH	31	3	UfO

Operation: MIN – MAX Rule Evaluation

Description: REV performs an unweighted evaluation of a list of rules, using fuzzy input values to produce fuzzy outputs. REV can be interrupted, so it does not adversely affect interrupt latency.

The REV instruction uses an 8-bit offset from a base address stored in index register Y to determine the address of each fuzzy input and fuzzy output. For REV to execute correctly, each rule in the knowledge base must consist of a table of 8-bit antecedent offsets followed by a table of 8-bit consequent offsets. The value \$FE marks boundaries between antecedents and consequents, and between successive rules. The value \$FF marks the end of the rule list. REV can evaluate any number of rules with any number of inputs and outputs.

Beginning with the address pointed to by the first rule antecedent, REV evaluates each successive fuzzy input value until it encounters an \$FE separator. Operation is similar to that of a MINA instruction. The smallest input value is the truth value of the rule. Then, beginning with the address pointed to by the first rule consequent, the truth value is compared to each successive fuzzy output value until another \$FE separator is encountered; if the truth value is greater than the current output value, it is written to the output. Operation is similar to that of a MAXM instruction. Rules are processed until an \$FF terminator is encountered.

Before executing REV, perform the following set up operations.

- X must point to the first 8-bit element in the rule list.

- Y must point to the base address for fuzzy inputs and fuzzy outputs.

- A must contain the value \$FF, and the CCR V bit must = 0 (LDAA #\$FF places the correct value in A and clears V).

- Clear fuzzy outputs to zeros.

Index register X points to the element in the rule list that is being evaluated. X is automatically updated so that execution can resume correctly if the instruction is interrupted. When execution is complete, X points to the next address after the \$FF separator at the end of the rule list.

Index register Y points to the base address for the fuzzy inputs and fuzzy outputs. The value in Y does not change during execution.

Accumulator A holds intermediate results. During antecedent processing, a MIN function compares each fuzzy input to the value stored in A, and writes the smaller of the two to A. When all antecedents have been evaluated, A contains the smallest input value. This is the truth value used during consequent processing. Accumulator A must be initialized to \$FF for the MIN function to evaluate the inputs of the first rule correctly. For subsequent rules, the value \$FF is written to A when an \$FE marker is encountered. At the end of execution, accumulator A holds the truth value for the last rule.

The V status bit signals whether antecedents (0) or consequents (1) are being processed. V must be initialized to zero in order for processing to begin with the antecedents of the first rule. Once execution begins, the value of V is automatically changed as \$FE separators are encountered. At the end of execution, V should equal one, because the last element before the \$FF end marker should be a rule consequent. If V is equal to zero at the end of execution, the rule list is incorrect.

Fuzzy outputs must be cleared to \$00 before processing begins in order for the MAX algorithm used during consequent processing to work correctly. Residual output values would cause incorrect comparison.

Refer to **SECTION 9 FUZZY LOGIC SUPPORT** for details.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	?	-	?	?	Δ	?

V: 1; Normally set, unless rule structure is erroneous.

H, N, Z and C may be altered by this instruction.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
REV (add if interrupted)	Special	18 3A	see note ¹	Orf(ttx)O ff + Orft

Notes:

1. The 3-cycle loop in parentheses is executed once for each element in the rule list. When an interrupt occurs, there is a 2-cycle exit sequence, a 4-cycle re-entry sequence, then execution resumes with a prefetch of the last antecedent or consequent being processed at the time of the interrupt.

REVV Fuzzy Logic Rule Evaluation (Weighted) REVW

Operation: MIN – MAX Rule Evaluation with Optional Rule Weighting

Description: REVW can perform either weighted or unweighted evaluation of a list of rules, using fuzzy inputs to produce fuzzy outputs. REVW can be interrupted, so it does not adversely affect interrupt latency.

For REVW to execute correctly, each rule in the knowledge base must consist of a table of 16-bit antecedent pointers followed by a table of 16-bit consequent pointers. The value \$FFFE marks boundaries between antecedents and consequents, and between successive rules. The value \$FFFF marks the end of the rule list. REVW can evaluate any number of rules with any number of inputs and outputs.

Setting the C status bit enables weighted evaluation. To use weighted evaluation, a table of 8-bit weighting factors, one per rule, must be stored in memory. Index register Y points to the weighting factors.

Beginning with the address pointed to by the first rule antecedent, REVW evaluates each successive fuzzy input value until it encounters an \$FFFE separator. Operation is similar to that of a MINA instruction. The smallest input value is the truth value of the rule. Next, if weighted evaluation is enabled, a computation is performed, and the truth value is modified. Then, beginning with the address pointed to by the first rule consequent, the truth value is compared to each successive fuzzy output value until another \$FFFE separator is encountered; if the truth value is greater than the current output value, it is written to the output. Operation is similar to that of a MAXM instruction. Rules are processed until an \$FFFF terminator is encountered.

Perform these set up operations before execution.

- X must point to the first 16-bit element in the rule list.

- A must contain the value \$FF, and the CCR V bit must = 0 (LDAA #\$FF places the correct value in A and clears V).

- Clear fuzzy outputs to zeros.

- Set or clear the CCR C bit. When weighted evaluation is enabled, Y must point to the first item in a table of 8-bit weighting factors.

Index register X points to the element in the rule list that is being evaluated. X is automatically updated so that execution can resume correctly if the instruction is interrupted. When execution is complete, X points to the address after the \$FFFF separator at the end of the rule list.

Index register Y points to the weighting factor being used. Y is automatically updated so that execution can resume correctly if the instruction is interrupted. When execution is complete, Y points to the last weighting factor used. When weighting is not used (C = 0), Y is not changed.

Accumulator A holds intermediate results. During antecedent processing, a MIN function compares each fuzzy input to the value stored in A, and writes the smaller of the two to A. When all antecedents have been evaluated, A contains the smallest input value. For unweighted evaluation, this is the truth value used during consequent processing. For weighted evaluation, the value in A is multiplied by the quantity (Rule Weight + 1) and the upper 8 bits of the result replace the content of A. Accumulator A must be initialized to \$FF for the MIN function to evaluate the inputs of the first rule correctly. For subsequent rules, the value \$FF is written to A when an \$FFE marker is encountered. At the end of execution, accumulator A holds the truth value for the last rule.

The V status bit signals whether antecedents (0) or consequents (1) are being processed. V must be initialized to zero in order for processing to begin with the antecedents of the first rule. Once execution begins, the value of V is automatically changed as \$FFE separators are encountered. At the end of execution, V should equal one, because the last element before the \$FF end marker should be a rule consequent. If V is equal to zero at the end of execution, the rule list is incorrect.

Fuzzy outputs must be cleared to \$00 before processing begins in order for the MAX algorithm used during consequent processing to work correctly. Residual output values would cause incorrect comparison.

Refer to **SECTION 9 FUZZY LOGIC SUPPORT** for details.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	?	-	?	?	Δ	!

V: 1; Normally set, unless rule structure is erroneous.

C: Selects weighted (1) or unweighted (0) rule evaluation.

H, N, Z and C may be altered by this instruction.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
REVV (add 2 at end of ins if wts) (add if interrupted)	Special	18 3B	See note ¹	ORf (tTx)O (rffRf) fff + ORft

Notes:


1. The 3-cycle loop in parentheses expands to 5 cycles for separators when weighting is enabled. The loop is executed once for each element in the rule list. When an interrupt occurs, there is a 2-cycle exit sequence, a 4-cycle re-entry sequence, then execution resumes with a prefetch of the last antecedent or consequent being processed at the time of the interrupt.

ROL

Rotate Left Memory

ROL

Operation:



Description: Shifts all bits of memory location M one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of M. The rotate operations include the carry bit to allow extension of the shift and rotate operations to multiple bytes. For example, to shift a 24-bit value one bit to the left, the sequence ASL LOW, ROL MID, ROL HIGH could be used where LOW, MID and HIGH refer to the low-order, middle and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: M7

Set if, before the shift, the MSB of M was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ROL <i>opr16a</i>	EXT	75 hh ll	4	rOPw
ROL <i>opr0_xysp</i>	IDX	65 xb	3	rPw
ROL <i>opr9,xysp</i>	IDX1	65 xb ff	4	rPOw
ROL <i>opr16,xysp</i>	IDX2	65 xb ee ff	5	frPPw
ROL [D,xysp]	[D,IDX]	65 xb	6	fIfrPw
ROL [opr16,xysp]	[IDX2]	65 xb ee ff	6	fIfrPw

ROLA

Rotate Left A

ROLA

Operation:



Description: Shifts all bits of accumulator A one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of A. The rotate operations include the carry bit to allow extension of the shift and rotate operations to multiple bytes. For example, to shift a 24-bit value one bit to the left, the sequence ASL LOW, ROL MID, ROL HIGH could be used where LOW, MID and HIGH refer to the low-order, middle and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).
- C: A7
Set if, before the shift, the MSB of A was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ROLA	INH	45	1	0

ROLB

Rotate Left B

ROLB

Operation:



Description: Shifts all bits of accumulator B one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of B. The rotate operations include the carry bit to allow extension of the shift and rotate operations to multiple bytes. For example, to shift a 24-bit value one bit to the left, the sequence ASL LOW, ROL MID, ROL HIGH could be used where LOW, MID and HIGH refer to the low-order, middle and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: B7

Set if, before the shift, the MSB of B was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ROLB	INH	55	1	0

ROR

Rotate Right Memory

ROR

Operation:



Description: Shifts all bits of memory location M one place to the right. Bit 7 is loaded from the C bit. The C bit is loaded from the least significant bit of M. The rotate operations include the carry bit to allow extension of the shift and rotate operations to multiple bytes. For example, to shift a 24-bit value one bit to the right, the sequence LSR HIGH, ROR MID, ROR LOW could be used where LOW, MID and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: M0
Set if, before the shift, the LSB of M was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
ROR <i>opr16a</i>	EXT	76 hh ll	4	rOPw
ROR <i>opr0_xysp</i>	IDX	66 xb	3	rPw
ROR <i>opr9,xysp</i>	IDX1	66 xb ff	4	rPOw
ROR <i>opr16,xysp</i>	IDX2	66 xb ee ff	5	frPPw
ROR [D, <i>xysp</i>]	[D,IDX]	66 xb	6	fIfrPw
ROR [<i>opr16,xysp</i>]	[IDX2]	66 xb ee ff	6	fIPrPw

RORA

Rotate Right A

RORA

Operation:



Description: Shifts all bits of accumulator A one place to the right. Bit 7 is loaded from the C bit. The C bit is loaded from the least significant bit of A. The rotate operations include the carry bit to allow extension of the shift and rotate operations to multiple bytes. For example, to shift a 24-bit value one bit to the right, the sequence LSR HIGH, ROR MID, ROR LOW could be used where LOW, MID and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $N \oplus C = [N \cdot \bar{C}] + [\bar{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).

C: A0
Set if, before the shift, the LSB of A was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:


Source Form	Address Mode	Object Code	Cycles	Access Detail
RORA	INH	46	1	0

RORB

Rotate Right B

RORB

Operation:



Description: Shifts all bits of accumulator B one place to the right. Bit 7 is loaded from the C bit. The C bit is loaded from the least significant bit of B. The rotate operations include the carry bit to allow extension of the shift and rotate operations to multiple bytes. For example, to shift a 24-bit value one bit to the right, the sequence LSR HIGH, ROR MID, ROR LOW could be used where LOW, MID and HIGH refer to the low-order, middle and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: $N \oplus C = [N \cdot \overline{C}] + [\overline{N} \cdot C]$ (for N and C after the shift)
Set if (N is set and C is cleared) or (N is cleared and C is set); cleared otherwise (for values of N and C after the shift).
- C: B0
Set if, before the shift, the LSB of B was set; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
RORB	INH	56	1	0

RTC

Return from Call

RTC

Operation: $(M_{(SP)}) \Rightarrow PPAGE$
 $(SP) + \$0001 \Rightarrow SP$
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow PC_H : PC_L$
 $(SP) + \$0002 \Rightarrow SP$

Description: Used to terminate subroutines in expanded memory invoked by the CALL instruction. Returns execution flow from the subroutine to the calling program. The program overlay page (PPAGE) register and the return address are restored from the stack; program execution continues at the restored address. For code compatibility purposes, CALL and RTC also execute correctly in M68HC12 devices that do not have expanded memory capability.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
RTC	INH	0A	6	uUnPPP

RTI

Return from Interrupt

RTI

Operation: $(M_{(SP)}) \Rightarrow CCR; (SP) + \$0001 \Rightarrow SP$
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow B : A; (SP) + \$0002 \Rightarrow SP$
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow X_H : X_L; (SP) + \$0004 \Rightarrow SP$
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow PC_H : PC_L; (SP) + \$0002 \Rightarrow SP$
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow Y_H : Y_L; (SP) + \$0004 \Rightarrow SP$

Description: Restores system context after interrupt service processing is completed. The condition codes, accumulators B and A, index register X, the PC, and index register Y are restored to a state pulled from the stack. The X mask bit may be cleared as a result of an RTI instruction, but cannot be set if it was cleared prior to execution of the RTI instruction.

If another interrupt is pending when RTI has finished restoring registers from the stack, the SP is adjusted to preserve stack content, and the new vector is fetched. This operation is functionally identical to the same operation in the M68HC11, where registers actually are re-stacked, but is faster.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
Δ	\Downarrow	Δ	Δ	Δ	Δ	Δ	Δ

Condition codes take on the value pulled from the stack, except that the X mask bit cannot change from zero to one. Software can leave the X bit set, leave it cleared, or change it from one to zero, but it can only be set by a reset or by recognition of an XIRQ interrupt.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
RTI	INH	0B	8	uUUUUPPP
(with interrupt pending)			10	uUUUUvPPP

RTS

Return from Subroutine

RTS

Operation: $(M_{(SP)} : M_{(SP+1)}) \Rightarrow PC_H : PC_L; (SP) + \$0002 \Rightarrow SP$

Description: Restores context at the end of a subroutine. Loads the PC with a 16-bit value pulled from the stack and updates the SP (incremented by 2). Program execution continues at the address restored from the stack.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
RTS	INH	3D	5	UfPPP

SBA

Subtract Accumulators

SBA

Operation: $(A) - (B) \Rightarrow A$

Description: Subtracts the content of accumulator B from the content of accumulator A and places the result in A. The content of B is not affected. For subtraction instructions, the C status bit represents a borrow.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $A7 \cdot \overline{B7} \cdot \overline{R7} + \overline{A7} \cdot B7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{A7} \cdot B7 + B7 \cdot R7 + R7 \cdot \overline{A7}$

Set if the absolute value of B is larger than the absolute value of A; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SBA	INH	18 16	2	∞

SBCA

Subtract with Carry from A

SBCA

Operation: $(A) - (M) - C \Rightarrow A$

Description: Subtracts the content of memory location M and the value of the C status bit from the content of accumulator A. The result is placed in A. For subtraction instructions, the C status bit represents a borrow.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$

Set if the absolute value of the content of memory plus previous carry is larger than the absolute value of the accumulator; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SBCA #opr8i	IMM	82 ii	1	P
SBCA opr8a	DIR	92 dd	3	rfP
SBCA opr16a	EXT	E2 hh ll	3	rOP
SBCA oprx0_xysp	IDX	A2 xb	3	rfP
SBCA oprx9_xysp	IDX1	A2 xb ff	3	rPO
SBCA oprx16_xysp	IDX2	A2 xb ee ff	4	frPP
SBCA [D,xysp]	[D,IDX]	A2 xb	6	fIfrfP
SBCA [opr16,xysp]	[IDX2]	A2 xb ee ff	6	fIPrfP

SBCB

Subtract with Carry from B

SBCB

Operation: $(B) - (M) - C \Rightarrow B$

Description: Subtracts the content of memory location M and the value of the C status bit from the content of accumulator B. The result is placed in B. For subtraction instructions, the C status bit represents a borrow.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$

Set if the absolute value of the content of memory plus previous carry is larger than the absolute value of the accumulator; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SBCB # <i>opr8i</i>	IMM	C2 ii	1	P
SBCB <i>opr8a</i>	DIR	D2 dd	3	rfP
SBCB <i>opr16a</i>	EXT	F2 hh ll	3	rOP
SBCB <i>opr0_xysp</i>	IDX	E2 xb	3	rfP
SBCB <i>opr9_xysp</i>	IDX1	E2 xb ff	3	rPO
SBCB <i>opr16_xysp</i>	IDX2	E2 xb ee ff	4	frPP
SBCB [D, <i>xysp</i>]	[D,IDX]	E2 xb	6	fIfrfP
SBCB [<i>opr16_xysp</i>]	[IDX2]	E2 xb ee ff	6	fIPrfP

SEC

Set Carry

SEC

Operation: 1 \Rightarrow C bit

Description: Sets the C status bit. This instruction is assembled as ORCC #01. The ORCC instruction can be used to set any combination of bits in the CCR in one operation.

SEC can be used to set up the C bit prior to a shift or rotate instruction involving the C bit.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	1

C: 1; Set.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SEC translates to... ORCC #01	IMM	14 01	1	P

SEI

Set Interrupt Mask

SEI

Operation: 1 \Rightarrow I bit

Description: Sets the I mask bit. This instruction is assembled as ORCC # $\$10$. The ORCC instruction can be used to set any combination of bits in the CCR in one operation. When the I bit is set, all maskable interrupts are inhibited, and the CPU will recognize only non-maskable interrupt sources or an SWI.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	1	-	-	-	-

I: 1; Set.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SEI translates to... ORCC # $\$10$	IMM	14 10	1	P

SEV

Set Two's Complement Overflow Bit

SEV

Operation: 1 \Rightarrow V bit

Description: Sets the V status bit. This instruction is assembled as ORCC # $\$02$. The ORCC instruction can be used to set any combination of bits in the CCR in one operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	1	-

V: 1; Set.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SEV translates to... ORCC # $\$02$	IMM	14 02	1	P

SEX

Sign Extend into 16-bit Register

SEX

Operation: If r1 bit 7 = 0, then \$00 : (r1) ⇒ r2
 If r1 bit 7 = 1, then \$FF : (r1) ⇒ r2

Description: This instruction is an alternate mnemonic for the TFR r1,r2 instruction, where r1 is an 8-bit register and r2 is a 16-bit register. The result in r2 is the 16-bit sign extended representation of the original two's complement number in r1. The content of r1 is unchanged in all cases except that of SEX A,D (D is A : B).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
SEX <i>abc,dxys</i>	INH	B7 eb	1	P

Notes:

1. Legal coding for eb is summarized in the following table. Columns represent the high-order digit, and rows represent the low-order digit in hexadecimal (MSB is a don't-care).

	0	1	2
3	sex:A ⇒ TMP2 SEX A,TMP2	sex:B ⇒ TMP2 SEX B,TMP2	sex:CCR ⇒ TMP2 SEX CCR,TMP2
4	sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D
5	sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X
6	sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y
7	sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP

STAA

Store Accumulator A

STAA

Operation: (A) ⇒ M

Description: Stores the content of accumulator A in memory. The content of A is unchanged.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STAA <i>opr8a</i>	DIR	5A dd	2	Pw
STAA <i>opr16a</i>	EXT	7A hh ll	3	wOP
STAA <i>opr0_xy</i> <i>sp</i>	IDX	6A xb	2	Pw
STAA <i>opr9_xy</i> <i>sp</i>	IDX1	6A xb ff	3	PwO
STAA <i>opr16_xy</i> <i>sp</i>	IDX2	6A xb ee ff	3	PwP
STAA [D, <i>xy</i> <i>sp</i>]	[D,IDX]	6A xb	5	PIfPw
STAA [<i>opr16_xy</i> <i>sp</i>]	[IDX2]	6A xb ee ff	5	PIPPw

STAB

Store Accumulator B

STAB

Operation: (B) ⇒ M

Description: Stores the content of accumulator B in memory. The content of B is unchanged.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STAB <i>opr8a</i>	DIR	5B dd	2	Pw
STAB <i>opr16a</i>	EXT	7B hh ll	3	wOP
STAB <i>opr0_xy</i> <i>sp</i>	IDX	6B xb	2	Pw
STAB <i>opr9_xy</i> <i>sp</i>	IDX1	6B xb ff	3	PwO
STAB <i>opr16_xy</i> <i>sp</i>	IDX2	6B xb ee ff	3	PwP
STAB [D, <i>xy</i> <i>sp</i>]	[D,IDX]	6B xb	5	PIfPw
STAB [<i>opr16_xy</i> <i>sp</i>]	[IDX2]	6B xb ee ff	5	PIPPw

STD

Store Double Accumulator

STD

Operation: (A : B) ⇒ M : M+1

Description: Stores the content of double accumulator D in memory. The content of D is unchanged.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STD <i>opr8a</i>	DIR	5C dd	2	PW
STD <i>opr16a</i>	EXT	7C hh ll	3	WOP
STD <i>opr0_xysp</i>	IDX	6C xb	2	PW
STD <i>opr9_xysp</i>	IDX1	6C xb ff	3	PWO
STD <i>opr16_xysp</i>	IDX2	6C xb ee ff	3	PWP
STD [D, <i>xysp</i>]	[D,IDX]	6C xb	5	PIfPW
STD [<i>opr16_xysp</i>]	[IDX2]	6C xb ee ff	5	PIPPW

STOP

Stop Processing

STOP

Operation: (SP) - \$0002 \Rightarrow SP; RTN_H:RTN_L \Rightarrow (M_(SP): M_(SP+1))
 (SP) - \$0002 \Rightarrow SP; Y_H:Y_L \Rightarrow (M_(SP): M_(SP+1))
 (SP) - \$0002 \Rightarrow SP; X_H:X_L \Rightarrow (M_(SP): M_(SP+1))
 (SP) - \$0002 \Rightarrow SP; B:A \Rightarrow (M_(SP): M_(SP+1))
 (SP) - \$0002 \Rightarrow SP; CCR \Rightarrow (M_(SP))
 Stop All Clocks

Description: When the S control bit is set, STOP is disabled and operates like a two-cycle NOP instruction. When the S bit is cleared, STOP stacks CPU context, stops all system clocks, and puts the device in standby mode.

Standby operation minimizes system power consumption. The contents of registers and the states of I/O pins remain unchanged.

Asserting the $\overline{\text{RESET}}$, $\overline{\text{XIRQ}}$, or $\overline{\text{IRQ}}$ signals ends standby mode. Stacking on entry to STOP allows the CPU to recover quickly when an interrupt is used, provided a stable clock is applied to the device. If the system uses a clock reference crystal that also stops during low-power mode, crystal start up delay lengthens recovery time.

If $\overline{\text{XIRQ}}$ is asserted while the X mask bit = 0 ($\overline{\text{XIRQ}}$ interrupts enabled), execution resumes with a vector fetch for the $\overline{\text{XIRQ}}$ interrupt. If the X mask bit = 1 ($\overline{\text{XIRQ}}$ interrupts disabled), a two-cycle recovery sequence changes the SP to compensate for the stacking that took place as STOP was entered, an O cycle is used to adjust the instruction queue, and execution continues with the next instruction after STOP.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STOP (entering STOP)	INH	18 3E	9	00SSfSsE
(exiting STOP)			5	VfPPP
(continue)			2	fO
(if STOP disabled)			2	OO

STS

Store Stack Pointer

STS

Operation: $(SP_H : SP_L) \Rightarrow M : M+1$

Description: Stores the most significant byte of the SP in memory at the address specified by the program, and stores the least significant byte of the SP at the next location in memory (at one plus the address specified by the program).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STS <i>opr8a</i>	DIR	5F dd	2	PW
STS <i>opr16a</i>	EXT	7F hh ll	3	WOP
STS <i>opr0_xyvsp</i>	IDX	6F xb	2	PW
STS <i>opr9_xyvsp</i>	IDX1	6F xb ff	3	PWO
STS <i>opr16_xyvsp</i>	IDX2	6F xb ee ff	3	PWP
STS [D, <i>xyvsp</i>]	[D,IDX]	6F xb	5	PIfPW
STS [<i>opr16_xyvsp</i>]	[IDX2]	6F xb ee ff	5	PIPPW

STX

Store Index Register X

STX

Operation: $(X_H:X_L) \Rightarrow M : M + 1$

Description: Stores the most significant byte of index register X in memory at the address specified by the program, and stores the least significant byte of index register X at the next location in memory (at one plus the address specified by the program).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STX <i>opr8a</i>	DIR	5E dd	2	PW
STX <i>opr16a</i>	EXT	7E hh ll	3	WOP
STX <i>opr0_xysp</i>	IDX	6E xb	2	PW
STX <i>opr9_xysp</i>	IDX1	6E xb ff	3	PWO
STX <i>opr16_xysp</i>	IDX2	6E xb ee ff	3	PWP
STX [D, <i>xysp</i>]	[D,IDX]	6E xb	5	PIfPW
STX [<i>opr16_xysp</i>]	[IDX2]	6E xb ee ff	5	PIPPW

STY

Store Index Register Y

STY

Operation: (Y_H:Y_L) ⇒ M : M+1

Description: Stores the most significant byte of index register Y in memory at the address specified by the program, and stores the least significant byte of Y at the next location in memory (at one plus the address specified by the program).

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
STY <i>opr8a</i>	DIR	5D dd	2	PW
STY <i>opr16a</i>	EXT	7D hh ll	3	WOP
STY <i>opr0_xysp</i>	IDX	6D xb	2	PW
STY <i>opr9_xysp</i>	IDX1	6D xb ff	3	PWO
STY <i>opr16_xysp</i>	IDX2	6D xb ee ff	3	PWP
STY [D, <i>xysp</i>]	[D,IDX]	6D xb	5	PIfPW
STY [<i>opr16_xysp</i>]	[IDX2]	6D xb ee ff	5	PIPPW

SUBA

Subtract A

SUBA

Operation: $(A) - (M) \Rightarrow A$

Description: Subtracts the content of memory location M from the content of accumulator A, and places the result in A. For subtraction instructions, the C status bit represents a borrow.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SUBA #opr8i	IMM	80 ii	1	P
SUBA opr8a	DIR	90 dd	3	rFP
SUBA opr16a	EXT	B0 hh ll	3	rOP
SUBA oprx0_xysp	IDX	A0 xb	3	rFP
SUBA oprx9_xysp	IDX1	A0 xb ff	3	rPO
SUBA oprx16_xysp	IDX2	A0 xb ee ff	4	frPP
SUBA [D,xysp]	[D,IDX]	A0 xb	6	fIFrFP
SUBA [opr16,xysp]	[IDX2]	A0 xb ee ff	6	fIPrFP

SUBB

Subtract B

SUBB

Operation: $(B) - (M) \Rightarrow B$

Description: Subtracts the content of memory location M from the content of accumulator B and places the result in B. For subtraction instructions, the C status bit represents a borrow.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: $X7 \cdot \overline{M7} \cdot \overline{R7} + \overline{X7} \cdot M7 \cdot R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{X7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{X7}$

Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SUBB # <i>opr8i</i>	IMM	C0 ii	1	P
SUBB <i>opr8a</i>	DIR	D0 dd	3	rfP
SUBB <i>opr16a</i>	EXT	F0 hh ll	3	rOP
SUBB <i>opr0_xysp</i>	IDX	E0 xb	3	rfP
SUBB <i>opr9_xysp</i>	IDX1	E0 xb ff	3	rPO
SUBB <i>opr16_xysp</i>	IDX2	E0 xb ee ff	4	frPP
SUBB [D, <i>xysp</i>]	[D,IDX]	E0 xb	6	fIfrfP
SUBB [<i>opr16_xysp</i>]	[IDX2]	E0 xb ee ff	6	fIPrfP

SUBD

Subtract Double Accumulator

SUBD

Operation: $(A : B) - (M : M+1) \Rightarrow A : B$

Description: Subtracts the content of memory location $M : M+1$ from the content of double accumulator D and places the result in D . For subtraction instructions, the C status bit represents a borrow.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	Δ

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$0000; cleared otherwise.

V: $D15 \cdot \overline{M15} \cdot \overline{R15} + \overline{D15} \cdot M15 \cdot R15$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

C: $\overline{D15} \cdot M15 + M15 \cdot R15 + R15 \cdot \overline{D15}$
Set if the absolute value of the content of memory is larger than the absolute value of the accumulator; cleared otherwise.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SUBD #opr16i	IMM	83 jj kk	2	OP
SUBD opr8a	DIR	93 dd	3	RfP
SUBD opr16a	EXT	B3 hh ll	3	ROP
SUBD oprx0_xysp	IDX	A3 xb	3	RfP
SUBD oprx9_xysp	IDX1	A3 xb ff	3	RPO
SUBD oprx16_xysp	IDX2	A3 xb ee ff	4	frPP
SUBD [D,xysp]	[D,IDX]	A3 xb	6	fIfRfP
SUBD [oprx16,xysp]	[IDX2]	A3 xb ee ff	6	fIPRfP

SWI

Software Interrupt

SWI

Operation:

- (SP) - \$0002 ⇒ SP; RTN_H:RTN_L ⇒ (M_(SP): M_(SP+1))
- (SP) - \$0002 ⇒ SP; Y_H:Y_L ⇒ (M_(SP): M_(SP+1))
- (SP) - \$0002 ⇒ SP; X_H:X_L ⇒ (M_(SP): M_(SP+1))
- (SP) - \$0002 ⇒ SP; B : A ⇒ (M_(SP): M_(SP+1))
- (SP) - \$0001 ⇒ SP; CCR ⇒ (M_(SP))
- 1 ⇒ I
- (SWI Vector) ⇒ PC

Description: Causes an interrupt without external interrupt service request. Uses the address of the next instruction after SWI as a return address. Stacks the return address, index registers Y and X, accumulators B and A, and the CCR, decrementing the SP before each item is stacked. The I mask bit is then set, the PC is loaded with the SWI vector, and instruction execution resumes at that location. SWI is not affected by the I mask bit. Refer to **SECTION 7 EXCEPTION PROCESSING** for more information.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

I: 1; Set.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
SWI	INH	3F	9	VSPSSPSP ¹

Notes:

1. The CPU also uses the SWI processing sequence for hardware interrupts and unimplemented opcode traps. A variation of the sequence (VfPPP) is used for resets.

TAB

Transfer from Accumulator A to Accumulator B

TAB

Operation: (A) ⇒ B

Description: Moves the content of accumulator A to accumulator B. The former content of B is lost; the content of A is not affected. Unlike the general transfer instruction TFR A,B which does not affect condition codes, the TAB instruction affects N, Z, and V for compatibility with M68HC11.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TAB	INH	18 0E	2	∞

TAP

Transfer from Accumulator A
to Condition Codes Register

TAP

Operation: (A) ⇒ CCR

Description: Transfers the logic states of bits 7:0 of accumulator A to the corresponding bit positions of the CCR. The content of A remains unchanged. The X mask bit can be cleared as a result of a TAP, but cannot be set if it was cleared prior to execution of the TAP. If the I bit is cleared, there is a one cycle delay before the system allows interrupt requests. This prevents interrupts from occurring between instructions in the sequences CLI, WAI and CLI, SEI.

This instruction is accomplished with the TFR A,CCR instruction. For compatibility with the M68HC11, the mnemonic TAP is translated by the assembler.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ

Condition codes take on the value of the corresponding bit of accumulator A, except that the X mask bit cannot change from zero to one. Software can leave the X bit set, leave it cleared, or change it from one to zero, but it can only be set by a reset or by recognition of an \overline{XIRQ} interrupt.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TAP translates to... TFR A,CCR	INH	B7 02	1	P

TBA

Transfer from Accumulator B to Accumulator A

TBA

Operation: (B) \Rightarrow A

Description: Moves the content of accumulator B to accumulator A. The former content of A is lost; the content of B is not affected. Unlike the general transfer instruction TFR B,A, which does not affect condition codes, the TBA instruction affects N, Z, and V for compatibility with M68HC11.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TBA	INH	18 0F	2	00

TBEQ

Test and Branch if Equal to Zero

TBEQ

Operation: If (Counter) = 0, then (PC) + \$0003 + Rel \Rightarrow PC

Description: Test the specified counter register A, B, D, X, Y, or SP. If the counter register is zero, branch to the specified relative destination. TBEQ is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255 locations from the start of the next instruction).

DBEQ and IBEQ instructions are similar to TBEQ, except that the counter is decremented or incremented rather than simply being tested. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	–	–	–	–

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
TBEQ <i>abdxys,rel9</i>	REL	04 1b rr	3/3	PPP/POP

Notes:

1. Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (TBEQ – 0) or not zero (TBNE – 1) versions, and bit 4 is the sign bit of the 9-bit relative offset. Bits 7 and 6 should be 0:1 for TBEQ.

Count Register	Bits 2:0	Source Form	Object Code (if offset is positive)	Object Code (if offset is negative)
A	000	TBEQ A, <i>rel9</i>	04 40 rr	04 50 rr
B	001	TBEQ B, <i>rel9</i>	04 41 rr	04 51 rr
D	100	TBEQ D, <i>rel9</i>	04 44 rr	04 54 rr
X	101	TBEQ X, <i>rel9</i>	04 45 rr	04 55 rr
Y	110	TBEQ Y, <i>rel9</i>	04 46 rr	04 56 rr
SP	111	TBEQ SP, <i>rel9</i>	04 47 rr	04 57 rr

TBL

Table Lookup and Interpolate

TBL

Operation: $(M) + [(B) \times ((M+1) - (M))] \Rightarrow A$

Description: The TBL instruction linearly interpolates one of 256 result values that fall between each pair of data entries in a lookup table stored in memory. Data points in the table represent the endpoints of equally spaced line segments. Table entries and the interpolated result are 8-bit values. The result is stored in accumulator A.

Before executing TBL, set up an index register so that it will point to the starting point (X1) of a line segment when the instruction is executed. X1 is the table entry closest to, but less than or equal to, the desired lookup value. The next table entry after X1 is X2. XL is the X position of the desired lookup point. Load accumulator B with a binary fraction (radix point to left of MSB), representing the ratio $(XL - X1) \div (X2 - X1)$.

The 8-bit unrounded result is calculated using the following expression:

$$A = Y1 + [(B) \times (Y2 - Y1)]$$

Where

$$(B) = (XL - X1) \div (X2 - X1)$$

Y1 = 8-bit data entry pointed to by <effective address>

Y2 = 8-bit data entry pointed to by <effective address> + 1

The intermediate value $[(B) \times (Y2 - Y1)]$ produces a 16-bit result with the radix point between bits 7 and 8. The result in A is the upper 8-bits (integer part) of this intermediate 16-bit value, plus the 8-bit value Y1.

Any indexed addressing mode referenced to X, Y, SP, or PC, except indirect modes or 9-bit and 16-bit offset modes, can be used to identify the first data point (X1, Y1). The second data point is the next table entry.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	-	?

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

C: Undefined.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TBL <i>oprX0_xySp</i>	IDX	18 3D xb	8	OrrffffP

TBNE

Test and Branch if Not Equal to Zero

TBNE

Operation: If(Counter) \neq 0, then (PC) + \$0003 + Rel \Rightarrow PC,

Description: Test the specified counter register A, B, D, X, Y, or SP. If the counter register is not zero, execute a branch to the specified relative destination. TBNE is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255 locations from the start of the next instruction).

DBNE and IBNE instructions are similar to TBNE, except that the counter is decremented or incremented rather than simply being tested. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
–	–	–	–	–	–	–	–

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
TBNE <i>abdxys,rel9</i>	REL	04 1b rr	3/3	PPP/POP

Notes:

1. Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (TBNE – 0) or not zero (TBNE – 1) versions, and bit–4 is the sign bit of the 9-bit relative offset. Bits 7 and 6 should be 0:1 for TBNE.

Count Register	Bits 2:0	Source Form	Object Code (if offset is positive)	Object Code (if offset is negative)
A	000	TBNE A, <i>rel9</i>	04 60 rr	04 70 rr
B	001	TBNE B, <i>rel9</i>	04 61 rr	04 71 rr
D	100	TBNE D, <i>rel9</i>	04 64 rr	04 74 rr
X	101	TBNE X, <i>rel9</i>	04 65 rr	04 75 rr
Y	110	TBNE Y, <i>rel9</i>	04 66 rr	04 76 rr
SP	111	TBNE SP, <i>rel9</i>	04 67 rr	04 77 rr

Operation: See table

Description: Transfers the content of a source register to a destination register specified in the instruction. The order in which transfers between 8-bit and 16-bit registers are specified affects the high byte of the 16-bit registers differently. Cases involving TMP2 and TMP3 are reserved for Motorola use, so some assemblers may not permit their use. It is possible to generate these cases by using DC.B or DC.W assembler directives.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-
or							
Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ

None affected, unless the CCR is the destination register. Condition codes take on the value of the corresponding source bits, except that the X mask bit cannot change from zero to one. Software can leave the X bit set, leave it cleared, or change it from one to zero, but it can only be set by a reset or by recognition of an XIRQ interrupt.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code ¹	Cycles	Access Detail
TFR <i>abcdxys,abcdxys</i>	INH	B7 eb	1	P

Notes:

1. Legal coding for eb is summarized in the following table. Columns represent the high-order digit, and rows represent the low-order digit in hexadecimal (MSB is a don't-care).

	0	1	2	3	4	5	6	7
0	A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 _L ⇒ A	B ⇒ A	X _L ⇒ A	Y _L ⇒ A	SP _L ⇒ A
1	A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 _L ⇒ B	B ⇒ B	X _L ⇒ B	Y _L ⇒ B	SP _L ⇒ B
2	A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 _L ⇒ CCR	B ⇒ CCR	X _L ⇒ CCR	Y _L ⇒ CCR	SP _L ⇒ CCR
3	sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4	sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5	sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6	sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7	sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP

TPA

Transfer from Condition Codes Register to Accumulator A

TPA

Operation: (CCR) \Rightarrow A

Description: Transfers the content of the CCR to corresponding bit positions of accumulator A. The CCR remains unchanged.

This mnemonic is implemented by the TFR CCR,A instruction. For compatibility with the M68HC11, the mnemonic TPA is translated into the TFR CCR,A instruction by the assembler.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TPA translates to... TFR CCR,A	INH	B7 20	1	P

TRAP

Unimplemented Opcode Trap

TRAP

Operation: (SP) - \$0002 ⇒ SP; RTN_H:RTN_L ⇒ (M_(SP): M_(SP+1))
 (SP) - \$0002 ⇒ SP; Y_H:Y_L ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0002 ⇒ SP; X_H:X_L ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0002 ⇒ SP; B : A ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0001 ⇒ SP; CCR ⇒ (M_(SP))
 1 ⇒ I
 (Trap Vector) ⇒ PC

Description: There are opcodes in all 256 positions in the Page 1 opcode map, but only 54 of the 256 positions on Page 2 of the opcode map are used. If the CPU attempts to execute one of the unimplemented opcodes on Page 2, an opcode trap interrupt occurs. Unimplemented opcodes are essentially interrupts that share the \$FFF8:\$FFF9 interrupt vector.

TRAP uses the next address after the unimplemented opcode as a return address. It stacks the return address, index registers Y and X, accumulators B and A, and the CCR, automatically decrementing the SP before each item is stacked. The I mask bit is then set, the PC is loaded with the trap vector, and instruction execution resumes at that location. This instruction is not maskable by the I bit. Refer to **SECTION 7 EXCEPTION PROCESSING** for more information.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	1	-	-	-	-

I: 1; Set.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TRAP <i>trapnum</i>	INH	\$18 tn ¹	11	OfVSPSSPSsP

Notes:

1. The value tn represents an unimplemented page 2 opcode in either of the two ranges \$30 to \$39 or \$40 to \$FF.

TST

Test Memory

TST

Operation: (M) – \$00

Description: Subtracts \$00 from the content of memory location M and sets the condition codes accordingly.

The subtraction is accomplished internally without modifying M.

The TST instruction provides limited information when testing unsigned values. Since no unsigned value is less than zero, BLO and BLS have no utility following TST. While BHI can be used after TST, it performs the same function as BNE, which is preferred. After testing signed values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	0

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TST <i>opr16a</i>	EXT	E7 hh ll	3	rOP
TST <i>opr0_xysp</i>	IDX	E7 xb	3	rfP
TST <i>opr9_xysp</i>	IDX1	E7 xb ff	3	rPO
TST <i>opr16_xysp</i>	IDX2	E7 xb ee ff	4	frPP
TST [D, <i>xysp</i>]	[D,IDX]	E7 xb	6	ffrfP
TST [<i>opr16_xysp</i>]	[IDX2]	E7 xb ee ff	6	fIPrfP

TSTA

Test A

TSTA

Operation: (A) – \$00

Description: Subtracts \$00 from the content of accumulator A and sets the condition codes accordingly.

The subtraction is accomplished internally without modifying A.

The TSTA instruction provides limited information when testing unsigned values. Since no unsigned value is less than zero, BLO and BLS have no utility following TSTA. While BHI can be used after TST, it performs the same function as BNE, which is preferred. After testing signed values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	0

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TSTA	INH	97	1	0

TSTB

Test B

TSTB

Operation: (B) – \$00

Description: Subtracts \$00 from the content of accumulator B and sets the condition codes accordingly.

The subtraction is accomplished internally without modifying B.

The TSTB instruction provides limited information when testing unsigned values. Since no unsigned value is less than zero, BLO and BLS have no utility following TSTB. While BHI can be used after TST, it performs the same function as BNE, which is preferred. After testing signed values, all signed branches are available.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	0

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

C: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TSTB	INH	D7	1	0

TSX

Transfer from Stack Pointer to Index Register X

TSX

Operation: (SP) ⇒ X

Description: This is an alternate mnemonic to transfer the SP value to index register X. The content of the SP remains unchanged. After a TSX instruction, X points at the last value that was stored on the stack.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TSX translates to... TFR SP,X	INH	B7 75	1	P

TSY

Transfer from Stack Pointer to Index Register Y

TSY

Operation: (SP) ⇒ Y

Description: This is an alternate mnemonic to transfer the SP value to index register Y. The content of the SP remains unchanged. After a TSY instruction, Y points at the last value that was stored on the stack.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TSY <i>translates to...</i> TFR SP,Y	INH	B7 76	1	P

TXS

Transfer from Index Register X to Stack Pointer

TXS

Operation: (X) ⇒ SP

Description: This is an alternate mnemonic to transfer index register X value to the SP. The content of X is unchanged.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TXS translates to... TFR X,SP	INH	B7 57	1	P

TYS

Transfer from Index Register Y to Stack Pointer

TYS

Operation: (Y) ⇒ SP

Description: This is an alternate mnemonic to transfer index register Y value to the SP. The content of Y is unchanged.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
TYS translates to... TFR Y,SP	INH	B7 67	1	P

WAI

Wait for Interrupt

WAI

Operation: (SP) - \$0002 ⇒ SP; RTN_H : RTN_L ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0002 ⇒ SP; Y_H : Y_L ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0002 ⇒ SP; X_H : X_L ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0002 ⇒ SP; B : A ⇒ (M_(SP) : M_(SP+1))
 (SP) - \$0002 ⇒ SP; CCR ⇒ (M_(SP))
 Stop CPU Clocks

Description: Puts the CPU into a wait state. Uses the address of the instruction following WAI as a return address. Stacks the return address, index registers Y and X, accumulators B and A, and the CCR, decrementing the SP before each item is stacked.

The CPU then enters a wait state for an integer number of bus clock cycles. During the wait state, CPU clocks are stopped, but other MCU clocks can continue to run. The CPU leaves the wait state when it senses an interrupt that has not been masked.

Upon leaving the wait state, the CPU sets the appropriate interrupt mask bit(s), fetches the vector corresponding to the interrupt sensed, and instruction execution continues at the location the vector points to.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

Although the WAI instruction itself does not alter the condition codes, the interrupt that causes the CPU to resume processing also causes the I mask bit (and the X mask bit, if the interrupt was XIRQ) to be set as the interrupt vector is fetched.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
WAI (before interrupt)	INH	3E	8	OSSSEsSf
(when interrupt comes)			5	VfPPP

WAV

Weighted Average

WAV

Operation: Perform weighted average calculations on values stored in memory.
 Do until B = 0, leave SOP in Y : D, SOW in X
 Partial Product = (M pointed to by X) × (M pointed to by Y)
 Sum-of-Products (24-bit SOP) = Previous SOP + Partial Product
 Sum-of-Weights (16-bit SOW) = Previous SOW + (M pointed-to by Y)
 (X) + \$0001 ⇒ X; (Y) + \$0001 ⇒ Y
 (B) – \$01 ⇒ B

Description: WAV uses indexed (X) addressing mode to reference one source operand list, and indexed (Y) addressing mode to reference a second source operand list. Accumulator B is used as a counter to control the number of elements to be included in the weighted average.

For each pair of data points, a 24-bit sum of products and a 16-bit sum of weights is accumulated in temporary registers. When B reaches zero (no more data pairs), the sum of products is placed in Y:D. The sum of weights is placed in X. To arrive at the final weighted average, divide the content of Y:D by X by executing an EDIV after the WAV.

This instruction can be interrupted. If an interrupt occurs during WAV execution, the intermediate results (six bytes) are stacked in the order SOW_[15:0], SOP_[15:0], \$00:SOP_[23:16] before the interrupt is processed. The wavr pseudoinstruction is used to resume execution after an interrupt. The mechanism is re-entrant. New WAV instructions can be started and interrupted while a previous WAV instruction is interrupted.

This instruction is often used in fuzzy logic rule evaluation. Refer to **SECTION 9 FUZZY LOGIC SUPPORT** for more information.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	?	-	?	1	?	?

Z: 1; Set.

H, N, V and C may be altered by this instruction.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
WAV (add if interrupted)	Special	18 3C	See note ¹	Off (frrfffff)O fffrUUUf

Notes:

1. The 8-cycle sequence in parentheses represents the loop for one iteration of SOP and SOW accumulation.

XGDX

Exchange Double Accumulator
and Index Register X

XGDX

Operation: (D) \Leftrightarrow (X)

Description: Exchanges the content of double accumulator D and the content of index register X. For compatibility with the M68HC11, the XGDX instruction is translated into an EXG D,X instruction by the assembler.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
XGDX translates to... EXG D,X	INH	B7 C5	1	P

XGDY

Exchange Double Accumulator
and Index Register Y

XGDY

Operation: (D) \leftrightarrow (Y)

Description: Exchanges the content of double accumulator D and the content of index register Y. For compatibility with the M68HC11, the XGDY instruction is translated into an EXG D,Y instruction by the assembler.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

None affected.

Addressing Modes, Machine Code, and Execution Times:

Source Form	Address Mode	Object Code	Cycles	Access Detail
XGDY translates to... EXG D,Y	INH	B7 C6	1	P

SECTION 7 EXCEPTION PROCESSING

Exceptions are events that require processing outside the normal flow of instruction execution. This section describes exceptions and the way each is handled.

7.1 Types of Exceptions

CPU12 exceptions include resets, an unimplemented opcode trap, a software interrupt instruction, X-bit interrupts, and I-bit interrupts. Each exception has an associated 16-bit vector, which points to the memory location where the routine that handles the exception is located. As shown in **Table 7-1**, vectors are stored in the upper 128 bytes of the standard 64-Kbyte address map.

Table 7-1 CPU12 Exception Vector Map

Vector Address	Source
FFFFE — FFFFF	System Reset
FFFFC — FFFFD	Clock Monitor Reset
FFFFA — FFFFB	COP Reset
FFFF8 — FFFF9	Unimplemented Opcode Trap
FFFF6 — FFFF7	Software Interrupt Instruction (SWI)
FFFF4 — FFFF5	$\overline{\text{XIRQ}}$ Signal
FFFF2 — FFFF3	$\overline{\text{IRQ}}$ Signal
FFFC0 — FFFF1	Device-specific Interrupt Sources

The six highest vector addresses are used for resets and unmaskable interrupt sources. The remaining vectors are used for maskable interrupts. All vectors must be programmed to point to the address of the appropriate service routine.

The CPU12 can handle up to 64 exception vectors, but the number actually used varies from device to device, and some vectors are reserved for Motorola use. Refer to device documentation for more information.

Exceptions can be classified by the effect of the X and I interrupt mask bits on recognition of a pending request.

Resets, the unimplemented opcode trap, and the SWI instruction are not affected by the X and I mask bits.

Interrupt service requests from the $\overline{\text{XIRQ}}$ pin are inhibited when X = 1, but are not affected by the I bit.

All other interrupts are inhibited when I = 1.

7.2 Exception Priority

A hardware priority hierarchy determines which reset or interrupt is serviced first when simultaneous requests are made. Six sources are not maskable. The remaining sources are maskable, and the device integration module typically can change the relative priorities of maskable interrupts. Refer to **7.4 Interrupts** for more detail concerning interrupt priority and servicing.

The priorities of the unmaskable sources are:

4. $\overline{\text{RESET}}$ pin
5. Clock monitor reset
6. COP watchdog reset
7. $\overline{\text{XIRQ}}$ signal
8. Unimplemented opcode trap
9. Software interrupt instruction (SWI)

An external reset has the highest exception-processing priority, followed by clock monitor reset, and then the on-chip watchdog reset.

The $\overline{\text{XIRQ}}$ interrupt is pseudo-non-maskable. After reset, the X-Bit in the CCR is set, which inhibits all interrupt service requests from the $\overline{\text{XIRQ}}$ pin until the X-bit is cleared. The X bit can be cleared by a program instruction, but program instructions cannot reset X from 0 to 1. Once the X bit is cleared, interrupt service requests made via the $\overline{\text{XIRQ}}$ pin become non-maskable.

The unimplemented Page 2 Opcode trap (TRAP) and the Software Interrupt Instruction (SWI) are special cases. In one sense, these two exceptions have very low priority, because any enabled interrupt source that is pending prior to the time exception processing begins will take precedence. However, once the CPU begins processing a TRAP or SWI, neither can be interrupted. Also, since these are mutually exclusive instructions, they have no relative priority.

All remaining interrupts are subject to masking via the I bit in the CCR. Most M68HC12 MCUs have an external $\overline{\text{IRQ}}$ pin, which is assigned the highest I-bit interrupt priority, and an internal periodic real-time interrupt generator, which has the next highest priority. The other maskable sources have default priorities that follow the address order of the interrupt vectors — the higher the address, the higher the priority of the interrupt. Other maskable interrupts are associated with on-chip peripherals such as timers or serial ports. Typically, logic in the device integration module can give one I-masked source priority over other I-masked sources. Refer to the documentation for the specific M68HC12 derivative for more information.

7.3 Resets

M68HC12 devices perform resets with a combination of hardware and software. Integration module circuitry determines the type of reset that has occurred, performs basic system configuration, then passes control to the CPU12. The CPU fetches a vector determined by the type of reset that has occurred, jumps to the address pointed to by the vector, and begins to execute code at that address.

There are four possible sources of reset. Power-on reset (POR) and external reset share the same reset vector. The computer operating properly (COP) reset and the clock monitor reset each have a vector.

7.3.1 Power-On Reset

The M68HC12 device integration module incorporates circuitry to detect a positive transition in the V_{DD} supply and initialize the device during cold starts, generally by asserting the reset signal internally. The signal is typically released after a delay that allows the device clock generator to stabilize.

7.3.2 External Reset

The MCU distinguishes between internal and external resets by sensing how quickly the signal on the $\overline{\text{RESET}}$ pin rises to logic level one after it has been asserted. When the MCU senses any of the four reset conditions, internal circuitry drives the $\overline{\text{RESET}}$ signal low for 16 clock cycles, then releases. Eight clock cycles later, the MCU samples the state of the signal applied to the $\overline{\text{RESET}}$ pin. If the signal is still low, an external reset has occurred. If the signal is high, reset has been initiated internally by either the COP system or the clock monitor.

7.3.3 COP Reset

The MCU includes a Computer Operating Properly (COP) system to help protect against software failures. When the COP is enabled, software must write a particular code sequence to a specific address in order to keep a watchdog timer from timing out. If software fails to execute the sequence properly, a reset occurs.

7.3.4 Clock Monitor Reset

The clock monitor circuit uses an internal RC circuit to determine whether clock frequency is above a predetermined limit. When the clock monitor is enabled, if clock frequency falls below the limit, a reset occurs.

7.4 Interrupts

Each M68HC12 device can recognize a number of interrupt sources. Each source has a vector in the vector table. The $\overline{\text{XIRQ}}$ signal, the unimplemented opcode trap, and the SWI instruction are non-maskable, and have a fixed priority. The remaining interrupt sources can be masked by the I bit. In most M68HC12 devices, the external interrupt request pin is assigned the highest maskable interrupt priority, and the internal periodic real-time interrupt generator has the next highest priority. Other maskable interrupts are associated with on-chip peripherals such as timers or serial ports. These maskable sources have default priorities that follow the address order of the interrupt vectors. The higher the vector address, the higher the priority of the interrupt. Typically, a device integration module incorporates logic that can give one maskable source priority over other maskable sources.

7.4.1 Non-maskable Interrupt Request (\overline{XIRQ})

The \overline{XIRQ} input is an updated version of the \overline{NMI} input of earlier MCUs. The \overline{XIRQ} function is disabled during system reset and upon entering the interrupt service routine for an \overline{XIRQ} interrupt.

During reset, both the I bit and the X bit in the CCR are set. This disables maskable interrupts and interrupt service requests made by asserting the \overline{XIRQ} signal. After minimum system initialization, software can clear the X bit using an instruction such as `ANDCC #$BF`. Software cannot reset the X bit from 0 to 1 once it has been cleared, and interrupt requests made via the \overline{XIRQ} pin become non-maskable. When a non-maskable interrupt is recognized, both the X and I bits are set after context is saved. The X bit is not affected by maskable interrupts. Execution of an RTI at the end of the interrupt service routine normally restores the X and I bits to the pre-interrupt request state.

7.4.2 Maskable interrupts

Maskable interrupt sources include on-chip peripheral systems and external interrupt service requests. Interrupts from these sources are recognized when the global interrupt mask bit (I) in the CCR is cleared. The default state of the I bit out of reset is 1, but it can be written at any time.

The integration module manages maskable interrupt priorities. Typically, an on-chip interrupt source is subject to masking by associated bits in control registers in addition to global masking by the I bit in the CCR. Sources generally must be enabled by writing one or more bits in associated control registers. There may be other interrupt-related control bits and flags, and there may be specific register read-write sequences associated with interrupt service. Refer to individual on-chip peripheral descriptions for details.

7.4.3 Interrupt Recognition

Once enabled, an interrupt request can be recognized at any time after the I mask bit is cleared. When an interrupt service request is recognized, the CPU responds at the completion of the instruction being executed. Interrupt latency varies according to the number of cycles required to complete the current instruction. Because the REV, REVW and WAV instructions can take many cycles to complete, they are designed so that they can be interrupted. Instruction execution resumes when interrupt execution is complete. When the CPU begins to service an interrupt, the instruction queue is refilled, a return address is calculated, and then the return address and the contents of the CPU registers are stacked as shown in **Table 7-2**.

After the CCR is stacked, the I bit (and the X bit, if an \overline{XIRQ} interrupt service request caused the interrupt) is set to prevent other interrupts from disrupting the interrupt service routine. Execution continues at the address pointed to by the vector for the highest-priority interrupt that was pending at the beginning of the interrupt sequence. At the end of the interrupt service routine, an RTI instruction restores context from the stacked registers, and normal program execution resumes.

Table 7-2 Stacking Order on Entry to Interrupts

Memory Location	CPU Registers
SP - 2	RTN _H : RTN _L
SP - 4	Y _H : Y _L
SP - 6	X _H : X _L
SP - 8	B: A
SP - 9	CCR

7.4.4 External Interrupts

External interrupt service requests are made by asserting an active-low signal connected to the $\overline{\text{IRQ}}$ pin. Typically, control bits in the device integration module affect how the signal is detected and recognized.

The I bit serves as the $\overline{\text{IRQ}}$ interrupt enable flag. When an $\overline{\text{IRQ}}$ interrupt is recognized, the I bit is set to inhibit interrupts during the interrupt service routine. Before other maskable interrupt requests can be recognized, the I bit must be cleared. This is generally done by an RTI instruction at the end of the service routine.

7.4.5 Return from Interrupt Instruction (RTI)

RTI is used to terminate interrupt service routines. RTI is an 8-cycle instruction when no other interrupt is pending, and a 10-cycle instruction when another interrupt is pending. In either case, the first five cycles are used to restore (pull) the CCR, B:A, X, Y, and the return address from the stack. If no other interrupt is pending at this point, three program words are fetched to refill the instruction queue from the area of the return address and processing proceeds from there.

If another interrupt is pending after registers are restored, a new vector is fetched, and the stack pointer is adjusted to point at the CCR value that was just recovered ($\text{SP} = \text{SP} - 9$). This makes it appear that the registers have been stacked again. After the SP is adjusted, three program words are fetched to refill the instruction queue, starting at the address the vector points to. Processing then continues with execution of the instruction that is now at the head of the queue.

7.5 Unimplemented Opcode Trap

The CPU12 has opcodes in all 256 positions in the Page 1 opcode map, but only 54 of the 256 positions on Page 2 of the opcode map are used. If the CPU attempts to execute one of the 202 unused opcodes on Page 2, an unimplemented opcode trap occurs. The 202 unimplemented opcodes are essentially interrupts that share a common interrupt vector, \$FFF8:\$FFF9.

The CPU12 uses the next address after an unimplemented Page 2 opcode as a return address. This differs from the M68HC11 illegal opcode interrupt, which uses the address of an illegal opcode as the return address. In the CPU12, the stacked return address can be used to calculate the address of the unimplemented opcode for software-controlled traps.

7.6 Software Interrupt Instruction

Execution of the SWI instruction causes an interrupt without an interrupt service request. SWI is not inhibited by the global mask bits in the CCR, and execution of SWI sets the I mask bit. Once an SWI interrupt begins, maskable interrupts are inhibited until the I bit in the CCR is cleared. This typically occurs when an RTI instruction at the end of the SWI service routine restores context.

7.7 Exception Processing Flow

The first cycle in the exception processing flow for all CPU12 exceptions is the same, regardless of the source of the exception. Between the first and second cycles of execution, the CPU chooses one of three alternative paths. The first path is for resets, the second path is for pending X or I interrupts, and the third path is used for software interrupts (SWI) and trapping unimplemented opcodes. The last two paths are virtually identical, differing only in the details of calculating the return address. Refer to **Figure 7-2** for the following discussion.

7.7.1 Vector Fetch


The first cycle of all exception processing, regardless of the cause, is a vector fetch. The vector points to the address where exception processing will continue. Exception vectors are stored in a table located at the top of the memory map (\$FFC0-\$FFFF). The CPU cannot use the fetched vector until the third cycle of the exception processing sequence.

During the vector fetch cycle, the CPU issues a signal that tells the integration module to drive the vector address of the highest priority, pending exception onto the system address bus (the CPU does not provide this address).

After the vector fetch, the CPU selects one of the three alternate execution paths, depending upon the cause of the exception.

7.7.2 Reset Exception Processing

If reset caused the exception, processing continues to cycle 2.0. This cycle sets the X and I bits in the CCR. The stack pointer is also decremented by two, but this is an artifact of shared code used for interrupt processing — the SP is not intended to have any specific value after a reset. Cycles 3.0 through 5.0 are program word fetches that refill the instruction queue. Fetches start at the address pointed to by the reset vector. When the fetches are completed, exception processing ends, and the CPU starts executing the instruction at the head of the instruction queue.



CPU12EXPFLOW

Figure 7-2 Exception Processing Flow Diagram

7.7.3 Interrupt and Unimplemented Opcode Trap Exception Processing

If an exception was not caused by a reset, a return address is calculated.

Cycles 2.1 and 2.2 are both S cycles (a 16-bit word), but the cycles are not identical because the CPU12 performs different return address calculations for each type of exception.

When an X- or I-related interrupt causes the exception, the return address points to the next instruction that would have been executed had processing not been interrupted.

When an exception is caused by an SWI opcode or by an unimplemented opcode (See **7.5 Unimplemented Opcode Trap**), the return address points to the next address after the opcode.

Once calculated, the return address is pushed onto the stack.

Cycles 3.1 through 9.1 are identical to cycles 3.2 through 9.2 for the rest of the sequence, except for X mask bit manipulation performed in cycle 8.1.

Cycle 3.1/3.2 is the first of three program word fetches that refill the instruction queue.

Cycle 4.1/4.2 pushes Y onto the stack.

Cycle 5.1/5.2 pushes X onto the stack.

Cycle 6.1/6.2 is the second of three program word fetches that refill the instruction queue. During this cycle, the contents of the A and B accumulators are concatenated into a 16-bit word in the order B:A. This makes register order in the stack frame the same as that of the M68HC11, M6801, and the M6800.

Cycle 7.1/7.2 pushes the 16-bit word containing B:A onto the stack.

Cycle 8.1/8.2 pushes the 8-bit CCR onto the stack, then updates the mask bits.

When an \overline{XIRQ} interrupt causes an exception, both X and I are set, which inhibits further interrupts during exception processing.

When any other interrupt causes an exception, the I bit is set, but the X bit is not changed.

Cycle 9.1/9.2 is the third of three program word fetches that refill the instruction queue. It is the last cycle of exception processing. After this cycle the CPU starts executing the first cycle of the instruction at the head of the instruction queue.

SECTION 8 DEVELOPMENT AND DEBUG SUPPORT

This section is an explanation of CPU-related aspects of the background debugging system. Topics include the instruction queue status signals, instruction tagging, and the single-wire background debug interface.

8.1 External Reconstruction of the Queue

The CPU12 uses an instruction queue to buffer program information and increase instruction throughput. The queue consists of two 16-bit stages, plus a 16-bit holding latch. Program information is always fetched in aligned 16-bit words. At least three bytes of program information are available to the CPU when instruction execution begins. The holding latch is used when a word of program information arrives before the queue can advance.

Because of the queue, program information is fetched a few cycles before it is used by the CPU. Internally, the MCU only needs to buffer the fetched data. But, in order to monitor cycle-by-cycle CPU activity, it is necessary to externally reconstruct what is happening in the instruction queue.


Two external pins, IPIPE[1:0], provide time-multiplexed information about data movement in the queue and instruction execution. To complete the picture for system debugging, it is also necessary to include program information and associated addresses in the reconstructed queue.

The instruction queue and cycle-by-cycle activity can be reconstructed in real time or from trace history captured by a logic analyzer. However, neither scheme can be used to stop the CPU12 at a specific instruction. By the time an operation is visible outside the MCU, the instruction has already begun execution. A separate instruction tagging mechanism is provided for this purpose. A tag follows the information in the queue as the queue is advanced. During debugging, the CPU enters active background debugging mode when a tagged instruction reaches the head of the queue, rather than executing the tagged instruction. For more information about tagging, refer to **8.5 Instruction Tagging**.

8.2 Instruction Queue Status Signals

The IPIPE[1:0] signals carry time-multiplexed information about data movement and instruction execution during normal CPU operation. The signals are available on two multifunctional device pins. During reset, the pins are used as mode-select input signals MODA and MODB. After reset, information on the pins does not become valid until an instruction reaches queue stage 2.

To reconstruct the queue, the information carried by the status signals must be captured externally. In general, data movement and execution start information are considered to be distinct 2-bit values, with the low-order bit on IPIPE0 and the high-order bit on IPIPE1. Data movement information is available on rising edges of the E clock; execution start information is available on falling edges of the E clock, as shown in **Figure 8-1**. Data movement information refers to data on the bus at the previous falling edge of E. Execution information refers to the bus cycle from the current falling edge to the next falling edge of E. **Table 8-1** summarizes the information encoded on the IPIPE[1:0] pins.



QUE STATUS TIM

Figure 8-1 Queue Status Signal Timing

Table 8-1 IPIPE[1:0] Decoding

Data Movement (capture at E rise)	Mnemonic	Meaning
0:0	—	No movement
0:1	LAT	Latch data from bus
1:0	ALD	Advance queue & load from bus
1:1	ALL	Advance queue & load from latch
Execution Start (capture at E fall)	Mnemonic	Meaning
0:0	—	No start
0:1	INT	Start interrupt sequence
1:0	SEV	Start even instruction
1:1	SOD	Start odd instruction

8.2.1 Zero Encoding (0:0)

The 0:0 state at the rising edge of E indicates that there was no data movement in the instruction queue during the previous cycle; the 0:0 state at the falling edge of E indicates continuation of an instruction or interrupt sequence.

8.2.2 LAT—Latch Data From Bus Encoding (0:1)

Fetches program information has arrived, but the queue is not ready to advance. The information is latched into the buffer. Later, when the queue does advance, stage 1 is refilled from the buffer, or from the data bus if the buffer is empty. In some instruction sequences, there can be several latch cycles before the queue advances. In these cases, the buffer is filled on the first latch event and additional latch requests are ignored.

8.2.3 ALD—Advance and Load from Data Bus Encoding (1:0)

The two-stage instruction queue is advanced by one word and stage 1 is refilled with a word of program information from the data bus. The CPU requested the information two bus cycles earlier but, due to access delays, the information was not available until the E cycle immediately prior to the ALD.

8.2.4 ALL—Advance and Load from Latch Encoding (1:1)

The two-stage instruction queue is advanced by one word and stage 1 is refilled with a word of program information from the buffer. The information was latched from the data bus at the falling edge of a previous E cycle because the instruction queue was not ready to advance when it arrived.

8.2.5 INT—Interrupt Sequence Encoding (0:1)

The E cycle starting at this E fall is the first cycle of an interrupt sequence. Normally this cycle is a read of the interrupt vector. However, in systems that have interrupt vectors in external memory and an 8-bit data bus, this cycle reads only the upper byte of the 16-bit interrupt vector.

8.2.6 SEV—Start Instruction on Even Address Encoding (1:0)

The E cycle starting at this E fall is the first cycle of the instruction in the even (high order) half of the word at the head of the instruction queue. The queue treats the \$18 prebyte for instructions on page 2 of the opcode map as a special 1-byte, 1-cycle instruction, except that interrupts are not recognized at the boundary between the prebyte and the rest of the instruction.

8.2.7 SOD—Start Instruction on Odd Address Encoding (1:1)

The E cycle starting at this E fall is the first cycle of the instruction in the odd (low order) half of the word at the head of the instruction queue. The queue treats the \$18 prebyte for instructions on page two of the opcode map as a special 1-byte, 1-cycle instruction, except that interrupts are not recognized at the boundary between the prebyte and the rest of the instruction.

8.3 Implementing Queue Reconstruction

The raw signals required for queue reconstruction are the address bus (ADDR), the data bus (DATA), the read/write strobe (R/\overline{W}), the system clock (E), and the queue status signals (IPIPE[1:0]). An E clock cycle begins after an E fall. Addresses, R/\overline{W} state, and data movement status must be captured at the E rise in the middle of the cycle. Data and execution start status must be captured at the E fall at the end of the cycle. These captures can then be organized into records with one record per E clock cycle.

Implementation details depend upon the type of device and the mode of operation. For instance, the data bus can be 8 bits or 16 bits wide, and non-multiplexed or multiplexed. In all cases, the externally reconstructed queue must use 16-bit words. Demultiplexing and assembly of 8-bit data into 16-bit words is done before program information enters the real queue, so it must also be done for the external reconstruction. An example:

Systems with an 8-bit data bus and a program stored in external memory require two cycles for each program word fetch. MCU bus control logic freezes the CPU clocks long enough to do two 8-bit accesses rather than a single 16-bit access, so the CPU sees only 16-bit words of program information. To recover the 16-bit program words externally, latch the data bus state at the falling edge of E when $ADDR_0 = 0$, and gate the outputs of the latch onto $DATA[15:8]$ when a LAT or ALD cycle occurs. Since the 8-bit data bus is connected to $DATA[7:0]$, the 16-bit word on the data lines corresponds to the ALD or LAT status indication at the E rise after the second 8-bit fetch, which is always to an odd address. IPIPE[1:0] status signals indicate 0:0 at the beginning (E fall) and middle (E rise) of the first 8-bit fetch.

Some M68HC12 devices have address lines to support memory expansion beyond the standard 64-Kbyte address space. When memory expansion is used, expanded addresses must also be captured and maintained.

8.3.1 Queue Status Registers

Queue reconstruction requires the following registers, which can be implemented as software variables when previously captured trace data is used, or as hardware latches in real time.

8.3.1.1 in_add, in_dat Registers

These registers contain the address and data from the previous external bus cycle. Depending upon how records are read and processed from the raw capture information, it may be possible to simply read this information from the raw capture data file when needed.

8.3.1.2 fetch_add, fetch_dat Registers

These registers buffer address and data for information that was fetched before the queue was ready to advance.

8.3.1.3 st1_add, st1_dat Registers

These registers contain address and data for the first stage of the reconstructed instruction queue.

8.3.1.4 st2_add, st2_dat Registers

These registers contain address and data for the final stage of the reconstructed instruction queue. When the IPIPE[1:0] signals indicate that an instruction is starting to execute, the address and opcode can be found in these registers.

8.3.2 Reconstruction Algorithm

This section describes in detail how to use IPIPE[1:0] signals and status storage registers to perform queue reconstruction. An "is_full" flag is used to indicate when the fetch_add and fetch_dat buffer registers contain information. The use of the flag is explained more fully in subsequent paragraphs.

Typically, the first few cycles of raw capture data are not useful because it takes several cycles before an instruction propagates to the head of the queue. During these first raw cycles, the only meaningful information available are data movement signals. Information on the external address and data buses during this setup time reflects the actions of instructions that were fetched before data collection started.

In the special case of a reset, there is a five cycle sequence (VfPPP) during which the reset vector is fetched and the instruction queue is filled, before execution of the first instruction begins. Due to the timing of the switchover of the IPIPE[1:0] pins from their alternate function as mode select inputs, the status information on these two pins may be erroneous during the first cycle or two after the release of reset. This is not a problem because the status is correct in time for queue reconstruction logic to correctly replicate the queue.

Before starting to reconstruct the queue, clear the is_full flag to indicate that there is no meaningful information in the fetch_add and fetch_dat buffers. Further movement of information in the instruction queue is based on the decoded status on the IPIPE[1:0] signals at the rising edges of E.

8.3.2.1 LAT Decoding

On a latch cycle, check the is_full flag. If and only if is_full = 0, transfer the address and data from the previous bus cycle (in_add and in_dat) into the fetch_add and fetch_dat registers respectively. Then, set the is_full flag. The usual reason for a latch request instead of an advance request is that the previous instruction ended with a single aligned byte of program information in the last stage of the instruction queue. Since the odd half of this word still holds the opcode for the next instruction, the queue cannot advance on this cycle. However, the cycle to fetch the next word of program information has already started and the data is on its way.

8.3.2.2 ALD Decoding

On an advance-and-load-from-data-bus cycle, the information in the instruction queue must advance by one stage. Whatever was in stage 2 of the queue is simply thrown away. The previous contents of stage 1 are moved to stage 2, and the address and data from the previous cycle (in_add and in_dat) are transferred into stage 1 of the instruction queue. Finally, clear the is_full flag to indicate the buffer latch is ready for new data. Usually, there would be no useful information in the fetch buffer when an ALD cycle was encountered, but in the case of a change-of-flow, any data that was there needs to be flushed out (by clearing the is_full flag).

8.3.2.3 ALL Decoding

On an advance-and-load-from-latch cycle, the information in the instruction queue must advance by one stage. Whatever was in stage 2 of the queue is simply thrown away. The previous contents of stage 1 are moved to stage 2, and the contents of the fetch buffer latch are transferred into stage 1 of the instruction queue. One or more cycles preceding the ALL cycle will have been a LAT cycle. After updating the instruction queue, clear the is_full flag to indicate the fetch buffer is ready for new information.

8.4 Background Debugging Mode

M68HC12 MCUs include a resident debugging system. This system is implemented with on-chip hardware rather than external software, and provides a full set of debugging options. The debugging system is less intrusive than systems used on other microcontrollers, because the control logic resides in the on-chip integration module, rather than in the CPU12. Some activities, such as reading and writing memory locations, can be performed while the CPU is executing normal code with no effect on real time system activity.

The integration module generally uses CPU dead cycles to execute debugging commands while the CPU is operating normally, but can steal cycles from the CPU when necessary. Other commands are firmware based, and require that the CPU be in active background debugging mode (BDM) for execution. While BDM is active, the CPU executes a monitor program located in a small on-chip ROM.

Debugging control logic communicates with external devices serially, via the BKGD pin. This single-wire approach helps to minimize the number of pins needed for development support.

Background Debug does not operate in STOP mode.

8.4.1 Enabling BDM

The debugger must be enabled before it can be activated. Enabling has two phases. First, the BDM ROM must be enabled by writing the ENBDM bit in the BDM status register, using a debugging command sent via the single wire interface. Once the ROM is enabled, it remains available until the next system reset, or until ENBDM cleared by another debugging command. Second, BDM must be activated to map the ROM and BDM control registers to addresses \$FF00 to \$FFFF and put the MCU in background mode.

After the firmware is enabled, BDM can be activated by the hardware BACKGROUND command, by breakpoints tagged via the LIM breakpoint logic or the BDM tagging mechanism, and by the BGND instruction. An attempt to activate BDM before firmware has been enabled causes the MCU to resume normal instruction execution after a brief delay.

BDM becomes active at the next instruction boundary following execution of the BDM BACKGROUND command. Breakpoints can be configured to activate BDM before a tagged instruction is executed.

While BDM is active, BDM control registers are mapped to addresses \$FF00 to \$FF06. These registers are only accessible through BDM firmware or BDM hardware commands. **8.4.4 BDM Registers** describes the registers.

Some M68HC12 on-chip peripherals have a BDM control bit, which determines whether the peripheral function is available during BDM. If no bit is shown, the peripheral is active in BDM.

8.4.2 BDM Serial Interface

The BDM serial interface uses a clocking scheme in which the external host generates a falling edge on the BKGD pin to indicate the start of each bit time. This falling edge must be sent for every bit, whether data is transmitted or received.

BKGD is an open drain pin that can be driven either by the MCU or by an external host. Data is transferred MSB first, at 16 E clock cycles per bit. The interface times out if 256 E clock cycles occur between falling edges from the host. The hardware clears the command register when a timeout occurs.

The BKGD pin is used to send and receive data. The following diagrams show timing for each of these cases. Interface timing is synchronous to MCU clocks, but the external host is asynchronous to the target MCU. The internal clock signal is shown for reference in counting cycles.

Figure 8-2 shows an external host transmitting a data bit to the BKGD pin of a target M68HC12 MCU. The host is asynchronous to the target, so there is a 0 to 1 cycle delay from the host-generated falling edge to the time when the target perceives the bit. Nine target E-cycles later, the target senses the bit level on the BKGD pin. The host can drive high during host-to-target transmission to speed up rising edges, because the target does not drive the pin during this time.




Figure 8-2 BDM Host to Target Serial Bit Timing

Figure 8-3 shows an external host receiving a logic 1 from the target MCU. Since the host is asynchronous to the target, there is a 0 or 1 cycle delay from the host-generated falling edge on BKGD until the target perceives the bit. The host holds the signal low long enough for the target to recognize it (a minimum of 2 target E-clock cycles), but must release the low drive before the target begins to drive the active-high speed up pulse 7 cycles after the start of the bit time. The host should sample the bit level about 10 cycles after the start of bit time.




Figure 8-3 BDM Target to Host Serial Bit Timing (Logic 1)

Figure 8-4 shows the host receiving a logic 0 from the target. Since the host is asynchronous to the target, there is a 0 or 1 cycle delay from the host-generated falling edge on BKGD until the target perceives the bit. The host initiates the bit time, but the target finishes it. To make certain the host receives a logic 0, the target drives the BKGD pin low for 13 E-clock cycles, then briefly drives the signal high to speed up the rising edge. The host samples the bit level about ten cycles after starting the bit time.




Figure 8-4 BDM Target to Host Serial Bit Timing (Logic 0)

8.4.3 BDM Commands

All BDM opcodes are 8 bits long, and can be followed by an address or data, as indicated by the instruction.

Commands implemented in BDM control hardware are listed in **Table 8-2**. These commands, except for BACKGROUND, do not require the CPU to be in BDM mode for execution. The control logic uses CPU dead cycles to execute these instructions. If a dead cycle cannot be found within 128 cycles, the control logic steals cycles from the CPU.

Table 8-2 BDM Commands Implemented in Hardware

Command	Opcode (Hex)	Data	Description
ENABLE_FIRMWARE	C4	FF01, 1000 xxxx(in)	Write byte \$FF01, set the FIRM bit. This allows execution of commands which are implemented in firmware
BACKGROUND	90	none	Enter background mode
READ_BD_BYTE	E4	16 bit address 16 bit data out	Read from memory with BD in map (may freeze CPU if external access) data for odd address on low byte, data for even address on high byte
READ_BD_WORD	EC	16 bit address 16 bit data out	Read from memory with BD in map (may freeze CPU if external access) must be aligned access
READ_BYTE	E0	16 bit address 16 bit data out	Read from memory with BD out of map (may freeze CPU if external access) data for odd address on low byte, data for even address on high byte
READ_WORD	E8	16 bit address 16 bit data out	Read from memory with BD out of map (may freeze CPU if external access) must be aligned access
STATUS	E4	FF01, 0000 0000 (out)	Read byte \$FF01. Running user code (BGND instruction is not allowed)
		FF01, 1000 0000 (out)	Read byte \$FF01. BGND instruction is allowed
		FF01, 1100 0000 (out)	Read byte \$FF01. Background mode active (waiting for single wire serial command)
ENTER_TAG_MODE	C4	FF01, 1010 xxx1(in)	Write byte FF01. Enable tagging 16 cycles after instruction is executed. In non-intrusive mode, 150 cycles may elapse before execution.
WRITE_BD_BYTE	C4	16 bit address 16 bit data in	Write to memory with BD in map (may freeze CPU if external access) data for odd address on low byte, data for even address on high byte
WRITE_BD_WORD	CC	16 bit address 16 bit data in	Write to memory with BD in map (may freeze CPU if external access) must be aligned access
WRITE_BYTE	C0	16 bit address 16 bit data in	Write to memory with BD out of map (may freeze CPU if external access) data for odd address on low byte, data for even address on high byte
WRITE_WORD	C8	16 bit address 16 bit data in	Write to memory with BD out of map (may freeze CPU if external access) must be aligned access

The CPU must be in background mode to execute commands that are implemented in the BDM ROM. The CPU executes code from the ROM to perform the requested operation. These commands are shown in **Table 8-3**.

The host controller must wait 150 cycles for a non-intrusive BDM command to execute before another command can be sent. This delay includes 128 cycles for the maximum delay for a dead cycle

BDM logic retains control of the internal buses until a read or write is completed. If an operation can be completed in a single cycle, it does not intrude on normal CPU operation. However, if an operation requires multiple cycles, CPU clocks are frozen until the operation is complete.

Table 8-3 BDM Firmware Commands

Command	Opcode (Hex)	Data	Description
GO	08	none	Resume normal processing
TRACE1	10	none	Execute one user instruction then return to BDM
TAGGO	18	none	Enable tagging then resume normal processing
WRITE_NEXT	42	16 bit data in	$X = X + 2$; Write next word @ 0,X
WRITE_PC	43	16 bit data in	Write program counter
WRITE_D	44	16 bit data in	Write D accumulator
WRITE_X	45	16 bit data in	Write X index register
WRITE_Y	46	16 bit data in	Write Y index register
WRITE_SP	47	16 bit data in	Write stack pointer
READ_NEXT	62	16 bit data out	$X = X + 2$; Read next word @ 0,X
READ_PC	63	16 bit data out	Read program counter
READ_D	64	16 bit data out	Read D accumulator
READ_X	65	16 bit data out	Read X index register
READ_Y	66	16 bit data out	Read Y index register
READ_SP	67	16 bit data out	Read stack pointer

8.4.4 BDM Registers

Seven BDM registers are mapped into the standard 64-Kbyte address space when BDM is active. Mapping is shown in **Table 8-4**.

Table 8-4 BDM Register Mapping

Address	Register
\$FF00	BDM Instruction Register
\$FF01	BDM Status Register
\$FF02 — \$FF03	BDM Shift Register
\$FF04 — \$FF05	BDM Address Register
\$FF06	BDM CCR Register

The content of the instruction register is determined by the type of background instruction being executed. The status register indicates BDM operating conditions. The shift register contains data being received or transmitted via the serial interface. The address register is temporary storage for BDM commands. The CCR register preserves the content of the CPU12 CCR while BDM is active.

The only register of interest to users is the status register. The other BDM registers are used only by the BDM firmware to execute commands. The registers can be accessed by means of the hardware READ_BD and WRITE_BD commands, but must not be written during BDM operation.

8.4.4.1 BDM Status Register

STATUS — BDM Status Register

\$FF01

	BIT 7	6	5	4	3	2	1	BIT 0
	ENBDM	BDMACT	ENTAG	SDV	TRACE	—	—	—
RESET:	0	0	0	1	0	0	0	0

ENBDM — Enable BDM ROM

Shows whether the BDM ROM is enabled. Cleared by reset.

0 = BDM ROM not enabled

1 = BDM ROM enabled, but not in memory map unless BDM is active

BDMACT — BDM Active Flag

Shows whether the BDM ROM is in the memory map. Cleared by reset.

0 = ROM not in map

1 = ROM in map (MCU is in active BDM)

ITF — Instruction Tagging Flag

Shows whether instruction tagging is enabled. Set by the TAGGO instruction and cleared when BDM is entered. Cleared by reset.

NOTE

Execute a TAGGO command to enable instruction tagging.
Do not write ITF directly.

0 = Tagging not enabled, or BDM active

1 = Tagging active

SDV — Shifter Data Valid

Shows that valid data is in the serial interface shift register.

NOTE

SDV is used by firmware-based instructions.
Do not attempt to write SDV directly.

0 = No valid data

1 = Valid Data

TRACE — Trace Flag

Shows when tracing is enabled.

NOTE

Execute a TRACE1 command to enable instruction tagging.
Do not attempt to write TRACE directly.

0 = Tracing not enabled

1 = Tracing active

8.5 Instruction Tagging

The instruction queue and cycle-by-cycle CPU activity can be reconstructed in real time, or from trace history that was captured by a logic analyzer. However, the reconstructed queue cannot be used to stop the CPU at a specific instruction, because execution has already begun by the time an operation is visible outside the MCU. A separate instruction tagging mechanism is provided for this purpose.

Executing the BDM TAGGO command configures two MCU pins for tagging. The $\overline{\text{TAGLO}}$ signal shares a pin with the $\overline{\text{LSTRB}}$ signal, and the $\overline{\text{TAGHI}}$ signal shares a pin with the BKGD pin. Tagging information is latched on the falling edge of ECLK, as shown in **Figure 8-5**.




Figure 8-5 Tag Input Timing

Table 8-5 shows the functions of the two tagging pins. The pins operate independently — the state of one pin does not affect the function of the other. The presence of logic level zero on either pin at the fall of ECLK performs the indicated function. Tagging is allowed in all modes. Tagging is disabled when BDM becomes active.

Table 8-5 Tag Pin Function

$\overline{\text{TAGHI}}$	$\overline{\text{TAGLO}}$	Tag
1	1	No tag
1	0	Low Byte
0	1	High Byte
0	0	Both Bytes

In M68HC12 derivatives that have hardware breakpoint capability, the breakpoint control logic and BDM control logic use the same internal signals for instruction tagging. The CPU12 does not differentiate between the two kinds of tags.

The tag follows program information as it advances through the queue. When a tagged instruction reaches the head of the queue, the CPU enters active background debugging mode rather than executing the instruction.

8.6 Breakpoints

Breakpoints halt instruction execution at particular places in a program. To assure transparent operation, breakpoint control logic is implemented outside the CPU, and particular models of MCU can have different breakpoint capabilities. Please refer to the appropriate device manual for detailed information. Generally, breakpoint logic can be configured to halt execution before an instruction executes, or to halt execution on the next instruction boundary following the breakpoint.

8.6.1 Breakpoint Type

There are three basic types of breakpoints:

1. Address-only breakpoints that cause the CPU to execute an SWI. These breakpoints can be set only on addresses. When the breakpoint logic encounters the breakpoint tag, the CPU12 executes an SWI instruction.
2. Address-only breakpoints that cause the MCU to enter BDM. These breakpoints can be set only on addresses. When the breakpoint logic encounters the breakpoint tag, BDM is activated.
3. Address/data breakpoints that cause the MCU to enter BDM. These breakpoints can be set on an address, or on an address and data. When the breakpoint logic encounters the breakpoint tag, BDM is activated.

8.6.2 Breakpoint Operation

Breakpoints use two mechanisms to halt execution.

The tag mechanism marks a particular program fetch with a high (even) or low (odd) byte indicator. The tagged byte moves through the instruction queue until a start cycle occurs, then the breakpoint is taken. Breakpoint logic can be configured to force BDM, or to initiate an SWI when the tag is encountered.

The force BDM mechanism causes the MCU to enter active BDM at the next instruction start cycle.

CPU12 instructions are used to implement both breakpoint mechanisms. When an SWI tag is encountered, the CPU performs the same sequence of operations as for an SWI. When BDM is forced, the CPU executes a BGND instruction. However, because these operations are not part of the normal flow of instruction execution, the control program must keep track of the actual breakpoint address.

Both SWI and BGND store a return PC value (SWI on the stack and BGND in the CPU12 TMP2 register), but this value is automatically incremented to point to the next instruction after SWI or BGND. In order to resume execution where a breakpoint occurred, the control program must preserve the breakpoint address rather than use the incremented PC value.

The breakpoint logic generally uses match registers to determine when a break is taken. Registers can be used to match the high and low bytes of addresses for single and dual breakpoints, to match data for single breakpoints, or to do both functions. Use of the registers is generally determined by control bit settings.

SECTION 9 FUZZY LOGIC SUPPORT

The CPU12 has the first microcontroller instruction set to specifically address the needs of fuzzy logic. This section describes the use of fuzzy logic in control systems, discusses the CPU12 fuzzy logic instructions, and provides examples of fuzzy logic programs.

9.1 Introduction

The CPU12 includes four instructions that perform specific fuzzy logic tasks. In addition, several other instructions are especially useful in fuzzy logic programs. The overall C-friendliness of the instruction set also aids development of efficient fuzzy logic programs.

This section explains the basic fuzzy logic algorithm for which the four fuzzy logic instructions are intended. Each of the fuzzy logic instructions are then explained in detail. Finally, other custom fuzzy logic algorithms are discussed, with emphasis on use of other CPU12 instructions.

The four fuzzy logic instructions are MEM, which evaluates trapezoidal membership functions; REV and REVW, which perform unweighted or weighted MIN-MAX rule evaluation; and WAV, which performs weighted average defuzzification on singleton output membership functions.

Other instructions that are useful for custom fuzzy logic programs include MINA, EMIND, MAXM, EMAXM, TBL, ETBL, and EMACS. For higher resolution fuzzy programs, the fast extended precision math instructions in the CPU12 are also beneficial. Flexible indexed addressing modes help simplify access to fuzzy logic data structures stored as lists or tabular data structures in memory.

The actual logic additions required to implement fuzzy logic support in the CPU12 are quite small, so there is no appreciable increase in cost for the typical user. A fuzzy inference kernel for the CPU12 requires one-fifth as much code space, and executes fifteen times faster than a comparable kernel implemented on a typical midrange microcontroller. By incorporating fuzzy logic support into a high-volume, general-purpose microcontroller product family, Motorola has made fuzzy logic available for a huge base of applications.

9.2 Fuzzy Logic Basics

This is an overview of basic fuzzy logic concepts. It can serve as a general introduction to the subject, but that is not the main purpose. There are a number of fuzzy logic programming strategies. This discussion concentrates on the methods implemented in the CPU12 fuzzy logic instructions. The primary goal is to provide a background for a detailed explanation of the CPU12 fuzzy logic instructions.

In general, fuzzy logic provides for set definitions that have fuzzy boundaries rather than the crisp boundaries of Aristotelian logic. These sets can overlap so that, for a specific input value, one or more sets associated with linguistic labels may be true to a degree at the same time. As the input varies from the range of one set into the range of an adjacent set, the first set becomes progressively less true while the second set becomes progressively more true.

Fuzzy logic has membership functions which emulate human concepts like “temperature is warm”; that is, conditions are perceived to have gradual boundaries. This concept seems to be a key element of the human ability to solve certain types of complex problems that have eluded traditional control methods.

Fuzzy sets provide a means of using linguistic expressions like “temperature is warm” in rules which can then be evaluated with a high degree of numerical precision and repeatability. This directly contradicts the common misperception that fuzzy logic produces approximate results — a specific set of input conditions always produces the same result, just as a conventional control system does.

A microcontroller-based fuzzy logic control system has two parts. The first part is a fuzzy inference kernel which is executed periodically to determine system outputs based on current system inputs. The second part of the system is a knowledge base which contains membership functions and rules. **Figure 9-1** is a block diagram of this kind of fuzzy logic system.

The knowledge base can be developed by an application expert without any microcontroller programming experience. Membership functions are simply expressions of the expert’s understanding of the linguistic terms that describe the system to be controlled. Rules are ordinary language statements that describe the actions a human expert would take to solve the application problem.

Rules and membership functions can be reduced to relatively simple data structures (the knowledge base) stored in nonvolatile memory. A fuzzy inference kernel can be written by a programmer who does not know how the application system works. The only thing the programmer needs to do with knowledge base information is store it in the memory locations used by the kernel.

One execution pass through the fuzzy inference kernel generates system output signals in response to current input conditions. The kernel is executed as often as needed to maintain control. If the kernel is executed more often than needed, processor bandwidth and power are wasted; delaying too long between passes can cause the system to get too far out of control. Choosing a periodic rate for a fuzzy control system is the same as it would be for a conventional control system.




Figure 9-1 Block Diagram of a Fuzzy Logic System

9.2.1 Fuzzification (MEM)

During the fuzzification step, the current system input values are compared against stored input membership functions to determine the degree to which each label of each system input is true. This is accomplished by finding the y-value for the current input value on a trapezoidal membership function for each label of each system input. The MEM instruction in the CPU12 performs this calculation for one label of one system input. To perform the complete fuzzification task for a system, several MEM instructions must be executed, usually in a program loop structure.

Figure 9-2 shows a system of three input membership functions, one for each label of the system input. The x-axis of all three membership functions represents the range of possible values of the system input. The vertical line through all three membership functions represents a specific system input value. The y-axis represents degree of truth and varies from completely false (\$00 or 0%) to completely true (\$FF or 100%). The y-value where the vertical line intersects each of the membership functions, is the degree to which the current input value matches the associated label for this system input. For example, the expression “temperature is warm” is 25% true (\$40). The value \$40 is stored to a RAM location, and is called a fuzzy input (in this case, the fuzzy input for “temperature is warm”). There is a RAM location for each fuzzy input (for each label of each system input).




Figure 9-2 Fuzzification Using Membership Functions

When the fuzzification step begins, the current value of the system input is in an accumulator of the CPU12, one index register points to the first membership function definition in the knowledge base, and a second index register points to the first fuzzy input in RAM. As each fuzzy input is calculated by executing a MEM instruction, the result is stored to the fuzzy input and both pointers are updated automatically to point to the locations associated with the next fuzzy input. The MEM instruction takes care of everything except counting the number of labels per system input and loading the current value of any subsequent system inputs.

The end result of the fuzzification step is a table of fuzzy inputs representing current system conditions.

9.2.2 Rule Evaluation (REV and REVW)

Rule evaluation is the central element of a fuzzy logic inference program. This step processes a list of rules from the knowledge base using current fuzzy input values from RAM to produce a list of fuzzy outputs in RAM. These fuzzy outputs can be thought of as raw suggestions for what the system output should be in response to the current input conditions. Before the results can be applied, the fuzzy outputs must be further processed, or de-fuzzified, to produce a single output value that represents the combined effect of all of the fuzzy outputs.

The CPU12 offers two variations of rule evaluation instructions. The REV instruction provides for unweighted rules (all rules are considered to be equally important). The REVW instruction is similar but allows each rule to have a separate weighting factor which is stored in a separate parallel data structure in the knowledge base. In addition to the weights, the two rule evaluation instructions also differ in the way rules are encoded into the knowledge base.

An understanding of the structure and syntax of rules is needed to understand how a microcontroller performs the rule evaluation task. The following is an example of a typical rule.

If temperature is warm and pressure is high then heat is (should be) off.

At first glance, it seems that encoding this rule in a compact form understandable to the microcontroller would be difficult, but it is actually simple to reduce the rule to a small list of memory pointers. The left portion of the rule is a statement of input conditions and the right portion of the rule is a statement of output actions.

The left portion of a rule is made up of one or more (in this case two) antecedents connected by a fuzzy *and* operator. Each antecedent expression consists of the name of a system input, followed by *is*, followed by a label name. The label must be defined by a membership function in the knowledge base. Each antecedent expression corresponds to one of the fuzzy inputs in RAM. Since *and* is the only operator allowed to connect antecedent expressions, there is no need to include these in the encoded rule. The antecedents can be encoded as a simple list of pointers to (or addresses of) the fuzzy inputs to which they refer.

The right portion of a rule is made up of one or more (in this case one) consequents. Each consequent expression consists of the name of a system output, followed by *is*, followed by a label name. Each consequent expression corresponds to a specific fuzzy output in RAM. Consequents for a rule can be encoded as a simple list of pointers to (or addresses of) the fuzzy outputs to which they refer.

The complete rules are stored in the knowledge base as a list of pointers or addresses of fuzzy inputs and fuzzy outputs. In order for the rule evaluation logic to work, there needs to be some means of knowing which pointers refer to fuzzy inputs, and which refer to fuzzy outputs. There also needs to be a way to know when the last rule in the system has been reached.

One method of organization is to have a fixed number of rules with a specific number of antecedents and consequents. A second method, employed in Motorola Freeware M68HC11 kernels, is to mark the end of the rule list with a reserved value, and use a bit in the pointers to distinguish antecedents from consequents. A third method of organization, used in the CPU12, is to mark the end of the rule list with a reserved value, and separate antecedents and consequents with another reserved value. This permits any number of rules, and allows each rule to have any number of antecedents and consequents, subject to the limits imposed by availability of system memory.

Each rule is evaluated sequentially, but the rules as a group are treated as if they were all evaluated simultaneously. Two mathematical operations take place during rule evaluation. The fuzzy *and* operator corresponds to the mathematical minimum operation and the fuzzy *or* operation corresponds to the mathematical maximum operation. The fuzzy *and* is used to connect antecedents within a rule. The fuzzy *or* is implied between successive rules. Before evaluating any rules, all fuzzy outputs are set to zero (meaning not true at all). As each rule is evaluated, the smallest (minimum) antecedent is taken to be the overall truth of the rule. This rule truth value is applied to each consequent of the rule (by storing this value to the corresponding fuzzy output) unless the fuzzy output is already larger (maximum). If two rules affect the same fuzzy output, the rule that is most true governs the value in the fuzzy output because the rules are connected by an implied fuzzy *or*.

In the case of rule weighting, the truth value for a rule is determined as usual by finding the smallest rule antecedent. Before applying this truth value to the consequents for the rule, the value is multiplied by a fraction from zero (rule disabled) to one (rule fully enabled). The resulting modified truth value is then applied to the fuzzy outputs.

The end result of the rule evaluation step is a table of suggested or "raw" fuzzy outputs in RAM. These values were obtained by plugging current conditions (fuzzy input values) into the system rules in the knowledge base. The raw results cannot be supplied directly to the system outputs because they may be ambiguous. For instance, one raw output can indicate that the system output should be medium with a degree of truth of 50% while, at the same time, another indicates that the system output should be low with a degree of truth of 25%. The defuzzification step resolves these ambiguities.

9.2.3 Defuzzification (WAV)

The final step in the fuzzy logic program combines the raw fuzzy outputs into a composite system output. Unlike the trapezoidal shapes used for inputs, the CPU12 typically uses singletons for output membership functions. As with the inputs, the x-axis represents the range of possible values for a system output. Singleton membership functions consist of the x-axis position for a label of the system output. Fuzzy outputs correspond to the y-axis height of the corresponding output membership function.

The WAV instruction calculates the numerator and denominator sums for weighted average of the fuzzy outputs according to the formula:

$$\text{SystemOutput} = \frac{\sum_{i=1}^n S_i F_i}{\sum_{i=1}^n F_i}$$

Where n is the number of labels of a system output, S_i are the singleton positions from the knowledge base, and F_i are fuzzy outputs from RAM. For a common fuzzy logic program on the CPU12, n is eight or less (though this instruction can handle any value to 255) and S_i and F_i are 8-bit values. The final divide is performed with a separate EDIV instruction placed immediately after the WAV instruction.

Before executing WAV, an accumulator must be loaded with the number of iterations (n), one index register must be pointed at the list of singleton positions in the knowledge base, and a second index register must be pointed at the list of fuzzy outputs in RAM. If the system has more than one system output, the WAV instruction is executed once for each system output.

9.3 Example Inference Kernel

Figure 9-3 is a complete fuzzy inference kernel written in CPU12 assembly language. Numbers in square brackets are cycle counts. The kernel uses two system inputs with seven labels each and one system output with seven labels. The program assembles to 57 bytes. It executes in about 54 μ s at an 8MHz bus rate. The basic structure can easily be extended to a general purpose system with a larger number of inputs and outputs.

Lines 1 to 3 set up pointers and load the system input value into the A accumulator.

Line 4 sets the loop count for the loop in lines 5 and 6.

Lines 5 and 6 make up the fuzzification loop for seven labels of one system input. The MEM instruction finds the y-value on a trapezoidal membership function for the current input value, for one label of the current input, and then stores the result to the corresponding fuzzy input. Pointers in X and Y are automatically updated by 4 and 1 so they point at the next membership function and fuzzy input respectively.

Line 7 loads the current value of the next system input. Pointers in X and Y already point to the right places as a result of the automatic update function of the MEM instruction in line 5.

Line 8 reloads a loop count.

Lines 9 and 10 form a loop to fuzzify the seven labels of the second system input. When the program drops to line 11, the Y index register is pointing at the next location after the last fuzzy input, which is the first fuzzy output in this system.

```

*
01 [2] FUZZIFY LDX #INPUT_MFS ;Point at MF definitions
02 [2] LDY #FUZ_INS ;Point at fuzzy input table
03 [3] LDAA CURRENT_INS ;Get first input value
04 [1] LDAB #7 ;7 labels per input
05 [5] GRAD_LOOP MEM ;Evaluate one MF
06 [3] DBNE B,GRAD_LOOP ;For 7 labels of 1 input
07 [3] LDAA CURRENT_INS+1 ;Get second input value
08 [1] LDAB #7 ;7 labels per input
09 [5] GRAD_LOOP1 MEM ;Evaluate one MF
10 [3] DBNE B,GRAD_LOOP1 ;For 7 labels of 1 input

11 [1] LDAB #7 ;Loop count
12 [2] RULE_EVAL CLR 1,Y+ ;Clr a fuzzy out & inc ptr
13 [3] DBNE b,RULE_EVAL ;Loop to clr all fuzzy outs
14 [2] LDX #RULE_START ;Point at first rule element
15 [2] LDY #FUZ_INS ;Point at fuzzy ins and outs
16 [1] LDAA #$FF ;Init A (and clears V-bit)
17 [3n+4] REV ;Process rule list

18 [2] DEFUZ LDY #FUZ_OUT ;Point at fuzzy outputs
19 [1] LDX #SGLTN_POS ;Point at singleton positions
20 [1] LDAB #7 ;7 fuzzy outs per COG output
21 [8b+9] WAV ;Calculate sums for wtd av
22 [11] EDIV ;Final divide for wtd av
23 [1] TFR Y D ;Move result to A:B
24 [3] STAB COG_OUT ;Store system output

*
***** End

```

Figure 9-3 Fuzzy Inference Engine

Line 11 sets the loop count to clear seven fuzzy outputs.

Lines 12 and 13 form a loop to clear all fuzzy outputs before rule evaluation starts.

Line 14 initializes the X index register to point at the first element in the rule list for the REV instruction.

Line 15 initializes the Y index register to point at the fuzzy inputs and outputs in the system. The rule list (for REV) consists of 8-bit offsets from this base address to particular fuzzy inputs or fuzzy outputs. The special value \$FE is interpreted by REV as a marker between rule antecedents and consequents.

Line 16 initializes the A accumulator to the highest 8-bit value in preparation for finding the smallest fuzzy input referenced by a rule antecedent. The LDAA #\$FF instruction also clears the V-bit in the CPU12's condition codes register so the REV instruction knows it is processing antecedents. During rule list processing, the V bit is toggled each time a \$FE is detected in the list. The V bit indicates whether REV is processing antecedents or consequents.

Line 17 is the REV instruction, a self-contained loop to process successive elements in the rule list until an \$FF character is found. For a system of 17 rules with two antecedents and one consequent each, the REV instruction takes 259 cycles, but it is interruptible so it does not cause a long interrupt latency.

Lines 18 through 20 set up pointers and an iteration count for the WAV instruction.

Line 21 is the beginning of defuzzification. The WAV instruction calculates a sum-of-products and a sum-of-weights.

Line 22 completes defuzzification. The EDIV instruction performs a 32-bit by 16-bit divide on the intermediate results from WAV to get the weighted average.

Line 23 moves the EDIV result into the double accumulator.

Line 24 stores the low 8-bits of the defuzzification result.

This example inference program shows how easy it is to incorporate fuzzy logic into general applications using the CPU12. Code space and execution time are no longer serious factors in the decision to use fuzzy logic. The next section begins a much more detailed look at the fuzzy logic instructions of the CPU12.

9.4 MEM Instruction Details

This section provides a more detailed explanation of the membership function evaluation instruction (MEM), including details about abnormal special cases for improperly defined membership functions.

9.4.1 Membership Function Definitions

Figure 9-4 shows how a normal membership function is specified in the CPU12. Typically a software tool is used to input membership functions graphically, and the tool generates data structures for the target processor and software kernel. Alternatively, points and slopes for the membership functions can be determined and stored in memory with define-constant assembler directives.

An internal CPU algorithm calculates the y-value where the current input intersects a membership function. This algorithm assumes the membership function obeys some common-sense rules. If the membership function definition is improper, the results may be unusual. **9.4.2 Abnormal Membership Function Definitions** discusses these cases. The following rules apply to normal membership functions.

- $\$00 \leq \text{point1} < \FF
- $\$00 < \text{point2} \leq \FF
- $\text{point1} < \text{point2}$
- The sloping sides of the trapezoid meet at or above $\$FF$

Each system input such as temperature has several labels such as cold, cool, normal, warm, and hot. Each label of each system input must have a membership function to describe its meaning in an unambiguous numerical way. Typically, there are three to seven labels per system input, but there is no practical restriction on this number as far as the fuzzification step is concerned.





Figure 9-4 Defining a Normal Membership Function

9.4.2 Abnormal Membership Function Definitions

In the CPU12, it is possible (and proper) to define “crisp” membership functions. A crisp membership function has one or both sides vertical (infinite slope). Since the slope value \$00 is not used otherwise, it is assigned to mean infinite slope to the MEM instruction in the CPU12.

Although a good fuzzy development tool will not allow the user to specify an improper membership function, it is possible to have program errors or memory errors which result in erroneous abnormal membership functions. Although these abnormal shapes do not correspond to any working systems, understanding how the CPU12 treats these cases can be helpful for debugging.

A close examination of the MEM instruction algorithm will show how such membership functions are evaluated. **Figure 9-5** is a complete flow diagram for the execution of a MEM instruction. Each rectangular box represents one CPU bus cycle. The number in the upper left corner corresponds to the cycle number and the letter corresponds to the cycle type (refer to **SECTION 6 INSTRUCTION GLOSSARY** for details). The upper portion of the box includes information about bus activity during this cycle (if any). The lower portion of the box, which is separated by a dashed line, includes information about internal CPU processes. It is common for several internal functions to take place during a single CPU cycle (for example, in cycle 2, two 8-bit subtractions take place and a flag is set based on the results).



MEM FLOW

Figure 9-5 MEM Instruction Flow Diagram

Consider 4a: If $((\text{Slope}_2 = 0) \text{ or } (\text{Grade}_2 > \$\text{FF})) \text{ and } (\text{flag_d12n} = 0)$.

The flag_d12n is zero as long as the input value (in accumulator A) is within the trapezoid. Everywhere outside the trapezoid, one or the other delta term will be negative, and the flag will equal one. Slope_2 equals zero indicates the right side of the trapezoid has infinite slope, so the resulting grade should be \$FF everywhere in the trapezoid, including at Point_2 as far as this side is concerned. The term Grade_2 greater than \$FF means the value is far enough into the trapezoid that the right sloping side of the trapezoid has crossed above the \$FF cutoff level and the resulting grade should be \$FF as far as the right sloping side is concerned. 4a decides if the value is left of the right sloping side (Grade = \$FF), or on the sloping portion of the right side of the trapezoid (Grade = Grade_2). 4b could still override this tentative value in Grade.

In 4b, Slope_1 is zero if the left side of the trapezoid has infinite slope (vertical). If so, the result (Grade) should be \$FF at and to the right of Point_1 everywhere within the trapezoid as far as the left side is concerned. The Grade_1 greater than \$FF term corresponds to the input being to the right of where the left sloping side passes the \$FF cutoff level. If either of these conditions is true, the result (Grade) is left at the value it got from 4a. The “else” condition in 4b corresponds to the input falling on the sloping portion of the left side of the trapezoid (or possibly outside the trapezoid), so the result is Grade equal Grade_1. If the input was outside the trapezoid, flag_d12n would be one and Grade_1 and Grade_2 would have been forced to \$00 in cycle 3. The else condition of 4b would set the result to \$00.

The following special cases represent abnormal membership function definitions. The explanations describe how the specific algorithm in the CPU12 resolves these unusual cases. The results are not all intuitively obvious, but rather fall out from the specific algorithm. Remember, these cases should not occur in a normal system.

9.4.2.1 Abnormal Membership Function Case 1

This membership function is abnormal because the sloping sides cross below the \$FF cutoff level. The flag_d12n signal forces the membership function to evaluate to \$00 everywhere except from Point_1 to Point_2. Within this interval, the tentative values for Grade_1 and Grade_2 calculated in cycle 3 fall on the crossed sloping sides. In step 4a, Grade gets set to the Grade_2 value, but in 4b this is overridden by the Grade_1 value, which ends up as the result of the MEM instruction. One way to say this is that the result follows the left sloping side until the input passes Point_2, where the result goes to \$00.




Figure 9-6 Abnormal Membership Function Case 1

If Point_1 was to the right of Point_2, flag_d12n would force the result to be \$00 for all input values. In fact, flag_d12n always limits the region of interest to the space greater than or equal to Point_1 and less than or equal to Point_2.

9.4.2.2 Abnormal Membership Function Case 2

Like the previous example, the membership function in case 2 is abnormal because the sloping sides cross below the \$FF cutoff level, but the left sloping side reaches the \$FF cutoff level before the input gets to Point_2. In this case, the result follows the left sloping side until it reaches the \$FF cutoff level. At this point, the (Grade_1 > \$FF) term of 4b kicks in, making the expression true so Grade equals Grade (no overwrite). The result from here to Point_2 becomes controlled by the else part of 4a (Grade = Grade_2), and the result follows the right sloping side.




Figure 9-7 Abnormal Membership Function Case 2

9.4.2.3 Abnormal Membership Function Case 3

The membership function in case 3 is abnormal because the sloping sides cross below the \$FF cutoff level, and the left sloping side has infinite slope. In this case, 4a is not true, so Grade equals Grade_2. 4b is true because Slope_1 is zero, so 4b does not overwrite Grade.




Figure 9-8 Abnormal Membership Function Case 3

9.5 REV, REVW Instruction Details

This section provides a more detailed explanation of the rule evaluation instructions (REV and REVW). The data structures used to specify rules are somewhat different for the weighted versus unweighted versions of the instruction. One uses 8-bit offsets in the encoded rules, while the other uses full 16-bit addresses. This affects the size of the rule data structure and execution time.

9.5.1 Unweighted Rule Evaluation (REV)

This instruction implements basic min-max rule evaluation. CPU registers are used for pointers and intermediate calculation results.

Since the REV instruction is essentially a list processing instruction, execution time is dependent on the number of elements in the rule list. The REV instruction is interruptible (typically within three bus cycles), so it does not adversely affect worst case interrupt latency. Since all intermediate results and instruction status are held in stacked CPU registers, the interrupt service code can even include independent REV and REVW instructions.

9.5.1.1 Setup Prior to Executing REV

Some CPU registers and memory locations need to be setup prior to executing the REV instruction. X and Y index registers are used as index pointers to the rule list and the fuzzy inputs and outputs. The A accumulator is used for intermediate calculation results and needs to be set to \$FF initially. The V condition code bit is used as an instruction status indicator to show whether antecedents or consequents are being processed. Initially, the V bit is cleared to zero to indicate antecedents are being processed. The fuzzy outputs (working RAM locations) need to be cleared to \$00. If these values are not initialized before executing the REV instruction, results will be erroneous.

The X index register is set to the address of the first element in the rule list (in the knowledge base). The REV instruction automatically updates this pointer so that the instruction can resume correctly if it is interrupted. After the REV instruction finishes, X will point at the next address past the \$FF separator character that marks the end of the rule list.

The Y index register is set to the base address for the fuzzy inputs and outputs (in working RAM). Each rule antecedent is an unsigned 8-bit offset from this base address to the referenced fuzzy input. Each rule consequent is an unsigned 8-bit offset from this base address to the referenced fuzzy output. The Y index register remains constant throughout execution of the REV instruction.

The 8-bit A accumulator is used to hold intermediate calculation results during execution of the REV instruction. During antecedent processing, A starts out at \$FF and is replaced by any smaller fuzzy input that is referenced by a rule antecedent (MIN). During consequent processing, A holds the truth value for the rule. This truth value is stored to any fuzzy output that is referenced by a rule consequent, unless that fuzzy output is already larger (MAX).

Before starting to execute REV, A must be set to \$FF (the largest 8-bit value) because rule evaluation always starts with processing of the antecedents of the first rule. For subsequent rules in the list, A is automatically set to \$FF when the instruction detects the \$FE marker character between the last consequent of the previous rule, and the first antecedent of a new rule.

The instruction LDAA #\$FF clears the V bit at the same time it initializes A to \$FF. This satisfies the REV setup requirement to clear the V bit as well as the requirement to initialize A to \$FF. Once the REV instruction starts, the value in the V bit is automatically maintained as \$FE separator characters are detected.

The final requirement to clear all fuzzy outputs to \$00 is part of the MAX algorithm. Each time a rule consequent references a fuzzy output, that fuzzy output is compared to the truth value for the current rule. If the current truth value is larger, it is written over the previous value in the fuzzy output. After all rules have been evaluated, the fuzzy output contains the truth value for the most-true rule that referenced that fuzzy output.

After REV finishes, A will hold the truth value for the last rule in the rule list. The V condition code bit should be one because the last element before the \$FF end marker should have been a rule consequent. If V is zero after executing REV, it indicates the rule list was structured incorrectly.

9.5.1.2 Interrupt Details


The REV instruction includes a three-cycle processing loop for each byte in the rule list (including antecedents, consequents, and special separator characters). Within this loop, a check is performed to see if any qualified interrupt request is pending. If an interrupt is detected, the current CPU registers are stacked and the interrupt is honored. When the interrupt service routine finishes, an RTI instruction causes the CPU to recover its previous context from the stack, and the REV instruction is resumed as if it had not been interrupted.

The stacked value of the program counter (PC), in case of an interrupted REV instruction, points to the REV instruction rather than the instruction that follows. This causes the CPU to try to execute a new REV instruction upon return from the interrupt. Since the CPU registers (including the V bit in the condition codes register) indicate the current status of the interrupted REV instruction, this effectively causes the rule evaluation operation to resume from where it left off.

9.5.1.3 Cycle-by-Cycle Details for REV

The central element of the REV instruction is a three cycle loop that is executed once for each byte in the rule list. There is a small amount of housekeeping activity to get this loop started as REV begins, and a small sequence to end the instruction. If an interrupt comes, there is a special small sequence to save CPU status on the stack before honoring the requested interrupt.

Figure 9-9 is a REV instruction flow diagram. Each rectangular box represents one CPU clock cycle. Decision blocks and connecting arrows are considered to take no time at all. The letters in the small rectangles in the upper left corner of each bold box correspond to execution cycle codes (refer to **SECTION 6 INSTRUCTION GLOSSARY** for details). Lower case letters indicate a cycle where 8-bit or no data is transferred. Upper case letters indicate cycles where 16-bit or no data is transferred.



REV INST FLOW

Figure 9-9 REV Instruction Flow Diagram

When a value is read from memory, it cannot be used by the CPU until the second cycle after the read takes place. This is due to access and propagation delays.

Since there is more than one flow path through the REV instruction, cycle numbers have a decimal place. This decimal place indicates which of several possible paths is being used. The CPU normally moves forward by one digit at a time within the same flow (flow number is indicated after the decimal point in the cycle number). There are two exceptions possible to this orderly sequence through an instruction. The first is a branch back to an earlier cycle number to form a loop as in 6.0 to 4.0. The second type of sequence change is from one flow to a parallel flow within the same instruction such as 4.0 to 5.2, which occurs if the REV instruction senses an interrupt. In this second type of sequence branch, the whole number advances by one and the flow number changes to a new value (the digit after the decimal point).

In cycle 1.0, the CPU12 does an optional program word access to replace the \$18 prebyte of the REV instruction. Notice that cycle 7.0 is also an O type cycle. One or the other of these will be a program word fetch, while the other will be a free cycle where the CPU does not access the bus. Although the \$18 page prebyte is a required part of the REV instruction, it is treated by the CPU12 as a somewhat separate single cycle instruction.

Rule evaluation begins at cycle 2.0 with a byte read of the first element in the rule list. Usually this would be the first antecedent of the first rule, but the REV instruction can be interrupted, so this could be a read of any byte in the rule list. The X index register is incremented so it points to the next element in the rule list. Cycle 3.0 is needed to satisfy the required delay between a read and when data is valid to the CPU. Some internal CPU housekeeping activity takes place during this cycle, but there is no bus activity. By cycle 4.0, the rule element that was read in cycle 2.0 is available to the CPU.

Cycle 4.0 is the first cycle of the main three cycle rule evaluation loop. Depending upon whether rule antecedents or consequents are being processed, the loop will consist of cycles 4.0, 5.0, 6.0, or the sequence 4.0, 5.0, 6.1. This loop is executed once for every byte in the rule list, including the \$FE separators and the \$FF end-of-rules marker.

At each cycle 4.0, a fuzzy input or fuzzy output is read, except during the loop passes associated with the \$FE and \$FF marker bytes, where no bus access takes place during cycle 4.0. The read access uses the Y index register as the base address and the previously read rule byte (R_x) as an unsigned offset from Y. The fuzzy input or output value read here will be used during the next cycle 6.0 or 6.1. Besides being used as the offset from Y for this read, the previously read R_x is checked to see if it is a separator character (\$FE). If R_x was \$FE and the V-bit was 1, this indicates a switch from processing consequents of one rule to starting to process antecedents of the next rule. At this transition, the A accumulator is initialized to \$FF to prepare for the min operation to find the smallest fuzzy input. Also, if R_x is \$FE, the V-bit is toggled to indicate the change from antecedents to consequents, or consequents to antecedents.

During cycle 5.0, a new rule byte is read unless this is the last loop pass, and R_x is \$FF (marking the end of the rule list). This new rule byte will not be used until cycle 4.0 of the next pass through the loop.

Between cycle 5.0 and 6.x, the V-bit is used to decide which of two paths to take. If V is zero, antecedents are being processed and the CPU progresses to cycle 6.0. If V is one, consequents are being processed and the CPU goes to cycle 6.1.

During cycle 6.0, the current value in the A accumulator is compared to the fuzzy input that was read in the previous cycle 4.0, and the lower value is placed in the A accumulator (min operation). If R_x is \$FE, this is the transition between rule antecedents and rule consequents, and this min operation is skipped (although the cycle is still used). No bus access takes place during cycle 6.0 but cycle 6.x is considered an x type cycle because it could be a byte write (cycle 6.1), or a free cycle (cycle 6.0 or 6.1 with $R_x = \$FE$ or \$FF).

If an interrupt arrives while the REV instruction is executing, REV can break between cycles 4.0 and 5.0 in an orderly fashion so that the rule evaluation operation can resume after the interrupt has been serviced. Cycles 5.2 and 6.2 are needed to adjust the PC and X index register so the REV operation can recover after the interrupt. PC is adjusted backward in cycle 5.2 so it points to the currently running REV instruction. After the interrupt, rule evaluation will resume, but the values that were stored on the stack for index registers, accumulator A, and CCR will cause the operation to pick up where it left off. In cycle 6.2, the X index register is adjusted backward by one because the last rule byte needs to be re-fetched when the REV instruction resumes.

After cycle 6.2, the REV instruction is finished, and execution would continue to the normal interrupt processing flow.

9.5.2 Weighted Rule Evaluation (REVV)

This instruction implements a weighted variation of min-max rule evaluation. The weighting factors are stored in a table with one 8-bit entry per rule. The weight is used to multiply the truth value of the rule (minimum of all antecedents) by a value from zero to one to get the weighted result. This weighted result is then applied to the consequents, just as it would be for unweighted rule evaluation.

Since the REVW instruction is essentially a list processing instruction, execution time is dependent on the number of rules and the number of elements in the rule list. The REVW instruction is interruptible (typically within three to five bus cycles), so it does not adversely affect worst case interrupt latency. Since all intermediate results and instruction status are held in stacked CPU registers, the interrupt service code can even include independent REV and REVW instructions.

The rule structure is different for REVW than for REV. For REVW, the rule list is made up of 16-bit elements rather than 8-bit elements. Each antecedent is represented by the full 16-bit address of the corresponding fuzzy input. Each rule consequent is represented by the full address of the corresponding fuzzy output.

The markers separating antecedents from consequents are the reserved 16-bit value \$FFFE, and the end of the last rule is marked by the reserved 16-bit value \$FFFF. Since \$FFFE and \$FFFF correspond to the addresses of the reset vector, there would never be a fuzzy input or output at either of these locations.

9.5.2.1 Setup Prior to Executing REVW

Some CPU registers and memory locations need to be setup prior to executing the REVW instruction. X and Y index registers are used as index pointers to the rule list and the list of rule weights. The A accumulator is used for intermediate calculation results and needs to be set to \$FF initially. The V condition code bit is used as an instruction status indicator that shows whether antecedents or consequents are being processed. Initially the V bit is cleared to zero to indicate antecedents are being processed. The C condition code bit is used to indicate whether rule weights are to be used (1) or not (0). The fuzzy outputs (working RAM locations) need to be cleared to \$00. If these values are not initialized before executing the REVW instruction, results will be erroneous.

The X index register is set to the address of the first element in the rule list (in the knowledge base). The REVW instruction automatically updates this pointer so that the instruction can resume correctly if it is interrupted. After the REVW instruction finishes, X will point at the next address past the \$FFFF separator word that marks the end of the rule list.

The Y index register is set to the starting address of the list of rule weights. Each rule weight is an 8-bit value. The weighted result is the truncated upper 8 bits of the 16-bit result, which is derived by multiplying the minimum rule antecedent value (\$00-\$FF) by the weight plus one (\$001-\$100). This method of weighting rules allows an 8-bit weighting factor to represent a value between zero and one inclusive.

The 8-bit A accumulator is used to hold intermediate calculation results during execution of the REVW instruction. During antecedent processing, A starts out at \$FF and is replaced by any smaller fuzzy input that is referenced by a rule antecedent. If rule weights are enabled by the C condition code bit equal one, the rule truth value is multiplied by the rule weight just before consequent processing starts. During consequent processing, A holds the truth value (possibly weighted) for the rule. This truth value is stored to any fuzzy output that is referenced by a rule consequent, unless that fuzzy output is already larger (MAX).

Before starting to execute REVW, A must be set to \$FF (the largest 8-bit value) because rule evaluation always starts with processing of the antecedents of the first rule. For subsequent rules in the list, A is automatically set to \$FF when the instruction detects the \$FFFE marker word between the last consequent of the previous rule, and the first antecedent of a new rule.

Both the C and V condition code bits must be setup prior to starting a REVW instruction. Once the REVW instruction starts, the C bit remains constant and the value in the V bit is automatically maintained as \$FFFE separator words are detected.

The final requirement to clear all fuzzy outputs to \$00 is part of the MAX algorithm. Each time a rule consequent references a fuzzy output, that fuzzy output is compared to the truth value (weighted) for the current rule. If the current truth value is larger, it is written over the previous value in the fuzzy output. After all rules have been evaluated, the fuzzy output contains the truth value for the most-true rule that referenced that fuzzy output.

After REVW finishes, A will hold the truth value (weighted) for the last rule in the rule list. The V condition code bit should be one because the last element before the \$FFFF end marker should have been a rule consequent. If V is zero after executing REVW, it indicates the rule list was structured incorrectly.

9.5.2.2 Interrupt Details


The REVW instruction includes a three-cycle processing loop for each word in the rule list (this loop expands to five cycles between antecedents and consequents to allow time for the multiplication with the rule weight). Within this loop, a check is performed to see if any qualified interrupt request is pending. If an interrupt is detected, the current CPU registers are stacked and the interrupt is honored. When the interrupt service routine finishes, an RTI instruction causes the CPU to recover its previous context from the stack, and the REVW instruction is resumed as if it had not been interrupted.

The stacked value of the program counter (PC), in case of an interrupted REVW instruction, points to the REVW instruction rather than the instruction that follows. This causes the CPU to try to execute a new REVW instruction upon return from the interrupt. Since the CPU registers (including the C bit and V bit in the condition codes register) indicate the current status of the interrupted REVW instruction, this effectively causes the rule evaluation operation to resume from where it left off.

9.5.2.3 Cycle-by-Cycle Details for REVW

The central element of the REVW instruction is a three-cycle loop that is executed once for each word in the rule list. For the special case pass (where the \$FFFE separator word is read between the rule antecedents and the rule consequents, and weights enabled by the C bit equal one), this loop takes five cycles. There is a small amount of housekeeping activity to get this loop started as REVW begins and a small sequence to end the instruction. If an interrupt comes, there is a special small sequence to save CPU status on the stack before the interrupt is serviced.

Figure 9-10 is a detailed flow diagram for the REVW instruction. Each rectangular box represents one CPU clock cycle. Decision blocks and connecting arrows are considered to take no time at all. The letters in the small rectangles in the upper left corner of each bold box correspond to the execution cycle codes (refer to **SECTION 6 INSTRUCTION GLOSSARY** for details). Lower case letters indicate a cycle where 8-bit or no data is transferred. Upper case letters indicate cycles where 16-bit data could be transferred.



REVW INST FLW

Figure 9-10 REVW Instruction Flow Diagram

In cycle 2.0, the first element of the rule list (a 16-bit address) is read from memory. Due to propagation delays, this value cannot be used for calculations until two cycles later (cycle 4.0). The X index register, which is used to access information from the rule list, is incremented by 2 to point at the next element of the rule list.

The operations performed in cycle 4.0 depend on the value of the word read from the rule list. \$FFFE is a special token that indicates a transition from antecedents to consequents, or from consequents to antecedents of a new rule. The V-bit can be used to decide which transition is taking place, and V is toggled each time the \$FFFE token is detected. If V was zero, a change from antecedents to consequents is taking place, and it is time to apply weighting (provided it is enabled by the C bit equal one). The address in TMP2 (derived from Y) is used to read the weight byte from memory. In this case, there is no bus access in cycle 5.0, but the index into the rule list is updated to point to the next rule element.

The old value of X (X_0) is temporarily held on internal nodes, so it can be used to access a rule word in cycle 7.2. The read of the rule word is timed to start two cycles before it will be used in cycle 4.0 of the next loop pass. The actual multiply takes place in cycles 6.2 through 8.2. The 8-bit weight from memory is incremented (possibly overflowing to \$100) before the multiply, and the upper 8 bits of the 16-bit internal result is used as the weighted result. By using weight+1, the result can range from 0.0 times A to 1.0 times A. After 8.2, flow continues to the next loop pass at cycle 4.0.

At cycle 4.0, if R_x is \$FFFE and V was one, a change from consequents to antecedents of a new rule is taking place, so accumulator A must be reinitialized to \$FF. During processing of rule antecedents, A is updated with the smaller of A, or the current fuzzy input (cycle 6.0). Cycle 5.0 is usually used to read the next rule word and update the pointer in X. This read is skipped if the current R_x is \$FFFF (end of rules mark). If this is a weight multiply pass, the read is delayed until cycle 7.2. During processing of consequents, cycle 6.1 is used to optionally update a fuzzy output if the value in accumulator A is larger.

After all rules have been processed, cycle 7.0 is used to update the PC to point at the next instruction. If weights were enabled, Y is updated to point at the location that immediately follows the last rule weight.

9.6 WAV Instruction Details

The WAV instruction performs weighted average calculations used in defuzzification. The pseudo-instruction wavr is used to resume an interrupted weighted average operation. WAV calculates the numerator and denominator sums using:

$$SystemOutput = \frac{\sum_{i=1}^n S_i F_i}{\sum_{i=1}^n F_i}$$

Where n is the number of labels of a system output, S_i are the singleton positions from the knowledge base, and F_i are fuzzy outputs from RAM. S_i and F_i are 8-bit values. The 8-bit B accumulator holds the iteration count n . Internal temporary registers hold intermediate sums, 24 bits for the numerator and 16 bits for the denominator. This makes this instruction suitable for n values up to 255 although 8 is a more typical value. The final long division is performed with a separate EDIV instruction immediately after the WAV instruction. The WAV instruction returns the numerator and denominator sums in the correct registers for the EDIV. (EDIV performs the unsigned division $Y = Y : D / X$; remainder in D).

Execution time for this instruction depends on the number of iterations (labels for the system output). WAV is interruptible so that worst case interrupt latency is not affected by the execution time for the complete weighted average operation. WAV includes initialization for the 24-bit and 16-bit partial sums so the first entry into WAV looks different than a resume from interrupt operation. The CPU12 handles this difficulty with a pseudo-instruction (*wavr*), which is specifically intended to resume and interrupted weighted average calculation. Refer to **9.6.3 Cycle-by-Cycle Details for WAV and wavr** for more detail.

9.6.1 Setup Prior to Executing WAV

Before executing the WAV instruction, index registers X and Y and accumulator B must be set up. Index register X is a pointer to the S_i singleton list. X must have the address of the first singleton value in the knowledge base. Index register Y is a pointer to the fuzzy outputs F_i . Y must have the address of the first fuzzy output for this system output. B is the iteration count n . The B accumulator must be set to the number of labels for this system output.

9.6.2 WAV Interrupt Details

The WAV instruction includes an 8-cycle processing loop for each label of the system output. Within this loop, the CPU checks whether a qualified interrupt request is pending. If an interrupt is detected, the current values of the internal temporary registers for the 24-bit and 16-bit sums are stacked, the CPU registers are stacked, and the interrupt is serviced.

A special processing sequence is executed when an interrupt is detected during a weighted average calculation. This exit sequence adjusts the PC so that it points to the second byte of the WAV object code ($\$3C$), before the PC is stacked. Upon return from the interrupt, the $\$3C$ value is interpreted as a *wavr* pseudo-instruction. The *wavr* pseudoinstruction causes the CPU to execute a special WAV resumption sequence. The *wavr* recovery sequence adjusts the PC so that it looks like it did during execution of the original WAV instruction, then jumps back into the WAV processing loop. If another interrupt occurs before the weighted average calculation finishes, the PC is adjusted again as it was for the first interrupt. WAV can be interrupted any number of times, and additional WAV instructions can be executed while a WAV instruction is interrupted.

9.6.3 Cycle-by-Cycle Details for WAV and wavr

The WAV instruction is unusual in that the logic flow has two separate entry points. The first entry point is the normal start of a WAV instruction. The second entry point is used to resume the weighted average operation after a WAV instruction has been interrupted. This recovery operation is called the wavr pseudo-instruction.


Figure 9-11 is a flow diagram of the WAV instruction including the wavr pseudo-instruction. Each rectangular box in this figure represents one CPU clock cycle. Decision blocks and connecting arrows are considered to take no time at all. The letters in the small rectangles in the upper left corner of the boxes correspond to execution cycle codes (refer to **SECTION 6 INSTRUCTION GLOSSARY** for details). Lower case letters indicate a cycle where 8-bit or no data is transferred. Upper case letters indicate cycles where 16-bit data could be transferred.

In terms of cycle-by-cycle bus activity, the \$18 page select prebyte is treated as a special 1-byte instruction. In cycle 1.0 of the WAV instruction, one word of program information will be fetched into the instruction queue if the \$18 is located at an odd address. If the \$18 is at an even address, the instruction queue cannot advance so there is no bus access in this cycle.

There is no bus access in cycles 2.0 or 3.0. In cycle 3.0, three internal 16-bit temporary registers are cleared in preparation for summation operations. The WAV instruction maintains a 32-bit sum-of-products in TMP3:TMP2 and a 16-bit sum-of-weights in TMP1. By keeping these sums inside the CPU, bus accesses are reduced and the WAV operation is optimized for high speed.

Cycles 4.0 through 11.0 form the 8 cycle main loop for WAV. The value in the 8-bit B accumulator is used to count the number of loop iterations. B is decremented at the top of the loop in cycle 4.0, and the test for zero is located at the bottom of the loop after cycle 11.0. Cycle 5.0 and 6.0 are used to fetch the 8-bit operands for one iteration of the loop. X and Y index registers are used to access these operands. The index registers are incremented as the operands are fetched. Cycle 7.0 is used to accumulate the current fuzzy output into TMP1. Cycles 8.0 through 10.0 are used to perform the 8 by 8 multiply of F_i times S_i . The multiply result is accumulated into TMP3:TMP2 during cycles 10.0 and 11.0. Even though the sum-of-products will not exceed 24 bits, the sum is maintained in the 32-bit combined TMP3:TMP2 register because it was easier to use existing 16-bit operations than it would have been to create a new smaller operation to handle the high order bits of this sum.

Since the weighted average operation could be quite long, it is made to be interruptible. The usual longest latency path is from very early in cycle 7.0, through cycle 11.0, to the top of the loop to cycle 4.0, through cycle 6.0 to the interrupt check. There is also a four cycle (7.1 through 10.1) exit sequence making this latency path a total of 12 cycles. There is an even longer path, but it is much less likely to occur. If an interrupt comes near the beginning of cycle 2.1, when a weighted average operation is being resumed after a previous interrupt, the latency path is 2.1 through 6.1 plus 7.0 through 11.0 plus 4.0 through 6.0 plus the exit 7.1 through 10.1. This is a worst case total of 17 cycles.



WAV INST FLOW

Figure 9-11 WAV and wavr Instruction Flow Diagram

If the WAV instruction is interrupted, the internal temporary registers TMP3, TMP2, and TMP1 need to be stored on the stack so the operation can be resumed. Since the WAV instruction included initialization in cycle 2.0, the recovery path after an interrupt needs to be different. The wavr pseudo-instruction has the same opcode as WAV, but it is on the first page of the opcode map so there is no page prebyte (\$18) like there is for WAV. When WAV is interrupted, the PC is adjusted to point at the second byte of the WAV object code, so that it will be interpreted as the wavr pseudo-instruction on return from the interrupt, rather than the WAV instruction. During the recovery sequence, the PC is readjusted in case another interrupt comes before the weighted average operation finishes.

The resume sequence includes recovery of the temporary registers from the stack (2.1 through 4.1), and reads to get the operands for the current iteration. The normal WAV flow is then rejoined at cycle 7.0.

Upon normal completion of the instruction (cycle 12.0), the PC is adjusted so it points to the next instruction. The results are transferred from the TMP registers into CPU registers in such a way that the EDIV instruction can be used to divide the sum-of-products by the sum-of-weights. TMP3:TMP2 is transferred into Y:D and TMP1 is transferred into X.

9.7 Custom Fuzzy Logic Programming

The basic fuzzy logic inference techniques described above are suitable for a broad range of applications, but some systems may require customization. The built-in fuzzy instructions use 8-bit resolution and some systems may require finer resolution. The rule evaluation instructions only support variations of MIN-MAX rule evaluation and other methods have been discussed in fuzzy logic literature. The weighted average of singletons is not the only defuzzification technique. The CPU12 has several instructions and addressing modes that can be helpful when in developing custom fuzzy logic systems.

9.7.1 Fuzzification Variations

The MEM instruction supports trapezoidal membership functions and several other varieties, including membership functions with vertical sides (infinite slope sides). Triangular membership functions are a subset of trapezoidal functions. Some practitioners refer to s-, z-, and π - shaped membership functions. These refer to a trapezoid butted against the right end of the x-axis, a trapezoid butted against the left end of the x-axis, and a trapezoidal membership function that isn't butted against either end of the x-axis, respectively. Many other membership function shapes are possible, if memory space and processing bandwidth are sufficient.

Tabular membership functions offer complete flexibility in shape and very fast evaluation time. However, tables take a very large amount of memory space (as many as 256 bytes per label of one system input). The excessive size to specify tabular membership functions makes them impractical for most microcontroller-based fuzzy systems. The CPU12 instruction set includes two instructions (TBL and ET-BL) for lookup and interpolation of compressed tables.

The TBL instruction uses 8-bit table entries (y-values) and returns an 8-bit result. The ETBL instruction uses 16-bit table entries (y-values) and returns a 16-bit result. A flexible indexed addressing mode is used to identify the effective address of the data point at the beginning of the line segment, and the data value for the end point of the line segment is the next consecutive memory location (byte for TBL and word for ETBL). In both cases, the B accumulator represents the ratio of (the x-distance from the beginning of the line segment to the lookup point) to (the x-distance from the beginning of the line segment to the end of the line segment). B is treated as an 8-bit binary fraction with radix point left of the MSB, so each line segment can effectively be divided into 256 pieces. During execution of the TBL or ETBL instruction, the difference between the end point y-value and the beginning point y-value (a signed byte-TBL or word-ETBL) is multiplied by the B accumulator to get an intermediate delta-y term. The result is the y-value of the beginning point, plus this signed intermediate delta-y value.

Because indexed addressing mode is used to identify the starting point of the line segment of interest, there is a great deal of flexibility in constructing tables. A common method is to break the x-axis range into 256 equal width segments and store the y-value for each of the resulting 257 endpoints. The 16-bit D accumulator is then used as the x input to the table. The upper 8 bits (A) is used as a coarse look-up to find the line segment of interest, and the lower 8 bits (B) is used to interpolate within this line segment.

In the program sequence...

```
LDX      #TBL_START
LDD      DATA_IN
TBL      A, X
```

The notation A,X causes the TBL instruction to use the Ath line segment in the table. The low order half of D (B) is used by TBL to calculate the exact data value from this line segment. This type of table uses only 257 entries to approximate a table with 16 bits of resolution. This type of table has the disadvantage of equal width line segments, which means just as many points are needed to describe a flat portion of the desired function as are needed for the most active portions.

Another type of table stores x:y coordinate pairs for the endpoints of each linear segment. This type of table may reduce the table storage space compared to the previous fixed-width segments because flat areas of the functions can be specified with a single pair of endpoints. This type of table is a little harder to use with the CPU12 TBL and ETBL instructions because the table instructions expect y-values for segment endpoints to be in consecutive memory locations.

Consider a table made up of an arbitrary number of x:y coordinate pairs, where all values are 8 bits. The table is entered with the x-coordinate of the desired point to lookup in the A accumulator. When the table is exited, the corresponding y-value is in the A accumulator. **Figure 9-12** shows one way to work with this type of table.

```

BEGIN      LDY      #TABLE_START-2      ;setup initial table pointer
FIND_LOOP  CMPA     2,+Y                  ;find first Xn > XL
                                                ;(auto pre-inc Y by 2)
                                                ;loop if XL .le. Xn
      * on fall thru, XB@-2,Y YB@-1,Y XE@0,Y and YE@1,Y
      BLS      FIND_LOOP
      TFR      D,X                      ;save XL in high half of X
      CLRA                      ;zero upper half of D
      LDAB     0,Y                      ;D = 0:XE
      SUBB     -2,Y                    ;D = 0:(XE-XB)
      EXG      D,X                      ;X = (XE-XB) .. D = XL:junk
      SUBA     -2,Y                    ;A = (XL-XB)
      EXG      A,D                      ;D = 0:(XL-XB), uses trick of

EXG
      FDIV                      ;X reg = (XL-XB)/(XE-XB)
      EXG      D,X                      ;move fractional result to A:B
      EXG      A,B                      ;byte swap - need result in B
      TSTA                      ;check for rounding
      BPL      NO_ROUND
      INCB                      ;round B up by 1
NO_ROUND   LDAA     1,Y                  ;YE
      PSHA                      ;put on stack for TBL later
      LDAA     -1,Y                    ;YB
      PSHA                      ;now YB@0,SP and YE@1,SP
      TBL      2,SP+                    ;interpolate and deallocate
                                                ;stack temps

```

Figure 9-12 Endpoint Table Handling

The basic idea is to find the segment of interest, temporarily build a one-segment table of the correct format on the stack, then use TBL with stack relative indexed addressing to interpolate. The most difficult part of the routine is calculating the proportional distance from the beginning of the segment to the lookup point versus the width of the segment $((XL-XB)/(XE-XB))$. With this type of table, this calculation must be done at run time. In the previous type of table, this proportional term is an inherent part (the lowest order bits) of the data input to the table.

Some fuzzy theorists have suggested membership functions should be shaped like normal distribution curves or other mathematical functions. This may be correct, but the processing requirements to solve for an intercept on such a function would be unacceptable for most microcontroller-based fuzzy systems. Such a function could be encoded into a table of one of the previously described types.

For many common systems, the thing that is most important about membership function shape is that there is a gradual transition from non-membership to membership as the system input value approaches the central range of the membership function. Let us examine the human problem of stopping a car at an intersection. We might use rules like "If intersection is close and speed is fast, apply brakes." The meaning (reflected in membership function shape and position) of the labels "close" and "fast" will be different for a teenager than they are for a grandmother, but both can accomplish the goal of stopping. It makes intuitive sense that the exact shape of a membership function is much less important than the fact that it has gradual boundaries.

9.7.2 Rule Evaluation Variations

The REV and REVW instructions expect fuzzy input and fuzzy output values to be 8-bit values. In a custom fuzzy inference program, higher resolution may be desirable (although this is not a common requirement). The CPU12 includes variations of minimum and maximum operations that work with the fuzzy MIN-MAX inference algorithm. The problem with the fuzzy inference algorithm is that the min and max operations need to store their results differently, so the min and max instructions must work differently or more than one variation of these instructions is needed.

The CPU12 has min and max instructions for 8- or 16-bit operands, where one operand is in an accumulator and the other is a referenced memory location. There are separate variations that replace the accumulator or the memory location with the result. While processing rule antecedents in a fuzzy inference program, a reference value must be compared to each of the referenced fuzzy inputs, and the smallest input must end up in an accumulator. The instruction...

```
EMIND      2,X+      ;process one rule antecedent
```

automates the central operations needed to process rule antecedents. The E stands for extended, so this instruction compares 16-bit operands. The D at the end of the mnemonic stands for the D accumulator, which is both the first operand for the comparison and the destination of the result. The 2,X+ is an indexed addressing specification that says X points to the second operand for the comparison.

When processing rule consequents, the operand in the accumulator must remain constant (in case there is more than one consequent in the rule), and the result of the comparison must replace the referenced fuzzy output in RAM. To do this, use the instruction...

```
EMAXM      2,X+      ;process one rule consequent
```

The M at the end of the mnemonic indicates that the result will replace the referenced memory operand. Again, indexed addressing is used. These two instructions would form the working part of a 16-bit resolution fuzzy inference routine.

There are many other methods of performing inference, but none of these are as widely used as the min-max method. Since the CPU12 is a general purpose microcontroller, the programmer has complete freedom to program any algorithm desired. A custom programmed algorithm would typically take more code space and execution time than a routine that used the built in REV or REVW instructions.

9.7.3 Defuzzification Variations

There are two main areas where other CPU12 instructions can help with custom defuzzification routines. The first case is working with operands that are more than eight bits. The second case involves using an entirely different approach than weighted average of singletons.

The primary part of the WAV instruction is a multiply and accumulate operation to get the numerator for the weighted average calculation. When working with operands as large as 16 bits, the EMACS instruction could at least be used to automate the multiply and accumulate function. The CPU12 has extended math capabilities, including the EMACS instruction which uses 16-bit input operands and accumulates the sum to a 32-bit memory location and 32-bit by 16-bit divide instructions.

One benefit of the WAV instruction is that both a sum of products and a sum of weights are maintained, while the fuzzy output operand is only accessed from memory once. Since memory access time is such a significant part of execution time, this provides a speed advantage compared to conventional instructions.

The weighted average of singletons is the most commonly used technique in microcontrollers because it is computationally less difficult than most other methods. The simplest method is called max defuzzification, which simply uses the largest fuzzy output as the system result. However, this approach does not take into account any other fuzzy outputs, even when they are almost as true as the chosen max output. Max defuzzification is not a good general choice because it only works for a subset of fuzzy logic applications.

The CPU12 is well suited for more computationally challenging algorithms than weighted average. 32-bit by 16-bit divide instructions take 11 or 12 8 MHz cycles for unsigned or signed variations. A 16-bit by 16-bit multiply with a 32-bit result takes only three 8 MHz cycles. The EMACS instruction uses 16-bit operands and accumulates the result in a 32-bit memory location, taking only 12 8 MHz cycles per iteration, including accessing all operands from memory and storing the result to memory.

SECTION 10 MEMORY EXPANSION

This section discusses expansion memory principles that apply to the entire M68CH12 family. Some family devices do not have memory expansion capabilities, and the size of the expanded memory can also vary. Please refer to the documentation for a derivative to determine details of implementation.

10.1 Expansion System Description

Certain members of the M68HC12 family incorporate hardware that supports addressing a larger memory space than the standard 64 Kbytes. The expanded memory system uses fast on-chip logic to implement a transparent paged memory or bank-switching scheme.

Increased code efficiency is the greatest advantage of using bank switching instead of implementing a large linear address space. In systems with large linear address spaces, instructions require more bits of information to address a memory location, and CPU overhead is greater. Other advantages of bank switching include the ability to change the size of system memory, and the ability to use various types of external memory.

However, the add-on bank switching schemes used in other microcontrollers have known weaknesses. These include the cost of external glue logic, increased programming overhead to change banks, and the need to disable interrupts while banks are switched.

The M68HC12 system requires no external glue logic. Bank switching overhead is reduced by implementing control logic in the MCU. Interrupts do not need to be disabled during switching because switching tasks are incorporated in special instructions that greatly simplify program access to extended memory. Operation of the bank-switching logic is transparent to the CPU.

The CPU12 has a linear 64-Kbyte address space. All MCU system resources, including control registers for on-chip peripherals and on-chip memory arrays, are mapped into this space. In a typical M68HC12 derivative, the resources have default addresses out of reset, but can be re-mapped to other addresses by means of control registers in the on-chip integration module.

Memory expansion control logic is outside the CPU. A block of circuitry in the MCU integration module manages overlays that occupy pre-defined locations in the 64-Kbyte space addressed by the CPU. These overlays can be thought of as windows through which the CPU accesses information in the expanded memory space.

There are three overlay windows. The program window expands program memory, the data window is used for independent data expansion, and the extra window expands access to special types of memory such as EEPROM. The program window always occupies the 16-Kbyte space from \$8000 to \$BFFF. Data and extra windows can vary in size and location.

Each window has an associated page select register that selects external memory pages to be accessed via the window. Only one page at a time can occupy a window; the value in the register must be changed to access a different page of memory. With 8-bit registers, there can be up to 256 expansion pages per window, each page the same size as the window.

For data and extra windows, page switching is accomplished by means of normal read and write instructions. This is the traditional method of managing a bank-switching system. The CPU12 CALL and RTC instructions automatically manipulate the program page select (PPAGE) register for the program window.

In M68HC12 expanded memory systems, control registers, vector spaces, and a portion of on-chip memory are located in unpagged portions of the 64-Kbyte address space. The stack and I/O addresses should also be placed in unpagged memory to makes them accessible from any overlay page.

The initial portions of exception handlers must be located in unpagged memory because the 16-bit exception vectors cannot point to addresses in pagged memory. However, service routines can call other routines in pagged memory. The upper 16 -Kbyte block of memory space (\$C000—\$FFFF) is unpagged. It is recommended that all reset and interrupt vectors point to locations in this area.

Although internal MCU resources, such as control registers and on-chip memory have default addresses out of reset, each can typically be relocated by changing the default values in control registers. Normally, I/O addresses, control registers, vector spaces, overlay windows, and on-chip memory are not mapped so that their respective address ranges overlap. However, there is an access priority order that prevents access conflicts should such overlaps occur. **Table 10-1** shows the mapping precedence. Resources with higher precedence block access to those with a lower precedence. The windows have lowest priority — registers, exception vectors, and on-chip memory are always visible to a program regardless of the values in the page select registers.

Table 10-1 Mapping Precedence

Precedence	Resource
1	Registers
2	Exception Vectors/BDM ROM
3	RAM
4	EEPROM
5	Flash
6	Expansion Windows

When background debugging is enabled and active, the CPU executes code located in a small on-chip ROM mapped to addresses \$FF20 to \$FFFF, and BDM control registers are accessible at addresses \$FF00 to \$FF06. The BDM ROM replaces the regular system vectors while BDM is active, but BDM resources are not in the memory map during normal execution of application programs.

10.2 CALL and Return from Call Instructions

The CALL is similar to a JSR instruction, but the subroutine that is called can be located anywhere in the normal 64-Kbyte address space, or on any page of program expansion memory. When CALL is executed, a return address is calculated, then it and the current program page register value are stacked, and a new instruction-supplied value is written to PPAGE. The PPAGE value controls which of the 256 possible pages is visible through the 16-Kbyte window in the 64-Kbyte memory map. Execution continues at the address of the called subroutine.

The actual sequence of operations that occur during execution of CALL are:

- The CPU reads the old PPAGE value into an internal temporary register, and writes the new instruction-supplied PPAGE value to PPAGE. This switches the destination page into the program overlay window.
- The CPU calculates the address of the next instruction after the CALL instruction (the return address), and pushes this 16-bit value onto the stack.
- The old 8-bit PPAGE value is pushed onto the stack.
- The effective address of the subroutine is calculated, the queue is refilled, and execution begins at the new address.

This sequence of operations is an uninterruptable CPU instruction. There is no need to inhibit interrupts during CALL execution. In addition, a CALL can be performed from any address in memory to any other address. This is a big improvement over other bank-switching schemes, where the page switch operation can only be performed by a program outside the overlay window.

For all practical purposes, the PPAGE value supplied by the instruction can be considered to be part of the effective address. For all addressing mode variations except indexed indirect modes, the new page value is provided by an immediate operand in the instruction. For indexed indirect variations of CALL, a pointer specifies memory locations where the new page value and the address of the called subroutine are stored. Use of indirect addressing for both the new page value and the address within the page allows use run-time calculated values rather than immediate values that must be known at the time of assembly.

The RTC instruction is used to terminate subroutines invoked by a CALL instruction. RTC unstacks the PPAGE value and the return address, the queue is refilled, and execution resumes with the next instruction after the corresponding CALL.

The actual sequence of operations that occur during execution of RTC are:

- The return value of the 8-bit PPAGE register is pulled from the stack.
- The 16-bit return address is pulled from the stack and loaded into the PC.
- The return PPAGE value is written to the PPAGE register.
- The queue is refilled, and execution begins at the new address.

Since the return operation is implemented as a single uninterruptable CPU instruction, the RTC can be executed from anywhere in memory, including from a different page of extended memory in the overlay window.

In an MCU where there is no memory expansion, the CALL and RTC instructions still perform the same sequence of operations, but there is no PPAGE register or address translation logic. The value the CPU reads when the PPAGE register is accessed is indeterminate but doesn't matter, because the value is not involved in addressing memory in the unpagged 64-Kbyte memory map. When the CPU writes to the non-existent PPAGE register, nothing happens.

The CALL and RTC instructions behave like JSR and RTS, except they have slightly longer execution times. Since extra execution cycles are required, routinely substituting CALL/RTC for JSR/RTS is not recommended. JSR and RTS can be used to access subroutines that are located on the same memory page. However, if a subroutine can be called from other pages, it must be terminated with an RTC. In this case, since RTC unstacks the PPAGE value as well as the return address, all accesses to the subroutine, even those made from the same page, must use CALL instructions.

10.3 Address Lines for Expansion Memory

All M68HC12 family members have at least sixteen address lines, ADDR[15:0]. Devices with memory expansion capability can have as many as six additional high-order external address lines, ADDR[21:16]. Each of these additional address lines is typically associated with a control bit that allows address expansion to be selectively enabled. When expansion is enabled, internal address translation circuitry multiplexes data from the page select registers onto the high order address lines when there is an access to an address in a corresponding expansion window.

Assume that a device has six expansion address lines and an 8-bit PPAGE register. The lines and the program expansion window have been enabled. The address \$9000 is within the 16-Kbyte program overlay window. When there is an access to this address, the value in the PPAGE register is multiplexed onto external address lines ADDR[21:14]. The 14 low-order address lines select a location within the program overlay page. Up to 256 16-Kbyte pages (4 Mbytes) of memory can be accessed through the window. When there is an access to a location that is not within any enabled overlay window, ADDR[21:16] are driven to logic level one.

The address translation logic can produce the same address on the external address lines for two different internal addresses. For example, the 22-bit address \$3FFFFFF could result from an internal access to \$FFFF in the 64-Kbyte memory map, or to the last location (\$BFFF) within page 255 (PPAGE = \$FF) of the program overlay window. Considering only the 22 external address lines, the last physical page of the program overlay appears to occupy the same address space as the unpagged 16-Kbyte block from \$C000 to \$FFFF of the 64-Kbyte memory map. Using MCU chip-select circuits to enable external memory can resolve these ambiguities.

10.4 Overlay Window Controls

There is a page select register associated with each overlay window. PPAGE holds the page select for the program overlay, DPAGE holds the page select for the data overlay, and EPAGE holds the page select for the extra page. The CPU12 manipulates the PPAGE register directly, so it will always be 8 bits or less in devices that support program memory expansion. The DPAGE and EPAGE registers are not controlled by dedicated CPU12 instructions. These registers can be larger or smaller than eight bits in various M68HC12 derivatives.

Typically, each of the overlay windows also has an associated control bit to enable memory expansion through the appropriate window. Memory expansion is generally disabled out of reset, so control bits must be written to enable the address translation logic.

10.5 Using Chip-select Circuits

M68HC12 chip-select circuits can be used to preclude ambiguities in memory-mapping due to the operation of internal address translation logic. If built-in chip selects are not used, take care to use only overlay pages which produce unique addresses on the external address lines.

M68HC12 derivatives typically have two or more chip-select circuits. Chip-select function is conceptually simple. Whenever an access to a pre-defined range of addresses is made, internal MCU circuitry detects an address match, and asserts a control signal that can be used to enable external devices. Chip-select circuits typically incorporate a number of options that make it possible to use more than one range of addresses for matches as well as to enable various types and configurations of external devices.

Chip-select circuits used in conjunction with the memory-expansion scheme must be able to match all accesses made to addresses within the appropriate program overlay window. In the case of the program expansion window, the range of addresses occupies the 16-Kbyte space from \$8000 to \$BFFF. For data and extra expansion windows, the range of addresses varies from device to device. The following paragraphs discuss a typical implementation of memory expansion chip-select functions in the system integration module. Implementation will vary from device to device within the M68HC12 family. Please refer to the appropriate device manual for details.

10.5.1 Program Memory Expansion Chip Select Controls

There are two program memory expansion chip-select circuits, CSP0 and CSP1. The associated control register contains eight control bits that provide for a number of system configurations.

10.5.1.1 CSP1E Control Bit

Enables (1) or disables (0) the CSP1 chip select. The default is disabled.

10.5.1.2 CSP0E Control Bit

Enables (1) or disables (0) the CSP0 chip select. The default is enabled. This allows CSP0 to be used to select an external memory that includes the reset vector and startup initialization programs.

10.5.1.3 CSP1FL Control Bit

Configures CSP1 to occupy all of the 64-Kbyte memory map that is not used by a higher-priority resource. If CSP1FL = 0, CSP1 is mapped to the area from \$8000 to \$FFFF. CSP1 has the lowest access priority except for external memory space that is not associated with any chip select.

10.5.1.4 CSPA21 Control Bit

Logic one causes CSP0 and CSP1 to be controlled by the ADDR21 signal. CSP1 is active when ADDR21 = 0, and CSP0 is active when ADDR21 = 1. When CSPA21 is one, the CSP1FL bit is ignored and both CSP0 and CSP1 are active in the region \$8000 - \$FFFF. When CSPA21 is zero, CSP0 and CSP1 operate independently from the value of the ADDR21 signal.

10.5.1.5 STRP0A:STRP0B Control Field

These two bits program an extra delay into accesses to the CSP0 area of memory. The choices are 0, 1, 2, or 3 additional E-cycles in addition to the normal one cycle for unstretched accesses. This allows use of slow external memory without slowing down the entire system.

10.5.1.6 STRP1A:STRP1B Control Field

These two bits program an extra delay into accesses to the CSP1 area of memory. The choices are 0, 1, 2, or 3 additional E-cycles in addition to the normal one cycle for unstretched accesses. This allows use of slow external memory without slowing down the entire system.

When enabled, CSP0 is active for the memory space from \$8000 through \$FFFF. This includes the program overlay space (\$8000 - \$BFFF) and the unpagged 16-Kbyte block from \$C000 through \$FFFF. This configuration can be used if there is a single program memory device (up to 4 Mbytes) in the system.

If CSP1 is also enabled and the CSPA21 bit is set, CSP1 can be used to select the first 128 16-Kbyte pages (2 Mbytes) in the program overlay expansion memory space while CSP0 selects the higher numbered program expansion pages and the unpagged block from \$C000 through \$FFFF. Recall that the external memory device cannot distinguish between an access to the \$C000 to \$FFFF space and an access to \$8000 - \$BFFF in the 255th page (PPAGE = \$FF) of the program overlay window.

10.5.2 Data Expansion Chip Select Controls

The data chip select (CSD) has four associated control bits.

10.5.2.1 CSDE Control Bit

Enables (1) or disables (0) the CSD chip select. The default is disabled.

10.5.2.2 CSDHF Control Bit

Configures CSD to occupy the lower half of the 64-Kbyte memory map (for areas that are not used by a higher priority resource). If CSDHF is zero, CSD occupies the range of addresses used by the data expansion window.

10.5.2.3 STRDA:STRDB Control Field

These two bits program an extra delay into accesses to the CSD area of memory. The choices are 0, 1, 2, or 3 additional E-cycles in addition to the normal one cycle for unstretched accesses. This allows use of slow external memory without slowing down the entire system.

10.5.3 Extra Expansion Chip Select Controls

The extra chip select (CSE) has four associated control bits.

10.5.3.1 CSEE Control Bit

Enables (1) or disables (0) the CSE chip select. The default is disabled.

10.5.3.2 CSEEP Control Bit

Logic one configures CSE to be active for the EPAGE area. A logic zero causes CSE to be active for the CS3 area of the internal register space, which can typically be remapped to any 2-Kbyte boundary.

10.5.3.3 STREA:STREB Control Field

These two bits program an extra delay into accesses to the CSE area of memory. The choices are 0, 1, 2, or 3 additional E-cycles in addition to the normal one cycle for unstretched accesses. This allows use of slow external memory without slowing down the entire system.

To use CSE with the extra overlay window, it must be enabled (CSEE = 1) and configured to follow the extra page (CSEEP = 1).

10.6 System Notes

The expansion overlay windows are specialized for specific application uses, but there are no restrictions on the use of these memory spaces. Motorola MCUs have a memory-mapped architecture in which all memory resources are treated equally. Although it is possible to execute programs in paged external memory in the data and extra overlay areas, it is less convenient than using the program overlay area.

The CALL and RTC instructions automate the program page switching functions in an uninterruptible instruction. For the data and extra overlay windows, the user must take care not to let interrupts corrupt the page switching sequence or change the active page while executing out of another page in the same overlay area.

Internal MCU chip-select circuits have access to all 16 internal CPU address lines and the overlay window select lines. This allows all 256 expansion pages in an overlay window to be distinguished from unpagged memory locations with 22-bit addresses that are the same as addresses in overlay pages.

APPENDIX A

INSTRUCTION REFERENCE

A.1 Instruction Set Summary

Table A-1 is a quick reference to the CPU12 instruction set. The table shows source form, describes the operation performed, lists the addressing modes used, gives machine encoding in hexadecimal form, and describes the effect of execution on the Condition Code bits.

A.2 Opcode Map

Table A-2 displays the mnemonic, opcode, addressing mode, and cycle count for each instruction. The first table represents those opcodes with no prebyte. The second page of the table represents those opcodes with a prebyte value of \$18. Notice the first hexadecimal digit of the opcode (shown in the upper left corner of each cell) corresponds to column location, while the second hexadecimal digit of the opcode corresponds to row location.

A.3 Indexed Addressing Postbyte Encoding

Table A-3 shows postbyte encoding for indexed addressing modes. The mnemonic for the indexed addressing mode postbyte is *xb*. This is also the notation used in instruction glossary entries. **Table A-4** presents the same information in two-digit hexadecimal format. The first digit of the postbyte is represented by the value of the columns in the table. The second digit of the postbyte is represented by the value of the row.

A.4 Transfer and Exchange Postbyte Encoding

Table A-5 shows postbyte encoding for transfer and exchange instructions. The mnemonic for the transfer and exchange postbyte is *eb*. This is also the notation used in instruction glossary entries. The first digit of the instruction postbyte is related to the columns of the table. The second digit of the postbyte is related to the rows. The body of the table shows actions caused by the postbyte.

A.5 Loop Primitive Postbyte Encoding

Table A-6 shows postbyte encoding for loop primitive instructions. The mnemonic for the loop primitive postbyte is *lb*. This is also the notation used in instruction glossary entries. The loop primitive instructions are *DBEQ*, *DBNE*, *IBEQ*, *IBNE*, *TBEQ*, and *TBNE*. The first digit of the instruction postbyte corresponds to the columns of the table. The second digit of the postbyte corresponds to the rows. The body of the table shows actions caused by the postbyte.

Table A-1 Instruction Set Summary

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~ *	S	X	H	I	N	Z	V	C
ABA	(A) + (B) ⇒ A Add Accumulators A and B	INH	18 06	2	-	-	Δ	-	Δ	Δ	Δ	Δ
ABX	(B) + (X) ⇒ X <i>Translates to LEAX B,X</i>	IDX	1A E5	2	-	-	-	-	-	-	-	-
ABY	(B) + (Y) ⇒ Y <i>Translates to LEAY B,Y</i>	IDX	19 ED	2	-	-	-	-	-	-	-	-
ADCA <i>opr</i>	(A) + (M) + C ⇒ A Add with Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh ll A9 xb A9 xb ff A9 xb ee ff A9 xb A9 xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADCB <i>opr</i>	(B) + (M) + C ⇒ B Add with Carry to B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C9 ii D9 dd F9 hh ll E9 xb E9 xb ff E9 xb ee ff E9 xb E9 xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADDA <i>opr</i>	(A) + (M) ⇒ A Add without Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8B ii 9B dd BB hh ll AB xb AB xb ff AB xb ee ff AB xb AB xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADDB <i>opr</i>	(B) + (M) ⇒ B Add without Carry to B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CB ii DB dd FB hh ll EB xb EB xb ff EB xb ee ff EB xb EB xb ee ff	1 3 3 3 3 4 6 6	-	-	Δ	-	Δ	Δ	Δ	Δ
ADDD <i>opr</i>	(A:B) + (M:M+1) ⇒ A:B Add 16-Bit to D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C3 jj kk D3 dd F3 hh ll E3 xb E3 xb ff E3 xb ee ff E3 xb E3 xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ

Table A-1 Instruction Set Summary (Continued)




Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
ANDA <i>opr</i>	(A) • (M) ⇒ A Logical And A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	84 ii 94 dd B4 hh ll A4 xb A4 xb ff A4 xb ee ff A4 xb A4 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ANDB <i>opr</i>	(B) • (M) ⇒ B Logical And B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C4 ii D4 dd F4 hh ll E4 xb E4 xb ff E4 xb ee ff E4 xb E4 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ANDCC <i>opr</i>	(CCR) • (M) ⇒ CCR Logical And CCR with Memory	IMM	10 ii	1	↓	↓	↓	↓	↓	↓	↓	↓
ASL <i>opr</i>	 Arithmetic Shift Left	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	78 hh ll 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ASLA ASLB	Arithmetic Shift Left Accumulator A Arithmetic Shift Left Accumulator B	INH INH	48 58	1 1	-	-	-	-	-	-	-	-
ASLD	 Arithmetic Shift Left Double	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ
ASR <i>opr</i>	 Arithmetic Shift Right	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	77 hh ll 67 xb 67 xb ff 67 xb ee ff 67 xb 67 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ASRA ASRB	Arithmetic Shift Right Accumulator A Arithmetic Shift Right Accumulator B	INH INH	47 57	1 1	-	-	-	-	-	-	-	-
BCC <i>rel</i>	Branch if Carry Clear (if C = 0)	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BCLR <i>opr, msk</i>	(M) • (mm) ⇒ M Clear Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4D dd mm 1D hh ll mm 0D xb mm 0D xb ff mm 0D xb ee ff mm	4 4 4 4 6	-	-	-	-	Δ	Δ	0	-
BCS <i>rel</i>	Branch if Carry Set (if C = 1)	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BEQ <i>rel</i>	Branch if Equal (if Z = 1)	REL	27 rr	3/1	-	-	-	-	-	-	-	-
BGE <i>rel</i>	Branch if Greater Than or Equal (if N ⊕ V = 0) (signed)	REL	2C rr	3/1	-	-	-	-	-	-	-	-
BGND	Place CPU in Background Mode see Background Mode section.	INH	00	5	-	-	-	-	-	-	-	-
BGT <i>rel</i>	Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed)	REL	2E rr	3/1	-	-	-	-	-	-	-	-
BHI <i>rel</i>	Branch if Higher (if C + Z = 0) (unsigned)	REL	22 rr	3/1	-	-	-	-	-	-	-	-

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C	
BHS <i>rel</i>	Branch if Higher or Same (if C = 0) (unsigned) same function as BCC	REL	24 rr	3/1	-	-	-	-	-	-	-	-	
BITA <i>opr</i>	(A) • (M) Logical And A with Memory	IMM	85 ii	1	-	-	-	-	Δ	Δ	0	-	
		DIR	95 dd	3									
		EXT	B5 hh ll	3									
		IDX	A5 xb	3									
		IDX1	A5 xb ff	3									
		IDX2	A5 xb ee ff	4									
		[D,IDX] [IDX2]	A5 xb A5 xb ee ff	6 6									
BITB <i>opr</i>	(B) • (M) Logical And B with Memory	IMM	C5 ii	1	-	-	-	-	Δ	Δ	0	-	
		DIR	D5 dd	3									
		EXT	F5 hh ll	3									
		IDX	E5 xb	3									
		IDX1	E5 xb ff	3									
		IDX2	E5 xb ee ff	4									
		[D,IDX] [IDX2]	E5 xb E5 xb ee ff	6 6									
BLE <i>rel</i>	Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	2F rr	3/1	-	-	-	-	-	-	-	-	
BLO <i>rel</i>	Branch if Lower (if C = 1) (unsigned) same function as BCS	REL	25 rr	3/1	-	-	-	-	-	-	-	-	
BLS <i>rel</i>	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	3/1	-	-	-	-	-	-	-	-	
BLT <i>rel</i>	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	3/1	-	-	-	-	-	-	-	-	
BMI <i>rel</i>	Branch if Minus (if N = 1)	REL	2B rr	3/1	-	-	-	-	-	-	-	-	
BNE <i>rel</i>	Branch if Not Equal (if Z = 0)	REL	26 rr	3/1	-	-	-	-	-	-	-	-	
BPL <i>rel</i>	Branch if Plus (if N = 0)	REL	2A rr	3/1	-	-	-	-	-	-	-	-	
BRA <i>rel</i>	Branch Always (if 1 = 1)	REL	20 rr	3	-	-	-	-	-	-	-	-	
BRCLR <i>opr, msk, rel</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR	4F dd mm rr	4	-	-	-	-	-	-	-	-	
		EXT	1F hh ll mm rr	5									
		IDX	0F xb mm rr	4									
		IDX1	0F xb ff mm rr	6									
		IDX2	0F xb ee ff mm rr	8									
BRN <i>rel</i>	Branch Never (if 1 = 0)	REL	21 rr	1	-	-	-	-	-	-	-	-	
BRSET <i>opr, msk, rel</i>	Branch if (M̄) • (mm) = 0 (if All Selected Bit(s) Set)	DIR	4E dd mm rr	4	-	-	-	-	-	-	-	-	
		EXT	1E hh ll mm rr	5									
		IDX	0E xb mm rr	4									
		IDX1	0E xb ff mm rr	6									
		IDX2	0E xb ee ff mm rr	8									
BSET <i>opr, msk</i>	(M) + (mm) ⇒ M Set Bit(s) in Memory	DIR	4C dd mm	4	-	-	-	-	Δ	Δ	0	-	
		EXT	1C hh ll mm	4									
		IDX	0C xb mm	4									
		IDX1	0C xb ff mm	4									
		IDX2	0C xb ee ff mm	6									
BSR <i>rel</i>	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _{(SP):M_(SP+1) Subroutine address ⇒ PC Branch to Subroutine}	REL	07 rr	4	-	-	-	-	-	-	-	-	

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
BVC <i>rel</i>	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	3/1	-	-	-	-	-	-	-	-
BVS <i>rel</i>	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	3/1	-	-	-	-	-	-	-	-
CALL <i>opr, page</i>	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) (SP) - 1 ⇒ SP; (PPG) ⇒ M _(SP) ; pg ⇒ PPAGE register; Program address ⇒ PC Call Subroutine in extended memory (Program may be located on another expansion memory page.)	EXT IDX IDX1 IDX2	4A hh ll pg 4B xb pg 4B xb ff pg 4B xb ee ff pg	8 8 8 9	-	-	-	-	-	-	-	-
CALL [D, <i>r</i>] CALL [<i>opr,r</i>]	Indirect modes get program address and new pg value based on pointer. <i>r</i> = X, Y, SP, or PC	[D,IDX] [IDX2]	4B xb 4B xb ee ff	10 10	-	-	-	-	-	-	-	-
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	2	-	-	-	-	Δ	Δ	Δ	Δ
CLC	0 ⇒ C Translates to ANDCC #SFE	IMM	10 FE	1	-	-	-	-	-	-	-	0
CLI	0 ⇒ I Translates to ANDCC #SEF (enables I-bit interrupts)	IMM	10 EF	1	-	-	-	0	-	-	-	-
CLR <i>opr</i>	0 ⇒ M Clear Memory Location	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	79 hh ll 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff	3 2 3 3 5 5	-	-	-	-	0	1	0	0
CLRA	0 ⇒ A Clear Accumulator A	INH	87	1	-	-	-	-	-	-	-	-
CLRB	0 ⇒ B Clear Accumulator B	INH	C7	1	-	-	-	-	-	-	-	-
CLV	0 ⇒ V Translates to ANDCC #SFD	IMM	10 FD	1	-	-	-	-	-	-	0	-
CMPA <i>opr</i>	(A) - (M) Compare Accumulator A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	81 ii 91 dd B1 hh ll A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CMPB <i>opr</i>	(B) - (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh ll E1 xb E1 xb ff E1 xb ee ff E1 xb E1 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
COM <i>opr</i>	(\bar{M}) \Rightarrow M equivalent to \$FF - (M) \Rightarrow M 1's Complement Memory Location	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	71 hh ll 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	0	1
COMA COMB	(\bar{A}) \Rightarrow A Complement Accumulator A (\bar{B}) \Rightarrow B Complement Accumulator B	INH INH	41 51	1 1								
CPD <i>opr</i>	(A:B) - (M:M+1) Compare D to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd BC hh ll AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CPS <i>opr</i>	(SP) - (M:M+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd BF hh ll AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CPX <i>opr</i>	(X) - (M:M+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd BE hh ll AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
CPY <i>opr</i>	(Y) - (M:M+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd BD hh ll AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	3	-	-	-	-	Δ	Δ	?	Δ
DBEQ <i>cntr, rel</i>	(cntr) - 1 \Rightarrow cntr if (cntr) = 0, then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
DBNE <i>cntr, rel</i>	(cntr) - 1 \Rightarrow cntr If (cntr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if \neq 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C	
DEC <i>opr</i>	(M) - \$01 ⇒ M Decrement Memory Location	EXT	73 hh ll	4	-	-	-	-	Δ	Δ	Δ	-	
		IDX	63 xb	3									
		IDX1	63 xb ff	4									
		IDX2	63 xb ee ff	5									
		[D,IDX] [IDX2]	63 xb 63 xb ee ff	6 6									
DECA	(A) - \$01 ⇒ A Decrement A	INH	43	1									
DECB	(B) - \$01 ⇒ B Decrement B	INH	53	1									
DES	(SP) - \$0001 ⇒ SP <i>Translates to LEAS -1,SP</i>	IDX	1B 9F	2	-	-	-	-	-	-	-	-	
DEX	(X) - \$0001 ⇒ X Decrement Index Register X	INH	09	1	-	-	-	-	-	Δ	-	-	
DEY	(Y) - \$0001 ⇒ Y Decrement Index Register Y	INH	03	1	-	-	-	-	-	Δ	-	-	
EDIV	(Y:D) ÷ (X) ⇒ Y Remainder ⇒ D 32 × 16 Bit ⇒ 16 Bit Divide (unsigned)	INH	11	11	-	-	-	-	Δ	Δ	Δ	Δ	
EDIVS	(Y:D) ÷ (X) ⇒ Y Remainder ⇒ D 32 × 16 Bit ⇒ 16 Bit Divide (signed)	INH	18 14	12	-	-	-	-	Δ	Δ	Δ	Δ	
EMACS <i>sum</i>	(M _(X) :M _{(X+1)}) × (M_(Y):M_{(Y+1)}) + (M-M+3) ⇒ M-M+3 16 × 16 Bit ⇒ 32 Bit Multiply and Accumulate (signed)}}	Special	18 12 hh ll	13	-	-	-	-	Δ	Δ	Δ	Δ	
EMAXD <i>opr</i>	MAX((D), (M:M+1)) ⇒ D MAX of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) - (M:M+1))	IDX	18 1A xb	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX1	18 1A xb ff	4									
		IDX2	18 1A xb ee ff	5									
		[D,IDX]	18 1A xb	7									
		[IDX2]	18 1A xb ee ff	7									
EMAXM <i>opr</i>	MAX((D), (M:M+1)) ⇒ M:M+1 MAX of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) - (M:M+1))	IDX	18 1E xb	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX1	18 1E xb ff	5									
		IDX2	18 1E xb ee ff	6									
		[D,IDX]	18 1E xb	7									
		[IDX2]	18 1E xb ee ff	7									
EMIND <i>opr</i>	MIN((D), (M:M+1)) ⇒ D MIN of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) - (M:M+1))	IDX	18 1B xb	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX1	18 1B xb ff	4									
		IDX2	18 1B xb ee ff	5									
		[D,IDX]	18 1B xb	7									
		[IDX2]	18 1B xb ee ff	7									
EMINM <i>opr</i>	MIN((D), (M:M+1)) ⇒ M:M+1 MIN of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare ((D) - (M:M+1))	IDX	18 1F xb	4	-	-	-	-	Δ	Δ	Δ	Δ	
		IDX1	18 1F xb ff	5									
		IDX2	18 1F xb ee ff	6									
		[D,IDX]	18 1F xb	7									
		[IDX2]	18 1F xb ee ff	7									
EMUL	(D) × (Y) ⇒ Y:D 16 × 16 Bit Multiply (unsigned)	INH	13	3	-	-	-	-	Δ	Δ	-	Δ	
EMULS	(D) × (Y) ⇒ Y:D 16 × 16 Bit Multiply (signed)	INH	18 13	3	-	-	-	-	Δ	Δ	-	Δ	

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
EORA <i>opr</i>	$(A) \oplus (M) \Rightarrow A$ Exclusive-OR A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	88 ii 98 dd B8 hh ll A8 xb A8 xb ff A8 xb ee ff A8 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
EORB <i>opr</i>	$(B) \oplus (M) \Rightarrow B$ Exclusive-OR B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C8 ii D8 dd F8 hh ll E8 xb E8 xb ff E8 xb ee ff E8 xb E8 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	-
ETBL <i>opr</i>	$(M:M+1) + [(B) \times ((M+2:M+3) - (M:M+1))] \Rightarrow D$ 16-Bit Table Lookup and Interpolate Initialize B, and index before ETBL. <ea> points at first table entry (M:M+1) and B is fractional part of lookup value (no indirect addr. modes allowed)	IDX	18 3F xb	10	-	-	-	-	Δ	Δ	-	?
EXG <i>r1, r2</i>	$(r1) \Leftrightarrow (r2)$ (if r1 and r2 same size) or $\$00:(r1) \Rightarrow r2$ (if r1=8-bit; r2=16-bit) or $(r1_{low}) \Leftrightarrow (r2)$ (if r1=16-bit; r2=8-bit) r1 and r2 may be A, B, CCR, D, X, Y, or SP	INH	B7 eb	1	-	-	-	-	-	-	-	-
FDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$ 16 \times 16 Bit Fractional Divide	INH	18 11	12	-	-	-	-	-	Δ	Δ	Δ
IBEQ <i>cntr, rel</i>	$(cntr) + 1 \Rightarrow cntr$ If $(cntr) = 0$, then Branch else Continue to next instruction Increment Counter and Branch if = 0 (<i>cntr</i> = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
IBNE <i>cntr, rel</i>	$(cntr) + 1 \Rightarrow cntr$ if $(cntr) \neq 0$, then Branch; else Continue to next instruction Increment Counter and Branch if $\neq 0$ (<i>cntr</i> = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
IDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$ 16 \times 16 Bit Integer Divide (unsigned)	INH	18 10	12	-	-	-	-	-	Δ	0	Δ
IDIVS	$(D) \div (X) \Rightarrow X; r \Rightarrow D$ 16 \times 16 Bit Integer Divide (signed)	INH	18 15	12	-	-	-	-	Δ	Δ	Δ	Δ

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C	
INC <i>opr</i>	(M) + \$01 ⇒ M Increment Memory Byte	EXT	72 hh ll	4	-	-	-	-	Δ	Δ	Δ	-	
		IDX	62 xb	3									
		IDX1	62 xb ff	4									
		IDX2	62 xb ee ff	5									
		[D,IDX]	62 xb	6									
		[IDX2]	62 xb ee ff	6									
INCA	(A) + \$01 ⇒ A Increment Acc. A	INH	42	1									
INCB	(B) + \$01 ⇒ B Increment Acc. B	INH	52	1									
INS	(SP) + \$0001 ⇒ SP <i>Translates to LEAS 1,SP</i>	IDX	1B 81	2	-	-	-	-	-	-	-	-	
INX	(X) + \$0001 ⇒ X Increment Index Register X	INH	08	1	-	-	-	-	-	Δ	-	-	
INY	(Y) + \$0001 ⇒ Y Increment Index Register Y	INH	02	1	-	-	-	-	-	Δ	-	-	
JMP <i>opr</i>	Subroutine address ⇒ PC Jump	EXT	06 hh ll	3	-	-	-	-	-	-	-	-	
		IDX	05 xb	3									
		IDX1	05 xb ff	3									
		IDX2	05 xb ee ff	4									
		[D,IDX]	05 xb	6									
		[IDX2]	05 xb ee ff	6									
JSR <i>opr</i>	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) ; Subroutine address ⇒ PC Jump to Subroutine	DIR	17 dd	4	-	-	-	-	-	-	-	-	
		EXT	16 hh ll	4									
		IDX	15 xb	4									
		IDX1	15 xb ff	4									
		IDX2	15 xb ee ff	5									
		[D,IDX]	15 xb	7									
[IDX2]	15 xb ee ff	7											
LBCC <i>rel</i>	Long Branch if Carry Clear (if C = 0)	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	-	
LBCS <i>rel</i>	Long Branch if Carry Set (if C = 1)	REL	18 25 qq rr	4/3	-	-	-	-	-	-	-	-	
LBEQ <i>rel</i>	Long Branch if Equal (if Z = 1)	REL	18 27 qq rr	4/3	-	-	-	-	-	-	-	-	
LBGE <i>rel</i>	Long Branch Greater Than or Equal (if N ⊕ V = 0) (signed)	REL	18 2C qq rr	4/3	-	-	-	-	-	-	-	-	
LBGT <i>rel</i>	Long Branch if Greater Than (if Z ⊕ (N ⊕ V) = 0) (signed)	REL	18 2E qq rr	4/3	-	-	-	-	-	-	-	-	
LBHI <i>rel</i>	Long Branch if Higher (if C ⊕ Z = 0) (unsigned)	REL	18 22 qq rr	4/3	-	-	-	-	-	-	-	-	
LBHS <i>rel</i>	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	4/3	-	-	-	-	-	-	-	-	
LBLE <i>rel</i>	Long Branch if Less Than or Equal (if Z ⊕ (N ⊕ V) = 1) (signed)	REL	18 2F qq rr	4/3	-	-	-	-	-	-	-	-	
LBLO <i>rel</i>	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	4/3	-	-	-	-	-	-	-	-	
LBLS <i>rel</i>	Long Branch if Lower or Same (if C ⊕ Z = 1) (unsigned)	REL	18 23 qq rr	4/3	-	-	-	-	-	-	-	-	
LBLT <i>rel</i>	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	4/3	-	-	-	-	-	-	-	-	
LBMI <i>rel</i>	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	4/3	-	-	-	-	-	-	-	-	
LBNE <i>rel</i>	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	4/3	-	-	-	-	-	-	-	-	
LBPL <i>rel</i>	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	4/3	-	-	-	-	-	-	-	-	
LBRA <i>rel</i>	Long Branch Always (if 1=1)	REL	18 20 qq rr	4	-	-	-	-	-	-	-	-	

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
LBRN <i>rel</i>	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	3	-	-	-	-	-	-	-	-
LBVC <i>rel</i>	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	4/3	-	-	-	-	-	-	-	-
LBVS <i>rel</i>	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	4/3	-	-	-	-	-	-	-	-
LDAA <i>opr</i>	(M) ⇒ A Load Accumulator A	IMM	86 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	96 dd	3								
		EXT	B6 hh ll	3								
		IDX	A6 xb	3								
		IDX1	A6 xb ff	3								
		IDX2	A6 xb ee ff	4								
		[D,IDX] [IDX2]	A6 xb A6 xb ee ff	6 6								
LDAB <i>opr</i>	(M) ⇒ B Load Accumulator B	IMM	C6 ii	1	-	-	-	-	Δ	Δ	0	-
		DIR	D6 dd	3								
		EXT	F6 hh ll	3								
		IDX	E6 xb	3								
		IDX1	E6 xb ff	3								
		IDX2	E6 xb ee ff	4								
		[D,IDX] [IDX2]	E6 xb E6 xb ee ff	6 6								
LDD <i>opr</i>	(M:M+1) ⇒ A:B Load Double Accumulator D (A:B)	IMM	CC jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DC dd	3								
		EXT	FC hh ll	3								
		IDX	EC xb	3								
		IDX1	EC xb ff	3								
		IDX2	EC xb ee ff	4								
		[D,IDX] [IDX2]	EC xb EC xb ee ff	6 6								
LDS <i>opr</i>	(M:M+1) ⇒ SP Load Stack Pointer	IMM	CF jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DF dd	3								
		EXT	FF hh ll	3								
		IDX	EF xb	3								
		IDX1	EF xb ff	3								
		IDX2	EF xb ee ff	4								
		[D,IDX] [IDX2]	EF xb EF xb ee ff	6 6								
LDX <i>opr</i>	(M:M+1) ⇒ X Load Index Register X	IMM	CE jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DE dd	3								
		EXT	FE hh ll	3								
		IDX	EE xb	3								
		IDX1	EE xb ff	3								
		IDX2	EE xb ee ff	4								
		[D,IDX] [IDX2]	EE xb EE xb ee ff	6 6								
LDY <i>opr</i>	(M:M+1) ⇒ Y Load Index Register Y	IMM	CD jj kk	2	-	-	-	-	Δ	Δ	0	-
		DIR	DD dd	3								
		EXT	FD hh ll	3								
		IDX	ED xb	3								
		IDX1	ED xb ff	3								
		IDX2	ED xb ee ff	4								
		[D,IDX] [IDX2]	ED xb ED xb ee ff	6 6								
LEAS <i>opr</i>	Effective Address ⇒ SP Load Effective Address into SP	IDX	1B xb	2	-	-	-	-	-	-	-	-
		IDX1	1B xb ff	2								
		IDX2	1B xb ee ff	2								

Table A-1 Instruction Set Summary (Continued)





Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
LEAX <i>opr</i>	Effective Address \Rightarrow X Load Effective Address into X	IDX IDX1 IDX2	1A xb 1A xb ff 1A xb ee ff	2 2 2	-	-	-	-	-	-	-	-
LEAY <i>opr</i>	Effective Address \Rightarrow Y Load Effective Address into Y	IDX IDX1 IDX2	19 xb 19 xb ff 19 xb ee ff	2 2 2	-	-	-	-	-	-	-	-
LSL <i>opr</i>	 Logical Shift Left same function as ASL	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	78 hh ll 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
LSLA LSLB	Logical Shift Accumulator A to Left Logical Shift Accumulator B to Left	INH INH	48 58	1 1	-	-	-	-	-	-	-	-
LSLD	 Logical Shift Left D Accumulator same function as ASLD	INH	59	1	-	-	-	-	Δ	Δ	Δ	Δ
LSR <i>opr</i>	 Logical Shift Right	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	74 hh ll 64 xb 64 xb ff 64 xb ee ff 64 xb 64 xb ee ff	4 3 4 5 6 6	-	-	-	-	0	Δ	Δ	Δ
LSRA LSRB	Logical Shift Accumulator A to Right Logical Shift Accumulator B to Right	INH INH	44 54	1 1	-	-	-	-	-	-	-	-
LSRD	 Logical Shift Right D Accumulator	INH	49	1	-	-	-	-	0	Δ	Δ	Δ
MAXA	MAX((A), (M)) \Rightarrow A MAX of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) - (M)).	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 18 xb 18 18 xb ff 18 18 xb ee ff 18 18 xb 18 18 xb ee ff	4 4 5 7 7	-	-	-	-	Δ	Δ	Δ	Δ
MAXM	MAX((A), (M)) \Rightarrow M MAX of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) - (M)).	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1C xb 18 1C xb ff 18 1C xb ee ff 18 1C xb 18 1C xb ee ff	4 5 6 7 7	-	-	-	-	Δ	Δ	Δ	Δ
MEM	μ (grade) \Rightarrow M(Y); (X) + 4 \Rightarrow X; (Y) + 1 \Rightarrow Y; A unchanged if (A) < P1 or (A) > P2 then $\mu = 0$, else $\mu = \text{MIN}(((A) - P1) \times S1, (P2 - (A)) \times S2, \$FF)$ where: A = current crisp input value; X points at 4 byte data structure that describes a trapezoidal membership function (P1, P2, S1, S2); Y points at fuzzy input (RAM location). See instruction details for special cases.	Special	01	5	-	-	?	-	?	?	?	?

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
MINA	MIN(A), (M) ⇒ A MIN of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX	18 19 xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 19 xb ff	4								
		IDX2	18 19 xb ee ff	5								
		[D,IDX]	18 19 xb	7								
		[IDX2]	18 19 xb ee ff	7								
MINM	MIN(A), (M) ⇒ M MIN of 2 Unsigned 8-Bit Values N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX	18 1D xb	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX1	18 1D xb ff	5								
		IDX2	18 1D xb ee ff	6								
		[D,IDX]	18 1D xb	7								
		[IDX2]	18 1D xb ee ff	7								
MOVB <i>opr1, opr2</i>	(M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit)	IMM-EXT	18 0B ii hh ll	4	–	–	–	–	–	–	–	–
		IMM-IDX	18 08 xb ii	4								
		EXT-EXT	18 0C hh ll hh ll	6								
		EXT-IDX	18 09 xb hh ll	5								
		IDX-EXT	18 0D xb hh ll	5								
		IDX-IDX	18 0A xb xb	5								
MOVW <i>opr1, opr2</i>	(M:M+1 ₁) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit)	IMM-EXT	18 03 jj kk hh ll	5	–	–	–	–	–	–	–	–
		IMM-IDX	18 00 xb jj kk	4								
		EXT-EXT	18 04 hh ll hh ll	6								
		EXT-IDX	18 01 xb hh ll	5								
		IDX-EXT	18 05 xb hh ll	5								
		IDX-IDX	18 02 xb xb	5								
MUL	(A) × (B) ⇒ A:B 8 × 8 Unsigned Multiply	INH	12	3	–	–	–	–	–	–	–	Δ
NEG <i>opr</i>	0 – (M) ⇒ M or (M̄) + 1 ⇒ M 2's Complement Negate	EXT	70 hh ll	4	–	–	–	–	Δ	Δ	Δ	Δ
		IDX	60 xb	3								
		IDX1	60 xb ff	4								
		IDX2	60 xb ee ff	5								
		[D,IDX]	60 xb	6								
NEGA	0 – (A) ⇒ A equivalent to (Ā) + 1 ⇒ B Negate Accumulator A	INH	40	6								
NEGB	0 – (B) ⇒ B equivalent to (B̄) + 1 ⇒ B Negate Accumulator B	INH	50	1								
NOP	No Operation	INH	A7	1	–	–	–	–	–	–	–	–
ORAA <i>opr</i>	(A) + (M) ⇒ A Logical OR A with Memory	IMM	8A ii	1	–	–	–	–	Δ	Δ	0	–
		DIR	9A dd	3								
		EXT	BA hh ll	3								
		IDX	AA xb	3								
		IDX1	AA xb ff	3								
		IDX2	AA xb ee ff	4								
		[D,IDX]	AA xb	6								
		[IDX2]	AA xb ee ff	6								
ORAB <i>opr</i>	(B) + (M) ⇒ B Logical OR B with Memory	IMM	CA ii	1	–	–	–	–	Δ	Δ	0	–
		DIR	DA dd	3								
		EXT	FA hh ll	3								
		IDX	EA xb	3								
		IDX1	EA xb ff	3								
		IDX2	EA xb ee ff	4								
		[D,IDX]	EA xb	6								
		[IDX2]	EA xb ee ff	6								
ORCC <i>opr</i>	(CCR) + M ⇒ CCR Logical OR CCR with Memory	IMM	14 ii	1	↑	–	↑	↑	↑	↑	↑	↑

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
PSHA	(SP) - 1 ⇒ SP; (A) ⇒ M _(SP) Push Accumulator A onto Stack	INH	36	2	-	-	-	-	-	-	-	-
PSHB	(SP) - 1 ⇒ SP; (B) ⇒ M _(SP) Push Accumulator B onto Stack	INH	37	2	-	-	-	-	-	-	-	-
PSHC	(SP) - 1 ⇒ SP; (CCR) ⇒ M _(SP) Push CCR onto Stack	INH	39	2	-	-	-	-	-	-	-	-
PSHD	(SP) - 2 ⇒ SP; (A:B) ⇒ M _{(SP);M_(SP+1)} Push D Accumulator onto Stack	INH	3B	2	-	-	-	-	-	-	-	-
PSHX	(SP) - 2 ⇒ SP; (X _H :X _L) ⇒ M _{(SP);M_(SP+1)} Push Index Register X onto Stack	INH	34	2	-	-	-	-	-	-	-	-
PSHY	(SP) - 2 ⇒ SP; (Y _H :Y _L) ⇒ M _{(SP);M_(SP+1)} Push Index Register Y onto Stack	INH	35	2	-	-	-	-	-	-	-	-
PULA	(M _(SP)) ⇒ A; (SP) + 1 ⇒ SP Pull Accumulator A from Stack	INH	32	3	-	-	-	-	-	-	-	-
PULB	(M _(SP)) ⇒ B; (SP) + 1 ⇒ SP Pull Accumulator B from Stack	INH	33	3	-	-	-	-	-	-	-	-
PULC	(M _(SP)) ⇒ CCR; (SP) + 1 ⇒ SP Pull CCR from Stack	INH	38	3	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
PULD	(M _{(SP);M_(SP+1)}) ⇒ A:B; (SP) + 2 ⇒ SP Pull D from Stack	INH	3A	3	-	-	-	-	-	-	-	-
PULX	(M _{(SP);M_(SP+1)}) ⇒ X _H :X _L ; (SP) + 2 ⇒ SP Pull Index Register X from Stack	INH	30	3	-	-	-	-	-	-	-	-
PULY	(M _{(SP);M_(SP+1)}) ⇒ Y _H :Y _L ; (SP) + 2 ⇒ SP Pull Index Register Y from Stack	INH	31	3	-	-	-	-	-	-	-	-
REV	MIN-MAX rule evaluation Find smallest rule input (MIN). Store to rule outputs unless fuzzy output is already larger (MAX). For rule weights see REVW. Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list. REV may be interrupted.	Special	18 3A	3** per rule byte	-	-	-	-	-	-	Δ	-

Table A-1 Instruction Set Summary (Continued)



Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
REVV	<p>MIN-MAX rule evaluation Find smallest rule input (MIN), Store to rule outputs unless fuzzy output is already larger (MAX).</p> <p>Rule weights supported, optional.</p> <p>Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list.</p> <p>REVV may be interrupted.</p>	Special	18 3B	3 ^{**} per rule byte; 5 per wt.	-	-	?	-	?	?	Δ	!
ROL <i>opr</i>	 <p>Rotate Memory Left through Carry</p>	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	75 hh ll 65 xb 65 xb ff 65 xb ee ff 65 xb 65 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
ROLA	Rotate A Left through Carry	INH	45	1								
ROLB	Rotate B Left through Carry	INH	55	1								
ROR <i>opr</i>	 <p>Rotate Memory Right through Carry</p>	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	76 hh ll 66 xb 66 xb ff 66 xb ee ff 66 xb 66 xb ee ff	4 3 4 5 6 6	-	-	-	-	Δ	Δ	Δ	Δ
RORA	Rotate A Right through Carry	INH	46	1								
RORB	Rotate B Right through Carry	INH	56	1								
RTC	$(M_{(SP)} \Rightarrow PPAGE; (SP) + 1 \Rightarrow SP;$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow PC_H; PC_L;$ $(SP) + 2 \Rightarrow SP$	INH	0A	6	-	-	-	-	-	-	-	-
	Return from Call											
RTI	$(M_{(SP)} \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow B; A; (SP) + 2 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow X_H; X_L; (SP) + 4 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow PC_H; PC_L; (SP) - 2 \Rightarrow SP$ $(M_{(SP)}; M_{(SP+1)}) \Rightarrow Y_H; Y_L;$ $(SP) + 4 \Rightarrow SP$	INH	0B	8	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
	Return from Interrupt											
RTS	$(M_{(SP)}; M_{(SP+1)}) \Rightarrow PC_H; PC_L;$ $(SP) + 2 \Rightarrow SP$	INH	3D	5	-	-	-	-	-	-	-	-
	Return from Subroutine											
SBA	$(A) - (B) \Rightarrow A$ Subtract B from A	INH	18 16	2	-	-	-	-	Δ	Δ	Δ	Δ

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
SBCA <i>opr</i>	(A) – (M) – C ⇒ A Subtract with Borrow from A	IMM	82 ii	1	–	–	–	–	Δ	Δ	Δ	Δ
		DIR	92 dd	3								
		EXT	B2 hh ll	3								
		IDX	A2 xb	3								
		IDX1	A2 xb ff	3								
		IDX2	A2 xb ee ff	4								
		[D,IDX] [IDX2]	A2 xb A2 xb ee ff	6 6								
SBCB <i>opr</i>	(B) – (M) – C ⇒ B Subtract with Borrow from B	IMM	C2 ii	1	–	–	–	–	Δ	Δ	Δ	Δ
		DIR	D2 dd	3								
		EXT	F2 hh ll	3								
		IDX	E2 xb	3								
		IDX1	E2 xb ff	3								
		IDX2	E2 xb ee ff	4								
		[D,IDX] [IDX2]	E2 xb E2 xb ee ff	6 6								
SEC	1 ⇒ C <i>Translates to ORCC #S01</i>	IMM	14 01	1	–	–	–	–	–	–	–	1
SEI	1 ⇒ I; (inhibit I interrupts) <i>Translates to ORCC #S10</i>	IMM	14 10	1	–	–	–	1	–	–	–	–
SEV	1 ⇒ V <i>Translates to ORCC #S02</i>	IMM	14 02	1	–	–	–	–	–	–	1	–
SEX <i>r1, r2</i>	\$00:(r1) ⇒ r2 if r1, bit 7 is 0 or \$FF:(r1) ⇒ r2 if r1, bit 7 is 1 Sign Extend 8-bit r1 to 16-bit r2 r1 may be A, B, or CCR r2 may be D, X, Y, or SP <i>Alternate mnemonic for TFR r1, r2</i>	INH	B7 eb	1	–	–	–	–	–	–	–	–
STAA <i>opr</i>	(A) ⇒ M Store Accumulator A to Memory	DIR	5A dd	2	–	–	–	–	Δ	Δ	0	–
		EXT	7A hh ll	3								
		IDX	6A xb	2								
		IDX1	6A xb ff	3								
		IDX2	6A xb ee ff	3								
		[D,IDX] [IDX2]	6A xb 6A xb ee ff	5 5								
STAB <i>opr</i>	(B) ⇒ M Store Accumulator B to Memory	DIR	5B dd	2	–	–	–	–	Δ	Δ	0	–
		EXT	7B hh ll	3								
		IDX	6B xb	2								
		IDX1	6B xb ff	3								
		IDX2	6B xb ee ff	3								
		[D,IDX] [IDX2]	6B xb 6B xb ee ff	5 5								
STD <i>opr</i>	(A) ⇒ M, (B) ⇒ M+1 Store Double Accumulator	DIR	5C dd	2	–	–	–	–	Δ	Δ	0	–
		EXT	7C hh ll	3								
		IDX	6C xb	2								
		IDX1	6C xb ff	3								
		IDX2	6C xb ee ff	3								
		[D,IDX] [IDX2]	6C xb 6C xb ee ff	5 5								

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
STOP	$(SP) - 2 \Rightarrow SP;$ $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)};$ STOP All Clocks If S control bit = 1, the STOP instruction is disabled and acts like a two-cycle NOP. Registers stacked to allow quicker recovery by interrupt.	INH	18 3E	9** +5 or +2**	-	-	-	-	-	-	-	-
STS <i>opr</i>	$(SP_H:SP_L) \Rightarrow M:M+1$ Store Stack Pointer	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5F dd 7F hh ll 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STX <i>opr</i>	$(X_H:X_L) \Rightarrow M:M+1$ Store Index Register X	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5E dd 7E hh ll 6E xb 6E xb ff 6E xb ee ff 6E xb 6E xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
STY <i>opr</i>	$(Y_H:Y_L) \Rightarrow M:M+1$ Store Index Register Y	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh ll 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	2 3 2 3 3 5 5	-	-	-	-	Δ	Δ	0	-
SUBA <i>opr</i>	$(A) - (M) \Rightarrow A$ Subtract Memory from Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh ll A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SUBB <i>opr</i>	$(B) - (M) \Rightarrow B$ Subtract Memory from Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh ll E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	1 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
SUBD <i>opr</i>	(D) - (M:M+1) ⇒ D Subtract Memory from D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh ll A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	2 3 3 3 3 4 6 6	-	-	-	-	Δ	Δ	Δ	Δ
SWI	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (Y _H :Y _L) ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (X _H :X _L) ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (B:A) ⇒ M _(SP) :M _(SP+1) ; (SP) - 1 ⇒ SP; (CCR) ⇒ M _(SP) 1 ⇒ I; (SWI Vector) ⇒ PC Software Interrupt	INH	3F	9	-	-	-	1	-	-	-	-
TAB	(A) ⇒ B Transfer A to B	INH	18 0E	2	-	-	-	-	Δ	Δ	0	-
TAP	(A) ⇒ CCR Translates to TFR A , CCR	INH	B7 02	1	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
TBA	(B) ⇒ A Transfer B to A	INH	18 0F	2	-	-	-	-	Δ	Δ	0	-
TBEQ <i>cntr, rel</i>	If (cntr) = 0, then Branch; else Continue to next instruction Test Counter and Branch if Zero (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
TBL <i>opr</i>	(M) + [(B) × ((M+1) - (M))] ⇒ A 8-Bit Table Lookup and Interpolate Initialize B, and index before TBL. <ea> points at first 8-bit table entry (M) and B is fractional part of lookup value. (no indirect addressing modes allowed.)	IDX	18 3D xb	8	-	-	-	-	Δ	Δ	-	?
TBNE <i>cntr, rel</i>	If (cntr) not = 0, then Branch; else Continue to next instruction Test Counter and Branch if Not Zero (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
TFR <i>r1, r2</i>	(r1) ⇒ r2 or \$00:(r1) ⇒ r2 or (r1[7:0]) ⇒ r2 Transfer Register to Register r1 and r2 may be A, B, CCR, D, X, Y, or SP	INH	B7 eb	1	- or Δ	- ↓	-	Δ	Δ	Δ	Δ	Δ
TPA	(CCR) ⇒ A Translates to TFR CCR , A	INH	B7 20	1	-	-	-	-	-	-	-	-

Table A-1 Instruction Set Summary (Continued)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
TRAP	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (Y _H :Y _L) ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (X _H :X _L) ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (B:A) ⇒ M _(SP) :M _(SP+1) ; (SP) - 1 ⇒ SP; (CCR) ⇒ M _(SP) 1 ⇒ I; (TRAP Vector) ⇒ PC Unimplemented opcode trap	INH	18 tn tn = \$30-\$39 or \$40-\$FF	10	0	0	0	1	0	0	0	0
TST <i>opr</i>	(M) - 0 Test Memory for Zero or Minus	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	F7 hh ll E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff	3 3 3 4 6 6	-	-	-	-	Δ	Δ	0	0
TSTA	(A) - 0 Test A for Zero or Minus	INH	97	1	-	-	-	-	-	-	-	-
TSTB	(B) - 0 Test B for Zero or Minus	INH	D7	1	-	-	-	-	-	-	-	-
TSX	(SP) ⇒ X <i>Translates to TFR SP,X</i>	INH	B7 75	1	-	-	-	-	-	-	-	-
TSY	(SP) ⇒ Y <i>Translates to TFR SP,Y</i>	INH	B7 76	1	-	-	-	-	-	-	-	-
TXS	(X) ⇒ SP <i>Translates to TFR X,SP</i>	INH	B7 57	1	-	-	-	-	-	-	-	-
TYS	(Y) ⇒ SP <i>Translates to TFR Y,SP</i>	INH	B7 67	1	-	-	-	-	-	-	-	-
WAI	(SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (Y _H :Y _L) ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (X _H :X _L) ⇒ M _(SP) :M _(SP+1) ; (SP) - 2 ⇒ SP; (B:A) ⇒ M _(SP) :M _(SP+1) ; (SP) - 1 ⇒ SP; (CCR) ⇒ M _(SP) ; WAIT for interrupt	INH	3E	8** (in) + 5 (int)	-	-	-	-	-	-	-	-
WAV	$\sum_{i=1}^B S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^B F_i \Rightarrow X$ Calculate Sum of Products and Sum of Weights for Weighted Average Calculation Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in S _i list. Y points at first element in F _i list. All S _i and F _i elements are 8-bits. If interrupted, 6 extra bytes of stack used for intermediate values	Special	18 3C	8** per lable	-	-	?	-	?	Δ	?	?

Table A-1 Instruction Set Summary (Continued)


Source Form	Operation	Addr. Mode	Machine Coding (hex)	~*	S	X	H	I	N	Z	V	C
wavr	see WAV	Special	3C	**	-	-	?	-	?	Δ	?	?
pseudo-instruction	Resume executing an interrupted WAV instruction (recover intermediate results from stack rather than initializing them to 0)											
XGDX	(D) ⇔ (X) <i>Translates to EXG D, X</i>	INH	B7 C5	1	-	-	-	-	-	-	-	-
XGDY	(D) ⇔ (Y) <i>Translates to EXG D, Y</i>	INH	B7 C6	1	-	-	-	-	-	-	-	-

NOTES:

*Each cycle (-) is typically 125ns for an 8MHz bus (16MHz oscillator).

**Refer to detailed instruction descriptions for additional information.

Key to Table A-2



Addressing mode abbreviations:

- DI — Direct
- EX — Extended
- ID — Indexed
- IH — Inherent
- IM — Immediate
- RL — Relative
- SP — Special

Cycle counts are for single-chip mode with 16-bit internal buses. Stack location (internal or external), external bus width, and operand alignment can affect actual execution time.

Table A-2 CPU12 Opcode Map (Sheet 1 of 2)

00	*5	10	1	20	3	30	3	40	1	50	1	60	3-6	70	4	80	1	90	3	A0	3-6	B0	3	C0	1	D0	3	E0	3-6	F0	3		
BGND		ANDCC		BRA		PULX		NEGA		NEGB		NEG		NEG		SUBA		SUBA		SUBA		SUBA		SUBB		SUBB		SUBB		SUBB			
IH	1	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3-6	B1	3	C1	1	D1	3	E1	3-6	F1	3		
MEM		EDIV		BRN		PULY		COMA		COMB		COM		COM		CMPA		CMPA		CMPA		CMPA		CMPB		CMPB		CMPB		CMPB			
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
02	1	12	3	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3-6	B2	3	C2	1	D2	3	E2	3-6	F2	3		
INY		MUL		BHI		PULA		INCA		INCB		INC		INC		SBCA		SBCA		SBCA		SBCA		SBCB		SBCB		SBCB		SBCB			
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3-6	B3	3	C3	2	D3	3	E3	3-6	F3	3		
DEY		EMUL		BLS		PULB		DECA		DECB		DEC		DEC		SUBD		SUBD		SUBD		SUBD		ADD		ADD		ADD		ADD			
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	DI	2	EX	3	IM	3	DI	2	DI	2	EX	3		
04	3	14	1	24	3/1	34	2	44	1	54	1	64	3-6	74	4	84	1	94	3	A4	3-6	B4	3	C4	1	D4	3	E4	3-6	F4	3		
loop [†]		ORCC		BCC		PSHX		LSRA		LSRB		LSR		LSR		ANDA		ANDA		ANDA		ANDA		ANDB		ANDB		ANDB		ANDB			
RL	3	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
05	3-6	15	4-7	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3-6	B5	3	C5	1	D5	3	E5	3-6	F5	3		
JMP		JSR		BCS		PSHY		ROLA		ROLB		ROL		ROL		BITA		BITA		BITA		BITA		BITB		BITB		BITB		BITB			
ID	2-4	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3-6	B6	3	C6	1	D6	3	E6	3-6	F6	3		
JMP		JSR		BNE		PSHA		RORA		RORB		ROR		ROR		LDAA		LDAA		LDAA		LDAA		LDAB		LDAB		LDAB		LDAB			
EX	3	EX	3	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	1	A7	1	B7	1	C7	1	D7	1	E7	3-6	F7	3		
BSR		JSR		BEQ		PSHB		ASRA		ASRB		ASR		ASR		CLRA		TSTA		NOP		TFR/EXG		CLRB		TSTB		TST		TST			
RL	2	DI	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IH	1	IH	1	IH	1	IH	2	IH	1	IH	1	IH	1	ID	2-4	EX	3
08	1	18	-	28	3/1	38	3	48	1	58	1	68	3-6	78	4	88	1	98	3	A8	3-6	B8	3	C8	1	D8	3	E8	3-6	F8	3		
INX		page 2		BVC		PULC		ASLA		ASLB		ASL		ASL		EORA		EORA		EORA		EORA		EORB		EORB		EORB		EORB			
IH	1	-	-	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
09	1	19	2	29	3/1	39	2	49	1	59	1	69	2-5	79	3	89	1	99	3	A9	3-6	B9	3	C9	1	D9	3	E9	3-6	F9	3		
DEX		LEAY		BVS		PSHC		LSRD		ASLD		CLR		CLR		ADCA		ADCA		ADCA		ADCA		ADCB		ADCB		ADCB		ADCB			
IH	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
0A	6	1A	2	2A	3/1	3A	3	4A	8	5A	2	6A	2-5	7A	3	8A	1	9A	3	AA	3-6	BA	3	CA	1	DA	3	EA	3-6	FA	3		
RTC		LEAX		BPL		PULD		CALL		STAA		STAA		STAA		ORAA		ORAA		ORAA		ORAA		ORAB		ORAB		ORAB		ORAB			
IH	1	ID	2-4	RL	2	IH	1	EX	4	DI	2	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
0B	8	1B	2	2B	3/1	3B	2	4B	8-10	5B	2	6B	2-5	7B	3	8B	1	9B	3	AB	3-6	BB	3	CB	1	DB	3	EB	3-6	FB	3		
RTI		LEAS		BMI		PSHD		CALL		STAB		STAB		STAB		ADDA		ADDA		ADDA		ADDA		ADDB		ADDB		ADDB		ADDB			
IH	1	ID	2-4	RL	2	IH	1	ID	2-5	DI	2	ID	2-4	EX	3	IM	2	DI	2	DI	2	EX	3	IM	2	DI	2	DI	2	EX	3		
0C	4-6	1C	4	2C	3/1	3C	*+9	4C	4	5C	2	6C	2-5	7C	3	8C	2	9C	3	AC	3-6	BC	3	CC	2	DC	3	EC	3-6	FC	3		
BSET		BSET		BGE		wavr		BSET		STD		STD		STD		CPD		CPD		CPD		CPD		LDD		LDD		LDD		LDD			
ID	3-5	EX	4	RL	2	SP	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	EX	3	IM	3	DI	2	DI	2	EX	3		
0D	4-6	1D	4	2D	3/1	3D	5	4D	4	5D	2	6D	2-5	7D	3	8D	2	9D	3	AD	3-6	BD	3	CD	2	DD	3	ED	2-4	FD	3		
BCLR		BCLR		BLT		RTS		BCLR		STY		STY		STY		CPY		CPY		CPY		CPY		LDY		LDY		LDY		LDY			
ID	3-5	EX	4	RL	2	IH	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	EX	3	IM	3	DI	2	DI	2	EX	3		
0E	4-8	1E	5	2E	3/1	3E	*8	4E	4	5E	2	6E	2-5	7E	3	8E	2	9E	3	AE	3-6	BE	3	CE	2	DE	3	EE	3-6	FE	3		
BRSET		BRSET		BGT		WAI		BRSET		STX		STX		STX		CPX		CPX		CPX		CPX		LDX		LDX		LDX		LDX			
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	EX	3	IM	3	DI	2	DI	2	EX	3		
0F	4-8	1F	5	2F	3/1	3F	9	4F	4	5F	2	6F	2-5	7F	3	8F	2	9F	3	AF	3-6	BF	3	CF	2	DF	3	EF	3-6	FF	3		
BRCLR		BRCLR		BLE		SWI		BRCLR		STS		STS		STS		CPS		CPS		CPS		CPS		LDS		LDS		LDS		LDS			
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	EX	3	IM	3	DI	2	DI	2	EX	3		

Table A-2 CPU12 Opcode Map (Sheet 2 of 2)

00	4	10	12	20	4	30	10	40	TRAP	50	10	60	TRAP	70	10	80	TRAP	90	TRAP	A0	TRAP	B0	TRAP	C0	TRAP	D0	TRAP	E0	TRAP	F0	TRAP
MOVW	IDIV	LBRA	TRAP																												
IM-ID	5	IH	2	RL	4	IH	2																								
01	5	11	12	21	3	31	10	41	10	51	10	61	10	71	10	81	10	91	10	A1	10	B1	10	C1	10	D1	10	E1	10	F1	10
MOVW	FDIV	LBRN	TRAP																												
EX-ID	5	IH	2	RL	4	IH	2																								
02	5	12	13	22	4/3	32	10	42	10	52	10	62	10	72	10	82	10	92	10	A2	10	B2	10	C2	10	D2	10	E2	10	F2	10
MOVW	EMACS	LBHI	TRAP																												
ID-ID	4	SP	4	RL	4	IH	2																								
03	5	13	3	23	4/3	33	10	43	10	53	10	63	10	73	10	83	10	93	10	A3	10	B3	10	C3	10	D3	10	E3	10	F3	10
MOVW	EMULS	LBSL	TRAP																												
EX-EX	6	IH	2	RL	4	IH	2																								
04	6	14	12	24	4/3	34	10	44	10	54	10	64	10	74	10	84	10	94	10	A4	10	B4	10	C4	10	D4	10	E4	10	F4	10
MOVW	EDIVS	LBCC	TRAP																												
EX-EX	6	IH	2	RL	4	IH	2																								
05	5	15	12	25	4/3	35	10	45	10	55	10	65	10	75	10	85	10	95	10	A5	10	B5	10	C5	10	D5	10	E5	10	F5	10
MOVW	IDIVS	LBSC	TRAP																												
ID-EX	5	IH	2	RL	4	IH	2																								
06	2	16	2	26	4/3	36	10	46	10	56	10	66	10	76	10	86	10	96	10	A6	10	B6	10	C6	10	D6	10	E6	10	F6	10
ABA	SBA	LBNE	TRAP																												
IH	2	IH	2	RL	4	IH	2																								
07	3	17	2	27	4/3	37	10	47	10	57	10	67	10	77	10	87	10	97	10	A7	10	B7	10	C7	10	D7	10	E7	10	F7	10
DAI	CBA	LBQI	TRAP																												
IH	2	IH	2	RL	4	IH	2																								
08	4	18	4-7	28	4/3	38	10	48	10	58	10	68	10	78	10	88	10	98	10	A8	10	B8	10	C8	10	D8	10	E8	10	F8	10
MOV	MAXA	LBVC	TRAP																												
IM-ID	4	ID	3-5	RL	4	IH	2																								
09	5	19	4-7	29	4/3	39	10	49	10	59	10	69	10	79	10	89	10	99	10	A9	10	B9	10	C9	10	D9	10	E9	10	F9	10
MOV	MINA	LBVS	TRAP																												
EX-ID	5	ID	3-5	RL	4	IH	2																								
0A	5	1A	4-7	2A	4/3	3A	*3n	4A	10	5A	10	6A	10	7A	10	8A	10	9A	10	AA	10	BA	10	CA	10	DA	10	EA	10	FA	10
MOV	EMAXD	LBPL	REV	TRAP																											
ID-ID	4	ID	3-5	RL	4	SP	2	IH	2																						
0B	4	1B	4-7	2B	4/3	3B	*3n	4B	10	5B	10	6B	10	7B	10	8B	10	9B	10	AB	10	BB	10	CB	10	DB	10	EB	10	FB	10
MOV	EMIND	LBMI	REVV	TRAP																											
IM-EX	5	ID	3-5	RL	4	SP	2	IH	2																						
0C	6	1C	4-7	2C	4/3	3C	*8B	4C	10	5C	10	6C	10	7C	10	8C	10	9C	10	AC	10	BC	10	CC	10	DC	10	EC	10	FC	10
MOV	MAXM	LBGE	WAV	TRAP																											
EX-EX	6	ID	3-5	RL	4	SP	2	IH	2																						
0D	5	1D	4-7	2D	4/3	3D	8	4D	10	5D	10	6D	10	7D	10	8D	10	9D	10	AD	10	BD	10	CD	10	DD	10	ED	10	FD	10
MOV	MINM	LBTL	TBL	TRAP																											
ID-EX	5	ID	3-5	RL	4	ID	3	IH	2																						
0E	2	1E	4-7	2E	4/3	3E	*9+5	4E	10	5E	10	6E	10	7E	10	8E	10	9E	10	AE	10	BE	10	CE	10	DE	10	EE	10	FE	10
TAB	EMAXM	LBGT	STOP	TRAP																											
IH	2	ID	3-5	RL	4	IH	2																								
0F	2	1F	4-7	2F	4/3	3F	10	4F	10	5F	10	6F	10	7F	10	8F	10	9F	10	AF	10	BF	10	CF	10	DF	10	EF	10	FF	10
TBA	EMINM	LBLE	ETBL	TRAP																											
IH	2	ID	3-5	RL	4	ID	3	IH	2																						

* Refer to instruction glossary for more information.

‡ The opcode \$04 corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

Table A-3 Indexed Addressing Mode Summary

Postbyte Code (xb)	Operand Syntax	Comments
rr0nnnnn	,r n,r -n,r	5-bit constant offset n = -16 to +15 rr can specify X, Y, SP, or PC
111rr0zs	n,r -n,r	Constant offset (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte (s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) rr can specify X, Y, SP, or PC
111rr011	[n,r]	16-bit offset indexed-indirect rr can specify X, Y, SP, or PC
rr1pnnnn	n,-r n,+r n,r- n,r+	Auto pre-decrement /increment or Auto post-decrement/increment; p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 rr can specify X, Y, or SP (PC not a valid choice)
111rr1aa	A,r B,r D,r	Accumulator offset (unsigned 8-bit or 16-bit) aa - 00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC
111rr111	[D,r]	Accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC

Key to Table A-4




Table A-4 Indexed Addressing Mode Postbyte Encoding (xb)


00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect

Table A-5 Transfer and Exchange Postbyte Encoding

TRANSFERS									
↓ LS	MS →	0	1	2	3	4	5	6	7
0		A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 _L ⇒ A	B ⇒ A	X _L ⇒ A	Y _L ⇒ A	SP _L ⇒ A
1		A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 _L ⇒ B	B ⇒ B	X _L ⇒ B	Y _L ⇒ B	SP _L ⇒ B
2		A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 _L ⇒ CCR	B ⇒ CCR	X _L ⇒ CCR	Y _L ⇒ CCR	SP _L ⇒ CCR
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5		sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6		sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7		sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP
EXCHANGES									
↓ LS	MS →	8	9	A	B	C	D	E	F
0		A ⇔ A	B ⇔ A	CCR ⇔ A	TMP3 _L ⇔ A \$00:A ⇒ TMP3	B ⇒ A A ⇒ B	X _L ⇒ A \$00:A ⇒ X	Y _L ⇒ A \$00:A ⇒ Y	SP _L ⇒ A \$00:A ⇒ SP
1		A ⇔ B	B ⇔ B	CCR ⇔ B	TMP3 _L ⇔ B \$FF:B ⇒ TMP3	B ⇒ B \$FF ⇒ A	X _L ⇒ B \$FF:B ⇒ X	Y _L ⇒ B \$FF:B ⇒ Y	SP _L ⇒ B \$FF:B ⇒ SP
2		A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 _L ⇔ CCR \$FF:CCR ⇒ TMP3	B ⇒ CCR \$FF:CCR ⇒ D	X _L ⇔ CCR \$FF:CCR ⇒ X	Y _L ⇔ CCR \$FF:CCR ⇒ Y	SP _L ⇔ CCR \$FF:CCR ⇒ SP
3		\$00:A ⇒ TMP2 TMP2 _L ⇒ A	\$00:B ⇒ TMP2 TMP2 _L ⇒ B	\$00:CCR ⇒ TMP2 TMP2 _L ⇒ CCR	TMP3 ⇔ TMP2	D ⇔ TMP2	X ⇔ TMP2	Y ⇔ TMP2	SP ⇔ TMP2
4		\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR ⇒ D B ⇒ CCR	TMP3 ⇔ D	D ⇔ D	X ⇔ D	Y ⇔ D	SP ⇔ D
5		\$00:A ⇒ X X _L ⇒ A	\$00:B ⇒ X X _L ⇒ B	\$00:CCR ⇒ X X _L ⇒ CCR	TMP3 ⇔ X	D ⇔ X	X ⇔ X	Y ⇔ X	SP ⇔ X
6		\$00:A ⇒ Y Y _L ⇒ A	\$00:B ⇒ Y Y _L ⇒ B	\$00:CCR ⇒ Y Y _L ⇒ CCR	TMP3 ⇔ Y	D ⇔ Y	X ⇔ Y	Y ⇔ Y	SP ⇔ Y
7		\$00:A ⇒ SP SP _L ⇒ A	\$00:B ⇒ SP SP _L ⇒ B	\$00:CCR ⇒ SP SP _L ⇒ CCR	TMP3 ⇔ SP	D ⇔ SP	X ⇔ SP	Y ⇔ SP	SP ⇔ SP

Table A-6 Loop Primitive Postbyte Encoding (1b)

00 A DBEQ (+)	10 A DBEQ (-)	20 A DBNE (+)	30 A DBNE (-)	40 A TBEQ (+)	50 A TBEQ (-)	60 A TBNE (+)	70 A TBNE (-)	80 A IBEQ (+)	90 A IBEQ (-)	A0 A IBNE (+)	B0 A IBNE (-)
01 B DBEQ (+)	11 B DBEQ (-)	21 B DBNE (+)	31 B DBNE (-)	41 B TBEQ (+)	51 B TBEQ (-)	61 B TBNE (+)	71 B TBNE (-)	81 B IBEQ (+)	91 B IBEQ (-)	A1 B IBNE (+)	B1 B IBNE (-)
02 —	12 —	22 —	32 —	42 —	52 —	62 —	72 —	82 —	92 —	A2 —	B2 —
03 —	13 —	23 —	33 —	43 —	53 —	63 —	73 —	83 —	93 —	A3 —	B3 —
04 D DBEQ (+)	14 D DBEQ (-)	24 D DBNE (+)	34 D DBNE (-)	44 D TBEQ (+)	54 D TBEQ (-)	64 D TBNE (+)	74 D TBNE (-)	84 D IBEQ (+)	94 D IBEQ (-)	A4 D IBNE (+)	B4 D IBNE (-)
05 X DBEQ (+)	15 X DBEQ (-)	25 X DBNE (+)	35 X DBNE (-)	45 X TBEQ (+)	55 X TBEQ (-)	65 X TBNE (+)	75 X TBNE (-)	85 X IBEQ (+)	95 X IBEQ (-)	A5 X IBNE (+)	B5 X IBNE (-)
06 Y DBEQ (+)	16 Y DBEQ (-)	26 Y DBNE (+)	36 Y DBNE (-)	46 Y TBEQ (+)	56 Y TBEQ (-)	66 Y TBNE (+)	76 Y TBNE (-)	86 Y IBEQ (+)	96 Y IBEQ (-)	A6 Y IBNE (+)	B6 Y IBNE (-)
07 SP DBEQ (+)	17 SP DBEQ (-)	27 SP DBNE (+)	37 SP DBNE (-)	47 SP TBEQ (+)	57 SP TBEQ (-)	67 SP TBNE (+)	77 SP TBNE (-)	87 SP IBEQ (+)	97 SP IBEQ (-)	A7 SP IBNE (+)	B7 SP IBNE (-)



APPENDIX B

M68HC11 TO M68HC12 UPGRADE PATH

This appendix discusses similarities and differences between the CPU12 and the M68HC11 CPU. In general, the CPU12 is a proper superset of the M68HC11. Significant changes have been made to improve the efficiency and capabilities of the CPU without giving up compatibility and familiarity for the large community of M68HC11 programmers.

B.1 CPU12 Design Goals

The primary goals of the CPU12 design were:

- ABSOLUTE source code compatibility with the M68HC11
- Same programming model
- Same stacking operations
- Upgrade to 16-bit architecture
- Eliminate extra byte/extra cycle penalty for using index register Y
- Improve performance
- Improve compatibility with high level languages

B.2 Source Code Compatibility

Every M68HC11 instruction mnemonic and source code statement can be assembled directly with a CPU12 assembler with no modifications.

The CPU12 supports all M68HC11 addressing modes and includes several new variations of indexed addressing mode. CPU12 instructions affect condition code bits in the same way as M68HC11 instructions.

CPU12 object code is similar to but not identical to M68HC11 object code. Some primary objectives, such as the elimination of the penalty for using Y, could not be achieved without object code differences. While the object code has been changed, the majority of the opcodes are identical to those of the M6800, which was developed more than 20 years earlier.

The CPU12 assembler automatically translates a few M68HC11 instruction mnemonics into functionally equivalent CPU12 instructions. For example, the CPU12 does not have an increment stack pointer (INS) instruction, so the INS mnemonic is translated to LEAS 1,S. The CPU12 does provide single-byte DEX, DEY, INX, and INY instructions because the LEAX and LEAY instructions do not affect the condition codes, while the M68HC11 instructions update the Z bit to according to the result of the decrement or increment.

Table B-1 shows M68HC11 instruction mnemonics that are automatically translated into equivalent CPU12 instructions. This translation is performed by the assembler so there is no need to modify an old M68HC11 program in order to assemble it for the CPU12. In fact, the M68HC11 mnemonics can be used in new CPU12 programs.

Table B-1 Translated M68HC11 Mnemonics

M68HC11 Mnemonic	Equivalent CPU12 Instruction	Comments
ABX ABY	LEAX B,X LEAY B,Y	Since CPU12 has accumulator offset indexing, ABX and ABY are rarely used in new CPU12 programs. ABX was one byte on M68HC11 but ABY was two bytes. The LEA substitutes are two bytes.
CLC CLI CLV SEC SEI SEV	ANDCC #\$FE ANDCC #\$EF ANDCC #\$FD ORCC #\$01 ORCC #\$10 ORCC #\$02	ANDCC and ORCC now allow more control over the CCR, including the ability to set or clear multiple bits in a single instruction. These instructions took one byte each on M68HC11 while the ANDCC and ORCC equivalents take two bytes each.
DES INS	LEAS -1,S LEAS 1,S	Unlike DEX and INX, DES and INS did not affect CCR bits in the M68HC11, so the LEAS equivalents in CPU12 duplicate the function of DES and INS. These instructions were one byte on M68HC11 and two bytes on CPU12.
TAP TPA TSX TSY TXS TYS XGDX XGDY	TFR A,CCR TFR CCR,A TFR S,X TFR S,Y TFR X,S TFR Y,S EXG D,X EXG D,Y	The M68HC11 had a small collection of specific transfer and exchange instructions. CPU12 expanded this to allow transfer or exchange between any two CPU registers. For all but TSY and TYS (which take two bytes on either CPU), the CPU12 transfer/exchange costs one extra byte compared to M68HC11. The substitute instructions execute in one cycle rather than two.

All of the translations produce the same amount of or slightly more object code than the original M68HC11 instructions. However, there are offsetting savings in other instructions. Y-indexed instructions in particular assemble into one byte less object code than the same M68HC11 instruction.

The CPU12 has a two-page opcode map, rather than the four-page M68HC11 map. This is largely due to redesign of the indexed addressing modes. Most of pages 2, 3, and 4 of the M68HC11 opcode map are required because Y-indexed instructions use different opcodes than X-indexed instructions. Approximately two-thirds of the M68HC11 page 1 opcodes are unchanged in CPU12, and some M68HC11 opcodes have been moved to page 1 of the CPU12 opcode map. Object code for each of the moved instructions is one byte smaller than object code for the equivalent M68HC11 instruction. The **Table B-2** shows instructions that assemble to one byte less object code on the CPU12.

Instruction set changes offset each other to a certain extent. Programming style also affects the rate at which instructions appear. As a test, the BUFFALO monitor, an 8-Kbyte M68HC11 assembly code program, was reassembled for the CPU12. The resulting object code is six bytes smaller than the M68HC11 code. It is fair to conclude that M68HC11 code can be reassembled with very little change in size.

Table B-2 Instructions with Smaller Object Code

Instruction	Comments
DEY INY	Page 2 opcodes in M68HC11 but page 1 in CPU12.
INST n,Y	For values of n less than 16 (the majority of cases). Were on page 2, now are on page 1. Applies to BSET, BCLR, BRSET, BRCLR, NEG, COM, LSR, ROR, ASR, ASL, ROL, DEC, INC, TST, JMP, CLR, SUB, CMP, SBC, SUBD, ADDD, AND, BIT, LDA, STA, EOR, ADC, ORA, ADD, JSR, LDS, and STS. If X is the index reference and the offset is greater than 15 (much less frequent than offsets of 0, 1, and 2), the CPU12 instruction assembles to one byte more of object code than the equivalent M68HC11 instruction.
PSHY PULY	Were on page 2, now are on page 1.
LDY STY CPY	Were on page 2, now are on page 1.
CPY n,Y LDY n,Y STY n,Y	For values of n less than 16 (the majority of cases). Were on page 3, now are on page 1.
CPD	Was on page 2, 3, or 4, now on page 1. In the case of indexed with offset greater than 15, CPU12 and M68HC11 object code are the same size.

The relative size of code for M68HC11 vs. code for CPU12 has also been tested by rewriting several smaller programs from scratch. In these cases, the CPU12 code is typically about 30% smaller. These savings are mostly due to improved indexed addressing.

It seems useful to mention the results of size comparisons done on C programs. A C program compiled for the CPU12 is about 30% smaller than the same program compiled for the M68HC11. The savings are largely due to better indexing.

B.3 Programmer's Model and Stacking

The CPU12 programming model and stacking order are identical to those of the M68HC11.

B.4 True 16-Bit Architecture

The M68HC11 is a direct descendant of the M6800, one of the first microprocessors, which was introduced in 1974. The M6800 was strictly an 8-bit machine, with 8-bit data buses and 8-bit instructions. As Motorola devices evolved from the M6800 to the M68HC11, a number of 16-bit instructions were added, but the data buses remained 8 bits wide, so these instructions were performed as sequences of 8-bit operations. The CPU12 is a true 16-bit implementation, but it retains the ability to work with the mostly 8-bit M68HC11 instruction set. The larger ALU of the CPU12 (it can perform some 20-bit operations) is used to calculate 16-bit pointers and to speed up math operations.

B.4.1 Bus Structures

The CPU12 is a 16-bit processor with 16-bit data paths. Typical M68HC12 devices have internal and external 16-bit data paths, but some derivatives incorporate operating modes that allow for an 8-bit data bus, so that a system can be built with low-cost 8-bit program memory. M68HC12 MCUs include an on-chip integration module that manages the external bus interface. When the CPU makes a 16-bit access to a resource that is served by an 8-bit bus, the integration module performs two 8-bit accesses, freezes the CPU clocks for part of the sequence, and assembles the data into a 16-bit word. As far as the CPU is concerned, there is no difference between this access and a 16-bit access to an internal resource via the 16-bit data bus. This is similar to the way an MC68HC11 can stretch clock cycles to accommodate slow peripherals.

B.4.2 Instruction Queue

The CPU12 has a two-word instruction queue and a 16-bit holding buffer, which sometimes acts as a third word for queuing program information. All program information is fetched from memory as aligned 16-bit words, even though there is no requirement for instructions to begin or end on even word boundaries. There is no penalty for misaligned instructions. If a program begins on an odd boundary (if the reset vector is an odd address), program information is fetched to fill the instruction queue, beginning with the aligned word at the next address below the misaligned reset vector. The instruction queue logic starts execution with the opcode in the low order half of this word.

The instruction queue causes three bytes of program information (starting with the instruction opcode) to be directly available to the CPU at the beginning of every instruction. As it executes, each instruction performs enough additional program fetches to refill the space it took up in the queue. Alignment information is maintained by the logic in the instruction queue. The CPU provides signals that tell the queue logic when to advance a word of program information, and when to toggle the alignment status.

The CPU is not aware of instruction alignment. The queue logic includes a multiplexer that sorts out the information in the queue to present the opcode and the next two bytes of information as CPU inputs. The multiplexer determines whether the opcode is in the even or odd half of the word at the head of the queue. Alignment status is also available to the ALU for address calculations. The execution sequence for all instructions is independent of the alignment of the instruction.

The only situation where alignment can affect the number of cycles an instruction takes occurs in devices that have a narrow (8-bit) external data bus, and is related to optional program fetch cycles (O type cycles). O cycles are always performed, but serve different purposes determined by instruction size and alignment.

Each instruction includes one program fetch cycle for every two bytes of object code. Instructions with an odd number of bytes can use an O cycle to fetch an extra word of object code. If the queue is aligned at the start of an instruction with an odd byte count, the last byte of object code shares a queue word with the opcode of the next instruction. Since this word holds part of the next instruction, the queue cannot advance after the odd byte executes, or the first byte of the next instruction would be lost. In this case, the O cycle appears as a free cycle since the queue is not ready to accept the next word of program information. If this same instruction had been misaligned, the queue would be ready to advance and the O cycle would be used to perform a program word fetch.

In a single-chip system or in a system with the program in 16-bit memory, both the free cycle and the program fetch cycle take one bus cycle. In a system with the program in an external 8-bit memory, the O cycle takes one bus cycle when it appears as a free cycle, but it takes two bus cycles when used to perform a program fetch. In this case, the on-chip integration module freezes the CPU clocks long enough to perform the cycle as two smaller accesses. The CPU handles only 16-bit data, and is not aware that the 16-bit program access is split into two 8-bit accesses.

In order to allow development systems to track events in the CPU12 instruction queue, two status signals (IPIPE[1:0]) provide information about data movement in the queue and about the start of instruction execution. A development system can use this information along with address and data information to externally reconstruct the queue. This representation of the queue can also track both the data and address buses.

B.4.3 Stack Function

Both the M68HC11 and the CPU12 stack nine bytes for interrupts. Since this is an odd number of bytes, there is no practical way to assure that the stack will stay aligned. To assure that instructions take a fixed number of cycles regardless of stack alignment, the internal RAM in MC68HC12 MCUs is designed to allow single cycle 16-bit accesses to misaligned addresses. As long as the stack is located in this special RAM, stacking and unstacking operations take the same amount of execution time, regardless of stack alignment. If the stack is located in an external 16-bit RAM, a PSHX instruction can take two or three cycles depending upon the alignment of the stack. This extra access time is transparent to the CPU because the integration module freezes the CPU clocks while it performs the extra 8-bit bus cycle required for a misaligned stack operation.

The CPU12 has a "last-used" stack rather than a "next-available" stack like the M68HC11 CPU. That is, the stack pointer points to the last 16-bit stack address used, rather than to the address of the next available stack location. This generally has very little effect, because it is very unusual to access stacked information using absolute addressing. The change allows a 16-bit word of data to be removed from the stack without changing the value of the SP twice.

To illustrate, consider the operation of a PULX instruction. With the next-available M68HC11 stack, if the SP=\$01F0 when execution begins, the sequence of operations is: SP=SP+1; load X from \$01F1:01F2; SP=SP+1; and the SP ends up at \$01F2. With the last-used CPU12 stack, if the SP=\$01F0 when execution begins, the sequence is: load X from \$01F0:01F1; SP=SP+2; and the SP again ends up at \$01F2. The second sequence requires one less stack pointer adjustment.

The stack pointer change also affects operation of the TSX and TXS instructions. In the M68HC11, TSX increments the SP by one during the transfer. This adjustment causes the X index to point to the last stack location used. The TXS instruction operates similarly, except that it decrements the SP by one during the transfer. CPU12 TSX and TXS instructions are ordinary transfers — the CPU12 stack requires no adjustment.

For ordinary use of the stack, such as pushes, pulls, and even manipulations involving TSX and TXS, there are no differences in the way the M68HC11 and the CPU12 stacks look to a programmer. However, the stack change can affect a program algorithm in two subtle ways.

The LDS #\$xxxx instruction is normally used to initialize the stack pointer at the start of a program. In the M68HC11, the address specified in the LDS instruction is the first stack location used. In the CPU12, however, the first stack location used is one address lower than the address specified in the LDS instruction. Since the stack builds downward, M68HC11 programs reassembled for the CPU12 operate normally, but the program stack is one physical address lower in memory.

In very uncommon situations, such as test programs used to verify CPU operation, a program could initialize the SP, stack data, and then read the stack via an extended mode read (it is normally improper to read stack data from an absolute extended address). To make an M68HC11 source program that contains such a sequence work on the CPU12, change either the initial LDS #\$xxxx, or the absolute extended address used to read the stack.

B.5 Improved Indexing

The CPU12 has significantly improved indexed addressing capability, yet retains compatibility with the M68HC11. The one cycle and one byte cost of doing Y-related indexing in the M68HC11 has been eliminated. In addition, high level language requirements, including stack relative indexing and the ability to perform pointer arithmetic directly in the index registers, have been accommodated.

The M68HC11 has one variation of indexed addressing that works from X or Y as the reference pointer. For X indexed addressing, an 8-bit unsigned offset in the instruction is added to the index pointer to arrive at the address of the operand for the instruction. A load accumulator instruction assembles into two bytes of object code, the opcode and a 1-byte offset. Using Y as the reference, the same instruction assembles into three bytes (a page prebyte, the opcode, and a one-byte offset.) Analysis of M68HC11 source code indicates that the offset is most frequently zero and very seldom greater than four.

The CPU12 indexed addressing scheme uses a postbyte plus 0, 1, or 2 extension bytes after the instruction opcode. These bytes specify which index register is used, determine whether an accumulator is used as the offset, implement automatic pre/post increment/decrement of indices, and allow a choice of 5-, 9-, or 16-bit signed offsets. This approach eliminates the differences between X and Y register use and dramatically enhances indexed addressing capabilities.

Major improvements that result from this new approach are:

- Stack pointer can be used as an index register in all indexed operations
- Program counter can be used as index register in all but auto inc/dec modes
- Accumulator offsets allowed using A, B, or D accumulators
- Automatic pre- or post-, increment or decrement (by -8 to +8)
- 5-bit, 9-bit, or 16-bit signed constant offsets
- 16-bit offset indexed-indirect and accumulator D offset indexed-indirect

The change completely eliminates pages three and four of the M68HC11 opcode map and eliminates almost all instructions from page two of the opcode map. For offsets of +0 to +15 from the X index register, the object code is the same size as it was for the M68HC11. For offsets of +0 to +15 from the Y index register, the object code is one byte smaller than it was for the M68HC11.

Table A-3 summarizes HC12 indexed addressing mode capabilities. **Table A-4** shows how the postbyte is encoded.

B.5.1 Constant Offset Indexing

The CPU12 offers three variations of constant offset indexing in order to optimize the efficiency of object code generation.

The most common constant offset is zero. Offsets of 1, 2...4 are used fairly often, but with less frequency than zero.

The 5-bit constant offset variation covers the most frequent indexing requirements by including the offset in the postbyte. This reduces a load accumulator indexed instruction to two bytes of object code, and matches the object code size of the smallest M68HC11 indexed instructions, which can only use X as the index register. The CPU12 can use X, Y, SP, or PC as the index reference with no additional object code size cost.

The signed 9-bit constant offset indexing mode covers the same positive range as the M68HC11 8-bit unsigned offset. The size was increased to nine bits with the sign bit (ninth bit) included in the postbyte, and the remaining 8-bits of the offset in a single extension byte.

The 16-bit constant offset indexing mode allows indexed access to the entire normal 64-Kbyte address space. Since the address consists of 16 bits, the 16-bit offset can be regarded as a signed (-32,768 to +32,767) or unsigned (0 to 65,535) value.

In 16-bit constant offset mode, the offset is supplied in two extension bytes after the opcode and postbyte.

B.5.2 Auto-Increment Indexing

The CPU12 provides greatly enhanced auto increment and decrement modes of indexed addressing. In the CPU12, the index modification may be specified for before the index is used (pre-), or after the index is used (post-), and the index can be incremented or decremented by any amount from one to eight, independent of the size of the operand that was accessed. X, Y, and SP can be used as the index reference, but this mode does not allow PC to be the index reference (this would interfere with proper program execution).

This addressing mode can be used to implement a software stack structure, or to manipulate data structures in lists or tables, rather than manipulating bytes or words of data. Anywhere an M68HC11 program has an increment or decrement index register operation near an indexed mode instruction, the increment or decrement operation can be combined with the indexed instruction with no cost in object code size, as shown in the following code comparison.

18 A6 00	LDAA 0,Y	A6 71	LDAA 2,Y+
18 08	INY		
18 08	INY		

The M68HC11 object code requires seven bytes, while the CPU12 requires only two bytes to accomplish the same functions. Three bytes of M68HC11 code were due to the page prebyte for each Y related instruction (\$18). CPU12 post increment indexing capability allowed the two INY instructions to be absorbed into the LDAA indexed instruction. The replacement code is not identical to the original three instruction sequence because the Z condition code bit is affected by the M68HC11 INY instructions, while the Z bit in the CPU12 would be determined by the value loaded into A.

B.5.3 Accumulator Offset Indexing

This indexed addressing variation allows the programmer to use either an 8-bit accumulator (A or B), or the 16-bit D accumulator as the offset for indexed addressing. This allows for a program-generated offset, which is more difficult to achieve in the M68HC11. The following code compares the M68HC11 and CPU12 operations.

C6 05	LDAB #\$5 [2]	C6 05	LDAB #\$5 [1]
CE 10 00	LOOP LDX #\$1000 [3]	CE 10 00	LDX #\$1000 [2]
3A	ABX [3]	A6 E5	LOOP LDAA B,X [3]
A6 00	LDAA 0,X [4]		
		04 31 FB	DENE B,LOOP [3]
5A	DECB [2]		
26 F7	ENE LOOP [3]		

The CPU12 object code is only one byte smaller, but the LDX # instruction is outside the loop. It is not necessary to reload the base address in the index register on each pass through the loop because the LDAA B,X instruction does not alter the index register. This reduces the loop execution time from 15 cycles to 6 cycles. This reduction, combined with the 8 MHz bus speed of the M68HC12 family, can have significant effects.

B.5.4 Indirect Indexing

The CPU12 allows some forms of indexed indirect addressing where the instruction points to a location in memory where the address of the operand is stored. This is an extra level of indirection compared to ordinary indexed addressing. The two forms of indexed indirect addressing are 16-bit constant offset indexed indirect and D accumulator indexed indirect. The reference index register can be X, Y, SP, or PC as in other CPU12 indexed addressing modes. PC-relative indirect addressing is one of the more common uses of indexed indirect addressing. The indirect variations of indexed addressing help in the implementation of pointers. D accumulator indexed indirect addressing can be used to implement a runtime computed GOTO function. Indirect addressing is also useful in high level language compilers. For instance, PC-relative indirect indexing can be used to efficiently implement some C case statements.

B.6 Improved Performance

The CPU12 improves on M68HC11 performance in several ways. M68HC12 devices are designed using sub-micron design rules, and fabricated using advanced semiconductor processing, the same methods used to manufacture the M68HC16 and M68300 families of modular microcontrollers. M68HC12 devices have a base bus speed of 8 MHz, and are designed to operate over a wide range of supply voltages. The 16-bit wide architecture also increases performance. Beyond these obvious improvements, the CPU12 uses a reduced number of cycles for many of its instructions, and a 20-bit ALU makes certain CPU12 math operations much faster.

B.6.1 Reduced Cycle Counts

No M68HC11 instruction takes less than two cycles, but the CPU12 has more than 50 opcodes that take only one cycle. Some of the reduction comes from the instruction queue, which assures that several program bytes are available at the start of each instruction. Other cycle reductions occur because the CPU12 can fetch 16 bits of information at a time, rather than eight bits at a time.

B.6.2 Fast Math

The CPU12 has some of the fastest math ever designed into a Motorola general-purpose MCU. Much of the speed is due to a 20-bit ALU that can perform two smaller operations simultaneously. The ALU can also perform two operations in a single bus cycle in certain cases. **Table B-3** compares the speed of CPU12 and M68HC11 math instructions. The CPU12 require much fewer cycles to perform an operation, and the cycle time is half that of the M68HC11.

Table B-3 Comparison of Math Instruction Speeds

Instruction Mnemonic	Math Operation	M68HC11 1 cycle = 250 ns	M68HC11 w/co-processor 1 cycle = 250 ns	CPU12 1 cycle = 125 ns
MUL	$8 \times 8 = 16$ (signed)	10 cycles	—	3 cycles
EMUL	$16 \times 16 = 32$ (unsigned)	—	20 cycles	3 cycles
EMULS	$16 \times 16 = 32$ (signed)	—	20 cycles	3 cycles
IDIV	$16 \div 16 = 16$ (unsigned)	41 cycles	—	12 cycles
FDIV	$16 \div 16 = 16$ (fractional)	41 cycles	—	12 cycles
EDIV	$32 \div 16 = 16$ (unsigned)	—	33 cycles	11 cycles
EDIVS	$32 \div 16 = 16$ (signed)	—	37 cycles	12 cycles
IDIVS	$16 \div 16 = 16$ (signed)	—	—	12 cycles
EMACS	$16 \times 16 \Rightarrow 32$ (signed MAC)	—	20 cycles per iteration	12 cycles per iteration

The IDIVS instruction is included specifically for C compilers, where word-sized operands are divided to produce a word-sized result (unlike the $32 \div 16 = 16$ EDIV). The EMUL and EMULS instructions place the result in registers so a C compiler can choose to use only 16 bits of the 32-bit result.

B.6.3 Code Size Reduction

CPU12 assembly language programs written from scratch tend to be 30% smaller than equivalent programs written for the M68HC11. This figure has been independently qualified by Motorola programmers and an independent C compiler vendor. The major contributors to the reduction appear to be improved indexed addressing and the universal transfer/exchange instruction.

In some specialized areas, the reduction is much greater. A fuzzy logic inference kernel requires about 250 bytes in the M68HC11, and the same program for the CPU12 requires about 50 bytes. The CPU12 fuzzy logic instructions replace whole subroutines in the M68HC11 version. Table lookup instructions also greatly reduce code space.

Other CPU12 code space reductions are more subtle. Memory to memory moves are one example. The CPU12 move instruction requires almost as many bytes as an equivalent sequence of M68HC11 instructions, but the move operations themselves do not require the use of an accumulator. This means that the accumulator often need not be saved and restored, which saves instructions.

Arithmetic on index pointers is another example. The M68HC11 usually requires that the content of the index register be moved into accumulator D, where calculations are performed, then back to the index register before indexing can take place. In the CPU12, the LEAS, LEAX, and LEAY instructions perform arithmetic operations directly on the index pointers. The pre-/post-increment/decrement variations of indexed addressing also allow index modification to be incorporated into an existing indexed instruction rather than performing the index modification as a separate operation.

Transfer and exchange operations often allow register contents to be temporarily saved in another register rather than having to save the contents in memory. Some CPU12 instructions such as MIN and MAX combine the actions of several M68HC11 instructions into a single operation.

B.7 Additional Functions

The CPU12 incorporates a number of new instructions that provide added functionality and code efficiency. Among other capabilities, these new instructions allow efficient processing for fuzzy logic applications and support subroutine processing in extended memory beyond the standard 64-Kbyte address map for M68HC12 devices incorporating this feature. **Table B-4** is a summary of these new instructions. Subsequent paragraphs discuss significant enhancements.

Table B-4 New HC12 Instructions

Mnemonic	Addressing Modes	Brief Functional Description
ANDCC	Immediate	AND CCR with Mask (replaces CLC, CLI, and CLV)
BCLR	Extended	Bit(s) Clear (added extended mode)
BGND	Inherent	Enter Background Debug Mode, if enabled
BRCLR	Extended	Branch if Bit(s) Clear (added extended mode)
BRSET	Extended	Branch if Bit(s) Set (added extended mode)
BSET	Extended	Bit(s) Set (added extended mode)
CALL	Extended, Indexed	Similar to JSR except also stacks PPAGE value With RTC instruction, allows easy access to >64K space
CPS	Immediate, Direct, Extended, and Indexed	Compare Stack Pointer
DBNE	Relative	Decrement and Branch if Equal to Zero (Looping Primitive)
DBEQ	Relative	Decrement and Branch if Not Equal to Zero (Looping Primitive)
EDIV	Inherent	Extended Divide $Y:D/X = Y(Q) \& D(R)$ (unsigned)
EDIVS	Inherent	Extended Divide $Y:D/X = Y(Q) \& D(R)$ (signed)
EMACS	Special	Multiply and Accumulate $16 \times 16 \Rightarrow 32$ (signed)
EMAXD	Indexed	Maximum of Two Unsigned 16-Bit Values
EMAXM	Indexed	Maximum of Two Unsigned 16-Bit Values
EMIND	Indexed	Minimum of Two Unsigned 16-Bit Values
EMINM	Indexed	Minimum of Two Unsigned 16-Bit Values
EMUL	Special	Extended Multiply $16 \times 16 \Rightarrow 32$; $M(\text{idx}) * D \Rightarrow Y:D$
EMULS	Special	Extended Multiply $16 \times 16 \Rightarrow 32$ (signed); $M(\text{idx}) * D \Rightarrow Y:D$
ETBL	Special	Table Lookup & Interpolate (16-bit entries)
EXG	Inherent	Exchange Register Contents
IBEQ	Relative	Increment and Branch if Equal to Zero (Looping Primitive)

Table B-4 New HC12 Instructions (Continued)

Mnemonic	Addressing Modes	Brief Functional Description
IBNE	Relative	Increase and Branch if Not Equal to Zero (Looping Primitive)
IDIVS	Inherent	Signed Integer Divide D/X \Rightarrow X(Q) & D(R) (signed)
LBCC	Relative	Long Branch if Carry Clear (Same as LBHS)
LBCS	Relative	Long Branch if Carry Set (Same as LBLO)
LBEQ	Relative	Long Branch if Equal (Z=1)
LBGE	Relative	Long Branch if Greater than or Equal to Zero
LBGT	Relative	Long Branch if Greater than Zero
LBHI	Relative	Long Branch if Higher
LBHS	Relative	Long Branch if Higher or Same (Same as LBCC)
LBLE	Relative	Long Branch if Less than or Equal to Zero
LBLO	Relative	Long Branch if Lower (Same as LBCS)
LBLE	Relative	Long Branch if Lower or Same
LBLT	Relative	Long Branch if Less than Zero
LBMI	Relative	Long Branch if Minus
LBNE	Relative	Long Branch if Not Equal to Zero
LBPL	Relative	Long Branch if Plus
LBRA	Relative	Long Branch Always
LBRN	Relative	Long Branch Never
LBVC	Relative	Long Branch if Overflow Clear
LBVS	Relative	Long Branch if Overflow Set
LEAS	Indexed	Load Stack Pointer with Effective Address
LEAX	Indexed	Load X Index Register with Effective Address
LEAY	Indexed	Load Y Index Register with Effective Address
MAXA	Indexed	Maximum of Two Unsigned 8-Bit Values
MAXM	Indexed	Maximum of Two Unsigned 8-Bit Values
MEM	Special	Determine Grade of Fuzzy Membership
MINA	Indexed	Minimum of Two Unsigned 8-Bit Values
MINM	Indexed	Minimum of Two Unsigned 8-Bit Values
MOV(B/W)	Combinations of Immediate, Extended, and Indexed	Move Data from One Memory Location to Another
ORCC	Immediate	OR CCR with Mask (replaces SEC, SEI, and SEV)
PSHC	Inherent	Push CCR onto Stack
PSHD	Inherent	Push Double Accumulator onto Stack
PULC	Inherent	Pull CCR Contents from Stack
PULD	Inherent	Pull Double Accumulator from Stack
REV	Special	Fuzzy Logic Rule Evaluation
REVV	Special	Fuzzy Logic Rule Evaluation with Weights
RTC	Inherent	Restore program page and return address from stack Used with CALL instruction, allows easy access to >64-Kbyte space
SEX	Inherent	Sign Extend 8-bit Register into 16-bit Register
TBEQ	Relative	Test and Branch if Equal to Zero (Looping Primitive)
TBL	Inherent	Table Lookup and Interpolate (8-bit entries)
TBNE	Relative	Test register and Branch if Not Equal to Zero (Looping Primitive)
TFR	Inherent	Transfer Register Contents to Another Register
WAV	Special	Weighted Average (Fuzzy Logic Support)

B.7.1 Memory-to-Memory Moves

The CPU12 has both 8- and 16-bit variations of memory-to-memory move instructions. The source address can be specified with immediate, extended, or indexed addressing modes. The destination address can be specified by extended or indexed addressing mode. The indexed addressing mode for move instructions is limited to modes that require no extension bytes (9- and 16-bit constant offsets are not allowed), and indirect indexing is not allowed for moves. This leaves a 5-bit signed constant offset, accumulator offsets, and the automatic increment/decrement modes. The following simple loop is a block move routine capable of moving up to 256 words of information from one memory area to another.

```
LOOP  MOVW  2,X+ , 2,Y+ ;move a word and update pointers
      DBNE  B,LOOP    ;repeat B times
```

The move immediate to extended is a convenient way to initialize a register without using an accumulator or affecting condition codes.

B.7.2 Universal Transfer and Exchange

The M68HC11 has only six transfer instructions and two exchange instructions. The CPU12 has a universal transfer/exchange instruction that can be used to transfer or exchange data between any two CPU registers. The operation is obvious when the two registers are the same size, but some of the other combinations provide very useful results. For example when an 8-bit register is transferred to a 16-bit register, a sign-extend operation is performed. Other combinations can be used to perform a zero-extend operation.

These instructions are used often in CPU12 assembly language programs. Transfers can be used to make extra copies of data in another register, and exchanges can be used to temporarily save data during a call to a routine that expects data in a specific register. This is sometimes faster and smaller (object code) than saving data to memory with pushes or stores.

B.7.3 Loop Construct

The CPU12 instruction set includes a new family of six loop primitive instructions. These instructions decrement, increment, or test a loop count in a CPU register and then branch based on a zero or non-zero test result. The CPU registers that can be used for the loop count are A, B, D, X, Y, or SP. The branch range is a 9-bit signed value (-512 to +511) which gives these instructions twice the range of a short branch instruction.

B.7.4 Long Branches

All of the branch instructions from the M68HC11 are also available with 16-bit offsets which allows them to reach any location in the 64-Kbyte address space.

B.7.5 Minimum and Maximum Instructions

Control programs often need to restrict data values within upper and lower limits. The CPU12 facilitates this function with 8- and 16-bit versions of MIN and MAX instructions. Each of these instructions has a version that stores the result in either the accumulator or in memory.

For example, in a fuzzy logic inference program, rule evaluation consists of a series of MIN and MAX operations. The min operation is used to determine the smallest rule input (the running result is held in an accumulator), and the max operation is used to store the largest rule truth value (in an accumulator) or the previous fuzzy output value (in a RAM location), to the fuzzy output in RAM. The following code demonstrates how min and max instructions can be used to evaluate a rule with four inputs and two outputs.

```
LDY #OUT1 ;Point at first output
LDX #IN1 ;Point at first input value
LDAA #$FF ;start with largest 8-bit number in A
MINA 1,X+ ;A=MIN(A,IN1)
MINA 1,X+ ;A=MIN(A,IN2)
MINA 1,X+ ;A=MIN(A,IN3)
MINA 1,X+ ;A=MIN(A,IN4) so A holds smallest input
MAXM 1,Y+ ;OUT1=MAX(A,OUT1) and A is unchanged
MAXM 1,Y+ ;OUT1=MAX(A,OUT2) A still has min input
```

Before this sequence is executed, the fuzzy outputs must be cleared to zeros (not shown). M68HC11 min or max operations are performed by executing a compare followed by a conditional branch around a load or store operation.

These instructions can also be used to limit a data value prior to using it as an input to a table lookup or other routine. Suppose a table is valid for input values between \$20 and \$7F. An arbitrary input value can be tested against these limits and be replaced by the largest legal value if it is too big, or the smallest legal value if too small using the following two CPU12 instructions.

```
HILIMIT FCB $7F ;comparison value needs to be in mem
LOWLIMIT FCB $20 ;so it can be referenced via indexed
MINA HILIMIT,PCR ;A=MIN(A,$7F)
MAXA LOWLIMIT,PCR;A=MAX(A,$20)
;A now within the legal range $20 to $7F
```

The “,PCR” notation is also new for the CPU12. This notation indicates the programmer wants an appropriate offset from the PC reference to the memory location (HILIMIT or LOWLIMIT in this example), and then to assemble this instruction into a PC-relative indexed MIN or MAX instruction.

B.7.6 Fuzzy Logic Support

The CPU12 includes four instructions (MEM, REV, REVW, and WAV) specifically designed to support fuzzy logic programs. These instructions have a very small impact on the size of the CPU, and even less impact on the cost of a complete MCU. At the same time these instructions dramatically reduce the object code size and execution time for a fuzzy logic inference program. A kernel written for M68HC11 required about 250 bytes and executed in about 750 milliseconds. The CPU12 kernel uses about 50 bytes and executes in about 50 microseconds.

B.7.7 Table Lookup and Interpolation

The CPU12 instruction set includes two instructions (TBL and ETBL) for lookup and interpolation of compressed tables. Consecutive table values are assumed to be the x coordinates the endpoints of a line segment. The TBL instruction uses 8-bit table entries (y-values) and returns an 8-bit result. The ETBL instruction uses 16-bit table entries (y-values) and returns a 16-bit result.

An indexed addressing mode is used to identify the effective address of the data point at the beginning of the line segment, and the data value for the end point of the line segment is the next consecutive memory location (byte for TBL and word for ETBL). In both cases, the B accumulator represents the ratio of (the x-distance from the beginning of the line segment to the lookup point) to (the x-distance from the beginning of the line segment to the end of the line segment). B is treated as an 8-bit binary fraction with radix point left of the MSB, so each line segment is effectively divided into 256 pieces. During execution of the TBL or ETBL instruction, the difference between the end point y-value and the beginning point y-value (a signed byte for TBL or a signed word for ETBL) is multiplied by the B accumulator to get an intermediate delta-y term. The result is the y-value of the beginning point, plus this signed intermediate delta-y value.

B.7.8 Extended Bit Manipulation

The M68HC11 CPU only allows direct or indexed addressing. This typically causes the programmer to dedicate an index register to point at some memory area such as the on-chip registers. The CPU12 allows all bit manipulation instructions to work with direct, extended or indexed addressing modes.

B.7.9 Push and Pull D and CCR

The CPU12 includes instructions to push and pull the D accumulator and the CCR. It is interesting to note that the order in which 8-bit accumulators A and B are stacked for interrupts is the opposite of what would be expected for the upper and lower bytes of the 16-bit D accumulator. The order used originated in the M6800, an 8-bit microprocessor developed long before anyone thought 16-bit single-chip devices would be made. The interrupt stacking order for accumulators A and B is retained for code compatibility.

B.7.10 Compare SP

This instruction was added to the CPU12 instruction set to improve orthogonality and high-level language support. One of the most important requirements for C high level language support is the ability to do arithmetic on the stack pointer for such things as allocating local variable space on the stack. The LEAS -5,SP instruction is an example of how the compiler could easily allocate five bytes on the stack for local variables. LDX 5,SP+ loads X with the value on the bottom of the stack and deallocates five bytes from the stack in a single operation that takes only two bytes of object code.

B.7.11 Support for Memory Expansion

Bank switching is a common method of expanding memory beyond the 64-Kbyte limit of a CPU with a 64-Kbyte address space, but there are some known difficulties associated with bank switching. One problem is that interrupts cannot take place during the bank switching operation. This increases worst case interrupt latency and requires extra programming space and execution time.

Some M68HC12 variants include a built-in bank switching scheme that eliminates many of the problems associated with external switching logic. The CPU12 includes CALL and return from call (RTC) instructions that manage the interface to the bank-switching system. These instructions are analogous to the JSR and RTS instructions, except that the bank page number is saved and restored automatically during execution. Since the page change operation is part of an uninterruptable instruction, many of the difficulties associated with bank switching are eliminated. On M68HC12 derivatives with expanded memory capability, bank numbers are specified by on-chip control registers. Since the addresses of these control registers may not be the same in all M68HC12 derivatives, the CPU12 has a dedicated control line to the on-chip integration module that indicates when a memory-expansion register is being read or written. This allows the CPU to access the PPAGE register without knowing the register address.

The indexed indirect versions of the CALL instruction access the address of the called routine and the destination page value indirectly. For other addressing mode variations of the CALL instruction, the destination page value is provided as immediate data in the instruction object code. CALL and RTC execute correctly in the normal 64-Kbyte address space, thus providing for portable code.

APPENDIX C HIGH-LEVEL LANGUAGE SUPPORT

Many programmers are turning to high-level languages such as C as an alternative to coding in native assembly languages. High-level language (HLL) programming can improve productivity and produce code that is more easily maintained than assembly language programs. The most serious drawback to the use of HLL in MCUs has been the relatively larger size of programs written in HLL. Larger program ROM size requirements translate into increased system costs.

Motorola solicited the cooperation of third-party software developers to assure that the CPU12 instruction set would meet the needs of a more efficient generation of compilers. Several features of the CPU12 were specifically designed to improve the efficiency of compiled HLL, and thus minimize cost.

This appendix identifies CPU12 instructions and addressing modes that provide improved support for high-level language. C language examples are provided to demonstrate how these features support efficient HLL structures and concepts. Since the CPU12 instruction set is a superset of the M68HC11 instruction set, some of the discussions use the M68HC11 as a basis for comparison.

C.1 Data Types

The CPU12 supports the bit-sized data type with bit manipulation instructions which are available in extended, direct, and indexed variations. The char data type is a simple 8-bit value that is commonly used to specify variables in a small microcontroller system because it requires less memory space than a 16-bit integer (provided the variable has a range small enough to fit into eight bits). The 16-bit CPU12 can easily handle 16-bit integer types and the available set of conditional branches (including long branches) allow branching based on signed or unsigned arithmetic results. Some of the higher math functions allow for division and multiplication involving 32-bit values, although it is somewhat less common to use such long values in a microcontroller system.

The CPU12 has special sign extension instructions to allow easy type-casting from smaller data types to larger ones, such as from char to integer. This sign extension is automatically performed when an 8-bit value is transferred to a 16-bit register.

C.2 Parameters and Variables

High-level languages make extensive use of the stack, both to pass variables and for temporary and local storage. It follows that there should be easy ways to push and pull all CPU registers, stack pointer based indexing should be allowed, and that direct arithmetic manipulation of the stack pointer value should be allowed. The CPU12 instruction set provided for all of these needs with improved indexed addressing, the addition of an LEAS instruction, and the addition of push and pull instructions for the D accumulator and the CCR.

C.2.1 Register Pushes and Pulls

The M68HC11 has push and pull instructions for A, B, X, and Y, but requires separate 8-bit pushes and pulls of accumulators A and B to stack or unstack the 16-bit D accumulator (the concatenated combination of A:B). The PSHD and PULD instructions allow directly stacking the D accumulator in the expected 16-bit order.

Adding PSHC and PULC improved orthogonality by completing the set of stacking instructions so that any of the CPU register can be pushed or pulled. These instructions are also useful for preserving the CCR value during a function call subroutine.

C.2.2 Allocating and Deallocating Stack Space

The LEAS instruction can be used to allocate or deallocate space on the stack for temporary variables:

```
LEAS      -10,S          ;Allocate space for 5 16-bit integers
LEAS      10,S          ;Deallocate space for 5 16-bit ints
```

The (de)allocation can even be combined with a register push or pull as in the following example:

```
LDX      8,S+          ;Load return value and deallocate
```

X is loaded with the 16-bit integer value at the top of the stack, and the stack pointer is adjusted up by eight to deallocate space for eight bytes worth of temporary storage. Post-increment indexed addressing is used in this example, but all four combinations of pre/post increment/decrement are available (offsets from -8 to +8 inclusive, from X, Y, or SP). This form of indexing can often be used to get an index (or stack pointer) adjustment for free during an indexed operation (the instruction requires no more code space or cycles than a zero-offset indexed instruction).

C.2.3 Frame Pointer

In the C language, it is common to have a frame pointer in addition to the CPU stack pointer. The frame is an area of memory within the system stack which is used for parameters and local storage of variables used within a function subroutine. The following is a description of how a frame pointer can be set up and used.

First, parameters (typically values in CPU registers) are pushed onto the system stack prior to using a JSR or CALL to get to the function subroutine. At the beginning of the called subroutine, the frame pointer of the calling program is pushed onto the stack. Typically, an index register such as X, is used as the frame pointer, so a PSHX instruction would save the frame pointer from the calling program.

Next, the called subroutine establishes a new frame pointer by executing a TFR S,X. Space is allocated for local variables by executing an LEAS -n,S, where n is the number of bytes needed for local variables.

Notice that parameters are at positive offsets from the frame pointer while locals are at negative offsets. In the M68HC11, the indexed addressing mode uses only positive offsets, so the frame pointer always points to the lowest address of any parameter or local. After the function subroutine finishes, calculations are required to restore the stack pointer to the mid-frame position between the locals and the parameters before returning to the calling program. The CPU12 only requires execution of TFR X,S to deallocate the local storage and return.

The concept of a frame pointer is supported in the CPU12 through a combination of improved indexed addressing, universal transfer/exchange, and the LEA instruction. These instructions work together to achieve more efficient handling of frame pointers. It is important to consider the complete instruction set as a complex system with subtle interrelationships rather than simply examining individual instructions when trying to improve an instruction set. Adding or removing a single instruction can have unexpected consequences.

C.3 Increment and Decrement Operators

In C, the notation `++i` or `i--` is often used to form loop counters. Within limited constraints, the CPU12 loop primitives can be used to speed up the loop count and branch function.

The CPU12 includes a set of six basic loop control instructions which decrement, increment, or test a loop count register, and then branch if it is either equal to zero, or not equal to zero. The loop count register can be A, B, D, X, Y, or SP. A or B could be used if the loop count fits in an 8-bit char variable; the other choices are all 16-bit registers. The relative offset for the loop branch is a 9-bit signed value, so these instructions can be used with loops as long as 256 bytes.

In some cases, the pre or post increment operation can be combined with an indexed instruction to eliminate the cost of the increment operation. This is typically done by post-compile optimization because the indexed instruction that could absorb the increment/decrement operation may not be apparent at compile time.

C.4 Higher Math Functions

In the CPU12, subtle characteristics of higher math operations such as IDIVS and EMUL are arranged so a compiler can handle inputs and outputs more efficiently.

The most apparent case is the IDIVS instruction, which divides two 16-bit signed numbers to produce a 16-bit result. While the same function can be accomplished with the EDIVS instruction (a 32 by 16 divide), doing so is much less efficient because extra steps are required to prepare inputs to the EDIVS, and because EDIVS uses the Y index register. EDIVS uses a 32-bit signed numerator and the C compiler would typically want to use a 16-bit value (the size of an integer data type). The 16-bit C value would need to be sign-extended into the upper 16-bits of the 32-bit EDIVS numerator before the divide operation.

Operand size is also a potential problem in the extended multiply operations but the difficulty can be minimized by putting the results in CPU registers. Having high-precision math instructions is not necessarily a requirement for supporting high-level language because these functions can be performed as library functions. However, if an application requires these functions, the code is much more efficient if the MCU can use native instructions instead of relatively large, slow routines.

C.5 Conditional If Constructs

In the CPU12 instruction set, most arithmetic and data manipulation instructions automatically update the condition codes register, unlike other architectures that only change condition codes during a few specific compare instructions. The CPU12 includes branch instructions that perform conditional branching based on the state of the indicators in the condition codes register. Short branches use a single byte relative offset that allows branching to a destination within about ± 128 locations from the branch. Long branches use a 16-bit relative offset that allows conditional branching to any location in the 64-Kbyte map.

C.6 Case and Switch Statements

Case and switch statements (and computed GOTOs) can use PC-relative indirect addressing to determine which path to take. Depending upon the situation, cases can use either the constant offset variation or the accumulator D offset variation of indirect indexed addressing.

C.7 Pointers

The CPU12 supports pointers by allowing direct arithmetic operations on the 16-bit index registers (LEAS, LEAX, and LEAY instructions) and by allowing indexed indirect addressing modes.

C.8 Function Calls

Bank switching is a fairly common way of adapting a CPU with a 16-bit address bus to accommodate more than 64-Kbytes of program memory space. One of the most significant drawbacks of this technique has been the requirement to mask (disable) interrupts while the bank page value was being changed. Another problem is that the physical location of the bank page register can change from one MCU derivative to another (or even due to a change to mapping controls by a user program). In these situations, an operating system program has to keep track of the physical location of the page register. The CPU12 addresses both of these problems with the uninterruptible CALL and return from call (RTC) instructions.

The CALL instruction is similar to a JSR instruction, except that the programmer supplies a destination page value as part of the instruction. When CALL executes, the old page value is saved on the stack and the new page value is written to the bank page register. Since the CALL instruction is uninterruptible, this eliminates the need to separately mask off interrupts during the context switch.

The CPU12 has dedicated signal lines that allow the CPU to access the bank page register without having to use an address in the normal 64-Kbyte address space. This eliminates the need for the program to know where the page register is physically located.

The RTC instruction is similar to the RTS instruction, except that RTC uses the byte of information that was saved on the stack by the corresponding CALL instruction to restore the bank page register to its old value. Although a CALL/RTC pair can be used to access any function subroutine regardless of the location of the called routine (on the current bank page or a different page), it is most efficient to access some subroutines with JSR/RTS instructions when the called subroutine is on the current page or in an area of memory that is always visible in the 64-Kbyte map regardless of the bank page selection.

Push and pull instructions can be used to stack some or all the CPU registers during a function call. The CPU12 can push and pull any of the CPU registers A, B, CCR, D, X, Y, or SP.

C.9 Instruction Set Orthogonality

One very helpful aspect of the CPU12 instruction set, orthogonality, is difficult to quantify in terms of direct benefit to a HLL compiler. Orthogonality refers to the regularity of the instruction set. A completely orthogonal instruction set would allow any instruction to operate in any addressing mode, would have identical code sizes and execution times for similar operations on different registers, and would include both signed and unsigned versions of all mathematical instructions. Greater regularity of the instruction makes it possible to implement compilers more efficiently, because operation is more consistent, and fewer special cases must be handled.

INDEX

A

ABA instruction 6-8
Abbreviations for system resources 1-2
ABX instruction 6-9
ABY instruction 6-10
Accumulator direct indexed addressing mode 3-9
Accumulator offset indexed addressing mode 3-9
Accumulators 2-1 to 2-2, 5-8, 5-19
 A 2-1 to 2-2, 3-5, 5-8, 6-8, 6-11, 6-13,
 6-15 to 6-16, 6-20, 6-24, 6-35, 6-53, 6-57,
 6-60, 6-63, 6-69 to 6-71, 6-73, 6-87, 6-90,
 6-92 to 6-93, 6-97, 6-122, 6-124, 6-132,
 6-134, 6-136, 6-139 to 6-140,
 6-142 to 6-143, 6-146, 6-148, 6-151,
 6-154, 6-157, 6-160, 6-167, 6-169, 6-171,
 6-174, 6-177, 6-179 to 6-180,
 6-185 to 6-186, 6-193, 6-196 to 6-204,
 6-207
 B 2-1 to 2-2, 3-5, 5-8, 6-8 to 6-10, 6-12,
 6-14 to 6-15, 6-17, 6-21, 6-25, 6-36, 6-53,
 6-58, 6-61, 6-64, 6-70 to 6-71, 6-74,
 6-88 to 6-90, 6-92 to 6-93, 6-98,
 6-123 to 6-124, 6-133, 6-137, 6-146,
 6-149, 6-152, 6-155, 6-161, 6-172, 6-175,
 6-177, 6-179, 6-181, 6-185, 6-187, 6-194,
 6-196 to 6-197, 6-199 to 6-203, 6-208
 D 2-1 to 2-2, 3-5, 5-8, 6-15, 6-65,
 6-70 to 6-71, 6-78 to 6-79, 6-81 to 6-86,
 6-90 to 6-95, 6-124, 6-134, 6-138, 6-146,
 6-157, 6-163, 6-185, 6-188,
 6-195 to 6-196, 6-200, 6-202 to 6-203,
 6-215 to 6-216
 Indexed addressing 3-9
ADCA instruction 6-11
ADCB instruction 6-12
ADDA instruction 6-13
ADDB instruction 6-14
ADDD instruction 6-15
Addition instructions 5-3, 6-8 to 6-15
ADDR mnemonic 1-3
Addressing modes 3-1
 Direct 3-3
 Extended 3-3
 Immediate 3-2
 Indexed 2-2, 3-5
 Inherent 3-2
 Memory expansion 10-8
 Relative 3-4
ANDA instruction 6-16
ANDB instruction 6-17
ANDCC instruction 6-18
ASL instruction 6-19
ASLA instruction 6-20

ASLB instruction 6-21
ASLD instruction 6-22
ASR instruction 6-23
ASRA instruction 6-24
ASRB instruction 6-25
Asserted 1-3
Automatic indexing 3-8
Automatic program stack 2-2

B

Background debugging mode 5-22, 8-6
 BKGD pin 8-7 to 8-9
 Commands 8-9 to 8-10
 Enabling and disabling 8-7
 Instruction 5-22, 6-31, 8-7
 Registers 8-11
 ROM 8-6
 Serial interface 8-7 to 8-9
Base index register 3-6, 3-10
BCC instruction 6-26
BCLR instruction 6-27
BCS instruction 6-28
BEQ instruction 6-29
BGE instruction 6-30
BGND instruction 5-22, 6-31, 8-7
BGT instruction 6-32
BHI instruction 6-33
BHS instruction 6-34
Binary-coded decimal instructions 5-4, 6-8,
 6-11 to 6-14, 6-69
Bit manipulation instructions 5-7, 6-27, 6-48,
 B-15, C-1
 Mask operand 3-11, 6-27, 6-48
 Multiple addressing modes 3-11, 6-27, 6-48
Bit test instructions 5-7, 6-35 to 6-36, C-1
BITA instruction 6-35
BITB instruction 6-36
Bit-condition branches 5-16, 6-45, 6-47
BKGD pin 8-7 to 8-9
BLE instruction 6-37
BLO instruction 6-38
BLS instruction 6-39
BLT instruction 6-40
BMI instruction 6-41
BNE instruction 6-42
Boolean logic instructions 5-6
 AND 6-16 to 6-18
 Complement 6-62 to 6-64
 Exclusive OR 6-87 to 6-88
 Inclusive OR 6-151 to 6-153
 Negate 6-147 to 6-149
BPL instruction 6-43
BRA instruction 6-44

- Branch instructions 3-4, 4-4 to 4-5, 5-13, C-4
- Bit-condition 4-4 to 4-5, 5-16, 6-45, 6-47
- Long 4-4 to 4-5, 5-13, 6-104 to 6-121, B-13
- Loop primitive 4-5, 5-16, 6-70 to 6-71, 6-92 to 6-93, 6-200, 6-202
- Offset values 5-13, 5-16
- Offsets 3-4
- Short 4-4 to 4-5, 5-13, 6-26, 6-28 to 6-30, 6-32 to 6-34, 6-37 to 6-44, 6-46, 6-50 to 6-51
- Signed 5-13, 6-30, 6-32, 6-37, 6-40, 6-107 to 6-108, 6-111, 6-114
- Simple 5-13, 6-26, 6-28 to 6-29, 6-41 to 6-43, 6-50 to 6-51, 6-104 to 6-106, 6-115 to 6-117, 6-120 to 6-121
- Subroutine 5-17, 6-49
- Taken/not-taken cases 4-4, 6-7
- Unary 5-13, 6-44, 6-46, 6-118 to 6-119
- Unsigned 5-13, 6-33 to 6-34, 6-38 to 6-39, 6-109 to 6-110, 6-112 to 6-113
- BRCLR instruction 6-45
- BRN instruction 6-46
- BRSET instruction 6-47
- BSET instruction 6-48
- BSR instruction 4-3, 6-49
- Bus cycles 6-5
- Bus structure B-4
- BVC instruction 6-50
- BVS instruction 6-51
- Byte moves 6-144
- Byte order in memory 2-6
- Byte-sized instructions 4-4 to 4-5

C

- C status bit 2-5, 6-19 to 6-26, 6-28, 6-33 to 6-34, 6-38 to 6-39, 6-54, 6-69, 6-72 to 6-74, 6-78 to 6-79, 6-81 to 6-84, 6-86, 6-95 to 6-98, 6-104 to 6-105, 6-109 to 6-110, 6-112 to 6-113, 6-139 to 6-140, 6-142 to 6-143, 6-168, 6-179 to 6-182, 6-193 to 6-195
- CALL instruction 3-12, 4-3, 5-17, 6-52, 10-2 to 10-4, B-16, C-4 to C-5
- Case statements C-4
- CBA instruction 6-53
- Changes in execution flow 4-2 to 4-5, 6-102 to 6-103, 6-176 to 6-178, 6-196, 7-1 to 7-6
- CLC instruction 6-54
- Clear instructions 5-6, 6-56 to 6-58
- Cleared 1-3
- CLI instruction 6-55
- Clock monitor reset 7-3
- CLR instruction 6-56

- CLRA instruction 6-57
- CLRB instruction 6-58
- CLV instruction 6-59
- CMPA instruction 6-60
- CMPB instruction 6-61
- Code size B-10
- COM instruction 6-62
- COMA instruction 6-63
- COMB instruction 6-64
- Compare instructions 5-5, 6-53, 6-60 to 6-61, 6-65 to 6-68
- Complement instructions 5-6, 6-62 to 6-64
- Computer operating properly monitor 7-3
- Condition codes instructions 5-21, 6-18, 6-54 to 6-55, 6-59, 6-153, 6-162, 6-182 to 6-184, 6-198, 6-203 to 6-204, B-15
- Condition codes register 2-1, 2-3, 6-18, 6-54 to 6-55, 6-59, 6-90, 6-128, 6-153, 6-156, 6-162, 6-177, 6-183 to 6-185, 6-198, 6-203 to 6-204, C-4
- C status bit 2-5, 6-19 to 6-26, 6-28, 6-33 to 6-34, 6-38 to 6-39, 6-54, 6-69, 6-72 to 6-74, 6-78 to 6-79, 6-81 to 6-84, 6-86, 6-95 to 6-98, 6-104 to 6-105, 6-109 to 6-110, 6-112 to 6-113, 6-139 to 6-140, 6-142 to 6-143, 6-168, 6-179 to 6-182, 6-193 to 6-195
- H status bit 2-4, 6-8, 6-11 to 6-14, 6-69
- I mask bit 2-4, 6-18, 6-55, 6-183, 6-196, 6-205, 6-213, 7-2, 7-4
- Manipulation 5-21, 6-18, 6-54 to 6-55, 6-59, 6-153, 6-182 to 6-184, 6-198, 6-204
- N status bit 2-4, 6-41, 6-43, 6-115, 6-117
- S control bit 2-3, 6-189
- Stacking 6-156, 6-162
- V status bit 2-5, 6-50 to 6-51, 6-59, 6-120 to 6-121, 6-166 to 6-169, 6-184
- X mask bit 2-3, 6-90, 6-162, 6-177, 6-189, 6-198, 6-203, 6-213, 7-2, 7-4
- Z status bit 2-5, 6-29, 6-42, 6-81 to 6-84, 6-101, 6-106, 6-116, 6-139 to 6-140, 6-142 to 6-143
- Conditional 16-bit read cycle 6-7
- Conditional 8-bit read cycle 6-7
- Conditional 8-bit write cycle 6-7
- Conserving power 5-21, 6-189
- Constant indirect indexed addressing mode 3-7
- Constant offset indexed addressing mode 3-6 to 3-7
- Conventions 1-3
- COP reset 7-3
- CPD instruction 6-65
- CPS instruction 6-66
- CPU wait 6-213

CPX instruction 6-67
CPY instruction 6-68
Cycle code letters 6-5
Cycle counts B-9
Cycle-by-cycle operation 6-5

D

DAA instruction 6-69
DATA mnemonic 1-3
Data types 2-5
DBEQ instruction 6-70, A-25
DBNE instruction 6-71, A-25
DEC instruction 6-72
DECA instruction 6-73
DECB instruction 6-74
Decrement instructions 5-4, 6-72 to 6-77
Defuzzification 9-6 to 9-7, 9-22 to 9-24, 9-26, 9-29
DES instruction 6-75
DEX instruction 6-76
DEY instruction 6-77
Direct addressing mode 3-3
Division instructions 5-7
 16-bit fractional 6-91
 16-bit integer 6-94 to 6-95
 32-bit extended 6-78 to 6-79
Division instructions C-3

E

EDIV instruction 6-78
EDIVS instruction 6-79
Effective address 3-2, 3-5, 6-128 to 6-130
EMACS instruction 5-11, 6-80, 9-1, 9-29
EMAXD 6-81
EMAXD instruction 6-81
EMAXM instruction 6-82, 9-1
EMIND instruction 6-83, 9-1
EMINM instruction 6-84
EMUL instruction 6-85
EMULS instruction 6-86
Enabling maskable interrupts 2-4
EORA instruction 6-87
EORB instruction 6-88
ETBL instruction 5-12, 6-89, 9-1
Even bytes 2-6
Exceptions 4-3, 7-1
 Interrupts 7-3
 Maskable interrupts 7-1, 7-4 to 7-5
 Non-maskable interrupts 7-1, 7-4
 Priority 7-2
 Processing flow 7-6
 Resets 7-1 to 7-3
 Software interrupts 5-18, 6-196, 7-1, 7-6

Unimplemented opcode trap 7-1 to 7-2, 7-5
Vectors 7-1, 7-6
Exchange instructions 5-2, 6-90, 6-215 to 6-216, B-11, B-13
 Postbyte encoding A-24
Execution cycles 6-5
 Conditional 16-bit read 6-7
 Conditional 8-bit read 6-7
 Conditional 8-bit write 6-7
 Free 6-5
 Optional 4-4 to 4-5, 6-6
 Program word access 6-6
 Read indirect pointer 6-5
 Read indirect PPAGE value 6-5
 Read PPAGE 6-5
 Read 16-bit data 6-6
 Read 8-bit data 6-6
 Stack 16-bit data 6-6
 Stack 8-bit data 6-6
 Unstack 16-bit data 6-7
 Unstack 8-bit data 6-6
 Vector fetch 6-7
 Write PPAGE 6-5
 Write 16-bit data 6-6
 Write 8-bit data 6-6
Execution time 6-5
EXG instruction 6-90
Expanded memory 3-12, 4-3, 10-1, B-16, C-4 to C-5
 Addressing modes 3-12, 10-4 to 10-7
 Bank switching 3-12, 10-1, 10-3 to 10-7
 Chip-select circuits 10-5
 Instructions 3-12, 5-17, 6-52, 6-176, 10-2 to 10-4
 Overlay windows 10-1, 10-3 to 10-7
 Page registers 3-12, 10-1, 10-4 to 10-7
 Registers 10-5 to 10-7
 Subroutines 5-17, 10-2, C-4 to C-5
Extended addressing mode 3-3
Extended division 5-7
Extension byte 3-5
External interrupts 7-5
External queue reconstruction 8-1
External reset 7-3

F

Fast math B-9
FDIV instruction 6-91
Fractional division 5-7
Frame pointer C-2 to C-3
Free cycle 6-5
Fuzzy logic 9-1
 Antecedants 9-5

- Consequents 9-5
- Custom programming 9-26
- Defuzzification 5-9, 9-6 to 9-7, 9-22 to 9-24, 9-26, 9-29
- Fuzzification 5-9, 9-3, 9-26
- Inference kernel 5-9, 9-2, 9-7
- Inputs 5-9, 9-30
- Instructions 5-9, 6-141, 6-166, 6-168, 6-214, 9-1, 9-9, 9-13 to 9-14, 9-17 to 9-20, 9-22, B-15
- Interrupts 9-20, 9-23 to 9-24, 9-26
- Knowledge base 9-2, 9-5
- Membership functions 5-9, 6-141, 9-1 to 9-3, 9-9 to 9-13, 9-26 to 9-27
- Outputs 5-9, 9-30
- Rule evaluation 5-9, 6-166, 6-168, 9-1, 9-5, 9-13 to 9-15, 9-17 to 9-20, 9-22, 9-29
- Rules 9-2, 9-5
- Sets 9-2
- Tabular membership functions 5-12, 9-26
- Weighted average 5-9, 6-214, 9-1, 9-6 to 9-7, 9-22 to 9-24, 9-26

G

General purpose accumulators 2-1

H

- H status bit 2-4, 6-8, 6-11 to 6-14, 6-69
- High-level language C-1, C-3
 - Addressing modes C-1, C-3 to C-4
 - Condition codes register C-4
 - Expanded memory C-4 to C-5
 - Instructions C-1
 - Loop primitives C-3
 - Stack C-1 to C-2

I

- I mask bit 2-4, 6-18, 6-55, 6-183, 6-196, 6-205, 6-213, 7-2
- IBEQ instruction 6-92, A-25
- IBNE A-25
- IBNE instruction 6-93
- IDIV instruction 6-94
- IDIVS instruction 6-95, C-3
- Immediate addressing mode 3-2
- INC instruction 6-96
- INCA instruction 6-97
- INCB instruction 6-98
- Increment instructions 5-4, 6-96 to 6-101
- Index calculation instructions 5-20, 6-9 to 6-10, 6-76 to 6-77, 6-100 to 6-101, 6-129 to 6-130, B-11
- Index manipulation instructions 5-19, 6-67 to 6-68, 6-90, 6-126 to 6-127,

- 6-158 to 6-159, 6-164 to 6-165, 6-191 to 6-192, 6-203, 6-209 to 6-212, 6-215 to 6-216

- Index registers 2-1 to 2-2, 5-19, C-2
 - X 3-5, 6-9, 6-67, 6-70 to 6-71, 6-76, 6-90 to 6-95, 6-100, 6-126, 6-128 to 6-130, 6-158, 6-164, 6-166, 6-168, 6-177, 6-185, 6-191, 6-196, 6-200 to 6-203, 6-209, 6-211, 6-215
 - Y 3-5, 6-10, 6-68, 6-70 to 6-71, 6-77 to 6-80, 6-85 to 6-86, 6-90, 6-92 to 6-93, 6-101, 6-127 to 6-130, 6-159, 6-165 to 6-166, 6-168, 6-177, 6-185, 6-192, 6-196, 6-200 to 6-203, 6-210, 6-212, 6-216
- Indexed addressing modes 2-2, 3-5, A-23, B-6 to B-9
 - Accumulator direct 3-9
 - Accumulator offset 3-9
 - Automatic indexing 3-8
 - Base index register 3-6, 3-10
 - Extension byte 3-5
 - Postbyte 3-5
 - Postbyte encoding 3-5, A-23
 - 16-bit constant indirect 3-7
 - 16-bit constant offset 3-7
 - 5-bit constant offset 3-6
 - 9-bit constant offset 3-7
- Inference kernel, fuzzy logic 9-7
- Inherent addressing mode 3-2
- INS instruction 6-99
- Instruction queue 1-1, 2-6, 4-1, 8-1, B-4
 - Alignment 4-1
 - Buffer 4-1
 - Debugging 8-1
 - Movement cycles 4-2
 - Reconstruction 8-1 to 8-2, 8-4 to 8-5
 - Stages 4-1, 8-1
 - Status registers 8-4 to 8-5
 - Status signals 4-1, 8-1, 8-3, 8-5 to 8-6
- Instruction set A-2
- Integer division 5-7
- Interrupt instructions 5-18
- Interrupts 7-3
 - Enabling and disabling 2-3 to 2-4, 6-55, 6-183, 7-2
 - External 7-5
 - I mask bit 2-4, 6-55, 6-183, 6-196, 6-213, 7-4
 - Instructions 5-18, 6-55, 6-177, 6-183, 6-196, 6-205
 - Low-power stop 5-21, 6-189
 - Maskable 2-4, 7-4
 - Non-maskable 2-3, 7-2, 7-4
 - Recognition 7-4
 - Return 2-4, 5-18, 6-177, 7-5

Service routines 7-4
Software 5-18, 6-196, 7-1, 7-6
Stacking 7-4
Vectors 7-3
Wait instruction 5-21, 6-213
X mask bit 2-3, 6-189, 6-213, 7-4
INX instruction 6-100
INY instruction 6-101

J

JMP instruction 4-5, 6-102
JSR instruction 4-3, 6-103
Jump instructions 5-17
Jumps 4-5

K

Knowledge base 9-2

L

LBCC instruction 6-104
LBSC instruction 6-105
LBEQ instruction 6-106
LBGE instruction 6-107
LBGT instruction 6-108
LBHI instruction 6-109
LBHS instruction 6-110
LBLE instruction 6-111
LBLO instruction 6-112
LBLS instruction 6-113
LBLT instruction 6-114
LBMI instruction 6-115
LBNE instruction 6-116
LBPL instruction 6-117
LBRA instruction 6-118
LBRN instruction 6-119
LBVC instruction 6-120
LBVS instruction 6-121
LDAA instruction 6-122
LDAB instruction 6-123
LDD instruction 6-124
LDS instruction 6-125
LDX instruction 6-126
LDY instruction 6-127
LEAS instruction 6-128, C-2, C-4
Least significant byte 1-3
Least significant word 1-3
LEAX instruction 6-129, C-4
LEAY instruction 6-130, C-4
Legal label 6-3
Literal expression 6-3
Load instructions 5-1, 6-122 to 6-130
Logic level one 1-3
Logic level zero 1-3

Loop primitive instructions 4-5, 6-70 to 6-71,
6-92 to 6-93, 6-200, 6-202, A-25, B-13, C-3
Offset values 5-16
Postbyte encoding A-25
Low-power stop 5-21, 6-189
LSL instruction 6-131
LSL mnemonics 5-8
LSLA instruction 6-132
LSLB instruction 6-133
LSLD instruction 6-134
LSR instruction 6-135
LSRA instruction 6-136
LSRB instruction 6-137
LSRD instruction 6-138

M

Maskable interrupts 7-1, 7-4
MAXA instruction 6-139
Maximum instructions 5-11, B-14
16-bit 6-81 to 6-82
8-bit 6-139 to 6-140
MAXM instruction 6-140, 9-1
MEM instruction 5-9, 6-141, 9-1, 9-9 to 9-13
Membership functions 9-2
Memory and addressing symbols 1-2
Memory expansion
Addressing 10-8
Bank switching 10-8
Overlay windows 10-8
Page registers 10-3, 10-8
MINA instruction 6-142, 9-1
Minimum instructions 5-11, B-14
16-bit 6-83 to 6-84
8-bit 6-142 to 6-143
MINM instruction 6-143
Misaligned instructions 4-4 to 4-5
Mnemonic 1-3
Mnemonic ranges 1-3
Most significant byte 1-3
Most significant word 1-3
MOVB instruction 6-144
Move instructions 5-3, 6-144 to 6-145, B-10,
B-13
Destination 3-10
Multiple addressing modes 3-10
PC relative addressing 3-10
Reference index register 3-10
Source 3-10
MOVW instruction 6-145
MUL instruction 6-146
Multiple addressing modes
Bit manipulation instructions 3-11, 6-27, 6-48
Move instructions 3-10, 6-144 to 6-145

Multiplication instructions 5–7
 16-bit 6–85 to 6–86
 8-bit 6–146
Multiply and accumulate instructions 5–11, 6–80,
 6–214
M68HC11 compatibility 3–2, B–1
M68HC11 instruction mnemonics B–1

N

N status bit 2–4, 6–41, 6–43, 6–115, 6–117
NEG instruction 6–147
NEGA instruction 6–148
Negate instructions 5–6, 6–147 to 6–149
Negated 1–3
Negative integers 2–5
NEGB instruction 6–149
Non-maskable interrupts 7–1 to 7–2, 7–4
NOP instruction 5–22, 6–150
Notation
 Branch taken/not taken 6–7
 Changes in CCR bits 6–2
 Cycle-by-cycle operation 6–5
 Memory and addressing 1–2
 Object code 6–2
 Operators 1–3
 Source forms 6–3
 System resources 1–2
Null operation instruction 5–22, 6–150
Numeric range of branch offsets 3–4

O

Object code notation 6–2
Odd bytes 2–6
Opcodes B–2, B–9
 Map A–20
Operators 1–3
Optional cycles 4–4 to 4–5, 6–6
ORAA instruction 6–151
ORAB instruction 6–152
ORCC instruction 6–153
Orthogonality C–5

P

Pointer calculation instructions 5–20,
 6–128 to 6–130
Pointers C–4
Postbyte 3–5, 6–90, 6–185, 6–203
Postbyte encoding
 Exchange instructions A–24
 Indexed addressing modes A–23
 Loop primitive instruction A–25
 Transfer instructions A–24
Post-decrement indexed addressing mode 3–8
Post-increment indexed addressing mode 3–8

Power conservation 5–21, 6–189, 6–213
Power-on reset 7–3
Pre-decrement indexed addressing mode 3–8
Pre-increment indexed addressing mode 3–8
Priority, exception 7–2
Program counter 2–1, 2–3, 3–5, 6–31, 6–49, 6–52,
 6–103, 6–128 to 6–130, 6–144 to 6–145,
 6–150, 6–177 to 6–178, 6–196, 6–201, 6–205
Program word access cycle 6–6
Programming model 1–1, 2–1, B–3
Pseudo-non-maskable interrupt 7–2
PSHA instruction 6–154
PSHB instruction 6–155
PSHC instruction 6–156
PSHD instruction 6–157
PSHX instruction 6–158
PSHY instruction 6–159
PULA instruction 6–160
PULB instruction 6–161
PULC instruction 6–162
PULD instruction 6–163, C–2
Pull instructions C–5
PULX instruction 6–164
PULY instruction 6–165
Push instructions C–5
PUSHD instruction C–2

R

Range of mnemonics 1–3
Read indirect PPAGE cycle 6–5
Read PPAGE cycle 6–5
Read 8-bit data cycle 6–6
Read16-bit data cycle 6–6
Register designators 6–3
Relative addressing mode 3–4
Relative offset 3–4
Resets 7–1 to 7–2
 Clock monitor 7–3
 COP 7–3
 External 7–3
 Power-on 7–3
REV instruction 5–9, 6–166, 9–1, 9–5,
 9–13 to 9–15, 9–17 to 9–20, 9–22, 9–29
REVV instruction 5–9, 6–168, 9–1, 9–5,
 9–13 to 9–15, 9–17 to 9–20, 9–22, 9–29
ROL instruction 6–170
ROLA instruction 6–171
ROLB instruction 6–172
ROM, BDM 8–6
ROR instruction 6–173
RORA instruction 6–174
RORB instruction 6–175
Rotate instructions 5–8, 6–170 to 6–175
RTC instruction 3–12, 4–3, 5–17, 6–176,

10-2 to 10-4, B-16, C-4 to C-5
RTI instruction 2-4, 5-18, 6-177, 7-5
RTS instruction 4-3, 6-178

S

S control bit 2-3, 6-189
SBA instruction 6-179
SBCA instruction 6-180
SBCB instruction 6-181
SEC instruction 6-182
SEI instruction 6-183
Set 1-3
Setting memory bits 6-48
SEV instruction 6-184
SEX instruction 5-2, 6-185
Shift instructions 5-8
 Arithmetic 6-19 to 6-25
 Logical 6-131 to 6-138
Sign extension instruction 6-185
Signed branches 5-13
Signed integers 2-5
Signed multiplication 5-7
Sign-extension instruction 5-2, C-1
Simple branches 5-13
Software interrupts 6-196, 7-1
Source code compatibility 1-1, B-1
Source form notation 6-3
Specific mnemonic 1-3
STAA instruction 6-186
STAB instruction 6-187
Stack 2-2, B-5 to B-6
 Interrupts 6-177, 6-196
 Stop and wait 6-189, 6-213
 Subroutines 6-49, 6-52, 6-103, 6-176, 6-178
 Traps 6-205
Stack operation instructions 5-20, 6-154 to 6-165
Stack pointer 2-1 to 2-2, 3-5, 6-49, 6-52, 6-66,
 6-70 to 6-71, 6-75, 6-90, 6-92 to 6-93, 6-99,
 6-103, 6-125, 6-128 to 6-130,
 6-154 to 6-165, 6-178, 6-185, 6-190,
 6-200 to 6-203, 6-209 to 6-212, C-1
 Initialization 2-2
 Manipulation 5-20, 6-66, 6-75, 6-99, 6-125,
 6-128, 6-154 to 6-155, 6-190,
 6-209 to 6-212
 Stacking order 2-2, B-5
Stack pointer instructions 5-20, 6-66, 6-75, 6-99,
 6-125, 6-128, 6-190, 6-203, 6-209 to 6-212,
 B-16 to C-1
Stack 16-bit data cycle 6-6
Stack 8-bit data cycle 6-6
Stacking instructions 6-154 to 6-155
Standard CPU12 address space 2-5

STD instruction 6-188
STOP instruction 2-3, 5-21, 6-189
Store instructions 5-1, 6-186 to 6-188,
 6-190 to 6-192
STS instruction 6-190
STX instruction 6-191
STY instruction 6-192
SUBA instruction 6-193
SUBB instruction 6-194
SUBD instruction 6-195
Subroutine instructions 5-17
Subroutines 4-3, 6-103, C-4 to C-5
 Expanded memory 4-3, 5-17, 6-52, 6-176
 Instructions 5-17, 6-49, 6-103, C-4 to C-5
 Return 6-176, 6-178
Subtraction instructions 5-3, 6-179 to 6-181,
 6-193 to 6-195
SWI instruction 5-18, 6-196, 7-6
Switch statements C-4
Symbols and notation 1-2

T

TAB instruction 6-197
Table interpolation instructions 5-12, 6-89, 6-201,
 B-15
Tabular membership functions 9-26 to 9-27
TAP instruction 6-198
TBA instruction 6-199
TBEQ instruction 6-200, A-25
TBL instruction 5-12, 6-201, 9-1, 9-26 to 9-27
TBNE instruction 6-202, A-25
Termination of interrupt service routines 5-18,
 6-177, 7-5
Termination of subroutines 6-176, 6-178
Test instructions 5-5, 6-35 to 6-36, 6-200, 6-202,
 6-206 to 6-208
TFR instruction 6-185, 6-198, 6-203 to 6-204,
 6-209 to 6-212
TPA instruction 6-204
Transfer and exchange instructions C-1
Transfer instructions 5-2, 6-197 to 6-199,
 6-203 to 6-204, 6-209 to 6-212, B-11, B-13
 Postbyte encoding A-24
TRAP instruction 5-18, 6-205, 7-5
TST 6-206
TST instruction 6-206
TSTA instruction 6-207
TSTB instruction 6-208
TSX instruction 6-209
TSY instruction 6-210
Twos-complement form 2-5
TXS instruction 6-211
Types of instructions

Addition and Subtraction 5-3
Background and null 5-22
Binary-coded decimal 5-4
Bit test and manipulation 5-7
Boolean logic 5-6
Branch 5-13
Clear, complement, and negate 5-6
Compare and test 5-5
Condition code 5-21
Decrement and increment 5-4
Fuzzy logic 5-9
Index manipulation 5-19
Interrupt 5-18
Jump and subroutine 5-17
Load and store 5-1
Loop primitives 5-16
Maximum and minimum 5-11
Move 5-3
Multiplication and division 5-7
Multiply and accumulate 5-11
Pointer and index calculation 5-20
Shift and rotate 5-8
Sign extension 5-2
Stacking 5-20
Stop and wait 5-21
Table interpolation 5-12
Transfer and exchange 5-2
TYS instruction 6-212

U

Unary branches 5-13
Unimplemented opcode trap 5-18, 6-205,
7-1 to 7-2
Unsigned branches 5-13
Unsigned multiplication 5-7
Unstack 16-bit data cycle 6-7
Unstack 8-bit data cycle 6-6
Unweighted rule evaluation 6-166, 9-5,
9-13 to 9-15, 9-17 to 9-20, 9-22, 9-29

V

V status bit 2-5, 6-50 to 6-51, 6-59,
6-120 to 6-121, 6-166 to 6-169, 6-184
Vector fetch cycle 6-7
Vectors, exception 7-1, 7-6

W

WAI instruction 5-21, 6-213
WAV instruction 5-9, 5-11, 6-214, 9-1,
9-6 to 9-7, 9-22 to 9-24, 9-26, 9-29
Wavr pseudoinstruction 9-23 to 9-24, 9-26
Weighted average 6-214
Weighted rule evaluation 6-168, 9-5,
9-13 to 9-15, 9-17 to 9-20, 9-22, 9-29

Word moves 6-145
Write PPAGE cycle 6-5
Write 16-bit data cycle 6-6
Write 8-bit data cycle 6-6

X

X mask bit 2-3, 6-90, 6-162, 6-177, 6-189,
6-198, 6-203, 6-213
XGDX instruction 6-215
XGDY instruction 6-216

Z

Z status bit 2-5, 6-29, 6-42, 6-81 to 6-84, 6-101,
6-106, 6-116, 6-139 to 6-140,
6-142 to 6-143
Zero-page addressing 3-3

SUMMARY OF CHANGES

First edition.

Colophon:

This manual is a production of the Motorola Advanced Microcontroller Division. Writing and technical edit by Harold D. Roberson, using Macintosh computers and Framemaker 5 software. Technical review performed by Jim Sibigroth and Greg Viot. Illustrations by Harold Roberson and Doug Garry. Copy edited by Donna Delvy and Kurt Von Quintus.

How to reach us:

USA/EUROPE: Motorola Literature Distribution;

P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,

6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,

51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CPU12RM/AD

