
DATA COMMUNICATION

ADVANCED SEMICONDUCTOR DEVICES (PTY) LTD P.O. Box 2944, Johannesburg 2000 3rd Floor, Vogas House

WITH LINEAR IC'S

123 Pritchard Street/Corner Mooi Street





Introduction oissimens and I - I

The diversity of data communication systems has generated the need of many new interface integrated circuits.


Moreover, this need to interconnect individual pieces of equipment into complex systems has led to the establishment of several Interface standards to ensure equipment compatibility.

The purpose of this brochure is:

- To describe
 - The transmission systems
 - The characteristics of the Interface different standards
- To give
 - A selector guide of Motorola's drivers, receivers transceivers
 - A competition cross reference.

The line involved can be a single line, a coaxial tible, a twisted pair line or a multi-line cable.

Another common driver/receiver system, shown in Fig II, is commonly called a party line or ous system. In this system, the line is shared by trivers and receivers. It should be noticed that although any driver can be utilized to drive the



2. Line Driver




Fig. III — Differential open collector




Fig. IV — MC3487 equivalent circuit balanced differential voltage driver




Fig. V — Single ended line driver

The Line driver purpose is to translate the input logic level (DTL, TTL, CMOS, etc.) to a signal more suitable for driving the line. An important exception to this is found in the MECL logic family, where MECL gates may be used to drive the line directly.

A popular method of driving lines between TTL systems is the differential open collector approach (Fig III).

A differential voltage, which is a function of the line terminations is created on the line.

Always one line is at ground potential line 1 goes low when Q1 conducts and line 2 remains at ground potential. Line 2 goes low when Q2 conducts and line 1 remains at ground potential.

An example of an IC driver using this technique is the MC75S110.

Other types of drivers include balanced differential voltage drivers (Fig IV) such as the MC3487.

In this type of circuit, the outputs are switched so that for a logic 1 input, output A > output B; for a logic 0 input, output B > output A.

The third type of driver is the single-ended voltage driver. The output of this type of driver is either positive or negative, with respect to the driver's ground, depending on the input. Fig V shows this type of driver.

Example of this type of driving: MC1488 or MC3488.

The remaining five lines are used for general bus control:

ATN (attention) is used to specify if data on DIO lines are interface messages (addressing, etc.) or Instrument messages (DVM range, etc.).

IFC (Interface clear)

places the interface system into a known quiescent state.

is used to select between (remote enable) local or remote control of the instrument.

SRQ

Is used by an instrument (service request) to indicate the need for attention and to request interruption of the current sequence of events.

EIO

is used to indicate the end (end or identify) of a multiple byte transfer sequence.

b) Bus transceivers

Fig. VII shows a block diagram of a GPIB compatible instrument.

GPB Interface **Transceivers** Handshake and Interface Logic Device Message Decoding Logic Basic Instrument

Fig. VII - GPIB compatible instrument

The interface transceivers provide coupling between the instrument logic levels (TTL, CMOS, etc.) and the standardized bus voltage levels. In addition, they provide receiver hysteresis for noise immunity.

Integrated circuit implementation of these transceivers are provided by Motorola's MC3440, 41, 43, 46, 47, 48. All are quad interface transceivers (except MC 3447 which is octal) designed for interfacing between the GPIB and the instrument logic levels.


Four packages of transceivers - two packages with MC3447 - are required for a complete GPIB instrument interface, with each package providing four open collector drivers and four receivers with inputs hysteresis.

The input hysteresis provides increased signal line noise immunity.

2. RS422 data Communications

A high performance specification for data rates up to 10 megabaud, the RS422 standard employs a differential voltage mode configuration. The differential approach facilitates design of receiver structures that will reject noise which is common to both lines while

detecting small differential signals. Ground path potential difference problems are also effectively suppressed. In addition, the complementary differential driver outputs permit to double the effective logic swing when operating on a single + 5 V supply.



El	A RS422
Driver Open-Circuit Voltage Differential Single Ended	$ \begin{vmatrix} V_{\text{OD}} & \leq 6.0 \text{ V} \\ V_{\text{O}} & \leq 6.0 \text{ V} \end{vmatrix} $
Driver Output Voltage $R_L = 50 \Omega$ to Gnd (Each Output)	$2.0 \text{ V} \le V_{\text{OD}} \ge 0.5 \text{ V}_{\text{OD}}$ (Open Circuit) $ V_{\text{OD}} - V_{\text{OD}} \le 0.4 \text{ V}$
Voltage from Junction of 50 Ω Resistors tied to Outputs to Gnd	Vos - Vos ≤ 0.4 V
Driver Short-Circuit Current	I _{sc} ≤ 150 mA
Driver Output Leakage Current $(V_{CC} = 0, -0.25 \text{ V} < V_0 < + 6.0 \text{ V})$	i₀ ≤ 100 uA
DriverRise/Fall Times (10% + 90%) (Period of Output Pulse ≥ 200 ns (Period of Output Pulse ≤ 200 ns	t _{TLH} or t _{THL} ≤ 0.1 Output Period t _{TLH} or t _{THL} ≤ 20 ns
Receiver Input Current ($V_{CC} = On \text{ or off}$) $V_1 = \pm 10 \text{ V}$ $V_1 = \pm 3.0 \text{ V}$	I₁≤ ±3.25 mA I₁≤ ±1.50 mA
Receiver Input Thresholds $(-7.0 \text{ V} \leq \text{V}_{\text{CM}} \leq +7.0 \text{V})$	V _{TH} ≤ ± 200 mV
Receiver Input Balance ($V_1 = \pm 400 \text{ mV}$ thru Balanced 500 Ω resistors, $-7.0 \text{ V} \leq \text{V}_{\text{CM}} \leq +7.0 \text{V}$)	Receiver Maintains Correct Logic State Output
Baud Rate	BR ≤ 10 megabaud


Products for RS 422 MC 3486 MC 3487 AM 26LS 31


Comparison between the different standards

PARAMETER	RS232	RS422	RS423
Line Length (recommended max-may be exceeded with proper design)	50 ft	1200 m (4000 ft)	1200 m (4000 ft)
Input Z	3 to 7 kΩ	> 4 kΩ	> 4 k Ω
Max Frequency (baud)	20 kbaud	10 Mbaud	100 kbaud
Transition time* (time in undefined area between «1» and «0») tr = 10 to 90 %	4 % of r or 1 ms	tr ≤ 0.1 r r ≥ 200 ns tr ≤ 20 ns r< 200 ns	$tr \leqslant 3 r$ $r < 1 ms$ $tr \leqslant 300 us$ $r > 1 ms$
dV/dt (wave shaping)	30V/µs	See transit. time	
Mark (Data «1») Space (Data «0»)	-3 V + 3 V	A < B A > B	A = Negative B = Positive
Common mode Voltage (for balanced receiver)	_	-7V <v<sub>CM<7V</v<sub>	- 1
Output Z	-	$<$ 100 Ω balanced	<50 Ω
Open circuit Output Voltage (V ₀) V _t = loaded V ₀	$3V < V_q < 25V$ $5 < V_q < 15V$ $3 \text{ to } 7.k_{\Omega} \text{ load}$	Vd<6V** 2V or 5Vo< Vd 100 Ω bal.load	V. ≤.9 V ₀ 450 Ω load
Short Circuit Current	500 mA	150 mA	150 mA
Power-Off Leakage (Vo applied to unpowered device)	> 300 Ω 2V< Vd<25V Vo applied	<100 μA 0 V <v<sub>0<6V V₀ applied</v<sub>	< 100 μ A Vd<6V Vo applied
Min Receiver Input For Proper Vo	> ± 3 V	200 mV differential	> ± 3 V

^{*} r is bit period

^{**} across output, or output to ground





IEE 48	8-1975 Introduction Of Studie bisbasic Meli-			
Number of Devices	15 per system max			
Number of Signal Lines	8 data, 8 control			
Data Rate	1 Megabyte max			
Transmission Path	20 meters total accumulated cable length max			
Data Transfert	Byte-serial, bit-parallel, bidirectional using inter- locked handshake technique			
Driver Configuration	Open collector for SRQ, NRFD, NDAC Open collector or three-state for DIO 1.8, DAV, IFC, ATN, REN and EOI			
Driver Output Voltage Low Logic State (I _{OL} = 48 mA) High Logic State	V _{OL} ≤ 0.4*			
Three-State ($I_{OH} = -5.2 \text{ mA}$) Open collector ($V_0 = 5.25 \text{ V}$)	2.4 V min Leakage = 0.25 mA			
Third State Leakage Current (Vo = 2.4 V)	± 40 μA max (Constant to the Legisland			
Receiver Input Thresholds Low Logic State High Logic State	<0.8 V ≥ 2.0 V Solution and assistance of the control of the co			
Receiver Thresholds (If Schmitt Trigger is Used) Low Logic State High Logic State Hysteresis	+ 1.1 V > V _{TH} − > 0.6 V + 2.0 V > V _{TH} + > 1.5 V ≥ 0.4 V			
Resistive Termination Recommendations	3.0 k Ω to V _{CC} 6.2 k Ω to Gnd			
Receiver Input Current Low Logic State ($V_{IL}=0.4\ V$) High Logic State ($V_{IH}=2.4\ V$) ($V_{IH}=5.25\ V$)	- 1.6 mA max + 4.0 μA max + 1.0 mA max			
DC Load Characteristics $ \begin{array}{ccc} (I \leqslant 0 \text{ mA}) \\ (I \geqslant 0 \text{ mA}) \\ (I \geqslant -12 \text{ mA}) \\ (V \leqslant 0.4 \text{ V}) \\ (V \geqslant 0.4 \text{ V}) \\ (V \leqslant 5.5 \text{ V}) \\ (V \geqslant 5.0 \text{ V}) \end{array} $	V < 3.7 V V > 2.5 V V > -1.5 V (if receiver present) I < 1.3 mA I > -3.2 mA I < 2.5 mA $I > 0.7 \text{ mA or small-signal Z must be} \leq 2.7 \text{ k}$ at 1 MHz			

^{*} May be changed to 0.5 V to permit Schottky devices


Products for IEEE 488-1975

- MC3440A
- MC3441A
- MC3447 MC3446A MC3447 MC3448A

6. Minicomputer

The unified bus system is widely employed for data I/O on popular minicomputer. It utilizes a single wire bidirectional voltage-mode system. Terminations are required on the lines.

The recommended drivers are open collector types and the receivers are available with or without hysteresis. Receiver outputs are active pull-up and input are fixed-reference differential amplifier types for low input loading.



UNIFIED BI	US			
Termination	180 Ω to V _{CC} 390 Ω to Gnd			
Impedance	120 Ω			
Receiver Input Current (V _{IH} = 4.0 V, V _{CC} = 5.25 V	50 μA max			
Receiver Input Threshold High State Low State Not Hysteresis Equipped High State Low State	1.8 V \leq V _{TH} + \leq 2.5 V 1.05 V \leq V _{TH} - \leq 1.55 V 1.7 V min 1.3 V max			
Bus Voltage - Low Logic State (Bus = 50 mA)	0.7 V max			
Bus Current ($V_{Bus} = 4.0 \text{ V}, V_{cc} = 5.25 \text{ V or DV}$)	100 μA max			
Driver Type	Open collector			
Receiver Type	Differential amplifier, fixed reference			
2 0727	American Language Language Language			

Products for Unified bus

- MC3437
- MC3438
- DS8641

	Device	Output current Capability	Prop. Delay Time	Single or Diff.	Party Line Operat.	Strobe or Enable	Power Supply	Logic Compati- bility	Corresponding receiver	Additional Features	
۱۲ ۱۲	MC8T13L/P	75mA (min)	20	S	Yes	9-	5 V	TTL/DTL	MC8T14	Outputs short circuit	
	MC8T23L/P	59.3 mA (min)	20	S	Yes	-	5 V	TTL/DTL	MC8T24	protected	
DUAL	MC3488L/P	150 mA	-	S	-	-	from ±9V to +15V	TTL/DTL	MC3486	RS423 and RS232C	
QUAD	MC75S110L/P	12 mA	15 ns	Diff.	Yes	S	±5 V	TTL	MC75107 Mc 75108	TTL input compatiblity Schottky processing Inhibitor available for driver selection	
	MC1488L/P	10 mA	175 ns	S		-	± 15 V	TTL/DTL	MC1489,A	Power-off source impedance 300 Ω min RS232C Simple slew rate control with external capacitor	
	MC3453L/P	12 mA	15 ns	Diff.	Yes	S	±5 V	TTL	MC3450	Four independent drivers -3 V output common mode voltage over active operating range	
	MC3487L/P	48 mA	15	Diff.	nedo redo	Е	+ 5 V	TTL/DTL	MC3486	Schottky process RS422 Three state outputs	
	MC3481L/P MC3485L/P	59.3 mA	25	S	Yes	Е	+5 V	TTL	MC75125/7 MC75128/9	Compliance with IBM 360 370 Schottky processing. Separate enable and fault flag 3481. Common enable and fault flag 3485	
	AM26LS31DC/PC	150 mA	20	Diff.		Е	+ 5 V	Mos	AM26LS32	RS422 Spec Schottky processing Mos compatible	

	Device	Single or		Prop. Delay time (ms)		Power Supply		Corresponding Driver	Add	litional features	
DUAL	MC75107 L/P MC75108 L/P	D D	Totem pole Open	25 25	S S	±5V ±5 V	TTL/DTL TTL/DTL	MC75S110 MC75S110	Input sensitivity ± 25mV Differential input common-mode voltage range of ± 30 V		
	4.2	COAS	collector		1	Fani		1 6	TTL or DTL drive capability		
TRIPLE	MC8T14 L/P	S	Totem	30	S	+5V	TTL/DTL	MC8T13	Each channel can be independently strobed Fully compatible TTL/DTL Input hysteresis results in high noise immunity Meet IBM 360/370 Spec		
	MC8T24 L/P	S	Totem pole	30	S	+5 V	TTL/DTL	MC8T23			
	MC1489/A L/P	S	Common	50	4.1	+ 5 V	TTL/DTL	MC1488	Meet EIA Standard RS232C Receiver performance identical to the MC75107/108 Four independent receivers		
	MC3450 L/P	D	Totem pole	25	S	± 5V	TTL	MC3453			
	MC3452 L/P	D	Open collector	25	S	±5 V	TTL	MC3452	Implied «AND» capability with open collector outputs (3452)		
QUAD	MC3486 L/P	D	Totem pole	25	3 State control	+ 5 V	TTL/DTL	MC3437 MC3488	Meet RS422/423 specification Receiver output 74LS compatible Four independent drains Internal hysteresis		
	AM26LS32 DC/PC	D	Totem pole	25	Е	5 V	MOS/TTL	AM26LS31		Spec with choice of complemen- s, for receiving directly onto	
HEX	MC3437 L/P	S	Totem pole	30	E	+ 5 V	SQ TTL	MC3438 DS8641	Useful in system e lines Receiver TTL com	mploying 120 Ω terminated patible	
2	MC75125/7 L/P	S	Totem	25	S	5 V	TTL/DTL	MC3481/5	Meets IBM 360/3	70 I/O Spec	
OTHER	MC75128/9 L/P	S	pole Totem pole	25	S	5 V	TTL/DTL	MC3481/5	Schottky clamped	transistor	

Competitor	Motorola			
	Direct replac.			
Texas Instruments				
AM26S10CJ	MC26S10L			
AM26S10CN	MC26S10P			
AM26S11CJ	MC26S11L			
AM26S11CN	MC26S11P			
AM26LS31DC	AM26LS31DC			
AM26LS31PC	AM26LS31PC			
AM26LS32DC	AM26LS32DC			
AM26LS32PC	AM26LS32PC			
MC3446J	MC3446AL			
VC3446N	MC3446AP			
VC3486J	MC3486L			
MC3486N	MC3486P			
MC3487J	MC3487L			
MC3487N	MC3487P			
SN75107AJ	MC75107L			
SN75107AN	MC75107P			
SN75108AJ	MC75108L			
N75108AN	MC75108P			
SN75121J	MC8T13L			
SN75121N	MC8T13P			
SN75121N	MC8T14L			
SN75122J	MC8T23L			
SN75123J				
	MC8T23P			
SN75124J	MC8T24L			
SN75124N	MC8T24P			
SN75125J	MC75125L			
SN75125N	MC75125P			
SN75126J	MC3481/5L*			
SN75126N	MC3481/5P*			
SN75127J	MC75127L			
SN75127N	MC75127P			
N75128J	MC75128L			
SN75128N	MC75128P			
SN75129J	MC75129L			
SN75129N	MC75129P			
SN 75129N	MC3443P*			
SN75160J/N	MC3447L/P*			
SN75161J/N	MC3447L/P*			
SN75188J	MC1488L			
SN75188N	MC1488P			
N75189AJ	MC1489AL			
SN75189J	MC1489L			
SN75189AN	MC1489AP			
N75189N	MC1489P			
N8T26AJ	MC8626AL			
8T26AN	MC8T26AP			
A9636CJG	MC3488AU			
A9636CP	MC3488AP1			

COMPETITION CROSS REFERENCE							
Competitor	Motorola Direct replac.						
AMD AM1488 XC AM1489 APC AM1489 PC AM1489 AXC AM1489 XC AM26S10 DC AM26S10 PC AM26S11 DC AM26S11 PC AM26LS31 DC AM26LS31 PC AM26LS32 DC AM26LS32 PC N8T26 AB N8T28 B N8T28 F MC3448 AP/AL	MC1488L MC1489 AP MC1489 P MC1489 AL MC1489L MC26S10 L MC26S10 P MC26S11 L MC26S11 P AM26LS31 DC AM26LS31 PC AM26LS32 DC AM26LS32 PC MC8T26AP MC8T26AP MC8T26 AL MC8T28 P MC8T28 L MC3448 AP/AL						
Intel 6605 J/N 8216 8226 SG SG1488 J	MC3443 P* MC8T26 AL* MC8T28 L* MC1488 L						
SG1489 J SG1489 AJ Raytheon RC 1488 DC RC1489 ADC RC1489 DC RC8T13 DD RC8T13 MP RC8T14 DD RC8T14 MP RC8T23 DD RC8T23 MP RC8T24 DD RC8T24 MP RC75107 AD RC75107 AD RC75108 AD RC75108 AD RC75110 D RC75110 D Signetics	MC1489 L MC1489 AL MC1489 AL MC1489 L MC1489 L MC8T13 L MC8T14 P MC8T14 P MC8T23 L MC8T23 P MC8T24 L MC8T24 P MC75107 L MC75107 P MC75108 L MC75108 P MC75S110 P						
N8T13 F N8T13 N N8T14 F N8T14 N N8T23 F N8T23 N N8T26 AF N8T26 AN N8T28 F N8T28 N	MC8T13 L MC8T13 P MC8T14 L MC8T14 P MC8T23 L MC8T23 P MC8T26 AL MC8T26 AP MC8T28 L MC8T28 P						