

COMMERCIAL


MRTL

INTEGRATED CIRCUITS

**LOW-POWER
AND**

MEDIUM-POWER

MC700 SERIES



MILLIWATT AND MEDIUM-POWER

COMMERCIAL MRTL

INTEGRATED CIRCUITS

In this series of MRTL logic circuits, medium and low-power devices are combined and specified for compatible application in commercial usages. Medium-power devices have loading factors normalized for compatibility with low-power for ease of mixing the two power levels in a system.

INDEX

General Information

Summary of Devices Available in Metal Cans (G Suffix)

Summary of Devices Available in Flat Packages (F Suffix)

DEVICE	POWER	PACKAGE	DEVICE	POWER	PACKAGE
GATES			COUNTER ADAPTERS		
MC703	3-Input Gate	MRTL F,G	MC701	Counter Adapter	MRTL G
MC707	4-Input Gate	MRTL F,G	ADDERS		
MC710	Dual 2-Input Gate	mW MRTL F,G	MC704	Half Adder	MRTL F,G
MC711	4-Input Gate	mW MRTL F,G	MC708	Half Adder	mW MRTL F,G
MC714	Dual 2-Input Gate	MRTL F,G	MC712	Half Adder	mW MRTL F,G
MC715	Dual 3-Input Gate	MRTL F,G	MC775	Dual Half Adder	MRTL F
MC717	Quad 2-Input Gate	mW MRTL F	HALF-SHIFT REGISTERS		
MC718	Dual 3-Input Gate	mW MRTL F,G	MC705	Half-Shift Register with Inverter	MRTL F,G
MC719	Dual 4-Input Gate	mW MRTL F	MC706	Half-Shift Register without Inverter	MRTL F,G
MC724	Quad 2-Input Gate	MRTL F	MC783	Dual Half-Shift Register with Inverter	MRTL F
MC725	Dual 4-Input Gate	MRTL F	MC784	Dual Half-Shift Register without Inverter	MRTL F
MC728	5-Input Gate	mW MRTL F,G	FLIP-FLOPS		
MC729	5-Input Gate	MRTL F,G	MC702	R-S Flip-Flop	MRTL G
MC792	Triple 3-Input Gate	MRTL F	MC713	Type D Flip-Flop	mW MRTL F,G
MC793	Triple 3-Input Gate	mW MRTL F	MC720	J-K Flip-Flop	mW MRTL F,G
BUFFERS			MC722	J-K Flip-Flop	mW MRTL F,G
MC700	Buffer	MRTL	MC723	J-K Flip-Flop	MRTL F,G
MC709	Buffer	mW MRTL F,G	MC726	J-K Flip-Flop	MRTL F,G
MC781	Dual Buffer	mW MRTL G	MC774	J-K Flip-Flop	MRTL G
MC788	Dual 3-Input Buffer	MRTL F	MC776	Dual J-K Flip-Flop	mW MRTL F
MC798	Dual 2-Input Buffer	mW MRTL F	MC778	Dual Type D Flip-Flop	mW MRTL F
MC799	Dual Buffer	MRTL F,G	MC782	J-K Flip-Flop	mW MRTL G
INVERTERS			MC790	Dual J-K Flip-Flop	MRTL F
MC727	Quad Inverter	MRTL F,G	MC791	Dual J-K Flip-Flop	MRTL F
MC789	Hex Inverter	MRTL F	EXPANDERS		
EXPANDERS			MC721	Dual 2-Input Expander	mW MRTL F,G
MC721	Dual 2-Input Expander	mW MRTL F,G	MC785	Quad 2-Input Expander	MRTL F
MC785	Quad 2-Input Expander	MRTL F	MC786	Dual 4-Input Expander	MRTL F
MC786	Dual 4-Input Expander	MRTL F			

NUMERICAL INDEX (Functions and Characteristics)

V_{CC} = 3.6 V ±10%, T_A = 25°C

Function	Type ① +15 to +55°C	Case	Output Loading Factor Each Output	Propagation Delay t _{pd} ns typ	Total Power Dissipation mW typ/pkg
----------	------------------------	------	---	---	--

MRTL

Buffer	MC700	601, 606	80	20	25/50 ②
Counter Adapter	MC701	601	16	22	80
R-S Flip-Flop	MC702	601	13	14	32
3-Input NOR Gate	MC703	601, 606	16	12	28/7.5 ②
Half Adder	MC704	601, 606	16	14	65
Half-Shift Register	MC705	601, 606	13	22	75
Half-Shift Register (w/o Inverter)	MC706	601, 606	13	22	52
4-Input NOR Gate	MC707	601, 606	16	12	30/7.5 ②
Dual 2-Input NOR Gate	MC714	601, 606	16	12	50/15 ②
Dual 3-Input NOR Gate	MC715	603, 606	16	12	55/15 ②
J-K Flip-Flop	MC723	601, 606	10	30	91/79 ④
Quad 2-Input NOR Gate	MC724	607	16	12	100/30 ②
Dual 4-Input NOR Gate	MC725	607	16	12	60/15 ②
J-K Flip-Flop	MC726	603, 606	16	35	100/86 ④
Quad Inverter	MC727	603, 606	16	12	87/30 ②
5-Input NOR Gate	MC729	601, 606	16	12	33/7.5 ②
Quad Exclusive OR Gate	MC771	607	16	12	28
J-K Flip-Flop	MC774	601	16	35	100/86 ④
Dual Half Adder	MC775	607	16	20	120
Dual Half Shift Register	MC783	607	13	22	140
Dual Half Shift Register w/Inverter	MC784	607	13	22	100
Quad 2-Input Expander	MC785	607	—	12	20/— ②
Dual 4-Input Expander	MC786	607	—	12	20/— ②
Dual 3-Input Buffer, non-inverting	MC788	607	80	24	145/56 ②
Hex Inverter	MC789	607	16	12	130/15 ②
Dual J-K Flip-Flop	MC790	607	10	35	182/158 ④
Dual J-K Flip-Flop	MC791	607	16	40	190/160 ④
Triple 3-Input NOR Gate	MC792	607	16	12	82/24 ②
Dual Full Adder	MC796	607	16	60	225
Dual Full Subtractor	MC797	607	16	60	225
Dual Buffer	MC799	603, 606	80	20	50/100 ②
Hex Expander	MC9719	607	—	12	13/— ②

mW MRTL

Half Adder	MC708	601, 606	4	60	19/12.5 ②
2-Input Buffer	MC709	601, 606	30	57	7.0/23 ②
Dual 2-Input NOR Gate	MC710	601, 606	4	27	10/2.5 ②
Dual 4-Input OR/NOR Gate	MC711	601, 606	4	60	8.0/5.5 ②
Half Adder	MC712	601, 606	4	66	15.5/10.5 ②
Type D Flip-Flop	MC713	601, 606	3	75	24/17.5 ③
Quad 2-Input NOR Gate	MC717	607	4	27	20/5.0 ②
Dual 3-Input NOR Gate	MC718	603, 606	4	27	12/2.5 ②
Dual 4-Input NOR Gate	MC719	607	4	27	13/2.5 ②
J-K Flip-Flop	MC720	601, 606	2	50	20.5/14.5 ④
Dual 2-Input Gate Expander	MC721	601, 606	—	27	3.0/— ②
J-K Flip-Flop	MC722	603, 606	4	70	24/20 ④
5-Input NOR Gate	MC728	601, 606	4	27	7.5/1.0 ②
Dual J-K Flip-Flop	MC776	607	2	50	41/29 ③
Dual Type D Flip-Flop	MC778	607	3	60	48/35 ③
Dual Buffer	MC781	601	2	57	14/46 ②
J-K Flip-Flop	MC782	601	2	80	23/21 ④
Triple 3-Input NOR Gate	MC793	607	4	27	18/3.5 ②
Dual 2-Input Buffer	MC798	607	30	57	14/46 ②
Quad 2-Input Expander	MC9721	607	—	27	20/— ②

① G suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC718G = Metal Can, MC718F = Flat Package.

② Inputs High/Inputs Low.

③ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low


④ Only Clock Input High/Inputs Low

GENERAL INFORMATION

COMMERCIAL MRTL MC700 series

 <p>G SUFFIX METAL PACKAGE CASE 601 TO-99</p>	 <p>G SUFFIX METAL PACKAGE CASE 603 TO-100</p>	 <p>F SUFFIX CERAMIC PACKAGE CASE 606 TO-91</p>	 <p>F SUFFIX CERAMIC PACKAGE CASE 607 TO-86</p>
---	--	---	--

OUTLINE DIMENSIONS



TEST CONDITION TOLERANCES

$V_{BOT} = \pm 10 \text{ mV}$

$V_{CC} = \pm 10 \text{ mV}$

$V_{in} = \pm 2 \text{ mV}$

$V_R = \pm 1\%$

$V_{on} = \pm 2 \text{ mV}$

$V_{off} = \pm 2 \text{ mV}$

GENERAL RULES

- Testing tables shown in the MC900/800 MRTL and the MC908/808 mW MRTL sections of this volume may be utilized for testing MC700F and G commercial series devices. Pin number configurations are the same. MC700 series forcing functions and test limits are shown on the following page.
- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- For ease of mixing MRTL and mW MRTL in the same system, the loading factors are normalized in accordance with the input currents being driven.
- Any number of gates may be paralleled; the input loading is increased by 1/4 load if only one gate is connected to V_{CC} .

- When paralleling gates with V_{CC} connected, a maximum of 4 outputs may be paralleled, increasing the input loading factor by 2.33.
- If the counter adapter is paralleled with another circuit, the output drive capability must be reduced by two loads. The reason for this drive reduction is the 1280-ohm resistance that connects the output terminals on the counter adapter.
- All unused input pins should be returned to ground.
- EXPANDER RULES:
 1. The MC785F, MC786F and MC9719F MRTL expanders can be used to expand medium-power MRTL output nodes only.
 2. When using the MC785F, MC786F or MC9719F subtract 0.5 from the output loading factor of the medium-power MRTL expanded gate for each expander node that is connected; also increase the input loading factor of the medium-power expanded gate by a factor of 1.33.

GENERAL INFORMATION (continued)

MAXIMUM RATINGS (T_A = 25°C)

Rating	Symbol	Value	Unit
Logic Input Voltage		±4.0	Vdc
Power Supply Voltage (Pulsed ≤ 1 second)		+12	Vdc
Operating Temperature Range MC700G/F Series	T _A	+15 to +55	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

ELECTRICAL CHARACTERISTICS

Characteristic	Milliwatt MRTL			MRTL			Unit
	+15°C	+25°C	+55°C	+15°C	+25°C	+55°C	
I _{A3}	0.420	0.420	0.420	—	—	—	mAdc min
I _{A4}	0.570	0.570	0.570	—	—	—	mAdc min
I _{A10}	—	—	—	1.65	1.65	1.65	mAdc min
I _{A13}	—	—	—	2.15	2.15	2.03	mAdc min
I _{A16}	—	—	—	2.65	2.65	2.5	mAdc min
I _{AB}	5.0	5.0	5.0	13.5	13.75	12.5	mAdc min
I _{CEX}	50	50	100	225	225	250	μAdc max
I _{in}	0.150	0.150	0.150	0.500	0.500	0.470	mAdc max
2 I _{in}	0.300	0.300	0.300	1.0	1.0	0.94	mAdc max
V _{out}	0.400	0.300	0.320	0.400	0.300	0.320	Vdc max
V _{CE}	0.220	0.230	0.320	0.300	0.290	0.320	Vdc max

TEST CONDITIONS

V _{BOT}	1.8	1.8	1.8	1.8	1.8	1.8	Vdc
V _{CC}	3.6	3.6	3.6	3.6	3.6	3.6	Vdc
V _{in}	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
V _{off}	0.475	0.460	0.430	0.475	0.460	0.430	Vdc
V _{on}	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
V _R *	4600	4800	5000	640	640	640	Ohms

*Resistor value to V_{CC}

DEFINITIONS

I_{A2}, I_{A3}, I_{A4}, I_{A5}, I_{A10}, I_{A13}, I_{A16} Minimum available output current from a device with an output loading factor of 2, 3, 4, 5, 10, 13, and 16 respectively. Output voltage not to fall below the value of V_{on}.

I_{AB} Minimum available output current from a buffer. Output voltage not to fall below the value of V_{on}.

I_{AM} The maximum available current from the output of a Dual Gate.

I_{CEX} Collector current of a circuit when V_{in} is applied to the output pin and V_{off} is applied to the input pins.

I_{in} Maximum input current drawn by one input of a gate with V_{in} applied. All other gate inputs are returned to V_{BOT}.

1.8 I_{in} Current drawn from the V_{in} supply by the Toggle pin of the Flip-Flop.

2 I_{in} Maximum input current drawn by one input of a device with 2 bases internally tied together.

I_L Isolation leakage current.

I_O Output load current.

V_{BOT} A high value voltage applied to an input of a device to insure saturation of the driven transistor.

V_{CC} Supply voltage.

V_{CE(sat)} Maximum saturation voltage with V_{BOT} applied to the input.

V_{in} Minimum high level voltage applied to the input of a device.

V_{LL} A supply voltage low enough to allow flow of leakage currents only.

V_{off} The maximum voltage which may be applied to an input terminal without turning the transistor on.

V_{on} The minimum voltage which may be applied to an input terminal that will turn the transistor on.

V_{out} The maximum output voltage with V_{on} applied to the input.

V_R Value of external resistor connected to V_{CC} for test purposes.

V_{RH} = highest node resistor value

V_{RL} = lowest node resistor value










COMMERCIAL MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these pages describe the MC700 Series Commercial MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a commercial system design. Pertinent information such as logic equations, truth tables, typical propagation delay time (t_{pd}), typical package power dissipation (P_D), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal). Medium-power devices have loading factors normal-

ized for compatibility with the low-power devices for ease of mixing the two power levels in a system.

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the unit. Loading data are valid over the temperature range of +15 to +55°C, with $V_{CC} = 3.6 V \pm 10\%$. For the TO-99 metal can, V_{CC} is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can, V_{CC} is applied to pin 10, with ground connected to pin 5.

GATES

<p>MC703G 3-Input Gate (medium-power)</p>  $6 = \overline{1 + 2 + 3}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 28 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$</p>	<p>MC711G 4-Input Gate (milliwatt)</p>  $7 = \overline{1 + 2 + 3 + 5}$ $6 = 1 + 2 + 3 + 5$ <p>$t_{pd} = 60 \text{ ns}$ $P_D = 8.0 \text{ mW (Input High)}$ $5.5 \text{ mW (Inputs Low)}$</p>	<p>MC707G 4-Input Gate (medium-power)</p>  $6 = \overline{1 + 2 + 3 + 5}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 30 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$</p>
<p>MC728G 5-Input Gate (milliwatt)</p>  $7 = \overline{1 + 2 + 3 + 5 + 6}$ <p>$t_{pd} = 27 \text{ ns}$ $P_D = 7.5 \text{ mW (Input High)}$ $1.0 \text{ mW (Inputs Low)}$</p>	<p>MC729G 5-Input Gate (medium-power)</p>  $7 = \overline{1 + 2 + 3 + 5 + 6}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 33 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$</p>	<p>MC710G Dual 2-Input Gate (milliwatt)</p>  $7 = \overline{1 + 2}$ <p>$t_{pd} = 27 \text{ ns}$ $P_D = 10 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$</p>
<p>MC714G Dual 2-Input Gate (medium-power)</p>  $7 = \overline{1 + 2}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$</p>	<p>MC718G Dual 3-Input Gate (milliwatt)</p>  $4 = \overline{1 + 2 + 3}$ <p>$t_{pd} = 27 \text{ ns}$ $P_D = 12 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$</p>	<p>MC715G Dual 3-Input Gate (medium-power)</p>  $4 = \overline{1 + 2 + 3}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 55 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$</p>

BUFFERS

<p>MC700G Buffer (medium-power)</p> <p> $t_{pd} = 20 \text{ ns}$ $P_D = 25 \text{ mW (Input High)}$ $50 \text{ mW (Inputs Low)}$ </p>	<p>MC781G Dual Buffer (milliwatt)</p> <p> $7 = \overline{1 + 2}$ $t_{pd} = 57 \text{ ns}$ $P_D = 14 \text{ mW (Input High)}$ $46 \text{ mW (Inputs Low)}$ </p>	<p>MC799G Dual Buffer (medium-power)</p> <p> $3 = \overline{2}$ $4 = \overline{2}$ $t_{pd} = 20 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ $100 \text{ mW (Inputs Low)}$ </p>
<p>MC709G Buffer (milliwatt)</p> <p> $t_{pd} = 57 \text{ ns}$ $P_D = 7.0 \text{ mW (Input High)}$ $23 \text{ mW (Inputs Low)}$ </p>		

INVERTER

MC727G Quad Inverter
(medium-power)

$9 = \overline{1}$
 $t_{pd} = 12 \text{ ns}$
 $P_D = 87 \text{ mW (Input High)}$
 $30 \text{ mW (Inputs Low)}$

EXPANDER

MC721G
Dual 2-Input Expander
(milliwatt)

$t_{pd} = 27 \text{ ns}$
 $P_D = 3.0 \text{ mW (Input High)}$

COUNTER ADAPTER

MC701G Counter Adapter
(medium-power)

$7 = 1 + 2$
 $5 = (\overline{1} + 2) \overline{3}$
 $t_{pd} = 22 \text{ ns}$
 $P_D = 80 \text{ mW}$

HALF ADDERS

<p>MC704G Half Adder (medium-power)</p> <p> IF: $3 = \overline{1}$, & $5 = \overline{2}$ THEN: $6 = 1 \cdot 2$ $7 = 1 \cdot \overline{2} + \overline{1} \cdot 2$ $7 = (1 + 2) (3 + 5)$ $6 = \overline{3 + 5}$ $t_{pd} = 14 \text{ ns}$ $P_D = 65 \text{ mW}$ </p>	<p>MC712G Half Adder (milliwatt)</p> <p> $7 = (1 + 2) (3 + 5)$ $6 = \overline{1 \cdot 2 + 3 \cdot 5}$ $t_{pd} = 66 \text{ ns}$ $P_D = 15.5 \text{ mW (Input High)}$ $10.5 \text{ mW (Inputs Low)}$ </p>	<p>MC708G Half Adder (milliwatt)</p> <p> $7 = \overline{(\overline{3} + \overline{5})}$ $6 = (1 + 2) (\overline{3} + \overline{5})$ $t_{pd} = 60 \text{ ns}$ $P_D = 19 \text{ mW (Input High)}$ $12.5 \text{ mW (Inputs Low)}$ </p>
--	---	---


FLIP-FLOPS

MC702G R-S Flip-Flop
(medium-power)



$t_{pd} = 14 \text{ ns}$
 $P_D = 32 \text{ mW}$

MC713G Type D Flip-Flop
(milliwatt)



$t_{pd} = 75 \text{ ns}$
 $P_D = 24 \text{ mW}$ (Direct Set and Direct Clear Inputs Low, All other Inputs High)
 17.5 mW (All Inputs Low)

DIRECT INPUT OPERATION ①

S_D	C_D	Q	\bar{Q}
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ②

t_n	t_{n+1}	
S	Q	\bar{Q}
1	1	0
0	0	1

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from $S_D = C_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
3. Direct inputs (C_D and S_D) must be low.
0 = low state
1 = high state
 t_n = time period prior to negative transition of pulse
 t_{n+1} = time period subsequent to negative transition of clock pulse

J-K FLIP-FLOP TRUTH TABLES

DIRECT INPUT OPERATION ①
MC722 and MC726 only


S_D	C_D	J	K	Q	\bar{Q}
0	0	②	②		
1	0	1	0	1	0
0	1	0	1	0	1
1	1	0	0	0	0

CLOCKED INPUT OPERATION ③
all types

t_n ④		t_{n+1}	
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n ⑤


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from $S_D = C_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
3. Direct inputs (C_D and S_D) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
5. Q_n is the state of the Q output in the time period t_n .

MC720G J-K Flip-Flop
(milliwatt)




$t_{pd} = 50 \text{ ns}$
 $P_D = 20.5 \text{ mW}$ (Only Clock Input High)
 14.5 mW (Inputs Low)

MC722G J-K Flip-Flop
(milliwatt)




$t_{pd} = 70 \text{ ns}$
 $P_D = 24 \text{ mW}$ (Only Clock Input High)
 20 mW (Inputs Low)

MC723G J-K Flip-Flop
(medium-power)




$f_{Tog} = 4.0 \text{ MHz}$
 $t_{pd} = 30 \text{ ns}$
 $P_D = 91 \text{ mW}$ (Only Clock Input High)
 79 mW (Inputs Low)

MC726G J-K Flip-Flop
(medium-power)




$f_{Tog} = 4.0 \text{ MHz}$
 $P_D = 100 \text{ mW}$ (Only Clock Input High)
 86 mW (Inputs Low)

MC774G J-K Flip-Flop
(medium-power)



$t_{pd} = 35 \text{ ns}$
 $P_D = 100 \text{ mW}$ (Only Clock Input High)
 86 mW (Inputs Low)


MC782G J-K Flip-Flop
(milliwatt)



$t_{pd} = 80 \text{ ns}$
 $P_D = 23 \text{ mW}$ (Only Clock Input High)
 21 mW (Inputs Low)

HALF-SHIFT REGISTERS

MC705G Half-Shift Register
(medium-power)



$t_{pd} = 22 \text{ ns}$
 $P_D = 75 \text{ mW}$

MC706G Half-Shift Register
(without inverter—medium-power)



$7 = \bar{5} (1 + 2)$
 $5 = \bar{7} (2 + 3)$
 $t_{pd} = 22 \text{ ns}$
 $P_D = 52 \text{ mW}$










COMMERCIAL MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams shown on these pages describe the MC700 Series Commercial MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for implementation of a commercial system design. Pertinent information such as logic equations, truth tables, typical propagation delay time (t_{pd}), typical power dissipation (P_D), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal). Medium-power devices have loading factors normalized

for compatibility with the low-power devices for ease of mixing the two power levels in a system.

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the unit. Loading data are valid over the temperature range of +15 to +55°C, with $V_{CC} = 3.6 V \pm 10\%$. For the TO-91 flat package, V_{CC} is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package, V_{CC} is applied to pin 14, with ground connected to pin 7.

GATES

<p>MC703F 3-Input Gate (medium-power)</p>  $8 = \overline{2 + 3 + 4}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 28 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$</p>	<p>MC707F 4-Input Gate (medium-power)</p>  $8 = \overline{2 + 3 + 4 + 7}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 30 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$</p>	<p>MC711F 4-Input Gate (milliwatt)</p>  $7 = \overline{1 + 2 + 4 + 6}$ $9 = 1 + 2 + 4 + 6$ <p>$t_{pd} = 60 \text{ ns}$ $P_D = 8.0 \text{ mW (Input High)}$ $5.5 \text{ mW (Inputs Low)}$</p>
<p>MC729F 5-Input Gate (medium-power)</p>  $9 = \overline{2 + 3 + 4 + 7 + 8}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 33 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$</p>	<p>MC728F 5-Input Gate (milliwatt)</p>  $9 = \overline{1 + 2 + 4 + 6 + 7}$ <p>$t_{pd} = 27 \text{ ns}$ $P_D = 7.5 \text{ mW (Input High)}$ $1.0 \text{ mW (Inputs Low)}$</p>	<p>MC714F Dual 2-Input Gate (medium-power)</p>  $9 = \overline{2 + 3}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$</p>
<p>MC710F Dual 2-Input Gate (milliwatt)</p>  $9 = \overline{1 + 2}$ <p>$t_{pd} = 27 \text{ ns}$ $P_D = 10 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$</p>	<p>MC715F Dual 3-Input Gate (medium-power)</p>  $4 = \overline{1 + 2 + 3}$ <p>$t_{pd} = 12 \text{ ns}$ $P_D = 55 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$</p>	<p>MC718F Dual 3-Input Gate (milliwatt)</p>  $9 = \overline{1 + 2 + 3}$ <p>$t_{pd} = 27 \text{ ns}$ $P_D = 12 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$</p>

(continued)

GATES (continued)

MC725F Dual 4-Input Gate
(medium-power)

1 = 2 + 3 + 5 + 6

$t_{pd} = 12 \text{ ns}$
 $P_D = 60 \text{ mW}$ (Input High)
 15 mW (Inputs Low)

MC719F Dual 4-Input Gate
(milliwatt)

1 = 2 + 3 + 5 + 6

$t_{pd} = 27 \text{ ns}$
 $P_D = 13 \text{ mW}$ (Input High)
 2.5 mW (Inputs Low)

MC792F Triple 3-Input Gate
(medium-power)

6 = 3 + 4 + 5

$t_{pd} = 12 \text{ ns}$
 $P_D = 82 \text{ mW}$ (Input High)
 24 mW (Inputs Low)

MC793F Triple 3-Input Gate
(milliwatt)

12 = 1 + 2 + 13

$t_{pd} = 27 \text{ ns}$
 $P_D = 18 \text{ mW}$ (Inputs High)
 3.5 mW (Inputs Low)

MC724F Quad 2-Input Gate
(medium-power)

3 = 1 + 2

$t_{pd} = 12 \text{ ns}$
 $P_D = 100 \text{ mW}$ (Input High)
 30 mW (Inputs Low)

MC717F Quad 2-Input Gate
(milliwatt)

3 = 1 + 2

$t_{pd} = 27 \text{ ns}$
 $P_D = 20 \text{ mW}$ (Input High)
 5.0 mW (Inputs Low)

MC771F Quad Exclusive "OR" Gate
(medium-power)

3 = 1 · 2 + 1 · 2

$t_{pd} = 12 \text{ ns}$
 $P_D = 87 \text{ mW}$

INVERTERS

MC727F Quad Inverter
(medium-power)

9 = 1

$t_{pd} = 12 \text{ ns}$
 $P_D = 87 \text{ mW}$ (Input High)
 30 mW (Inputs Low)

MC789F Hex Inverter
(medium-power)

6 = 1

$t_{pd} = 12 \text{ ns}$
 $P_D = 130 \text{ mW}$ (Input High)
 15 mW (Inputs Low)

BUFFERS

<p>MC700F Buffer (medium-power)</p> <p>$9 = \overline{2}$ $7 = \overline{9}$</p> <p>$t_{pd} = 20 \text{ ns}$ $P_D = 25 \text{ mW (Input High)}$ $50 \text{ mW (Inputs Low)}$</p>	<p>MC709F BUFFER (milliwatt)</p> <p>$7 = \overline{2 + 4}$</p> <p>$t_{pd} = 57 \text{ ns}$ $P_D = 7.0 \text{ mW (Input High)}$ $23 \text{ mW (Inputs Low)}$</p>	
<p>MC799F Dual Buffer (medium-power)</p> <p>$3 = \overline{2}$ $4 = \overline{2}$</p> <p>$t_{pd} = 20 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ $100 \text{ mW (Inputs Low)}$</p>	<p>MC798F Dual 2-Input Buffer (milliwatt)</p> <p>$8 = \overline{9 + 13}$</p> <p>$t_{pd} = 57 \text{ ns}$ $P_D = 14 \text{ mW (Input High)}$ $46 \text{ mW (Inputs Low)}$</p>	<p>MC788F Dual 3-Input Buffer (non-inverting—medium-power)</p> <p>$3 = \overline{4 + 5 + 6}$ $2 = \overline{4 + 5 + 6}$ $1 = \overline{4 + 5 + 6}$</p> <p>$t_{pd} = 24 \text{ ns}$ $P_D = 145 \text{ mW (Input High)}$ $56 \text{ mW (Inputs Low)}$</p> <p>Outputs 1, 2 or 3 may not be used simultaneously. Outputs 11, 12, or 13 may not be used simultaneously.</p>

EXPANDERS

<p>MC721F Dual 2-Input Expander (milliwatt)</p> <p>$t_{pd} = 27 \text{ ns}$ $P_D = 3.0 \text{ mW (Input High)}$</p>	<p>MC786F Dual 4-Input Expander (medium-power)</p> <p>$1 = \overline{2 + 3 + 5 + 6}$</p> <p>$t_{pd} = 12 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ Negligible (Inputs Low)</p>	<p>MC9719F Hex Expanders (medium-power)</p> <p>$6 = \overline{1}$</p> <p>$t_{pd} = 12 \text{ ns}$ $P_D = 13 \text{ mW (Input High)}$ Negligible (Inputs Low)</p>
<p>MC9721F Quad 2-Input Expander (milliwatt)</p> <p>$3 = \overline{1 + 2}$</p> <p>$t_{pd} = 27 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ Negligible (Inputs Low)</p>	<p>MC785F Quad 2-Input Expander (medium-power)</p> <p>$3 = \overline{1 + 2}$</p> <p>$t_{pd} = 12 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ Negligible (Inputs Low)</p>	

FLIP-FLOPS

MC720F J-K Flip-Flop
(milliwatt)

$t_{pd} = 50 \text{ ns}$
 $P_D = 20.5 \text{ mW}$ (Only Clock Input High)
 14.5 mW (Inputs Low)

MC722F J-K Flip-Flop
(milliwatt)

$t_{pd} = 70 \text{ ns}$
 $P_D = 24 \text{ mW}$ (Only Clock Input High)
 20 mW (Inputs Low)

MC726F J-K Flip-Flop
(medium-power)

$f_{Tog} = 4.0 \text{ MHz}$
 $t_{pd} = 35 \text{ ns}$
 $P_D = 100 \text{ mW}$ (Only Clock Input High)
 86 mW (Inputs Low)

J-K FLIP-FLOP TRUTH TABLES

DIRECT INPUT OPERATION ①
MC722 and MC726 only

S_D	C_D	Q	\bar{Q}
0	0	0	1
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ②
all types

t_n	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n

- Clock (T) to remain unchanged.
- The output state will not change when the input state goes from $S_D = C_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
- Direct inputs (C_D and S_D) must be low.
- The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
- Q_n is the state of the Q output in the time period t_n .

MC723F J-K Flip-Flop
(medium-power)

$f_{Tog} = 4.0 \text{ MHz}$
 $t_{pd} = 30 \text{ ns}$
 $P_D = 91 \text{ mW}$ (Only Clock Input High)
 79 mW (Inputs Low)

MC776F Dual J-K Flip-Flop
(milliwatt)

$t_{pd} = 50 \text{ ns}$ $f_{Tog} = 3.0 \text{ MHz min}$
 $P_D = 41 \text{ mW}$ (Only Clock Input High)
 29 mW (Inputs Low)

MC790F Dual J-K Flip-Flop
(medium-power)

$t_{pd} = 35 \text{ ns}$ $f_{Tog} = 4.0 \text{ MHz}$
 $P_D = 182 \text{ mW}$ (Only Clock Input High)
 158 mW (Inputs Low)

MC791F Dual J-K Flip-Flop
(medium-power)

$t_{pd} = 40 \text{ ns}$
 $P_D = 190 \text{ mW}$ (Only Clock Input High)
 160 mW (Inputs Low)

MC713F Type D Flip-Flop
(milliwatt)

$t_{pd} = 75 \text{ ns}$
 $P_D = 24 \text{ mW}$ (Direct Set and Direct Clear Inputs Low, All other Inputs High)
 17.5 mW (All Inputs Low)

DIRECT INPUT OPERATION ①

S_D	C_D	Q	\bar{Q}
0	0	0	1
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ②

t_n	t_{n+1}
S	Q
1	1
0	0

- Clock (T input) must be high.
- The output state will not change when the input state goes from $S_D = C_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
- Direct inputs (C_D and S_D) must be low.
- 0 = low state
1 = high state
 t_n = time period prior to negative transition of pulse
 t_{n+1} = time period subsequent to negative transition of clock pulse

MC778F Dual Type D Flip-Flop
(milliwatt)

$t_{pd} = 60 \text{ ns}$ $f_{Tog} = 1.0 \text{ MHz}$
 $P_D = 48 \text{ mW}$ (Direct Set and Direct Clear Inputs Low, All other Inputs High)
 35 mW (All Inputs Low)

HALF ADDERS

<p>MC708F Half-Adder (milliwatt)</p> <p>$t_{pd} = 60 \text{ ns}$ $P_D = 19 \text{ mW}$ (Input High) 12.5 mW (Inputs Low)</p>	<p>MC704F Half Adder (medium-power)</p> <p>IF: $4 = \bar{2}$, & $7 = \bar{3}$ THEN: $8 = 2 \cdot 3$ $9 = 2 \cdot \bar{3} + \bar{2} \cdot 3$</p> <p>$t_{pd} = 14 \text{ ns}$ $P_D = 65 \text{ mW}$</p>	<p>MC775F Dual Half Adder (medium-power)</p> <p>$t_{pd} = 20 \text{ ns}$ $P_D = 120 \text{ mW}$</p>
<p>MC712F Half-Adder (milliwatt)</p> <p>$t_{pd} = 66 \text{ ns}$ $P_D = 15.5 \text{ mW}$ (Input High) 10.5 mW (Inputs Low)</p>		

FULL ADDER

MC796F Dual Full Adder

$t_{pd} = 60 \text{ ns}$
 $P_D = 225 \text{ mW}$

TRUTH TABLE				
Input Logic Level			Output Logic Level	
A	B	C _i	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FULL SUBTRACTOR


MC797F Dual Full Subtractor

$t_{pd} = 60 \text{ ns}$
 $P_D = 225 \text{ mW}$


TRUTH TABLE				
Input Logic Level			Output Logic Level	
X	Y	B _i	D	B _o
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

HALF-SHIFT REGISTERS


MC706F Half-Shift Register
(without inverter—medium-power)



MC705F Half-Shift Register
(with inverter—medium-power)



MC784F Dual Half-Shift Register
(without inverter—medium-power)



MC783F Dual Half-Shift Register
(with inverter—medium-power)

