
MOTOROLA Semiconductor Products Inc.





Design Information

Application Notes and Reference Literature

Selector Guide **Previews**

Family Data

Mechanical Data

Data Sheets

MCMOS INTEGRATED CIRCUITS DATA BOOK

This book presents technical data for the broad line of McMOS integrated circuits. Complete specifications for the individual monolithic circuits are provided in the form of data sheets. Design information and family characteristic data provide the details necessary for successful use of McMOS circuits in system design. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture.

The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of microelectronic devices any license under the patent right of any manufacturer.

First Edition DECEMBER 1973

© MOTOROLA INC., 1973 "All Rights Reserved" McMOS, MECL, MECL 10,000, MHTL, and MTTL are trademarks of Motorola Inc.

CONTENTS

	PAG NO	
CHAPTER 1 – CMOS TECHNOLOGY OVERVIEW	1-1	ı
Introduction	1-3	}
McMOS Fundamentals	1-3	}
Symbol Glossary	1-5	<u>,</u>
Acronym Glossary	1-6	j
CHAPTER 2 – McMOS DESIGN INFORMATION	2-1	ı
Introduction	2-3	}
McMOS Power Supply Considerations		
Thermal Considerations	2-7	1
Input Ratings and Considerations		
Input Protection Networks		
Using the Input Diodes in Circuit Design		
Considerations and Precautions		
Interfacing Techniques		
Operating Speed		
Three-State Logic and Analog Switching Considerations		
Analog Application Considerations		
Digital Application Considerations		
CHAPTER 3 — APPLICATION NOTES AND REFERENCE LITERATURE Abstracts of Available Motorola Application Notes Featuring McMOS Devices McMOS Part Number to Application Note Cross Reference	3-3 3-5	3
CHAPTER 4 – SELECTOR GUIDE	4-1	1
Functions and Characteristics		
Functional Selector Guide		
Previews of Coming Devices		
CHAPTER 5 – FAMILY DATA	5-1	ĺ
Introduction		
MC14000 and MC14500 Series of Complementary MOS		
Family Definitions, Concepts, and Conventions		
Family Characteristics and Maximum Ratings	5-8	}
Family Data and Characteristics	5-9)
Distinct Part Characteristics		_
Three-State Parameters		
Logic Symbols and Conventions	5-1	4
CHAPTER 6 - MECHANICAL DATA	6-1	
Package Outline Dimensions	6-3	3
Pin Assignments	6-5	,
CHAPTER 7 – DATA SHEETS	7-1	

DATA SHEETS

DATASH	LEIS
DEVICE	PAGE
MC14000	7-3
MC14001 MC14002	7-7 7-10
MC14002	7-14
MC14007	7-18
MC14008	7-22
MC14009 MC14010	7-28 7-28
MC14011	7-33
MC14012	7-36
MC14013 MC14015	7-39 7-43
MC14016	7-43 7-50
MC14017	7-56
MC14020	7-60
MC14021 MC14022	7-63 7-66
MC14022 MC14023	7-00
MC14024	7-73
MC14025	7-77
MC14027 MC14028	7-81 7-86
MC14028	7-90
MC14034	7-94
MC14035	7-99 7-90
MC14038 MC14040	7-90 7-103
MC14042	7-107
MC14049	7-110
MC14050 MC14501	7-110 7-114
MC14501 MC14502	7-114
MC14506	7-124
MC14507	7-129 7-134
MC14508 MC14510	7-134 7-140
MC14511	7-145
MC14512	7-151
MC14514 MC14515	7-155 7-155
MC14516	7-160
MC14517	7-164
MC14518 MC14519	7-168 7-174
MC14519 MC14520	7-174
MC14521	7-178
MC14522	7-183 7-183
MC14526 MC14527	7-183 7-190
MC14528	7-196
MC14529	7-200
MC14530 MC14531	7-202 7-206
MC14532	7-208
MC14539	7-214
MC14543 MC14549	7-218 7-222
MC14549 MC14554	7-227
MC14555	7-232
MC14556	7-232
MC14559 MC14570	7-222 7-235
MC14581	7-238
MC14582	7-243
MC14583 MC14585	7-247 7-253
MCM14505	7-253 7-257
MCM14524	7-265



Chapter 1 TECHNOLOGY OVERVIEW

INTRODUCTION

This McMOS Data Book has been prepared as a working tool for the system, logic, and layout designer. The organization and format of the book allows the designer to select the information based upon frequency of use. General introductory information and design data are grouped in the first sections of the book and provide a wealth of indepth design and reference information. For day to day usage, the user may quickly bypass the Introductory, Design and Applications sections and proceed directly to the Index section, where an individual device in the family may be rapidly selected using either functional characteristics or alpha-numeric order.

Chapter 1 provides a technology overview of Complementary Metal Oxide Semiconductors, commonly referred to as CMOS. It serves as an introduction to CMOS for the new user or as a brief refresher for the seasoned designer. This section also introduces Motorola's McMOS family as well as providing a list of symbols and abbreviations related to this semiconductor technology.

Chapter 2 presents McMOS design information. Included in this section are the details necessary to successfully implement a system of logic which utilizes only CMOS or a mixture of CMOS with various bipolar logic types. Critical parameters such as power supply requirements, fan-out, noise immunity and interfacing with other logic forms are given special attention.

Chapter 3 is the application oriented portion of the Data Book. Specific applications of McMOS are presented as well as an applications index for device types. To enable the designer to gain a broader perspective of CMOS technology, a published article reference section is also provided.

Chapter 4 provides two functional indexes; one index presents the data in tabular form, and a second presents the devices in block diagram form. In addition, this chapter provides previews of devices soon to be announced.

For most efficient use of the detailed information presented in the data sheets, Chapter 5 provides McMOS family characteristics. This section provides ready references for key device parameters to be considered during the design, layout and fabrication of systems using the McMOS family of devices.

Package data is presented in Chapter 6 and includes appropriate mechanical and pictoral information. To assist the layout design effort, a portion of this section has been devoted to package outline diagrams which also include functional outputs.

Concluding the Data Book is Chapter 7-a compilation of the McMOS data sheets. For ease of use, the sheets have been arranged in alpha-numeric order.

McMOS FUNDAMENTALS

Until recently, a system designer seeking a suitable system logic family had only two choices of technology; random system logic functions were bounded by either the saturated or non-saturated bipolar technologies. A choice of saturated logic offered high speed but non-saturated logic provided a range from high to low speed.

With the advent of CMOS, a new and economical choice was presented to the system designer. Not only does the McMOS family offer very low-power dissipation at medium speeds but additional benefits are obtained, such as freedom from precision power supplies, high noise immunity and large fanouts. These advantages are offered in a wide variety of basic and complex logic functions allowing the designer complete system design freedom.

To better understand this new family and its use, the following paragraphs explore the basic MOS elements and their combination to form CMOS.

MOS DEVICES

The starting point for any investigation into MOS devices is the enhancement mode Field Effect Transistor. The first FET devices were fabricated using N-type substrate with two diffused regions of P-type material, the source and drain. A metalized layer separated from the substrate by a diffused layer of silicon dioxide formed the gate or control element. Figure 1-1 is a cross-section of the P-channel element and the schematic symbol.





FIGURE 1-1 — P-CHANNEL TRANSISTOR (PMOS)

A voltage applied to the gate establishes a path for hole conduction (P-channel) between the source and drain. Similarly, using a P-substrate with N-doping for the source and drain results in an element utilizing electron conduction after gate turn-on (N-channel). Figure 1-2 is a cross-section of an N-channel element and the schematic symbol.

Either of these FET devices can be implemented into logic elements. Figure 1-3 is an inverter constructed using two N-channel devices.






FIGURE 1-2 – N-CHANNEL TRANSISTOR (NMOS)




FIGURE 1-3 – TYPICAL N-CHANNEL

In the circuit, Q2 serves as a fixed load resistor while transistor Q1 is switched. When Q1 is turned-on by the input signal, current is drawn from V_{DD} dissipating power in Q2. Circuits similar to these are currently in use in devices known as NMOS and PMOS.

CMOS DEVICES

A third configuration can also be implemented which makes use of both the N-channel and the P-channel devices. As shown in Figure 1-4, a complementary inverter may be formed by applying the input signal to the gates of two opposite polarity transistors.

In this circuit a low input signal means the N-channel transistor Q1 is OFF and the P-channel device is ON. The output is shorted to the positive supply, but virtually no load current is drawn if a similar high impedance MOS gate input is assumed as the load. When the input signal goes high, Q1 is turned-on and Q2 is turned-off. The output is pulled to ground, but no steady-state current is drawn. Power dissipation in the complementary

MOS circuit (CMOS) is thus limited to the crossover conditions existing as the transition occurs from state to state. Proper device design for rapid turn-on and turn-off results in a dissipation factor as low as 2 nW per gate. The high noise immunity is also a direct result of the complementary configuration, since two separate thresholds must be crossed. This threshold is a direct function of power supply voltage, and is typically 45% of the supply voltage.




FIGURE 1-4 - TYPICAL COMPLEMENTARY INVERTER

The CMOS circuit results in a more complex fabrication process. Figure 1-5 shows a cross section of the CMOS integrated circuit. The P-channel device remains directly within the N-substrate. To form the N-channel device, however, a P-doped "tub" must be created into which the device is placed. In addition, channel stops must be placed between the "tub" and the P-drain to prevent parasitic channeling effects.




FIGURE 1-5 – TYPICAL CROSS SECTION OF COMPLEMENTARY MOS ELEMENTS (CMOS)

McMOS DEVICES

Using the basic CMOS technique, Motorola has developed the McMOS family of logic elements. A basic building block of logic elements has been designed and designated the MC14000 series. Examples of devices in this series are quad 2-input NOR gates and dual J-K flip-flops. Family expansion into more complex and specialized circuits has resulted in the MC14500 series. Included here are such devices as the dual 4-bit latch and a dual retriggerable/resettable monostable multivibrator. Memories constructed for the McMOS family are listed in the MCM14000 series.

SYMBOL GLOSSARY

BW	Bandwidth	t _f	Falling Transition Time (high to low)
Cin	Input Capacitance	^t hold	Hold Time
c_L	Load Capacitance	TJ	Junction Temperature
f	Frequency (highest system rate)	^t PLH	Propagation Delay Time (low to high
1	Maximum Current Per Pin		output state)
I_{DD}	V _{DD} Supply Current	^t PHL	Propagation Delay Time (high to low
lin	Input Current		output state)
Іон	Output Source Current (high level state)	tr	Rising Transition Time (low to high)
IOL	Output Sink Current (low level state)	^t rem	Removal Time
lout	Output Current	^t rel	Release Time
ISS	V _{SS} Supply Current	^t setup	Setup Time
ITC	Through-Current of McMOS Devices per Package	^t "0"H	Three-State Propagation Delay Time (low to high impedance output state)
^I TL	Three-State Output Leakage Current	^t H"0"	Three-State Propagation Delay Time (high impedance to low output state)
P _D	Power Dissipation	t"1"H	Three-State Propagation Delay Time (high
	Maximum Power Dissipation per Package		to high impedance output state)
PL	Power Dissipation Due to Charge and Discharge of Internal and External Ca- pacitance per Package.	^t H"1"	Three-State Propagation Delay Time (high impedance to high output state)
Poumay	Maximum Power Dissipation per Output	V_{DD}	Most Positive dc Supply Voltage
OHINGA	Pin (high level output state)	v_{in}	Input Voltage
P _{OL} max	Maximum Power Dissipation per Output Pin (low level output state)	V_{NH}	Noise Immunity Voltage Range (high level)
PO	Quiescent Power Dissipation per Package	v_{NL}	Noise Immunity Voltage Range (low
PRF	Pulse Rate Frequency (clock)		level)
P_{T}	*Total (dynamic plus quiescent) power Dissipation per Package	Vон	Output Voltage Level (high level output state)
PTC	Power Dissipation Due to Switching	VOL	Output Voltage Level (low level output state)
DW	Through-Current per Package Pulse Width	V_{out}	Output Voltage Level (general)
PW	On Resistance	$V_{\mathbf{S}}$	Source Voltage
R _{ON}		V_{SS}	Most Negative dc Supply Voltage
T _A	Ambient Operating Temperature	"0" or L	**Zero, Low, or False Logic State (most
T _{stg}	Storage Temperature		negative level)
tacc	Access Time	"1" or H	
^t cyc	Cycle Time		positive level)

^{*}Some IC's may be on a per gate basis.

^{**}Positive logic assumed.

ACRONYM GLOSSARY

ALU Arithmetic Logic Unit ASCII American Standard Code for Information Interchange BCD Binary Coded Decimal BCDIC Binary Coded Decimal Information Code **CMOS** Complementary MOS DIP Dual In-Line Package DTL Diode-Transistor Logic **EBCDIC** Extended Binary Coded Decimal Interchange Code ECL **Emitter-Coupled Logic** FET Field-Effect Transistor HTL High-Threshold Logic IC Integrated Circuit LED Light Emitting Diode LCD Liquid Crystal Display LTTL Low Power TTL LSI Large-Scale Integration MOS Metal-Oxide-Semiconductor MPU Micro-Processing Unit MSI Medium-Scale Integration PROM Programmable ROM RAM Random Access Memory ROM Read Only Memory RTL Resistor-Transistor Logic SCR Silicon Controlled Rectifier SSI Small-Scale Integration

Schottky Transistor-Resistor Logic

Transistor-Transistor Logic

STRL

TTL



Chapter 2
DESIGN INFORMATION

INTRODUCTION

This chapter presents the systems designer with a complete portfolio of Motorola McMOS design information. The information contained will enable the designer to gain a theoretical and practical background of CMOS systems design and implementation. Areas such as powering, operation, physical information, input/output considerations, loading, etc. are presented in significant detail. Interfacing techniques and three-state operating capability expand and highlight the blend of useful design information for the CMOS logic technology.

McMOS POWER SUPPLY CONSIDERATIONS

Three major advantages of the McMOS technology are:

- very low power dissipation,
- wide power supply voltage operating range, and the
- switching threshold remains as a constant ratio (typically 45% of the power supply voltage) throughout the full voltage range of the device.

These three major advantages enable a designer to operate a system designed with McMOS logic from unregulated and/or poorly-filtered power supplies, while at the same time eliminating the special cooling equipment often found to be a necessity in large bipolar systems. In addition, new areas of design in battery-operated and battery-back-up systems have been introduced using the McMOS logic family.


Obviously, an understanding of the limitations and tradeoffs as well as the flexibility of a CMOS system power supply design can provide the designer with a realized savings in total systems costs and also a means of implementing new designs previously not possible using other technologies.

OPERATING RANGE

Motorola McMOS devices are specified in two power supply ranges. The "AL" series (military temperature range devices) is designed to operate with a net potential difference between the V_{DD} and V_{SS} terminals that may vary from 3 to 18 volts. The "CL" and "CP" series (extended commercial temperature range devices) are designed to operate from 3 to 16 volts.

The published maximum allowable operating supply voltage ($V_{DD}-V_{SS}$) appears to be conservative when compared with the maximum 25 to 35 V low-current junction avalanche measurements obtained in the laboratory. Such maximum supply voltages are not really conservative if the device is forced further into avalanche and the secondary breakdown effects are observed, as shown in Figure 2-1. Sustaining currents (I_{S}) generally vary only from 10 to 50 mA, but such a current jump can be catastrophic to the device. Once in this breakdown mode, in which the power supply differential ($V_{DD}-V_{SS}$) is above the source voltage (V_{S}), any on-chip current transient having a

value greater than the required sustaining current can forward bias parasitic bipolar devices present in all CMOS devices. The resulting high currents will produce a short circuit reflected at the power supply.



Data Sheet Maximum Supply Rating

FIGURE 2-1 – SECONDARY BREAKDOWN CHARACTERISTICS

Minimum recommended supply voltage values also require significant consideration. The industrystandard minimum value of 3 V is based on the maximum allowable individual device threshold voltage levels for either P- or N-channel transistors, whichever value is larger. At this minimum value, the CMOS device performs satisfactorily in all "standard" digital logic applications. However, a small but important class of circuit applications exists which require supply voltages greater than the sum of both the P- and N-channel thresholds. Direct feedback circuits such as the linear amplifier and RC oscillator shown in Figure 2-2 represent such applications. In general, caution is necessary when using innovative feedback biasing schemes below a 4 V supply level.




FIGURE 2-2 - LINEAR BIASING SCHEMES

POWER DISSIPATION

Power dissipation in a CMOS device is comprised, in varying degrees, of three basic components:

- quiescent power dissipation, PQ, (a power dissipation due to surface leakage currents),
- P_{TC} (a power dissipation due to switching through-current), and


 P_L (a CV²f power dissipation due to the charging and discharging of internal and external capacitances).

Total power dissipation P_{T} , is the sum of these basic components and is given by the equation:

$$P_T = P_O + P_{TC} + P_L$$

QUIESCENT DISSIPATION

The first power dissipation component, P_Q (quiescent), is a product of the power supply voltage V_{DD} , and the leakage current I_L , (typically in the nanoampere range). This leakage is due to a combination of surface effects and a network of parasitic diode junctions which are normally reverse-biased and are shown in Figure 2-3(a). The leakage is simulated in the CMOS inverter cross-section shown in Figure 2-3(b).






FIGURE 2-3 — LEAKAGE CURRENTS OF P-N DIODE JUNCTIONS

The quiescent power dissipation is extremely low (typically in the nanowatt range) and is usually a negligible portion of the total power dissipation of an operating system. However, many CMOS designs may require long periods of "Standby" operation, during which the logic devices are not actually switching. The worst case power supply drain (often a battery in such a "standby" system) may be calculated by summing the maximum quiescent power dissipation specifications (available in the individual McMOS device data sheet) of all devices within the system.

DYNAMIC DISSIPATION

The remaining two components of power dissipation, P_{TC} and P_L, occur during the dynamic operation of a CMOS device. The through-current dissipation P_{TC}, is a result of current that momentarily flows from the power supply to ground when

a CMOS device switches between logic levels. This through-current I_{TC} is a complex function of the input and output rise and fall times, the input signal frequency, the power supply voltage, and the various parameters (mobility, geometric, channel dimension, etc.) of the MOS transistors.

The through-current I_{TC} has a peak value which can be approximated by the equation:

$$I_{TC} \propto K_0 (V_{DD} - K_1)^2$$

where: K_0 is a constant dependent on the N- and P-channel mobility, geometry, and temperature. The constant K_1 is dependent upon the individual MOS device thresholds. A typical normalized plot of this relationship is shown in Figure 2-4.




FIGURE 2-4 – NORMALIZED PLOT OF THROUGH-CURRENT VERSUS VOLTAGE

The waveform of the through-current in relationship to the voltage transfer characteristics of a typical inverter pair is shown in the oscillograph, Figure 2-5. The energy contained in the through-current pulse will be a function of the input clock transition time (the time the device remains in the active ON region). The peak current (previously shown in Figure 2-4) can be measured with no-load capacitance. As load capacitance is applied and the input transition time is decreased, the through-current magnitude decreases from its peak value to practically zero as will be described later.




FIGURE 2-5 — THROUGH-CURRENT AND TRANSFER CHARACTERISTICS

The power dissipation, due to through-current P_{TC} , may be theoretically defined as frequency times the integral of the product of the supply voltage and the through-current. This relationship is illustrated by the equation:

$$P_{TC} = \int_{0}^{t_r} V_{DD} I_{TC} dt$$

However, ITC, previously was shown to be:

$$I_{TC} \propto K0 (V_{DD} - K1)^2$$
.

Therefore:

where: f = frequency,

K = constant (dependent on device
 parameters),

N = non-integral number greater than 3.

The second component of the dynamic power dissipation, P_L, is proportional to the energy required to charge and discharge the load capacitance C_L and the small internal circuit capacitance. Power is basically defined as energy per unit time. Therefore, the energy storage E of a capacitor is given by the equation:

$$E = 1/2 \text{ CV}^2$$
.

Since the capacitance is alternately charged and discharged through the CMOS device during one complete cycle of the input frequency f, the power P_L is given by the equation:

$$P_1 = CV^2f$$
.

Thus, the dynamic dissipation increases linearly with the frequency and load capacitance and also as the square of the power supply voltage V_{DD} . Figure 2-6 shows this relationship for a typical McMOS gate.

The power dissipation shown in Figure 2-6 applies for input rise/fall times of 20 nanoseconds. For fast rise and fall times the previously described through-current dissipation P_{TC} is negligible. As the transition times increase, the power (P_{TC}) increases appreciably and is a complex function of the transition times and capacitance.






FIGURE 2-6 – TYPICAL GATE POWER DISSIPATION CHARACTERISTICS

Figure 2-7 (a through c) shows the relationship of the power supply current IDD into the device and the ground current $I_{\mbox{\footnotesize{SS}}}$ out of the device as a function of the capacitance and transition times. The waveforms in (a) show the currents IDD, ISS and ITC for a rise (t_r) and fall (t_f) time of 10 μ s at a 15 pF load. The lesser magnitude of the current pulses (first pulse of IDD) represents the maximum through-current ITC of the device at a given voltage V_{DD}. The increase in amplitude in the current pulse (IDD when Vout goes positive or ISS when Vout goes negative) is representative of the current required to charge (or discharge) the 15 pF load capacitance. The magnitude of the through-current in (a) is used as the normalizing factor in the current waveforms of (b) and (c).








FIGURE 2-7 – SWITCHING CURRENT WAVEFORMS

Oscillograph (b) was made with the same 15 pF load as (a); however, the input transition times $(t_r,\,t_f)$ are now 400 ns. Again, the smaller current pulses are through-current. The magnitude of the current l_{TC} in (b) has decreased slightly from that in (a). Also, due to the faster transition time, the current pulse width has also decreased. This indicates that some of the charge is being diverted to the load capacitance.

In (c) the capacitance is increased to 65 pF and tr and tf are equal to 40 ns. The sinusoidal characteristic of the through-current, present with very fast transition times, is due to the charging and discharging of the parasitic internal capacitances. The previously observed ITC pulse is now almost entirely directed to the load and the dissipation P_{TC} and is negligible when compared with the CV2f dissipation P_L. The magnitude of the load current has increased for two reasons. First, the load was increased and now requires approximately four times the previous charge. Second, the charge is an integral of this pulse and since the transition times were decreased (hence the current pulse width decreased), the magnitude must increase to supply the same charge.

Figure 2-7 serves to illustrate the relative changes in charging current as a function of load capacitance and also shows the effect of the input transition time on the through-current and the resultant increase in power dissipation. All of the MSI or complex functional McMOS devices have their inputs buffered and thus do not have a severe through-current versus input transition characteristic. However, the system designer should be cautious when using high current drivers with high supply voltages so that the device power dissipation is not exceeded with a long input rise or fall time.

REGULATION AND BATTERY OPERATION

Because of the wide power supply operating range and the constant ratio of the switching threshold to the supply voltage, simple and inexpensive unregulated supplies of the type shown in Figure 2-8(a) may be used to power a system comprised of McMOS devices. The three primary design considerations of such a supply are:

- the voltage level must remain between the minimum and maximum specifications of the device.
- the lowest instantaneous supply level must allow the devices to operate at the necessary maximum system frequency (see the section entitled "Operating Speed Considerations" in this chapter), and
- the filter capacitor must be large enough to supply the peak instantaneous switching current requirements of the McMOS system.

The zener diode D_Z , in Figure 2-8(a) supplies protection by limiting the maximum voltage V_{DD} , supplied to the McMOS system. The resistor R_S , is chosen to supply the peak transient current of the load current, I_L , (plus the required zener

current for maintaining its breakdown) when the input voltage V_S is at the peak value. This design philosophy assumes the transient portion of the load current I_L will charge capacitor C to the zener voltage during the non-switching time of the McMOS system. The current rating on the zener diode D_Z is dictated by the relationship of the equation:

$$I_Z(max) = \frac{V_S(peak) - V_Z}{R_S}$$
.

This assumes the capacitor is fully charged to V_Z and the system is operating in a quiescent (non-switching) mode. The capacitor C is selected by the following equation:

$$C = \frac{q}{V}$$

where: $q = Ip [(pulse width) (N)] + [(I_Q) (t)],$ and $V = V_{zener} - V_{DD} min.$

The required charge q has two components. The major component is the transient peak load current, Ip, times its pulse width multiplied by the number N of transients during the non-conduction period of diode D1. The second component is the product of the quiescent current I_Q and the non-conduction time t. V_{DD} is the minimum supply voltage dictated by the specifications of the McMOS devices and the maximum desired operating speed.

A battery back-up supply is easily implemented by replacing the filter capacitor with rechargeable battery as shown in Figure 2-8(b). The battery voltage is selected for the desired operating voltage V_{DD}. The zener diode D_Z has a breakdown voltage greater than the battery voltage and is equal to or less than the maximum V_{DD} McMOS device ratings.




FIGURE 2-8(a) — McMOS UNREGULATED POWER SUPPLY




FIGURE 2-8(b) — McMOS BATTERY BACK-UP POWER SUPPLY

In this manner, only the zener conducts and also provides protection during power line transients (which develop voltage spikes due to the battery's characteristic impedance). The resistor R_S in this system supplies the average load current I_L and also a battery "trickle-charge" current I_B. Resistor R_S is calculated by the equation:

$$R_S = \frac{V_{S}max - V_{battery}}{I_{I} avg + I_{B} ("trickle")}$$

In the event of a power line failure, the McMOS system can operate for relatively long time periods because of the low dissipation associated with the McMOS family. This type of supply can be used to power McMOS memories and provide a quasinonvolatile memory system.

The circuit in Figure 2-9 gives a good indication of how easily a CMOS power supply level can be derived from a high voltage dc source by using a resistor, a zener and a filter capacitor. The zener in this case is actually regulating the voltage rather than providing just overvoltage protection, as in the battery backup supply. Resistor $R_{\rm S}$ is again calculated from the dc supply voltage, the average load current $I_{\rm L}$, and the necessary zener bias current $I_{\rm Z}$. The capacitor C, is selected to supply the peak transient load current and maintain the minimum voltage $V_{\rm DD}$ required for the system operating speed.




FIGURE 2-9 – DERIVING CMOS POWER FROM HIGH VOLTAGE DC SOURCE

NOISE IMMUNITY

CMOS devices exhibit a sensitivity to only negative-going noise spikes on the power supply line and to only positive-going spikes on the ground. However, bipolar logic families show various degrees of sensitivity to both positive and negative spikes on the power and ground lines, depending upon the output logic state of the device. The sensitivity of the CMOS device will vary as a function of the power supply voltage. This variation is due to the changing of the switching thresholds and the effects of supply voltage on the conductance of the internal MOS transistors. For additional information on noise margins and noise energy immunity of McMOS devices refer to Motorola Application Note AN-707.

THERMAL CONSIDERATIONS

Another advantage realized with McMOS device technology is excellent temperature stability. The "AL" series devices are designed to operate over the full military temperature range of -55°C ≤ $T_A \leq +125^{\circ}C$. Additionally, the commercial ceramic "CL" series and the plastic "CP" series package devices are designed to operate over an extended temperature range of -40° C \leq T_A \leq +85°C (standard commercial range is only $0 \le T_A \le$ +70°C). This extended temperature range is a bonus to designers who do not want to pay the premium price of military temperature range devices for systems that must operate reliably in varying temperature environments. The two major categories of wide temperature range design considerations are package dissipation and specification variations with temperature.

PACKAGE DISSIPATION

CMOS devices consume almost negligible power in the quiescent state and increasing amounts of power in direct proportion to the capacitive load, the operating frequency, and the square of the power supply voltage. A normal CMOS digital system operating at moderate speed does not require special consideration of package dissipation capability.

Special cases invariably arise, however, when the designer is required to extend operation of particular devices to their limits (special load driving, high frequency operation, analog applications, input diode clamping, etc.). In addition, there are specially designed buffers and driver devices that have high current driving capability. Package dissipation and thermal management in these cases may become significant considerations to the designer. Therefore, it is advantageous to know the dissipation capability of standard McMOS packages, as described further.

THERMAL MANAGEMENT

Circuit performance and long term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low. Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. Therefore, the temperature increase depends upon the amount of power dissipated in the circuit and the resulting thermal resistance figure between the heat source and the reference point.

The average temperature at the junction is a function of the system ability to remove heat generated in the circuit (from the junction region to the ambient environment). The basic formula for converting power dissipation to estimated junction temperature is expressed as follows:

$$T_{J} = T_{A} + P_{D} \cdot (\theta_{JC} + \theta_{CA}), \tag{1}$$

 $T_{J} = T_{A} + P_{D} (\theta_{JA}), \qquad (2)$

where:

 T_1 = junction temperature,

TA = ambient operating temperature,

PD = calculated power dissipation,

 θ_{JC} = thermal resistance, junction to case,

 θ_{CA} = thermal resistance, case to ambient,

 θ_{JA} = thermal resistance, junction to ambient.

Only two terms on the right side of equation (1) can be varied by the user, namely the ambient temperature, and the device case-to-ambient thermal resistance, θ_{CA} .

Internally, the thermal resistance of an integrated circuit is a function of the package material and size and also the method used in bonding the IC die to the package. The worst case and typical thermal resistance values for some standard IC packages are given in Table 2-1. In Figure 2-10 this basic data is converted into a graph showing the maximum power dissipation allowable at various

	θ _{JA} – (Sti	$^{ heta}$ JC $^{-}$	
Package Description	Worst Case	Typical	Worst Case
Plastic Dual-In-Line, 14 lead or 16 lead (Gold Eutectic Die Bond)	200	135	90
Ceramic Dual-In-Line, 14 or 16 lead (Gold Eutectic Die Bond)	155	100	50
Ceramic Dual-In-Line, 24 lead	100	70	35
Plastic Dual-In-Line, 24 Lead	140	95	50

TABLE 1 – WORST CASE AND TYPICAL THERMAL RESISTANCE RATINGS FOR SELECTED IC PACKAGES.




FIGURE 2-10 – AMBIENT TEMPERATURE POWER DERATING

ambient temperatures for circuits mounted in the 14-pin and 16-pin plastic and ceramic packages; the data also considers the maximum permissible junction temperature for devices packaged in plastic or ceramic. These measurements are taken in still air without heat sinks, since moving air and heat sinking would decrease the value of $\theta_{\rm CA}$.

SPECIFICATION VARIATION WITH TEMPERATURE

The fact that a logic family is designed to functionally operate over a wide temperature range does not necessarily mean that specifications will not vary with changes in the ambient temperature. A quick glance at the electrical characteristics section of a data sheet will verify that parameters such as output drive, quiescent power dissipation, and switching time parameters do indeed vary with temperature. Fortunately, these variations are predictable enough that a designer, with information included in this section, can interpolate and extrapolate the performance of the selected McMOS devices over their full temperature rating.

VOLTAGE TRANSFER CHARACTERISTIC VARIATIONS

An inherent advantage of the generic complementary MOS process is the tendency of the N-and P-channel thresholds to "track" together over wide temperature variations in such a manner that the input threshold to a CMOS device remains quite constant. As seen in Figure 2-11, the variation of threshold over the full military temperature range is typically less than five percent. By comparison, a bipolar threshold may vary as much as 40 percent.




FIGURE 2-11 – TRANSFER CHARACTERISTICS
OF THE CMOS INVERTER SHOWS MUCH LESS
DEPENDENCE ON TEMPERATURE THAN
DOES TTL.

Threshold variation over temperature becomes an important factor when determining worst case noise margins, but it is of greater concern in quasi-analog circuits such as 2-gate oscillators and "one-shot" multivibrators. The threshold levels in these types of circuits directly affect frequency, duty cycle, and time-out. Therefore, the stability of McMOS devices over temperature is a definite advantage in these "special" applications.

LEAKAGE CURRENT VARIATIONS

Leakage current plays an important role in quiescent power supply and three-state loading considerations. When designing a circuit which must operate over wide temperature ranges, the effect of temperature on leakage must be considered in worst case design.

Leakage, as previously described, is due primarily to internal reverse-biased P-N junction leakage. As such, the leakage increases exponentially with increasing temperature, as indicated by the formula:

$$I_L = (T_I) = I_L(T_O) e^{\Delta T/K}$$

where I_L (T_O) is the leakage current measured at temperature T_O, K is the constant of the rate of increase, and the temperature change is $\Delta T = T_1 - T_O$.


The channel resistance of an MOS device is inversely proportional to the surface mobility of the majority carriers (holes in a P-type device and electrons in an N-type device). Since the mobility is a function of temperature, it is not surprising to find that channel resistance and thus, the current and switching time parameters change with variations in temperature.

The normalized graph of the current and switching parameters versus ambient temperature, Figure 2-12, should prove a useful tool to the designer in predicting the typical performance to be expected of a McMOS circuit at different temperatures.

INPUT RATINGS AND CONSIDERATIONS

The input of a Complementary MOS device is insulated from the MOSFETs channel regions by a thin layer of silicon dioxide (SiO₂). The high impedance and a 5 picofarad input capacitance make unconnected or floating inputs excellent energy storage nodes having the potential for large voltage buildups. The Motorola McMOS process uses resistor-diode gate-protection networks to siphon the accumulated energy away from the MOS transistors and thereby prevent permanent damage to the input gate oxide regions. In addition to

FIGURE 2-12 –NORMALIZED PLOT OF TYPICAL SINK-CURRENT (I_{OL}), SOURCE-CURRENT (I_{OH}), THROUGH-CURRENT (I_{TC}), SURFACE MOBILITY (μ_s), CHANNEL RESISTANCE (R_C), PROPAGATION DELAY TIMES (t_{PLH}), AND RISE AND FALL TIMES (t_r , t_f) versus AMBIENT TEMPERATURE (T_Δ)



For silicon junctions, I $_{L}$ doubles approximately every 10^{o} C, thus making $\rm K_{Si}=14^{o}$ C. A CMOS device that has 5 x 10^{-9} ampere leakage at room temperature (25°C) may be expected to have 5×10^{-6} ampere leakage at 125^{o} C.

CHANNEL RESISTANCE EFFECTS

Variations in the channel resistance of the P-type and N-type MOSFETs in a CMOS circuit affect several important device characteristics, namely current sinking and sourcing capability (I_{OL} , I_{OH}), switching through-current (I_{TC}), propagation delay (t_{PHL} , t_{PLH}), and output voltage rise and fall times (t_r , t_f).

device handling precautions, other user considerations include device maximum ratings, termination of unused inputs and input signal waveforms.

INPUT VOLTAGE

To prevent a destructive high-current mode, caused by forward biasing the input protection diodes, the signal voltage V_{in} must be confined to the range of $V_{SS} \leqslant V_{in} \leqslant V_{DD}$. The input thresholds establish the maximum input LOW signal voltage V_{NL} , and the minimum input HIGH signal voltage V_{NH} . These thresholds are specified as a dc noise margin and are defined as the maximum

voltage change from an ideal logical "1" or "0" input level, which will not produce a change of state at the output. The guaranteed noise margin for standard Motorola McMOS devices is 30% of V_{DD} with a typical value of 45% V_{DD} .

To illustrate, the ideal "0" and "1" input levels are V_{SS} and V_{DD} , respectively. Therefore (using positive logic notation), using the formula $V_{IL} = V_{SS} + 0.3 \ V_{DD}$ equals the guaranteed minimum maximum input logic "0" threshold level, and V_{IH} is equal to 0.7 V_{DD} or the guaranteed maximum minimum input logic "1" level. Typical values are: $V_{IL} = V_{SS} + 0.45 \ V_{DD}$, and $V_{IH} = 0.55 \ V_{DD}$.

The calculations relate that if the input level V_{in} is in the range $V_{SS} \leqslant V_{in} \leqslant V_{SS} + 0.3 \, V_{DD},$ the output level V_O is guaranteed not to have changed state and win be within the range of 0.7 $V_{DD} \leqslant V_O \leqslant V_{DD}$ for inverting functions, or within the range of $V_{SS} \leqslant V_O \leqslant V_{SS} + 0.3 \, V_{DD}$ for non-inverting functions. For a further description of thresholds and noise margin see Motorola Application Note AN-707.

INPUT CURRENT

The very high input impedance (typically 10¹² ohms) requires an almost negligible source or sinking drive. The typical input current l_{in}, is 10 pAdc. However, there are many system designs that utilize the input protection diodes to clamp the signal levels. In these applications, it is necessary to limit the input currents to the ±10 mAdc maximum rating per package pin. This 10 mA maximum rating also applies to the V_{DD} and V_{SS} pins. Therefore, if the device has four inputs (all of which may be HIGH forward-biasing the input diodes) the current limit on each input would be 10 mA divided by 4 or 2.5 mA. The same reasoning applies if more than one input is below the V_{SS}

UNUSED INPUTS

A problem associated with floating CMOS device input pins occurs after the device is installed in an operating system. Energy injected through stray external circuit wiring capacities produces unpredictable, time-varying input values. Power dissipation increases, since the input gates tend to spend more time in their active, biased-ON region. As a result, the uncertainties of the gate logic states combine and cause system failure. This problem is eliminated if all unused CMOS input pins are connected to the appropriate power supply bus.

The proper termination level is determined by the truth table of the device being used. In the case of multi-input gates, it is recommended that unused NAND inputs be connected to V_{DD} and unused NOR inputs be connected to V_{SS}. This will improve reliability and provide maximum device input performance. If an entire gate or portion of a device is not used, it is still necessary to terminate the inputs even though the output is not loaded.

INPUT RISE/FALL TIMES

Special consideration must be given to the specified worst case maximum (slowest) clock input rise and fall times for edge triggered devices such as flip-flops, shift registers and counters. The specified values vary from 5 μ sec to infinity and the system designer should consult the device data sheet for this parameter. A description of input waveforms will be presented later.

INPUT PROTECTION NETWORKS

The system designer must remain aware that MOS devices can be seriously damaged if subjected to high electrical fields in the gate oxide regions. Normally the gate oxide is 1000 Å to 1200 Å thick; this range also defines a maximum potential difference that can be tolerated across the gate oxide. The gate oxide breaks down at a gate-to-substrate potential of about 100 V and results in permanent damage to the device.

Unfortunately, the electrical environment during pc board or socket insertion and device handling is very hostile. For example, static voltages generated by a person walking across a common waxed floor, have been measured in the 4 to 15 kV range (depending on humidity, surface conditions, etc.). These static voltages are potentially disastrous when discharged into a CMOS input considering the energy stored in the capacity (\approx 300 pF) of the human body at these voltage levels. There are two methods used for input protection: a single diode protection method and a double diode-resistor configuration. Both methods provide adequate input protection and all McMOS devices use one of these two protection methods.

Present McMOS gate protection structures can generally only protect against overvoltages in the hundreds of volts range. This is usually sufficient for "in-socket" overvoltage, but an order of magnitude less than that typically found in the handling environment. Following are some suggested handling procedures for McMOS devices.

- Store unused devices in conductive foam, conductive rails, or connect all leads together using a similar electrical shorting method.
- Use grounded tip soldering irons.
- Ground all test equipment.
- All low impedance equipment (such as pulse generators, etc.), should be disconnected from device inputs before dc power supplies are turned-off.
- All unused device inputs should be connected to VDD or VSS.

SINGLE DIODE METHOD

Figures 2-13(a) and 2-13(b) show the single diode protection method. Since the P-tub and the N-substrate are lightly doped, the junction breakdown is high and typically 120 V. Therefore, a heavily doped N+ region and a lightly doped P-region are used for the diodes. The junction between

these two regions (N+ and P-) breaks down at approximately 30 V, and is well below the 100 V gate-to-substrate breakdown.

The single diode method provides protection by clamping positive levels to V_{DD} . Negative protection is provided by the 30 V reverse breakdown. The diode is designed to operate in the breakdown region without damage, provided currents are kept under 10 mA.




FIGURE 2-13(a) — PHYSICAL DIAGRAM, SINGLE DIODE PROTECTION METHOD




FIGURE 2-13(b) — SCHEMATIC DIAGRAM, SINGLE DIODE PROTECTION METHOD

DIODE-RESISTOR METHOD

The second method, while adding some delay time, provides protection by clamping positive and negative potentials to V_{DD} and V_{SS} , respectively. Figures 2-14(a) and 2-14(b) show the circuitry and diffusion cross-section for the diode-resistor protection method.

The input protection circuit consists of a series isolation resistor R_S , whose typical value is 1.5 k ohms, and diodes D1 and D2, which clamp the input voltages between the power supply pins V_{DD} and V_{SS} . Diode D3 is a useful distributed parasitic structure resulting from the diffusion fabrication of R_S .

In addition to circuit isolation, the series resistor R_S produces a small propagation delay due to the 5 pF gate capacitance. This delay (typically 6 to 7 ns) allows excess energy present at the input terminal to be diverted through the protective diodes before reaching the sensitive gate dielectric.

Diodes D1 and D2 are both of the N+, P- type and have a sharp 30-35 volt avalanche breakdown characteristic. Positive (breakdown mode) and negative (forward conduction) overvoltage protection,

with respect to V_{SS} (V_{DD} — open circuit), is provided by diode D1. Diode D2 similarly provides positive (forward conduction) and negative (breakdown mode) overvoltage protection with respect to V_{DD} when V_{SS} is left open. Both diodes limit the applied voltages to well within the critical breakdown potentials of the gate dielectric.





FIGURE 2-14(a) — PHYSICAL DIAGRAM, DIODE-RESISTOR INPUT PROTECTION METHOD



Added Protection Circuitry At Each External Input lead

Notes: $R_S = 1.5 \, k\Omega \; \text{Nominal}$ Avalanche Voltages: $BVD1 = 30 \; V$ $BVD2 = 30 \; V$ $BVD3 = 80 \; V$ $BVD4 = 120 \; V$

FIGURE 2-14(b) — SCHEMATIC DIAGRAM, DIODE-RESISTOR INPUT PROTECTION METHOD

USING THE INPUT DIODES IN CIRCUIT DESIGN

Circuits such as integrators, differentiators and oscillators may forward bias the input protection diodes and actually depend on them to clamp the input signal levels. The forward bias currents generated by such circuit configurations is limited by the impedance and drive capability of the driving device and generally will not exceed the input limitations.

An application that requires consideration, as to the single diode versus the diode-resistor input method, is the two stage oscillator shown in Figure 2-15.

Waveforms for the single diode input network show that the diode clamps the input voltage V1

to the positive V_{DD} voltage. The negative portion of V1 is not limited (the protection diode has not avalanched) and will go negative with respect to V_{SS} by the magnitude of the threshold voltage V_{T} . This effect will cause the time t_1 to be less than time t_2 and will give the output waveform V_{O} a duty cycle less than 50%.

The waveforms for the diode-resistor input method show that the input signal V1 is limited to both the V_{DD} and V_{SS} supply voltages. In this case, times t_1 and t_2 are approximately equal, the duty cycle is 50% and the output period T is less than the period of the output for the single diode device.

∨_{DD} ∨**0**

 $^{\mathsf{DD}}$

 v_{SS}

V_{SS}-V_T

V2 V_{SS}




FIGURE 2-15 - WAVEFORM COMPARISON OF INPUT METHODS

Figure 2-16 shows the same astable circuit as Figure 2-15 with the addition of a compensating resistor R_S . Besides compensating for input threshold and power supply variation, resistor R_S also provides isolation from the input protection network. The waveforms illustrate that times t_1 and t_2 are approximately equal and the period T will not vary (as a function of the type of protection circuit the input device has).

٧n ٧ss $\vee_{\mathsf{DD}} + \vee_{\mathsf{T}}$ $^{\mathsf{DD}}$ v_{ss} VSS - VT v_{DD} Waveform v_{SS} For Single VSS - VT Diode Protection VDD. V_{SS} -t2-**>-**t1

The inputs to McMOS devices can be driven with signals outside the range of V_{SS} to V_{DD} if a series resistor is used to limit the current to less than the 10 mA maximum. However, consideration must also be given to the increase in rise, fall and propagation delay times produced by the series resistance and the 5 pF input capacitance. This technique obviously should not be used on the inputs of edge-triggered devices. It is recommended that the inputs be buffered by an additional gate for these devices.

The 10 mA input current limit is established by the device internal metalization. Exceeding the 10 mA limit will cause metal migration and possible long term degradation of the device lifetime.





FIGURE 2-16 – DIODE-RESISTOR INPUT METHOD WITH ADDITION OF COMPENSATING RESISTOR R_S

INPUT WAVEFORMS

The 10 to 90% maximum clock transition time for sequential circuits is normally specified in the 5 to 15 μ sec range, depending upon the supply voltage used; data ripple-through, false triggering problems, etc. occur above these values. As the system transition times approach these limits, potential timing problems and increased power dissipation levels should be considered.

The possible 15 to 20% process variation in input threshold voltage among random device samples could lead to clock-skew problems, even in synchronous logic systems where clocking is not normally a problem.

As in the example in Figure 2-17, a fairly long clock rise time could produce data ripple-through on the cascaded edge-triggered storage elements. As long as the edge-sensitive clock transition time $(t_{\Gamma}C)$ is confined to a value of less than the sum of the propagation delay time of the driving output stage (for the estimated capacitive load) and of the hold-time of the following parallel clocked device as shown in Figure 2-17, there will not be a problem.






FIGURE 2-17 — SYNCHRONOUS OPERATION LIMITED BY CLOCK TRANSITION TIME

The maximum $t_{r}C$ transition time due to skew effects could be in the 100 nsec range for the worst case situation of high speed devices having maximum allowed threshold voltage deviations. As clock transition times increase, system power needs also increase; this action results because the logic elements are exhibiting longer periods of time in the active (higher power) operating region.

Schmitt trigger circuit configurations can be utilized for wave shaping very slow external input signals and also provide a decrease in input power dissipation and an increase in overall system performance. The MC14583 dual Schmitt trigger is an ideal solution to applications requiring such wave shaping. Other Schmitt tirgger designs can be found in the articles referenced in the supplementary literature section of this data book.

Several of the McMOS counter and shift register designs incorporate input circuitry having a Schmitt trigger type hysteresis which also eliminates the requirement of a maximum input rise time specification. These counters are very useful for generating a system clock from the common 60 Hz power line frequency. The inputs of such devices can be connected directly to the 120 Vac line through a series connected 1 megohm resistor. A capacitor must also be added between the device input and the $V_{\rm SS}$ pins to absorb the kilovolt line spike energy commonly found on many power lines. The rectification of the ac input voltage is again performed by the internal protection diodes and the current is limited by the series resistor.

OUTPUT LOADING CONSIDERATIONS

Like any logic family, McMOS is limited in the amount of current (sink and source) drive capability while still maintaining a defined logic state. McMOS device output current characteristics are found in a set of curves (refer to Figure 2-18) defined as output drain characteristics. The logic designer should consult these curves when designing specialized systems requiring high current drives. These drain characteristics vary as a function of voltage and temperature and have an effect on the maximum operating speed of the logic system.

OUTPUT CHARACTERISTICS

As shown in Figure 2-18, McMOS N- and P-channel enhancement mode transistors have two basic regions of operation, saturated and non-saturated. The boundary between the two regions is the locus of points at which the drain-to-source voltage (VDS) is equal to the gate-to-source voltage (VGS) minus the device threshold voltage (VT).




FIGURE 2-18 — OUTPUT DRAIN CHARACTERISTICS

In the non-saturated region, the characteristics of the MOSFET are similar to a resistor; the impedance of the channels is approximated by the slope of the curves. The current in this region is given by the equation:

$$I_D = 2K (V_{GS} - V_T) V_{DS} - K V_{DS}^2$$

where K is a constant dependent upon processing parameters and the channel geometry.

In the saturated region, the MOSFET behaves similar to a current source as illustrated by the constant drain current independent of the drainto-source voltage. The currents in the saturated region are given by the equation:

$$I_D = K (V_{GS} - V_T)^2$$
.

The maximum drain current I_D is almost proportional to the square of the gate-to-source voltage VGS. In Motorola McMOS logic, the gate-to-source voltage is limited to the power supply voltage (VDD - VSS). Hence, it can be stated that the drive capability of McMOS is proportional to the square of the power supply voltage.

The output drain characteristics also vary as a function of temperature as shown in Figure 2-19. The typical characteristics for a standard McMOS output N-channel device, operating with a supply of 10 volts, is shown in Figure 2-19(a). The complementary P-channel characteristics are shown in Figure 2-19(b). For device temperatures above 25°C, the decrease in drain current can be approximated by a negative temperature coefficient of approximately -0.3%/°C. Refer to Figure 2-12 for a curve of the change in drain current versus temperature.


CONSIDERATIONS AND PRECAUTIONS

The standard McMOS input is capacitive and requires approximately ± 10 pA of drive current. Thus, the fan-out on a current basis is in the order of 10^6 devices. The actual fan-out of a McMOS device is limited only by a capacitive load consideration based upon the desired system operating frequency.

Assume that a capacity-loaded McMOS gate has an input signal with almost zero transition time. The output device then charges (or discharges) the load capacitance along the drain characteristic curve for VGS and exits from the saturated region (VDS = VDD) to the non-saturated region (VDS = 0). This means that initially the voltage across the capacitor changes in a linear fashion due to the constant current ID(sat). As the drain-to-source voltage VDS decreases to less than that defined for saturation, the current to the load decreases. At this point, the voltage change on the capacitor is no longer linear and, as a result, slows down "rounding off" the rising or falling output waveform as it approaches its limits of VDD or VSS, respectively.

Since the capacitance $\frac{dv}{dt}$ is a function of drain

current I_D, the output rise/fall times and also the system operating speed will be limited by the McMOS supply voltage. Operating temperature, because it effects the maximum drain current, will also limit system speed. Considerations on system speed with respect to capacitance, voltage and temperature will be described later in Chapter 2 under the heading Operating Speed.



The outputs of a McMOS device consist of a complementary pair, one device for sourcing current and another for sinking current. The outputs of a McMOS device cannot be connected in a "wire-OR" configuration because of the complementary pair configuration. Three-state logic will be described later in Chapter 2.

Many times temporary shorts result from testing mistakes or improper board assembly. When such excessive currents flow and the chip temperature increases, the short circuit current will decrease because of the negative temperature coefficient. This "built-in" thermal protection will usually prevent burn-out on a short term basis. In general, devices with standard family output characteristics can be shorted to the supply rails, provided the supply voltage is 5 volts or less; at this supply voltage, saturation currents are less than the maximum device ratings of 10 mA per pin. Precautions are necessary when using the high current buffers or operating with high supply voltages so that the maximum device current and dissipation limits are not exceeded.

The McMOS drive capability is limited if the outputs are required to maintain a specified logic level. However, if the output is used to drive a discrete device such as a transistor or LED, large currents (within maximum ratings) can be achieved by operating the device in the saturated region. Details on interfacing to other devices will be described shortly.

INTERFACING TECHNIQUES

There are many digital system designs which require low-power dissipation McMOS devices to be integrated with devices of other semiconductor technologies. This raises the question of how to interface between McMOS and other logic families. Most logic families have a compatible set of inputoutput parameters defined in terms of family unit loads specified at a restrictive or tight tolerance power supply voltage. The McMOS guaranteed power supply operating range of 3 to 18 volts encompasses all of the significant logic families available today. This operating range, together with the simplicity of the input and output characteristics, makes the McMOS technology particularly easy to interface with devices of other technologies. The interface techniques to be described assume the following initial conditions.

- The power-supply voltage level and tolerances are chosen to accommodate the interfaced logic elements, since McMOS integrated circuit devices will operate over a much wider voltage range.
- The logic levels at the interface between McMOS and other logic elements will meet or exceed the specified worst case logic levels of the other elements.
- Fan-in and fan-out rules at the interface shall be derived from the current sinking or sourcing capability of the driving elements.

By adopting these three conditions, the designer can ensure appropriate noise margins at the interface between dissimilar elements.


INTERFACING McMOS WITH TTL, DTL

Since both the DTL (diode-transistor logic) and TTL (transistor-transistor logic) bipolar digital IC families require only a single supply, McMOS devices are well-suited for use with DTL and TTL logic forms. There are two major considerations when interfacing McMOS with bipolar logic elements. The first consideration is whether McMOS can sink the input current requirement of the bipolar logic. The second consideration is whether the output logic levels of the bipolar devices are compatible with the McMOS input threshold levels.

Figure 2-20 shows the input/output level and current requirements of McMOS/bipolar interfaces. For a logic "0" input, the standard medium power TTL and DTL devices have a current sink drive requirement of 1.6 mA at a level of 0.4 volts. Standard gate McMOS devices will not sink 1.6 mA of current. To increase the output current sinking capability of the McMOS device, a 2-input or 4-input McMOS NOR gate could be used with all the gate inputs tied together in parallel. For higher fan-outs, the use of buffer devices (as shown in Figure 2-20) is recommended. These buffers are capable of driving two medium power TTL or two DTL loads with an IOL of 3.2 mA at 0.4 volts. By paralleling the inputs and outputs of the McMOS buffers, even large fan-outs can be obtained. The logical "1" output of any McMOS device has no difficulty driving any TTL or DTL device since the VOH level of 4.5 volts (while sourcing the microampere leakage of the bipolar devices) is 2.5 volts higher than the 2.0 volt VIH input level.

Low-power TTL (LTTL) logic requires a current sinking drive of 0.18 milliamperes at a voltage level less than 0.3 volts. As shown in Figure 2-20, any standard gate McMOS device will drive one LTTL load over the full military temperature range. However, in most cases, two LTTL loads can be driven over the full temperature range. Further, at 25°C any McMOS device will typically drive 4 LTTL loads without burden. The Motorola McMOS buffers are capable of at least 10 LTTL loads over the full temperature range. In the non-saturated mode, as is the present case, the drain current is directly proportional to the drain to source voltage. Therefore, higher fan-outs than the number guaranteed on the data sheet can be obtained with some sacrifice in noise immunity over extended temperatures.

When interfacing bipolar logic to McMOS, the primary consideration is whether the bipolar output levels are compatible to the McMOS input thresholds. The guaranteed McMOS thresholds for a logic "0" or "1" input are respectively 30% and 70% of the power supply voltage; further, with a 5 volt supply this is 1.5 volts and 3.5 volts, respectively. The bipolar Vol level of 0.4 volts is more than capable of driving a McMOS device



input to a logical "0" level. The major area of concern is the logic "1" state. The VOH level of TTL/DTL devices is generally specified at 2.4 volts while sourcing 400 μ A. This is an absolute worst case bipolar specification and since McMOS inputs only require about 10 picoamperes drive current, the typical VOH level of a bipolar active pull-up output driving McMOS would be equal to approximately two P-N junction voltage drops below V_{CC}, or typically 3.6 volts. This level is greater than the required 3.5 volt input of McMOS; however, there is very little noise margin. For this reason, it is recommended that a pull-up resistor be added to the circuit from the bipolar output to V_{CC} as shown in Figure 2-20. Resistor values of 2 k ohms for TTL/DTL (or 3 k ohms for LTTL) provide

satisfactory pull-up and very satisfactory input rise times to the McMOS device. It should be noted that when utilizing a bipolar-to-McMOS interface, the driver should not fan-out to bipolar circuits, only to other McMOS devices. However, when using a McMOS-to-bipolar interface, fan-out may include both bipolar and McMOS devices. As can be seen in Figure 2-20, the noise margins at the collective interface either maintain or exceed the 0.4 volt dc margins of the bipolar logic families. In general, the noise margin at the interface between CMOS and other 5 volt logic systems is higher than that of the bipolar system alone. This situation exists because of the higher positive logic levels at the CMOS interface.

Five volt operation of McMOS restricts the

maximum speed capability, and in many systems where speed is of importance McMOS may be powered with a supply voltage of 15 volts. Figure 2-21 shows the techniques used to interface McMOS devices operating at 15 volts with 5 volt bipolar devices. Here the "down" translation is easily achieved by using the McMOS buffer translators specifically designed for this application.


The "up" translation can be performed by using one of two different methods. One method uses a high voltage, open collector TTL gate such as the MC7406 with a pull-up resistor to the 15 volt V_{DD} supply. The value of the pull-up resistor must be considered in relation to system speed. Since a McMOS input loading is typically characterized by 5 picofarads, the rise time at the 7406-McMOS interface will be determined by the resistor and the number of McMOS loads. High speed and fast rise times may dictate the use of low resistance values and a significant increase in power dissipation.

The second method of "up" translation has a reasonable power dissipation while still maintaining an acceptable rise time. The device used in this method is a MHTL, MC666 level translator. This device is an active pull-up, bipolar High Threshold Logic (HTL) component which has inputs for translating from RTL, DTL or TTL operating levels to 15 volt logic levels.

McMOS device series since typical power dissipation ratings have less than 2 microwatts per gate.

The McMOS series can also be used to expand the MHTL generic designs by providing the complex functions (expansion) for MHTL. The only prerequisite is that proper interface of the two logic types be implemented as shown in Figure 2-22. Both logic types operate from a single +15 Vdc supply. The output logic levels of the typical McMOS gate are made equal to input of the MHTL circuit (i.e., V_{OH} = 13.5 volts and V_{OL} = 1.5 volts for the high and low levels, respectively). Since the MHTL gate responds only to signals that exceed the input logic levels ($V_{IH} = 8.5$ volts and $V_{IL} = 6.5$ volts), the full MHTL 5.0 volt noise margin is maintained at the interface. The number of MHTL circuits that can be driven by a typical McMOS gate (fan-out) is determined from the output characteristics. Each MHTL input represents a load current (IOL) of approximately 1.2 milliamperes. The McMOS output voltage(VOL) will remain below 1.5 volts when the device sinks 1.2 milliamperes; this corresponds to a fan-out of the one MHTL load.

Interfacing the MHTL gate to drive McMOS circuits (fan-in) is a somewhat different design consideration. Because the input current to a driven McMOS gate is negligibly small, an MHTL circuit can drive a very large number of McMOS inputs



INTERFACING McMOS WITH MHTL

McMOS functions can be used to expand the versatility of standard, industrial high threshold logic systems where a large signal swing and high noise immunity are important. MHTL is generically limited in per device functions by an inherently high power dissipation which is typically 25 mW per logic gate. The condition does not exist in the

(50 or more). However, since the input to a McMOS gate is essentially capacitive (about 5 pF per input) and the internal load resistor of passive MHTL circuits is 15 k ohms, this capacitive loading effect could add an RC time constant of 75 nanoseconds per fan-out. Therefore, the number of McMOS circuits that can be connected is limited primarily by the system dynamic response.




FIGURE 2-22 - INTERFACING CONDITIONS BETWEEN McMOS AND MHTL CIRCUITS

For this reason, a pull-up resistor is recommended at the output of the MHTL circuit to improve speed. Values range from 1.5 k ohms to 5 k ohms, depending on the desired switching speed, allowable power dissipation, and the desired noise immunity factor. A low value pull-up resistor will raise the VOL output level and increase power drain, but it can also increase switching speed by as much as 85 percent. The best compromise appears to be the use of a passive output HTL circuit with an inherently low saturation voltage and a moderate value (2 k to 3 k ohms) external pull-up resistor. An active pull-up MHTL circuit will also drive a large number of McMOS gates with

adequate speed, but both the high-noise and low-noise margins will be reduced.

Because McMOS and MHTL can interface directly with each other, they serve to complement one another in system designs where noise immunity or high voltage operation is important. MHTL provides pulse shapers, high current drivers and other interface elements while McMOS will provide complex functions which cannot be economically built with MHTL. Figure 2-23 shows the organization of a system design using McMOS and MHTL with some recommended MHTL interface component types.




FIGURE 2-23 — USING A COMBINATION OF McMOS AND MHTL

INTERFACING McMOS WITH MECL

In systems with McMOS and MECL negative voltage power supplies are commonly used. The McMOS series can operate at -5.2 V (the MECL supply) or at higher voltages. The advantage of using the higher voltages is that McMOS can operate at higher speeds.

The interface from a McMOS output to MECL levels is shown in Figure 2-24(a). Note that the McMOS operates between ground and –VSS; VSS can be any voltage within the range of the McMOS device (18 V maximum). The McMOS output directly drives the MECL 10,000 input. If VSS is greater than –5.2 V, a diode clamp is required to prevent the MECL input from dropping more than a diode voltage drop below the –5.2 V (VEE).

The MECL 10,000 input requires a current of 265 μ A (maximum worst case) and has input threshold voltages of $V_{IHA} = -1.105$ V and $V_{ILA} =$

pulls the McMOS input to within 800 or 900 mV of ground. If $V_{SS} = -5.2 \text{ V}$, the transistor switches from -0.9 V to -5.2 V. The high level noise margin will be approximately 0.66 V and the low level noise margin will be approximately 1.56 V. With a greater V_{SS} , noise margins will be correspondingly larger.

INTERFACING McMOS WITH OTHER MOS TECHNOLOGIES

Other than CMOS, the most common Metal Oxide Semiconductor technology available today are the P-channel high threshold (PMOS) components. Becoming more common are low threshold devices (silicon gate and <100> devices). The main difference between the two MOS types is the supply voltage necessary for operation. Typical high threshold supplies are $V_{SS} = 0 \text{ V}$,




FIGURE 2-24—McMOS—MECL AND MECL—McMOS INTERFACE SYSTEMS

 $-1.475~V~(25^{O}C)$. The noise margin is therefore in excess of 225 mV in the high state and 4.3 V in the low state.

Level translation is required to drive a McMOS input with a MECL device. The 800 mV voltage output swing of MECL is not sufficient to drive a McMOS input. The MECL 10,000 output is used to switch a transistor to drive the McMOS input (Figure 2-24(b)). The high MECL output level (-900 mV typical) is not sufficient to forward bias the transistor (VBE + Vdiode). The low output level of $-1.7\ V$ typical turns on the transistor and

 $V_{DD}=-13$ V and $V_{GG}=-27$ V. Corresponding low threshold supplies are $V_{SS}=+5$ V, $V_{DD}=-5$ V and $V_{GG}=-12$ V. Another important difference is that high threshold devices generally use negative logic convention ("0" is the most positive level and "1" the most negative) while low threshold devices use positive logic convention. The typical output swing for both high and low threshold devices goes from V_{SS} to V_{DD} when driving the high input impedance McMOS logic function.

The wide supply range of McMOS and the high

input impedance of MOS and McMOS devices make interfacing a simple matter. Figure 2-25(a) shows a McMOS to high threshold PMOS interface while Figure 2-25(b) shows a McMOS to low threshold PMOS interface.

Another technology commonly used in many logic systems today are N-channel MOS (NMOS) devices. NMOS like PMOS, is available in both the metal gate and silicon gate processes. Very large memories, such as the MCM6570 8192-bit Read Only Memory, are manufactured using the NMOS process.

Although NMOS devices operate using conven-

be interfaced, regular McMOS gates will not drive the device and a McMOS driver/buffer is required. For this reason, the system designer must be thoroughly familiar with the specific NMOS device to be used (the logic level and current requirements) and select the proper selection of a compatible interfacing McMOS device.

INTERFACING McMOS WITH BIPOLAR LSI

Yet another series of logic integrated circuits available to the system designer are the bipolar large scale integration (LSI) devices. These circuits consist of large gate arrays which are mask-program-




FIGURE 2-25 — McMOS — PMOS AND PMOS — McMOS INTERFACE SYSTEMS

tional positive logic with positive power supplies in the 5 to 15 volt range (with the exception of a small negative back-bias supply) and use positive logic convention, special consideration must be used when interfacing with McMOS devices. The positive voltage power supplies necessary for NMOS are also compatible with McMOS devices; further, the McMOS devices are normally operated with VDD at a positive voltage and VSS at ground potential. An area of concern to the designer exists when a system requires interfacing NMOS and McMOS. The concern applies primarily to the NMOS device inputs. Several NMOS devices are manufactured with TTL type inputs which use internal pull-up devices. This manufacturing technique requires the designer to use TTL levels and associated sinking requirements to drive the NMOS devices. If this is the case with the NMOS device to

mable to provide specialized complex system functions. One technology used in these gate arrays is termed STRL and illustrated in Figure 2-26. This STRL gate basically consists of a Schottky transistor and four resistors. Interfacing between McMOS and




FIGURE 2-26 - A BASIC STRL GATE

STRL gate arrays is shown in Figure 2-27. As shown, the entire system operates with a +5.0 volt supply. While the STRL input levels are exactly like TTL, the STRL family exhibits a much lower sinking requirement ling. These characteristics make any McMOS device compatible in driving STRL logic with resulting noise margins at the high and low state of 2.5 and 0.5 volts, respectively. STRL also has a TTL fan-out of 1 with TTL-type output logic specifications. However, under worst case consideration with a resistor tolerance of +30% (R4 in Figure 2-26) and sourcing the total leakage of the Schottky transistor, the VOH level will be approximately 4.2 volts rather than the specified 2.4 volts at an IOH of 300 μA . The worst case noise margins for the STRL to McMOS interface are therefore 0.7 and 1.0 volts, high and low state, respectively.

However, there are specified current limitations which are 10 milliamperes into or out of any package pin on standard McMOS devices or as high as ± 45 milliamperes per output on certain buffer/driver configurations. Data sheets must be consulted so as not to exceed the device current or dissipation limits.

Figure 2-28 shows an example of a standard McMOS device driving an NPN transistor. The value of the base resistor R_B is dependent upon the value of the McMOS V_{DD} operating voltage. If the supply V_{DD} is 5 volts, the R_B resistor is not required since the source current limit is typically 2.0 milliamperes. This figure is determined from the saturated area of the P-channel drain characteristics. A V_{DD} voltage of 10 volts is marginal for operation when $R_B = 0$ ohms, since the sat-




FIGURE 2-27 – McMOS – STRL LSI SYSTEMS INTERFACE

STRL gate arrays are also available with open collector outputs. When using these devices it is necessary to use an external pull-up resistor and a suitable value would be approximately 3 to 4 k ohms. Another of the LSI gate arrays uses low power Schottky TTL logic cells. The input and output characteristics of these cells are similar to standard low power TTL and can also be interfaced with McMOS logic in the same manner as LTTL.

INTERFACING McMOS WITH OTHER SEMICONDUCTOR DEVICES

One misconception that many circuit designers have with McMOS is that this technology cannot source or sink any appreciable or usable amount of current when interfacing with other than McMOS devices. This is not always true, as this chapter previously described in the section entitled Output Loading Considerations. The sinking and sourcing capability of a McMOS device, as found on data sheets, are measured at specific output voltages and illustrate fixed points in the non-saturated region of the McMOS output drain characteristic curves. In fact, McMOS devices can drive high current loads if large drain to source voltages (VDS) are allowed across the N- or P-channel devices.




FIGURE 2-28 — McMOS TO DISCRETE INTERFACE

urated P-channel current in this case (approximately 9 milliamperes), is very close to the allowed 10 mA device limit. Therefore, in this application a value of 500 ohms is recommended for resistor R_B. At 15 volts, it is necessary to use a value of approximately 1 k ohm for resistor R_B to limit the current to 10 mA, since the typical saturated current level in this case is approximately 18 mA. The same reasoning applies to applications where driving PNP transistors; the McMOS device N- and P-channel

drain characteristic curves should be consulted to select the proper values of current limiting resistors. Obviously, the choice of pull-up resistor R_{C} and the transistor are based upon the required drive current level and the h_{FE} versus I_{C} characteristics of the selected transistor.

The technique used in Figure 2-28 can also be used as a driver interface from McMOS to several TTL or LTTL gates or devices. The fanout of such a circuit is dependent upon the current gain of the transistor and the properly selected pull-up resistor $R_{\rm C}$.

One specific application of a McMOS device gate driving a high current load is shown in Figure 2-29. In this application, a load current of 4 amperes is required. The selected interface, a 2N6055 power Darlington, requires a base current of 16 milliamperes for a VCE saturation of 2 volts; to supply this current, the McMOS MC14049 hexinverter, buffer/driver is used. From the P-channel drain characteristics curve, the saturated source current is found to be approximately 32 milliamperes for a VDD of 10 volts. In driving the Darlington with a 20 mA, the McMOS characteristics exhibited a drain to source voltage of -4.0 volts. Therefore, the base resistor RB can be calculated by the equation:

$$R_B = \frac{V_{DD} - V_{DS} - V_{BE(sat)} - V_{diode}}{I_B}$$

or approximately 100 ohms.

The addition of the diode and 1 k ohm bias resistor in the Darlington emitter circuit ensure a slight reverse bias on the Darlington when the McMOS driver is in the low state and thus prevents thermal runaway. For pulsed operation, the MR751 six

ampere diode is used; for continuous operation, it is recommended that a stud mounted MR1120 be used for power dissipation reasons.

One advantage of using a McMOS device to drive a circuit as shown in Figure 2-29 is that the driver circuit dissipates very little power when in the idle or OFF state. The push-pull type output of McMOS dissipates power only when driving the load device unlike a TTL open collector driver which must shunt all the drive current when the load device is OFF.

By using techniques similar to Figure 2-29, McMOS can be used to directly drive LEDs, optocouplers or other discrete devices. Examples of interfacing to high power drivers, such as SCRs and triacs, are described in Motorola application note AN-712 entitled "Interface Techniques Between Industrial Logic and Power Devices".

INTERFACING SUMMARY

With a wide range of power supply operating voltages and simplified input/output characteristics, McMOS logic elements may be successfully interfaced with any other logic device technology available today. Table 2-2 shows the noise margins, logic levels and fan-out for various logic family interfaces.

McMOS elements can also be used as current drivers for interfacing with a variety of discrete semiconductor devices. The sourcing and sinking capability for driving discretes may be extrapolated from the McMOS device output drain characteristic's curves. By using these curves and observing the device maximum current and dissipation limits, a reliable McMOS to discrete power interface may be achieved.




FIGURE 2-29 — McMOS TO BIPOLAR 4 AMPERE DRIVER

TABLE 2-2 - McMOS GENERAL INTERFACE PARAMETERS

		INTERFACE [†] INTERFACE [‡] NOISE MARGIN LOGIC LEVELS		1			
INTERFACE	"1"	''0''	"1"	"0"	MAXIMUM FAN-OUT	REMARKS	
	1.5 V	1.5 V	3.5 V	1.5 V	>50	5-volt system.	
McMOS-McMOS	3.0 V	3.0 V	7.0 V	3.0 V	>50	10-volt system.	
	4.5 V	4.5 V	10.5 V	4.5 V	>50	15-volt system.	
McMOS-MHTL	5.0 V	5.0 V	8.5 V	6.5 V	1		
MUTI MOMOS	MHTL-McMOS	3.0 V	3.0 V	10.5 V	4.5 V	>50	Active pull-up MHTL
WITT E WIGHT OF	4.0 V	4.0 ∨	10.5 V	4.0 (>50	Passive pull-up MHTL with 2 k to 5 k ohm pull-up resistor	
McMOS-LTTL	2.5 V	0.4 ∨	2.0 V	0.7 ∨	1	Two-input McMOS NOR gates driven in parallel will drive two LTTL loads; Four-input McMOS NOR gates driven in parallel will drive four LTTL loads.	
LTTL-McMOS	1.1 V	1.2 V	3.5 V	1.5 V	See Remarks	3-k ohm pull-up resistor. Fan-out determined by dynamic requirements.	
McMOS-TTL/DTL	2.5 V	0.4 V	2.0 V	0.8 V	2	Buffers only.	
TTL/DTL-McMOS	1.1 V	1.1 V	3.5 V	1.5 V	See Remarks	2-k pull-up resistor for TTL or open- collector DTL. Fan-out deter- mined by dynamic requirements.	
M-MOS MOS	3.0 V	4.0 V	-3.0 V	-9. 0 V	>50	High Threshold PMOS $(V_{SS}-V_{DD}) = 13 \text{ V}$	
McMOS-MOS	2.5 V	6.0 V	2.5 V	+1.0 V	>50	Low Threshold PMOS $(V_{SS}-V_{DD}) = 10 \text{ V}$	
MOS-McMOS	3.9 V	3.9 V	3.5 V	1.5 V	>50	High Threshold ($V_{SS}-V_{DD}$) = 13 V	
WOS-WICWOS	3.0 V	3.0 V	2.0 V	-2.0 V	>50	Low Threshold $(V_{SS}-V_{DD}) = 10 \text{ V}$	
McMOS-MECL	0.225 V	4.325 V	-1.105 V	-1.425 V	2	V _{DD} = Ground V _{SS} = -5.2 V	
MECL-McMOS	0.66 V*	1.56 V*	-1.56 V	-3.64 V	>50	V _{DD} = Ground V _{SS} = -5.2 V *Typical	
McMOS-STRL	2.5 V	0.5 V	2.0 V	0.8 V	2		
STRL-McMOS	0.7 V	1.0 V	3.5 V	1.5 V	See Remarks	Fan-out determined by dynamic requirements.	

[†]Interface Noise Margin

For "1" column-difference between output high level of one device and input high level of next,
 For "0" column-difference between output low level of one device and input low level of next.

[‡]Interface Logic Level: worst case threshold level going from one device to the input of another.

OPERATING SPEED

The operating speed of a logic system is based upon signal propagation delays and the output rise and fall times. In the CMOS logic family these parameters vary as a function of the output load capacitance, the operating voltage, and the device temperature.

CAPACITIVE LOAD EFFECTS

The McMOS family is designed to have equal propagation delays from the low-to-high and high-to-low states (t_{PLH} , t_{PHL} , respectively). In addition, the McMOS devices also have equal rise and fall times (t_r , t_f) with a 15 pF load. These four parameters all vary as a function of the load capacitance and in most data sheets are characterized by a form of the formula:

$$t = K_0C_L + K_1$$
.

The formula constants are different for t_r , t_f and the propagation delay $t_{PLH} = t_{PHL}$. Both K_0 and K_1 are device dependent and functions of logic complexity, internal capacitance, carrier mobility, etc. The important coefficient in determining dynamic performance for a given capacitive load is K_0 and is given in nanoseconds per picofarad.

Special consideration must be given to capacitive loading effects, especially to $t_{\rm f}$ and $t_{\rm f}$ when driving edge-triggered devices, and also to the propagation delays when operating totally synchronous systems.

(See the previously described section entitled Input Considerations). The effects of the load capacitance on the above mentioned ac parameters are shown in Figures 2-30 and 2-31.

VOLTAGE EFFECTS

The constants, K_0 and K_1 , in the formula above are given in the data sheets for power supply voltages of 5, 10 and 15 volts. The relationships of the delay and transition times with operating voltage are also shown in the typical family characteristics in Figures 2-30 and 2-31. In general, the delay and transition times decrease approximately as the inverse of the operating voltage. Similarly, the maximum operating frequency increases proportionally to the supply voltage.

TEMPERATURE VARIATIONS

As the temperature of a McMOS chip increases, the mobility of the N- and P-channel devices decrease; as a result, longer times to charge or discharge the external load capacitance are required. A previous section entitled Thermal Considerations described and illustrated (Figure 2-12) a normalized plot of the change in delay and transition times as a function of ambient temperatures. To generalize this plot, the increase in delay or transition times is approximately +.25%/°C for temperatures increasing above 25°C.




FIGURE 2-30 - TYPICAL RISE AND FALL TIME versus LOAD CAPACITANCE




FIGURE 2-31 - TYPICAL PROPAGATION DELAY TIMES versus LOAD CAPACITANCE

THREE-STATE LOGIC AND ANALOG SWITCHING CONSIDERATIONS

In many system applications, the wire-ORing technique of the passive pull-up outputs has been used in bussing type applications. This technique greatly reduces system wiring and package count by the sharing of common input/output lines. When TTL logic was introduced, active pull-up devices were used in the output circuitry rather than the passive elements as in DTL logic. The active pull-up outputs prevented these devices from being used in wired-OR applications, and the only way to achieve the wired-OR was to use logic elements incorporating open collector type outputs with external pullup resistors. To eliminate the problems of wire-ORing in TTL, the concept of three-state logic was introduced. This allowed the system designer to develop multiplexing schemes which select a single element to drive a common line while disabling all other drivers on that line. The concept also allowed more drivers to be attached to a common input/ output bus line.

CMOS, like active pull-up TTL, cannot be wire-ORed since both the current sinking and sourcing devices in a CMOS output are MOS transistors. To illustrate, one may consider two CMOS gates with their outputs connected as shown in Figure 2-32. If the output of gate A is a logic "1" (P-channel transistor ON) and the output of gate B is a logic "0" (N-channel transistor ON), a current path exists from V_{DD} internally through gate A to the output, and also into the output of gate B, and finally to V_{SS} . If the impedances of the N- and P-channel transistors are comparable, the output level between gates A and B will be approximately 1/2 of $(V_{DD}-V_{SS})$.

If the power supply voltage is less than 10 volts, gates A and B will probably not be destroyed in this example. However, the power dissipation will increase and the output level will not be a usable logic state.

To eliminate the problems of wire-ORing, the three-state logic concept is provided in many CMOS logic functions because it can be very easily implemented, as will be described later.

WHAT IS THREE-STATE LOGIC?

The output of a standard logic element has two stable and defined states (a logic "1" or true state and a logic "0" or false state). Both of these states can be represented by a low impedance device coupled to one of the power supply rails. A three-state logic element simply provides an additional third output state. When in the third state (output disable or OFF), the output is effectively disconnected from the logic driving devices by a high impedance network at its output.

In the active logic "1" or "0" mode, three-state outputs have the same electrical equivalent as non three-state outputs. As shown in Figure 2-33(a), the output network for CMOS consists of capacitors connected to both power supplies. In parallel, diode structures serve to restrict logic levels to within the operating voltage supply range.

When switched to the three-state (high impedance) mode, as shown in Figure 2-33(b), the source-sink drive resistances increase to the 150-200 megohm range, effectively by an open circuit. For data sheet specifications, this open circuit resistance is defined by a three-state leakage current measured with respect to either voltage supply bus.




FIGURE 2-32 - CMOS GATES WITH OUTPUTS CONNECTED





FIGURE 2-33 - CMOS OUTPUT EQUIVALENTS

THREE-STATE LOGIC IMPLEMENTATION

The prime objective in a three-state device design is to disconnect the output terminal from the active logic driving sources. There are two basic methods to achieve this objective: either a transmission gate or a disabling function may be implemented. The first method uses a transmission gate in series with the output signal line. The transmission gate is an important building block for the construction of CMOS integrated circuits; its characteristics which are easily provided in CMOS would be difficult to duplicate in any other IC technology available today. The circuit of the basic McMOS transmission gate is shown in Figure 2-34. When

the transmission gate is enabled, a low resistance exists between the input and the output which allows current flow through the gate in either direction. The voltage on the input line must always be positive with respect to the substrate (VSS) of the N-channel device, and negative with respect to the substrate (VDD) of the P-channel device. The gate is enabled when the gate (G1) of the P-channel device is at VSS and the gate (G2) of the N-channel device is at VDD. When G2 is at VSS and G1 is at VDD, the transmission gate is disabled and a resistance greater than 10^9 ohms exists between input and output.



The diagram of a three-state element using a transmission gate to provide the output disable is shown in Figure 2-35(a). Figure 2-35(b) shows the logic symbol and definition of a transmission gate. The second method of design of a three-state output disables or disconnects both the sourcing and sinking driving devices from the V_{DD} and V_{SS} power supply rails. The circuit for this method is shown in Figure 2-35(c). In this figure segment, the center P- and N-channel MOSFETs are connected as a standard CMOS inverter. In series with the inverter are an additional P-channel device to V_{DD}

and an N-channel device to V_{SS} . By using a second inverter to provide the two phase signals from an input disable signal, both P- and N-channel series MOSFET devices can be simultaneously enabled or disabled. When the series devices are enabled (ON), the output functions as a normal CMOS inverter. When they are disabled (OFF), the three-state logic inverter is a "don't care" state since the output is disabled. The logic symbol and truth table of the described three-state circuit is shown in Figure 2-35(d).




FIGURE 2-35 - BASIC THREE-STATE OUTPUTS

INTERNAL LOGIC TRANSMISSION GATES

The transmission gate is a valuable tool used for accomplishing many CMOS technology MSI and LSI designs. An illustration of using the basic transmission gate is provided in the McMOS MC14013, Type-D flip-flop as shown in Figure 2-36. The flipflop works on the Master/Slave principle and consists of four transmission gates (TG), Four NOR gates, two inverters, and a clock buffer/inverter, comprise the configuration. When the clock is a logic "0", transmission gates TG2 and TG3 are OFF and 1 and 4 are ON. In this condition, the Master is logically disconnected from the Slave. With TG4 ON, gates G3 and G4 are cross-coupled and latched in a stable state. Assuming that the Set and Reset inputs are low, the logic states of gates G1 and G2 are determined by the logic signal applied to the Data input. When the clock changes to a logic "1", TG2 and TG3 turn ON and TG1 and TG4 turn OFF. Gates G1 and G2 are cross-coupled through TG2 and latch into the state they held at the time the clock changed from a "0" to a "1". With TG3 ON, the logic state of the Master section (output of gate G1) is fed through an inverter to

the Q output and G3 through an inverter and finally to the \overline{Q} output. When the clock returns to a "O", TG3 turns OFF, and TG4 turns ON. This disconnects the Slave from the Master and latches the Slave into the state existing in the Master when the clock changed from a "1" to a "O" Thus, data is entered into the Master on the positive edge of the clock pulse. When the clock is logical high, the output of the Master is transmitted directly through the Slave to Q and \overline{Q} . When the clock transfers to a logical low state, the Master logical state is stored by the Slave which then provides the outputs. Transmission gates and flip-flops are commonly used in system counter and shift register designs.

ANALOG APPLICATION CONSIDERATIONS

In addition to generating three-state outputs or internal digital signal steering, the transmission gate is very useful as a gate for analog signal switching and multiplexing. Two of the most important characteristics of an analog switching element are the ON resistance and the OFF leakage current specifications.




FIGURE 2-36 - McMOS TYPE D FLIP-FLOP

ON RESISTANCE

The resistance between the input and output of a basic transmission gate in the ON condition is dependent upon the voltage applied at the input, the potential difference between the two substrates $(V_{DD} - V_{SS})$, and the load on the output. RoN is defined as the input-to-output resistance with a 10 k ohm load resistor connected from the output to ground. Figure 2-37 illustrates an interesting peaking effect which occurs in the RON versus Vin curves of the basic transmission gate in Figure 2-34. When Vin is at or near VDD, the P-channel device provides the low resistance. The N-channel device is OFF since the potential difference between G2 and the drain or source of the N-channel device is less than the threshold voltage. When Vin is at or near VSS, the N-channel device is conducting and the P-channel device is OFF. At voltages between the two extremes, both devices are partially ON and the value of RON is due to the parallel resistance of the P-channel and N-channel devices. The different slope of the curve on either side of the peak is due to the greater sensitivity of the N-channel resistance to the substrate degeneration (or substrate bias). Thus, the rate of increase in RON with respect to Vin is greater for input voltages between VSS and the "peaking voltage" than for input voltages greater than the "peaking voltage".




FIGURE 2-37 — McMOS TRANSMISSION GATES
RON versus V_{in}

Figure 2-38 shows a modification to the basic McMOS transmission gate with the addition of a third device to control the substrate bias of the N-channel device. The effect of this third device is to delay the turn OFF of the N-channel device which results in a much flatter R_{ON} versus V_{in} curve, as shown in Figure 2-37. This concept is used in the MC14016 Quad Analog Switch. Even with the addition of devices to control the substate bias, R_{ON} will still vary as a function of the input signal amplitude. This variation will always be the greatest at the lower power supply $(V_{DD}-V_{SS})$ voltages and decrease as the power supply voltage is increased to the maximum value. With a 10 volt




FIGURE 2-38 — MODIFIED McMOS TRANSMISSION GATE

supply, the change in $R_{\mbox{ON}}$ will typically vary less than $\pm 15\%$ from the nominal resistance — over the specified range of input voltages (V_{SS} < V_{\mbox{in}} < V_{\mbox{DD}}). The change in $R_{\mbox{ON}}$ between any two gates in an analog gate package will typically be less than 5% of the nominal value.

SIGNAL DISTORTION

The variation of the gate resistance versus input level causes analog signal distortion. Distortion may be minimized if the analog gate is operated from a split power supply. To illustrate, if V_{DD} = +5 volts and V_{SS} = -5 volts, the input analog signal will swing from $-V_{sig}$ to $+V_{sig}$, where V_{sig} is the peak amplitude of the analog signal with reference to ground. Note that the V_{sig} component must be restricted to the range of $V_{SS} < V_{sig} < V_{DD}$. If this condition is not held, destruction will occur because of the internal forward biasing of P-N junctions.

In the case of the MC14016 Quad Analog Switch, the signal distortion is measured using V_{DD} = +5, V_{SS} = -5, R_{load} = 10 k ohms and a V_{in} swing of ± 5 volts (1.77 V_{RMS}) at 1 kHz. The specified total harmonic distortion is typically less than 0.16%. Obviously, the distortion will increase as the power supply voltage is lowered. Distortion will also increase as the load resistance is decreased from 10 k ohms because of the voltage division

relationship. The equation, $\frac{R_L}{R_L + R_{ON} + \Delta \ R_{ON}},$ illustrates this relationship.

Insertion loss is also a measure of the magnitude of the R_{ON} value. This parameter is measured using an input frequency of 1 MHz and various loads R_L. The insertion loss in dB = 20 log₁₀ (V_{out} / V_{in}). At low values of R_L (i.e., <10 k ohms), $V_{out} \cong \frac{R_L V_{in}}{R_L + R_{ON}}$. This equation is valid only for low load impedances and relatively low signal frequencies. With a frequency of 1 MHz or higher and load impedances greater than 100 k

ohms, the insertion loss begins to be dominated by the output capacitance parallel to the load.

INPUT/OUTPUT LEAKAGE

In the OFF state, the transmission gate has a very high resistance (in the order of 109 ohms) and is specified in McMOS device data sheets by an input/output leakage current value. This parameter is measured by using a positive and negative power supply (VDD and VSS, respectively), disabling the transmission gate, applying a signal input forced to VDD or Vss (two measurements), and the output leakage current being measured with respect to ground. This is the reason for the plus and minus specification on the data sheets. The leakage currents at 25° C will be typically in the order of nanoamperes with several orders of magnitude difference between the typical and maximum values. The leakage currents components and the variation over temperature is the same as that previously discussed in the section entitled Thermal Considerations.

DEVICE CAPACITANCE

A simplified ac model of a transmission gate including the gate ON/OFF impedances and associated capacitances are shown in Figure 2-39. The definitions of the circuit elements are:

C_{CS_{1,2}} - control to switch capacitance

C_{in} ' - control input capacitance

CIOS - switch feedthrough capacitance

Cos – switch input capacitance
Cos – switch output capacitance

 $C_{SS_{1,2}}$ — switch to switch capacitance

ROFF — gate OFF resistance
RON — gate ON resistance


coupling capacitance (control-to-switch) C_{CS}. This test is performed by loading the input and output of the analog switch and driving the control line with a signal having a specific rise/fall time and pulse width. The "noise" pulse amplitude coupled from the control logic to the switch is measured and specified in millivolts.

The effect of the coupling capacitance CSS between switches is characterized by the crosstalk specification between any two switches within a single package. This crosstalk is measured by loading both analog switches with one statically turned ON and the other OFF. The ON switch is driven with a 1 MHz sine wave and the output of the OFF switch is measured in dB with reference to the drive. A typical value for the MC14016 Quad Analog Switch is -80 dB and represents a coupling capacitance of less than 0.02 picofarads.

The feedthrough capacitance C_{IOS} is the capacitance (input-to-output) of the analog switch parallel to the ON/OFF resistances. The effect of this capacitance is signal feedthrough from input-to-output when the switch is OFF. One method of measuring this effect is to drive an OFF switch with a sine wave oscillator and increase the frequency until the feedthrough reaches a predetermined value (such as -50 dB) and record the driving frequency.

The capacitance C_{IOS} is typically 0.2 pF, and with a load impedance of 1 k ohms, the frequency for the -50 dB level will be greater than 1 MHz. This -50 dB frequency will decrease as the load impedance is increased because of the following mathematical relationship.

$$-50 \text{ dB} = 20log_{10} \text{ (V}_{out} \div \text{V}_{in}),$$
 where $\text{V}_{out} = \text{V}_{in} \cdot \frac{\text{Z}_L}{\text{Z}_L + \text{Z}_F}$,



Of all the internal capacitances of an analog switch, only four are specifically given in the data sheet: both inputs, the output, and the switch feedthrough capacitances. However, the elements not listed specifically are either the causes or effects for other electrical parameters contained in the data sheet.

The control-to-output crosstalk, measured in millivolts, is a measure of the amount of internal

and $Z_L = load impedance$,

and Z_F = feedthrough impedance.

With a load of one megohm, the frequency for the -50 dB level will be only a few kilohertz.

The output capacitance COS is the limiting factor of an analog switch bandwidth. The bandwidth is the frequency at which the output signal is 3 dB below the output level at the midband

frequency and is measured with a sine wave input and various loads. The 3 dB point is the frequency at which the output capacitance is determined from the following equation:

$$X_C = \frac{.707}{1 - .707} \frac{R_{ON}R_L}{R_{ON} + R_L}$$

The output capacitance is typically 5 pF and with a 1 k ohm load, the bandwidth is greater than 50 MHz. As the load R_L increases in impedance the bandwidth decreases. With loads greater than

100 k ohms, the value of $\frac{R_L}{R_{ON} + R_L}$ approaches 1 in the relationship of X_C to R_{ON} .

The switch input capacitance C_{IS} is typically 5 pF as was the output capacitance C_{OS}. The analog switches are bidirectional and their characteristics in both the input or output ports are identical. If the switch is driven from a low impedance source, the input capacitance may be neglected. However, with a high impedance source or with the cascading or treeing of switches in multiplexing, the capacitance must be considered since the signal frequencies may be attenuated and/or shifted in phase.

As analog switch outputs are paralleled to form multiplexers, the output capacitance increases proportionally to the number of outputs that are common. When systems require a large number of high frequency signal lines to be multiplexed, it is recommended that multiplexing be accomplished in several levels (tree fashion) with a smaller number of switches on each branch. This method will somewhat increase the complexity of the digital control logic and add to the signal delay; however, the system design goals will be more easily achieved.

SWITCHING SPEED

Besides the signal speed which was previously discussed with switch bandwidth, the switching speed must also be considered. The control input frequency is limited by the time required to turn the switch ON and OFF. The time required for the switch to change states will be typically less than 25 nanoseconds and will turn OFF faster than it turns ON. In relay terminology, a "break-before-make" action is necessary to prevent faults in multiplexing applications where several outputs are connected together.

In MSI or LSI parts designed for multiplexing, the delay from the control to the switch changing states will be longer than that previously mentioned. This delay time will be a function of the complexity of the required internal BCD or Binary decoding logic and must be considered when selecting a component to perform high frequency multiplexing. Obviously, as with CMOS speed in general, the maximum switching speeds are obtained at the highest VDD — VSS power supply voltages.

DIGITAL APPLICATION CONSIDERATIONS

As previously described, there are several methods used to generate three-state outputs; however, regardless of the method, the same considerations in digital bussing apply. The major areas of concern to the designer are the number of devices that can be bussed and the frequency limitations.

DRIVING REQUIREMENTS

Calculations for a McMOS bus system generally focus on external bus current requirements since the dc fan-out due to device leakage current limitations is in the order of several hundred devices. Specifically, the number of devices (N) which may be connected to a bus line is calculated from the following equation:

$$N = \frac{IOD - IL}{II} + 1.$$

In the equation, the component I_{OD} is the active logic "1" or "0" output level of drive current available to supply the I_{TL} output leakage current of disabled or three-state devices connected to the line. The component I_L is the external load current required to drive the bus line. Component N must be calculated for both the high and low bus line logic states.

In a total CMOS system, dc fan-out considerations will allow approximately 94 devices (N) to be connected to the bus with a 5 V power supply and the worse case parameters of T = 125° C, I_{OD} min = -0.28 mA, I_L = 100 nA and I_{TL} = 3.0 μ A. With such large values, fan-out is normally determined from switching performance requirements such as load capacitance and the required operating speed.

OUTPUT AND LOAD CAPACITANCE

When a three-state logic element is disabled, the output is a very high impedance and has an associated capacitance characteristic. This capacitance can be measured with a suitable bridge, or by observing a time constant on an oscilloscope when the output is disabled and a known value external load resistor is used. Care must be exercised when measuring the output capacitance, and all test fixture and instrumentation capacitances must not be overlooked.

The three-state output capacitance will typically fall in the range of 10 to 15 picofarads. This capacitance acts as a load to the bus line driving device and has a definite effect on the rise, fall and propagation times of the driver. Therefore, the three-state output capacitance must be considered in determining the number of devices which can be bused for a given data frequency.

BUS LINE RISE AND FALL TIMES

As was previously described in the section entitled Operating Speed, the rise and fall time is equal to: $t = K_0 C_L + K_1$, where K_0 and K_1 are constants

dependent upon the McMOS device. All the capacitances of the three-state outputs (10 to 15 pF each), all inputs (5 pF each), and the bus wiring must be summed together to determine the rise and fall times of a bus-oriented system. For standard devices, at a supply voltage of 10 volts, the effect of the loading capacitance is typically 1.0 to 2.5 nanoseconds per picofarad increase in rise time and 0.5 to 1.5 nanoseconds per picofarad increase in fall time. In applications having a high bus capacitance, three-state bus drivers such as the MC14502 should be used. When using high bus capacitance drivers, the time increase is typically 0.6 nanoseconds per picofarad in rise time and 0.2 nanoseconds per picofarad in fall time. Propagation delays also increase as a function of the load capacitance CL. This rate of increase is approximately half the rate increase in the rise and fall times

MULTIPLEXING SPEED

The factors that limit the multiplexing speed of a bus system are the times required to switch a device into and out of the three-state "high impedance" mode. These propagation delay times are referred to as t"0"H, tH"0", t"1"H and tH"1". For the definition and test procedure used for determining these parameters refer to Chapter 5

entitled Family Data in this book.

The capacitive load effect on the delay times follows the same relationship ($t = K_0C_L + K_1$) previously described regarding rise and fall times. The results of all the delays caused by bus line capacitance are shown in the timing diagram of Figure 2-40. In a three-state bus system, the data strobe of the receiver logic must be delayed a minimum time from the enable signal (which was applied to one of the bus drivers) to assure the accuracy of the data being received. This delay time is the summation of the maximum three-state delay time (t_H "1" or t_H "0"), the maximum rise/fall time (t_r or t_f), the propagation delay of the bus lines, and the minimum setup time of the receiver logic.

A worst case three-state enable control pulse width would be the summation of the previously described minimum strobe delay, the minimum strobe pulse width, and the maximum receiver logic data hold time. The enable pulse width can actually be decreased from the worst case value because, as shown by the cross-hatched area of Figure 2-40, valid data is still present on the bus for the minimum delay time required of both the three-state output to go to the high impedance states and conversely from a high impedance state to a logic state.




FIGURE 2-40 — THREE-STATE BUS TIMING DIAGRAM

BUS LINE PULL-UP/PULL-DOWN

The example used in the previous section illustrated that when the driver n was disabled, driver n + 1 was enabled to drive the bus line. Not all of the numerous three-state logic applications have a driver attached to the bus line at all times; these applications require special consideration.

If a bus system (at some period of time) has all drivers disabled, all outputs will be high impedance and the bus will be capacitive. The McMOS inputs of the bus receiver logic are also capacitive and will require very little drive current. In the totally disabled mode, high impedance bus lines make the receiver inputs very susceptable to both noise and oscillation, similar to open McMOS inputs. This situation can cause higher than normal receiver power dissipation and possible input destruction.

An obvious solution is to use pull-up/pull-down resistors on the bus lines. These resistors will have an associated rise time or fall time constant in relation to the total bus capacitance. This rise or fall time could present a problem; however, the use of resistors also limits the drive capability of the drivers when they are enabled.

An ideal solution is shown in Figure 2-41. In this application, the MC14016 Quad Analog Switch is used to dynamically pull-up or pull-down (depending on desired logic state) the bus lines when all of the driving devices are disabled. The

low ON resistance of the analog switch produces faster rise (and fall) times than the resistor technique since the resistor minimum value is limited by the driver capability. When any one of the drivers is enabled, the analog switch is disabled, thus minimizing the power dissipation consistently present with passive pull-up or pull-down elements.

POWER DISSIPATION

Power dissipation in three-state bus systems is a function of the load capacitance, input transition times, frequency, and power supply voltage, similar to the relationship found with any standard CMOS device. Refer to the section entitled Power Supply Considerations for power dissipation information.

Shorted bus lines may sometimes occur in a system. With the exception of CMOS drivers, standard device outputs (when operating at 5 volts) will not cause serious device damage. At higher voltages, excessive currents (design limits are 10 mA per output pin) will be realized if the outputs are shorted to V_{DD} or V_{SS}. For this important reason, the system designer must exercise care when using bus systems with lines vulnerable to shorts. Such systems should be carefully staged prior to the initial power-up. One method would be to use a variable power supply and apply power slowly during the staging phase.




FIGURE 2-41 — THREE-STATE BUSING USING ACTIVE PULL-UP/PULL-DOWN



Chapter 3
APPLICATION NOTES AND REFERENCE LITERATURE

The Motorola Semiconductor Products Division Applications Engineering Department is staffed with circuit and systems design engineers who have extensive experience and professional accomplishments in almost every field of electronics design engineering. The department goals are to provide customer assistance, to develop state-of-the-art design ideas, and to acquaint the circuits and systems engineer with the broad line of Motorola semiconductor products and their usage in the form of published applications notes and literature.

Many of the design ideas or concepts found in the more than two hundred available application notes can be implemented with the Motorola McMOS logic family. This chapter contains a complete listing of the currently available application notes that feature theoretical and practical descriptions of McMOS device usage. Included also is a listing of articles containing design information using CMOS logic devices.

For reference purposes, all the available Motorola application notes and their abstracts are tabulated in the Application Information section of the Motorola Semiconductor Data Library Reference Volume. A copy of the Application Note Catalog may also be obtained by sending your request on your company letterhead to the following address:

Technical Information Center Motorola Semiconductor Products Inc. P. O. Box 20912 Phoenix, Arizona 85036

ABSTRACTS OF AVAILABLE MOTOROLA APPLICATION NOTES FEATURING McMOS DEVICES

AN-538A MOTOROLA COMPLEMENTARY MOS INTEGRATED CIRCUITS

This note discusses some of the properties of Nand P-channel MOSFET's and describes how they are used to construct complementary MOS integrated circuits. Some basic McMOS logic functions are then discussed and methods of cascading McMOS counters are given.

AN 574 CMOS: A NEW LOGIC TYPE FOR CONTROL SYSTEMS

Designing circuits that operate properly in high noise environments such as those commonly found in an industrial plant is often the bane of the control systems designer. CMOS circuits offer high noise immunity, plus the additional benefits of operation over a broad range of power supply levels and very low power dissipation. This article compares CMOS to other logic types and then describes how to interface it to them.

AN-591 USING McMOSIN SYSTEM DESIGNS — THOSE ALL-IMPORTANT DETAILS

While much of the available literature has focused on introducing the CMOS technology and describing its potential, this discussion proceeds one step further and explores how to use CMOS devices most efficiently. There are important interrelationships behind the device features and performance specs, the parameter sensitivities and the operating subtleties, which are sometimes ignored. The correct approach to CMOS design, wherein such interrelationships are taken into account, can do a great deal to optimize a system design.

AN-703 DESIGNING DIGITALLY-CONTROLLED POWER SUPPLIES

This application note shows two design approaches: a basic low voltage supply using an inexpensive MC1723 voltage regulator and a high current, high voltage, supply using the MC1466 floating regulator with optoelectronic isolation. Various circuit options are shown to allow the designer maximum flexibility in any application.

AN-707 NOISE IMMUNITY COMPARISON OF CMOS VERSUS POPULAR BIPOLAR LOGIC FAMILIES

This application note compares the noise immunities of the four major logic families used today in industrial logic systems designs: TTL, DTL, HTL, and CMOS. Also included are general discussions of common noise sources, precautions against noise, noise specification, and standard noise tests.

AN-712 INTERFACE TECHNIQUES BETWEEN INDUSTRIAL LOGIC AND POWER DEVICES

Worst case design approaches are used to illustrate the methods of interfacing McMOS and MHTL logic to various power level loads, both ac and dc. The interface devices vary from small signal transistors to power transistors and thyristors using direct coupling/level translation and optoelectronic coupling techniques.

AN-713 BINARY D/A CONVERTERS CAN PROVIDE BCD-CODED CONVERSION

This note describes the application and use of integrated circuit D/A converters for use in providing a BCD-coded conversion. The technique is illustrated using a 2½ digit digital voltmeter.

AN-714 A PERSONALIZED HEART-RATE MONITOR WITH DIGITAL READOUT

Using the micropower operational amplifier MC1776 and CMOS digital intergrated circuits, entirely self-contained portable electro-medical monitoring equipment can be built. This note

details the construction of a heart-rate monitor giving a digital indication, beat-by-beat.

AN-715 INTRODUCTION TO CMOS INTE-GRATED CIRCUITS WITH THREE-STATE OUTPUTS

This note describes a wide variety of standard CMOS integrated circuits incorporating transmission gates with standard logic. Design rules and applications of these devices include the areas of analog switching and multiplexing, digital multiplexing, and data transmission.

McMOS PART NUMBER TO APPLICATION NOTE CROSS REFERENCE

WICHOS PART NUMBER TO APPLICATION NOTE CROSS REFERENCE						
Motorola Part Number	Functional Description	Application Note AN Number				
-	General Family Information	538A, 574, 591, 707, 712, 715				
MC14000	Dual 3-Input NOR	712				
MC14001	Quad 2-Input NOR	538, 713, 714				
MC14002	Dual 4-Input NOR	538A				
MC14007	Dual Pair and Inverter	715				
MC14008	Four-Bit Full Adder	703				
MC14009	Hex Inverter/Buffer	703, 712, 713				
MC14010	Hex Buffer	703, 712				
MC14011	Quad 2 Input NAND	538A,707,714				
MC14012	Dual 4-Input NAND	538A				
MC14013	Dual Type-D Flip-Flop	538A, 713, 714				
MC14015	Dual 4-Stage Static Shift Register	715				
MC14016	Quad Analog Switch	715				
MC14017	Decade Counter/Divider	715				
MC14022	Divide-by-8	715				
MC14027	Dual J-K Flip-Flop	707				
MC14034	8-Stage Static Bus Register	715				
MCM14505	65-Bit RAM	715				
MC14506	Expandable A.O.I.	715				
MC14507	Quad Exclusive OR	538A				
MC14508	Dual 4-Bit Latch	703, 715				
MC14511	Latch and 7-Segment Decoder/Driver	713, 714				
MC14512	8-Channel Data Selector	715				
MC14517	Dual 64-Bit Static Shift Register	715				
MC14518	Dual BCD Up Counter	538A, 713, 714				
MC14519	4-Bit AND/OR Select	715				
MC14522	Programmable BCD Divide-by-N 4-Bit Counter	714				
MC14534	5 Decade Counter	715				
MC14580	4 x 4 Multiport Register	715				
MC14583	Dual Schmitt Trigger	715				


REFERENCE LITERATURE

The following is a bibliography of articles containing information about, or designs using, Complementary MOS logic devices.

- Barnes, J., "How about a friendly little game?", The Electronic Engineer, Jan., 1973.
- Boaen, Verell, "Designing logic circuits for high noise immunity," IEEE Spectrum, Jan., 1973.
- Cushman, R. H., "CMOS finally gets it all together," <u>EDN</u>, June 15, 1972.
- Cushman, R. H., "Elementary A/D converters can be efficiently implemented in CMOS," <u>EDN</u>, July 15, 1972.
- Eaton, S. S., "Complementary MOS logic and applications," <u>The Electronic Engineer</u>, May, 1970.
- Foltz, J. and Musa, F., "Computer helps design of Complementary MOS logic," <u>Electronics</u>, June 19, 1972.
- Furlow, B., "CMOS gates in linear applications: the results are suprisingly good," <u>EDN</u>, March 5, 1973.
- Furlow, B., "Interfacing CMOS with other logic and display devices," <u>EDN</u>, Feb. 5, 1973.
- Furlow, B. W., "Why go CMOS? The answer today is a lot different than it was a year ago," <u>EDN</u>, Nov. 1, 1972.
- Garrett, L., "CMOS may help majority logic win designers' vote," <u>Electronics</u>, July 19, 1973. 1973.
- Halligan, J., "CMOS: A New Logic Type for Control Systems," <u>Control Engineering</u>, June, 1972.

- Halligan, J., "Convert a CMOS gate to a widehysteresis Schmitt trigger," <u>EDN</u>, Jan. 20, 1973.
- Halligan, J., "Counters For Arithmetic," <u>Electronic Engineering Times</u>, May 21, 1973.
- Halligan, J., "Majority Logic," <u>Electronic</u> Engineering Times, Aug. 16, 1973.
- Halligan, J., "Noise Immunity," <u>Electronic</u> Engineering Times, March 26, 1973.
- Halligan, J., "Pseudo-random number generator uses CMOS logic," EDN, August 15, 1972.
- Henry, T., "Binary D/A converters can provide BCD-coded conversion," EDN, Aug. 5, 1973.
- Mazur, T., "A Digital Logic PWM Speed Control for Single and Polyphase AC Motors," IEEE Conference Record of 1973 Eighth Annual Meeting of the IEEE Industry Applications Society, October 1973.
- Schmidt, B., "Digital error anticipator requires only 4 CMOS gates," EDN, July 15, 1972.
- Schmidt, B., "Schmitt trigger design uses CMOS logic," Electronic Design, April 27, 1972.
- Schmidt, B., "Using CMOS in system designs — those all-important details," EDN, Jan. 5, 1973.
- Torrero, E. A., "Focus on CMOS," <u>Electronic</u> Design, April 13, 1972.
- Wallace, J., "Designing Control Logic with CMOS," Control Engineering, July 1973.

	7.	1
	ш	2



McMOS

INTEGRATED CIRCUITS

McM0S

MC14000 and MC14500 Series Complementary MOS











FUNCTION AND CHARACTERISTICS


	Туре		Quiescent Power Dissipation nW typ/pkg		Propagation		
	V _{DD} = 18 Vdc V _E	V _{DD} = 16 Vdc	Series		Delay		Page
Function	-55 to +125°C	-40 to +85°C	AL	CL/CP	ns typ	Case	No.
Dual 3-Input NOR Gate/Inverter	MC14000AL	MC14000CL/CP	10	50	25	632,646	7-3
Quad 2-Input NOR Gate	MC14001AL	MC14001CL/CP	10	50	25	632,646	7-7
Dual 4-Input NOR Gate	MC14002AL	MC14002CL/CP	10	50	25	632,646	7-10
18-Bit Static Shift Register	MC14006AL	MC14006CL/CP	50	200	80	632,646	7-14
Dual Complementary Pair Plus Inverter	MC14007AL	MC14007CL/CP	10	50	15	632,646	7-18
4-Bit Full Adder	MC14008AL	MC14008CL/CP	1000	1000	170	620,648	7-22
Hex Inverter/Buffer	MC14009AL	MC14009CL/CP	100	500	9.0	620,648	7-28
Hex Noninverting Buffer	MC14010AL	MC14010CL/CP	100	500	20	620,648	7-28
Quad 2-Input NAND Gate	MC14011AL	MC14011CL/CP	10	50	25	632,646	7-33
Dual 4-Input NAND Gate	MC14012AL	MC14012CL/CP	10	50	25	632,646	7-36
Dual Type D Flip-Flop	MC14013AL	MC14013CL/CP	100	100	40	632,646	7-39
Dual 4-Bit Static Shift Register	MC14015AL	MC14015CL/CP	10 μW	10 μW	125	620,648	7-43
Quad Analog Switch/Quad Multiplexer	MC14016AL	MC14016CL/CP	200	200	7.0	632,646	7-50
Decade Counter/Divider	MC14017AL	MC14017CL/CP	5.0 μW	10 μW	200	620,648	7-56
14-Bit Binary Counter	MC14020AL	MC14020CL/CP	200	200	140	620,648	7-60
8-Bit Static Shift Register	MC14021AL	MC14021CL/CP	5000	5000	100	620,648	7-63
Octal Counter/Divider	MC10422AL	MC14022CL/CP	5.0 μW	10 μW	200	620,648	7-66
Triple 3-Input NAND Gate	MC14023AL	MC14023CL/CP	10	50	25	632,646	7-70
Seven-Stage Ripple Counter	MC14024AL	MC14024CL/CP	10	10	120	632,646	7-73
Triple 3-Input NOR Gate	MC14025AL	MC14025CL/CP	10	50	25	632,646	7-77
Dual J-K Flip-Flop	MC14027AL	MC14027CL/CP	50	200	75	620,648	7-81
BCD-To-Decimal Decoder/ Binary-To-Octal Decoder	MC14028AL	MC14028CL/CP	10	10	57	620,648	7-86
Triple Serial Adder (Positive Logic)	MC14032AL	MC14032CL/CP	1000	1000	90	620,648	7-90
8-Bit Universal Bus Register	MC14034AL	MC14034CL	5000	5000	175	684	7-94
4-Bit Parallal-In/Parallel-Out Shift Register	MC14035AL	MC14035CL/CP	100	100	100	620,648	7-99
Triple Serial Adder (Negative Logic)	MC14038AL	MC14038CL/CP	1000	1000	90	620,648	7-90
12-Bit Binary Counter	MC14040AL	MC14040CL/CP	200	200	140	620,648	7-103
Quad Latch	MC14042AL	MC14042CL/CP	50	500	40	620,648	7-107
Hex Inverter/Buffer	MC14049AL	MC14049CL/CP	100	500	18	620,648	7-110
Hex Buffer	MC14050AL	MC14050CL/CP	100	500	18	620,648	7-110
	L	L	1			1	1


(continued)

MGMOS INTEGRATED CIRCUITS


FUNCTION AND CHARACTERISTICS (continued)

Function		Туре		Quiescent Power Dissipation nW typ/pkg Series		Propagation		
Dual of Input NAND Gate and 2 Input NAND Gate No. MC14501AL MC14501CL/CP 10 50 25 620,688 7.1	Function			-			Case	Page No.
Dual Expandable AND OR INVERT Gate MC14506AL MC14506CL/CP 100 100 80 620,648 7-1	(Dual 4 Input NAND Gate and 2 Input	MC14501AL	MC14501CL/CP	10	50	25	620,648	7-114
Quad Exclusive OR Gate	Strobed Hex Inverter/Buffer	MC14502AL	MC14502CL/CP	250	2500	20	620,648	7-120
Dual 4 Bit Latch	Dual Expandable AND-OR-INVERT Gate	MC14506AL	MC14506CL/CP	100	100	80	620,648	7-124
BCD Up/Down Counter	Quad Exclusive OR Gate	MC14507AL	MC14507CL/CP	10	50	35	632,646	7-129
BCD To Seven Segment Latch/Decoder/Driver MC14511AL MC14512CL/CP 1000 1000 75 620,648 7-1. 8 Channel Data Selector MC14514AL MC14512CL/CP 1000 1000 75 620,648 7-1. 4 Bit Latch/4 to 16 Line Decoder (High) MC14514AL MC14515CL 200 200 300 684 7-1. 8 Bit Latch/4 to 16 Line Decoder (Low) MC14515AL MC14515CL 200 200 300 684 7-1. 8 Bit Latch/4 to 16 Line Decoder (Low) MC14516AL MC14515CL 200 200 300 684 7-1. 8 Bit Latch/4 to 16 Line Decoder (Low) MC14516AL MC14515CL 200 200 300 684 7-1. 8 Bit Latch/4 to 16 Line Decoder (Low) MC14516AL MC14515CL 500 1000 1000 1000 40 620,648 7-1. Dual BCD Up Counter MC1451AL MC14518CL/CP 4000 4000 1000 85 620,648 7-1. 24 State Shift Register MC1451AL MC14519CL/CP 1000 1000 85 620,648 7-1. 24 State Frequency Divider MC1452AL MC1452CL/CP 1000 1000 1000 620,648 7-1. 24 State Frequency Divider MC1452AL MC1452CL/CP 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 1000 1000 620,648 7-1. 24 State Frequency Divide By N 4-Bit Counter (Binary) MC1452AL MC1452CL/CP 1000 1000 1000 1000 1000 1000	Dual 4 Bit Latch	MC14508AL	MC14508CL	1000	1000	55	684	7-134
8 Channel Data Selector MC14512AL MC14512CL/CP 1000 1000 75 620,648 7-1 4 Bit Latch/4 to 16 Line Decoder (High) MC1451AAL MC14514CL 200 200 300 684 7-11 MB Latch/4 to 16 Line Decoder (Low) MC14515AL MC14515CL 200 200 300 684 7-11 MB Latch/4 to 16 Line Decoder (Low) MC14515AL MC14515CL 200 200 300 684 7-11 MC14515AL MC14516CL/CP 1000 1000 40 620,648 7-11 MC14517AL MC14517AL MC14517CL 500 1000 180 620,648 7-11 MC14517AL MC14	BCD Up/Down Counter	MC14510AL	MC14510CL/CP	1000	1000	100	620,648	7-140
4 Bit Latch/4 to 16 Line Decoder (High) MC14514AL MC14514CL 200 200 300 684 7-11 4 Bit Latch/4 to 16 Line Decoder (Low) MC14515AL MC14515CL 200 200 300 684 7-11 Binary Up/Down Counter MC14516AL MC14517CL 500 1000 180 620,648 7-11 Dual BGD Up Counter MC14518AL MC14518CL/CP 4000 4000 100 620,648 7-11 Ball AND/OR Selector (Quad 2 Channel Data Selector or Quad Exclusive NOR Gate) MC14519AL MC14519CL/CP 100 100 85 620,648 7-12 Dual Binary Up Counter MC14520AL MC14520CL/CP 4000 4000 100 620,648 7-12 Programmable Divide By N. 4 Bit Counter (Binary) MC14520AL MC14521CL/CP 400 400 170 620,648 7-13 Programmable Divide By N. 4 Bit Counter (Binary) MC14520AL MC14521CL/CP 400 400 170 620,648 7-13 Programmable Divide By N. 4 Bit Counter (Binary) MC14520AL	BCD To Seven Segment Latch/Decoder/Driver	MC14511AL	MC14511CL/CP	100	100	250	620,648	7-145
4 Bit Latch/4 to 16 Line Decoder (Low) MC14515AL MC14515CL 200 200 300 684 7.15 Binary Up/Down Counter MC14516AL MC14516CL/CP 1000 1000 40 620,648 7.15 Dual 64 Bit Static Shift Register MC14517AL MC14517CL 500 1000 180 620 7.15 Dual BCD Up Counter MC14518AL MC14517CL 500 1000 180 620 7.15 Dual BCD Up Counter MC14518AL MC14518CL/CP 4000 4000 100 620,648 7.15 Cloud 2 Channel Data Selector Ouad Exclusive NOR Gate) MC14519AL MC14519CL/CP 100 100 85 620,648 7.15 Exclusive NOR Gate) MC14520AL MC14520CL/CP 4000 4000 100 620,648 7.15 Dual Binary Up Counter MC14521AL MC14520CL/CP 4000 400 1700 620,648 7.15 Programmable Divide By N - 4 Bit Counter (BCD) MC14522AL MC14520CL/CP 1000 1000 100 620,648 7.15 Programmable Divide By N - 4 Bit Counter (Binary) MC1452AL MC14526CL/CP 1000 1000 100 620,648 7.15 BCD Rate Multiplier MC14521AL MC14526CL/CP 1000 1000 100 620,648 7.15 Dual Hetriggerable/Resettable MC14521AL MC14528CL/CP 1000 1000 70 620,648 7.15 Monostable Multiwbrator MC14528AL MC14526CL/CP 1000 1000 70 620,648 7.15 Dual 4 Channel Analog Data Selector MC14529AL MC14529CL/CP 1000 1000 100 620,648 7.20 B Bit Priority Encoder MC14531AL MC14531CL/CP 100 100 180 620,648 7.20 B Bit Priority Encoder MC14531AL MC14530CL/CP 100 100 180 620,648 7.20 B Bit Priority Encoder MC14531AL MC14531CL/CP 100 100 180 620,648 7.20 B Bit Priority Encoder MC14531AL MC14531CL/CP 100 100 100 180 620,648 7.20 B Bit Priority Encoder MC14531AL MC14531CL/CP 100 100 100 100 620,648 7.20 B Bit Priority Encoder MC1453AL MC14530CL/CP 100 100 100 100 620,648 7.20 B Bit Priority Encoder MC1453AL MC14530CL/CP 100 100 100 620,648 7.20 B Bit Priority Encoder MC1453AL MC14530CL/CP 100 100 100 620,648 7.20 B Bit Priority Encoder MC1453AL MC1453CL/CP 100 100 100 80 620,648 7.20 B Bit Priority Encoder MC1453AL MC1453CL/CP 100 100 80 620,648 7.20 B Bit Priority Encoder MC1453AL MC1453CL/CP 100 100 80 620,648 7.20 B Bit Priority Encoder MC1453AL MC1453CL/CP 100 100 80 620,648 7.20 B Bit Priority Encoder MC1453AL MC1455CL/CP 100 100 80 620,648 7.20 B Bit Priority	8 Channel Data Selector	MC14512AL	MC14512CL/CP	1000	1000	75	620,648	7-151
Binary Up/Down Counter	4-Bit Latch/4 to 16 Line Decoder (High)	MC14514AL	MC14514CL	200	200	300	684	7-155
Dual 64 Bit Static Shift Register MC14517AL MC14517CL 500 1000 180 620 7-16	4-Bit Latch/4 to 16 Line Decoder (Low)	MC14515AL	MC14515CL	200	200	300	684	7-155
Dual BCD Up Counter	Binary Up/Down Counter	MC14516AL	MC14516CL/CP	1000	1000	40	620,648	7-160
## Bit AND/OR Selector (Quad 2 Channel Data Selector or Quad Exclusive NOR Gate) ## MC14519AL ## MC14520AL ## MC14520CL/CP ## MC14520CL/CP	Dual 64 Bit Static Shift Register	MC14517AL	MC14517CL	500	1000	180	620	7-164
MC14519AL MC14519CL/CP 100 100 85 620,648 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-15 7-	Dual BCD Up Counter	MC14518AL	MC14518CL/CP	4000	4000	100	620,648	7-168
24 State Frequency Divider MC14521AL MC14521CL/CP 400 400 1700 620,648 7-12 Programmable Divide By N- 4 Bit Counter (BCD) MC14522AL MC14523CL/CP 1000 1000 1000 620,648 7-18 Programmable Divide By N- 4-Bit Counter (BIDN) MC14526AL MC14526CL/CP 1000 1000 100 620,648 7-18 MC14526AL MC14526CL/CP 1000 1000 70 620,648 7-18 MC14526AL MC14526AL MC14526CL/CP 1000 1000 70 620,648 7-18 MC14526AL MC14526AL MC14526CL/CP 1000 1000 70 620,648 7-18 MC14526AL MC14526AL MC14526CL/CP 50 50 80 620,648 7-19 MC14526AL MC14526AL MC14526CL/CP 50 50 50 80 620,648 7-19 MC14526AL MC14526AL MC14526CL/CP 250 250 — 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 180 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 180 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 180 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 140 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 140 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 75 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 75 620,648 7-20 MC14526AL MC14526AL MC14526CL/CP 100 100 75 620,648 7-20 MC14526AL MC14526AL MC14526AL/CP 100 100 220 620,648 7-20 MC14526AL MC14526AL/CP 100 100 80 620,648 7-20 MC14526AL MC14526AL/CP 100 100 80 620,648 7-20 MC14526AL/CP 100 100 100 80 620,64	(Quad 2 Channel Data Selector or Quad	MC14519AL	MC14519CL/CP	100	100	85	620,648	7-174
Programmable Divide By N. 4 Bit Counter (BCD) MC14522AL MC14522CL/CP 1000 1000 620,648 7-18 Programmable Divide By N. 4-Bit Counter (Binary) MC14526AL MC14526CL/CP 1000 1000 100 620,648 7-18 BCD Rate Multiplier MC14527AL MC14527CL/CP 1000 1000 70 620,648 7-18 Dual Retriggerable/Resettable Monostable Multivibrator MC14528AL MC14528CL/CP 50 50 80 620,648 7-18 Dual 4 Channel Analog Data Selector MC14529AL MC14529CL/CP 250 250 — 620,648 7-20 Dual 5 Input Majority Logic Gate MC14530AL MC14530CL/CP 100 100 180 620,648 7-20 B Bit Priority Encoder MC14531AL MC14531CL/CP 100 100 140 620,648 7-20 B Bit Priority Encoder MC14539AL MC14539CL/CP 100 100 100 140 620,648 7-20 B Bit Priority Encoder MC14539AL MC14539CL/CP 100	Dual Binary Up Counter	MC14520AL	MC14520CL/CP	4000	4000	100	620,648	7-168
Programmable Divide By-N-4-Bit Counter (Binary) MC14526AL MC14526CL/CP 1000 1000 1000 620,648 7-18	24 State Frequency Divider	MC14521AL	MC14521CL/CP	400	400	1700	620,648	7-178
BCD Rate Multiplier MC14527AL MC14527CL/CP 1000 1000 70 620,648 7.15 Dual Retriggerable/Resettable Monostable Multivibrator MC14528AL MC14528CL/CP 50 50 80 620,648 7.15 Dual 4 Channel Analog Data Selector MC14529AL MC14529CL/CP 250 250 — 620,648 7.26 Dual 5 Input Majority Logic Gate MC14530AL MC14530CL/CP 100 100 180 620,648 7.26 12 Bit Parity Tree MC14531AL MC14531CL/CP 100 100 140 620,648 7.26 Dual 4 Channel Data Selector/Multiplexer MC14539AL MC14532CL/CP 50 50 80 620,648 7.21 BCD To Seven Segment Latch/Decoder/Driver MC14534AL MC14534CL/CP 100 100 75 620,648 7.21 Successive Approximation Register MC14549AL MC14549CL/CP 100 100 20 620,648 7.22 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100	Programmable Divide-By-N- 4-Bit Counter (BCD)	MC14522AL	MC14522CL/CP	1000	1000	100	620,648	7-183
Dual Retriggerable/Resettable MC14528AL MC14528CL/CP 50 50 80 620,648 7.20	Programmable Divide By-N-4-Bit Counter (Binary)	MC14526AL	MC14526CL/CP	1000	1000	100	620,648	7-183
Dual Retriggerable/Resettable MC14528AL MC14528CL/CP 50 50 80 620,648 7.15	BCD Rate Multiplier	MC14527AL	MC14527CL/CP	1000	1000	70	620,648	7-190
Dual 5 Input Majority Logic Gate MC14530AL MC14530CL/CP 100 100 180 620,648 7-20		MC14528AL	MC14528CL/CP	50	50	80	620,648	7-196
12 Bit Parity Tree MC14531AL MC14531CL/CP 100 100 140 620,648 7-20 8 Bit Priority Encoder MC14532AL MC14532CL/CP 50 50 80 620,648 7-20 Dual 4 Channel Data Selector/Multiplexer MC14539AL MC14539CL/CP 100 100 75 620,648 7-21 BCD To Seven Segment Latch/Decoder/Driver MC14543AL MC14543CL/CP 100 100 220 620,648 7-21 Successive Approximation Register MC14549AL MC14549CL/CP 100 100 80 620,648 7-22 X 2 Bit Parallel Binary Multiplier MC14549AL MC14549CL/CP 100 100 80 620,648 7-22 Dual Binary to 1 of 4 Decoder/Demultiplexer MC1455AL MC14556CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer (Inverting) MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer (Inverting) MC1455AL MC14559CL/CP 500 μW 500 μW 180 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer (Inverting) MC1455AL MC14559CL/CP 500 μW 500 μW 180 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer (Inverting) MC1455AL MC14559CL/CP 100 100 225 684 7-23 Dual Schmitt Trigger MC14581AL MC14581CL 100 100 225 684 7-23 Dual Schmitt Trigger MC14583AL MC14583CL/CP 100 100 115 620,648 7-24 Dual Schmitt Trigger MC14583AL MC14583CL/CP 100 100 150 620,648 7-24 Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 Read Cycle = 150 Write Cycle = 200 Random Access Read Write Memory MCM14505AL MCM14505CL 300 Read Cycle = 150 Write Cycle = 200 Random Access Read Write Memory MCM14505AL MCM14505CL 300 Rando	Dual 4 Channel Analog Data Selector	MC14529AL	MC14529CL/CP	250	250	-	620,648	7-200
8 Bit Priority Encoder MC14532AL MC14532CL/CP 50 50 80 620,648 7-20 Dual 4 Channel Data Selector/Multiplexer MC14539AL MC14539CL/CP 100 100 75 620,648 7-21 BCD To Seven Segment Latch/Decoder/Driver MC14543AL MC14543CL/CP 100 100 220 620,648 7-21 Successive Approximation Register MC14549AL MC14549CL/CP 500 μW 500 μW 180 620,648 7-22 Successive Approximation Register MC145454AL MC14549CL/CP 100 100 80 620,648 7-22 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14555AL MC14556CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Successive Approximation Register MC14559AL MC14559CL/CP <td>Dual 5 Input Majority Logic Gate</td> <td>MC14530AL</td> <td>MC14530CL/CP</td> <td>100</td> <td>100</td> <td>180</td> <td>620,648</td> <td>7-202</td>	Dual 5 Input Majority Logic Gate	MC14530AL	MC14530CL/CP	100	100	180	620,648	7-202
Dual 4 Channel Data Selector/Multiplexer MC14539AL MC14539CL/CP 100 100 75 620,648 7-21	12 Bit Parity Tree	MC14531AL	MC14531CL/CP	100	100	140	620,648	7-206
BCD To Seven Segment Latch/Decoder/Driver MC14543AL MC14543CL/CP 100 100 220 620,648 7-21 Successive Approximation Register MC14549AL MC14554CL/CP 500 μW 500 μW 180 620,648 7-22 2 x 2 Bit Parallel Binary Multiplier MC14554AL MC14554CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Demultiplexer (Inverting) MC14556AL MC14559CL/CP 100 100 90 620,648 7-23 Successive Approximation Register MC14559AL MC14559CL/CP 500 μW 500 μW 180 620,648 7-22 Quad 2 Input OR Gate MC14559AL MC14581CL	8 Bit Priority Encoder	MC14532AL	MC14532CL/CP	50	50	80	620,648	7-208
Successive Approximation Register MC14549AL MC14549CL/CP 500 µW 500 µW 180 620,648 7-22 x 2 Bit Parallel Binary Multiplier MC14554AL MC14554CL/CP 100 100 80 620,648 7-22 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14555AL MC14555CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14556AL MC14555CL/CP 100 100 90 620,648 7-23 Demultiplexer (Inverting) MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Quad 2 Input OR Gate MC14559AL MC14559CL/CP 500 µW 500 µW 180 620,648 7-23 Quad 2 Input OR Gate MC14570AL MC14570CL/CP 28 28 45 632,646 7-23 Quad 2 Input OR Gate MC14581AL MC14581CL 100 100 225 684 7-23 Qual Schmitt Trigger MC14583AL MC14582CL/CP 100 100 115 620,648 7-24 Qual Schmitt Trigger MC14583AL MC14583CL/CP 100 100 150 620,648 7-24 Qual Schmitt Trigger MC14583AL MC14583CL/CP 100 100 150 620,648 7-24 Qual Schmitt Trigger MC14585AL MC14585CL/CP 100 100 150 620,648 7-24 Qual Schmitt Trigger MC14585AL MC14585CL/CP 100 100 150 620,648 7-24 Qual Schmitt Trigger MC14585AL MC14585CL/CP 100 100 150 620,648 7-24 Qual Schmitt Trigger MC14585AL MC14585CL/CP 100 100 150 620,648 7-24 Qual Schmitt Trigger MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 Qual Schmitt MC14585CL/CP 100 100 100 150 620,648	Dual 4 Channel Data Selector/Multiplexer	MC14539AL	MC14539CL/CP	100	100	75	620,648	7-214
2 x 2 Bit Parallel Binary Multiplier MC14554AL MC14554CL/CP 100 100 80 620,648 7-22 Dual Binary to 1 of 4 Decoder/Demultiplexer MC14555AL MC14555CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer (Inverting) MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Demultiplexer (Inverting) MC14559AL MC14559CL/CP 500 μW 180 620,648 7-23 Quad 2 Input OR Gate MC14570AL MC14570CL/CP 28 28 45 632,646 7-23 4 Bit Arithmetic Logic Unit MC14581AL MC14581CL 100 100 225 684 7-24 Look Ahead Carry Block MC14582AL MC14582CL/CP 100 100 115 620,648 7-24 Dual Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-24 4 Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 <td>BCD To Seven Segment Latch/Decoder/Driver</td> <td>MC14543AL</td> <td>MC14543CL/CP</td> <td>100</td> <td>100</td> <td>220</td> <td>620,648</td> <td>7-218</td>	BCD To Seven Segment Latch/Decoder/Driver	MC14543AL	MC14543CL/CP	100	100	220	620,648	7-218
Dual Binary to 1 of 4 Decoder/Demultiplexer MC14555AL MC14555CL/CP 100 100 80 620,648 7-23 Dual Binary to 1 of 4 Decoder/Demultiplexer (Inverting) MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Successive Approximation Register MC14559AL MC14559CL/CP 500 μW 500 μW 180 620,648 7-23 Quad 2 Input OR Gate MC14570AL MC14570CL/CP 28 28 45 632,646 7-23 4 Bit Arithmetic Logic Unit MC14581AL MC14581CL 100 100 225 684 7-23 Look Ahead Carry Block MC14582AL MC14582CL/CP 100 100 115 620,648 7-24 Bull Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-24 4 Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 <t< td=""><td>Successive Approximation Register</td><td>MC14549AL</td><td>MC14549CL/CP</td><td>500 μW</td><td>500 μW</td><td>180</td><td>620,648</td><td>7-222</td></t<>	Successive Approximation Register	MC14549AL	MC14549CL/CP	500 μW	500 μW	180	620,648	7-222
Dual Binary to 1 of 4 Decoder/ Demultiplexer (Inverting) MC14556AL MC14556CL/CP 100 100 90 620,648 7-23 Successive Approximation Register MC14559AL MC14559CL/CP 500 μW 500 μW 180 620,648 7-22 Quad 2 Input OR Gate MC14570AL MC14570CL/CP 28 28 45 632,646 7-23 4 Bit Arithmetic Logic Unit MC14581AL MC14581CL 100 100 225 684 7-23 Look Ahead Carry Block MC14582AL MC14582CL/CP 100 100 115 620,648 7-24 Dual Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-25 4 Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Read Cycle = 150 Write Cycle = 200 632 7-25	2 x 2 Bit Parallel Binary Multiplier	MC14554AL	MC14554CL/CP	100	100	80	620,648	7-227
Demultiplexer (Inverting) Successive Approximation Register MC14559AL MC14559CL/CP 500 μW 500 μW 180 620,648 7.22	Dual Binary to 1 of 4 Decoder/Demultiplexer	MC14555AL	MC14555CL/CP	100	100	80	620,648	7-232
Quad 2 Input OR Gate MC14570AL MC14570CL/CP 28 28 45 632,646 7-23 4 Bit Arithmetic Logic Unit MC14581AL MC14581CL 100 100 225 684 7-23 Look Ahead Carry Block MC14582AL MC14582CL/CP 100 100 115 620,648 7-24 Dual Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-24 4 Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 Read Cycle = 150 Write Cycle = 200 632 7-25		MC14556AL	MC14556CL/CP	100	100	90	620,648	7-232
4-Bit Arithmetic Logic Unit MC14581AL MC14581CL 100 100 225 684 7-23 Look Ahead Carry Block MC14582AL MC14582CL/CP 100 100 115 620,648 7-24 Dual Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-24 4-Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Read Cycle = 150 Write Cycle = 200 632 7-25	Successive Approximation Register	MC14559AL	MC14559CL/CP	500 μW	500 μW	180	620,648	7-222
Look Ahead Carry Block MC14582AL MC14582CL/CP 100 100 115 620,648 7-24 Dual Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-24 4-Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Read Cycle = 150 Write Cycle = 200 632 7-25	Quad 2 Input OR Gate	MC14570AL	MC14570CL/CP	28	28	45	632,646	7-235
Dual Schmitt Trigger MC14583AL MC14583CL/CP 10 10 200 620,648 7-24 4-Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Read Cycle = 150 Write Cycle = 200 632 7-25	4-Bit Arithmetic Logic Unit	MC14581AL	MC14581CL	100	100	225	684	7-238
4-Bit Magnitude Comparator MC14585AL MC14585CL/CP 100 100 150 620,648 7-25 64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Read Cycle = 150 Write Cycle = 200 632 7-25	Look Ahead Carry Block	MC14582AL	MC14582CL/CP	100	100	115	620,648	7-243
64-Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Read Cycle = 150 Write Cycle = 200 632 7-25	Dual Schmitt Trigger	MC14583AL	MC14583CL/CP	10	10	200	620,648	7-247
64 Bit Random Access Read Write Memory MCM14505AL MCM14505CL 300 300 Write Cycle = 200 632 7.25	4-Bit Magnitude Comparator	MC14585AL	MC14585CL/CP	100	100	150	620,648	7-253
1024 Bit Bead Only Memory MCM14524A1 MCM14524C1 31 31 180 620 7.26	64-Bit Random Access Read Write Memory	MCM14505AL	MCM14505CL	300	300		632	7-257
1020 1720	1024 Bit Read Only Memory	MCM14524AL	MCM14524CL	31	31	180	620	7-265







- BUFFERS -





MC14502 Strobed Hex Inverter/Buffer





-FLIP-FLOPS-



























PRODUCT PREVIEWS

MC14014

8-Stage Static Shift Register

The MC14014 8-stage static shift register finds primary use in parallel to serial data conversion, synchronous parallel or serial input and serial output data queueing; and other general purpose register applications requiring low power and/or high noise immunity.

- Synchronous Parallel Input/Serial Output
- Synchronous Serial Input/Serial Output
- Full Static Operation from DC to 5.0 MHz @ V_{DD} = 10 V
- "Q" Outputs from Sixth, Seventh, and Eighth Stages
- Pin-for-Pin Replacement for CD4014A



MC14046


Phase-Locked Loop

The MC14046 CMOS phase-locked loop contains two phase comparators, voltage controlled oscillator (VCO), source follower, and zener diode.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage-to-

frequency conversion, and motor control.

- Low Power Dissipation
- Low Frequency Drift With Temperature 500 ppm/^oC
- High VCO Linearity 1.0% typical
- Pin-for-Pin Replacement for CD4046



PRODUCT PREVIEWS (continued)

MC14534

Real Time 5-Decade Counter

The MC14534 consists of five ripple-type decade counters whose outputs are time-multiplexed using an internal scanner. It can be used for any application requiring real time electronic counting and displaying.


Four modes of operation are available:

Mode 0 - Five-decade mode

Mode 1 - Test mode

Mode 2 — Four-decade counter with "halfpence" capability Mode 3 — Four-decade counter with divideby-ten and roundoff at the front end

- 3-State Output
- Fully Static Operation
- Pulse Shaping Permits Slow Rise Times On Inputs




MC14536

Programmable Timer

The MC14536 programmable timer is a very flexible 24-stage ripple binary counter with the last 16-stages selectable by a four-bit binary code. Provisions for an on-chip RC oscillator, or an external clock are provided. An on-chip monostable circuit incorporating a pulse-type output has also been included. By selecting the appropriate output in conjunction with the correct input clock frequency, a variety of timing intervals can be achieved.

• 24 Flip-Flop Stages — Will Count From 2⁰ to 2²⁴.

- First 8-Stage Bypass Input
- Set or Reset Function Disables the On-Chip RC Oscillator and Allows Very Low Power Standby Operation
- Various Pulse-Widths Can Be Obtained By Connecting the Monostable Circuit Pin to An RC Network
- Clock Input f_(max) = 8.0 MHz typical @ V_{DD} = 10 Vdc
- Clock Conditioning Circuit Permits Operation With Very Slow Rise and Fall Times



PRODUCT PREVIEWS (continued)

MC14553

Three-Digit BCD Counter


The MC14553 three-digit BCD counter consists of three synchronous BCD counters which are cascaded synchronously. A quad latch at the output of each counter permits storage of any given count. The information is then time division multiplexed, providing one BCD number or digit at a time. Digit select outputs provide display control. All outputs are TTL compatible.

An on-chip oscillator provides the low-frequency scanning clock which drives the multiplexer out-

put selector.

This device is useful in instrumentation counters, clock displays, digital panel meters, and as a building block for general logic applications.

- Internal Or External Clock
- Cascadable
- Clock Disable Input
- Pulse Shaping Permits Slow Rise Times On Inputs




MC14562

128-Bit Static Shift Register

The MC14562 is a 128-bit static shift register. Data is clocked in and out of the shift register on the positive edge of the clock input. Data outputs are available every 16 bits, from 16 through 128.

- Fully Static Operation
- Exceedingly Slow Input Transition Rates May Be Applied to the Clock Input
- 5.0 MHz Operation @ V_{DD} = 10 Vdc
- Cascadable to Provide Longer Shift Register Lengths — (1.5 MHz Operation @ V_{DD} = 10 Vdc)



PRODUCT PREVIEWS (continued) -


MC14566

Industrial Time Base Generator

The MC14566 industrial time base generator consists of a divide-by-10 ripple counter and a divide-by-5 or divide-by-6 ripple counter to permit stable time generation from a 50 or 60 Hz line. By cascading this device as divide-by-60 counters, seconds and minutes can be counted and are available in BCD format at the circuit outputs. An internal monostable multivibrator is included whose output can be used as a reset or clock pulse

providing additional frequency flexibility. Also a pin has been included to allow divide-by-5 counting for generating 1.0 Hz from European 50 Hz line.

- Negative Edge Triggered Counters for Ease of Cascading
- Pulse Shapers on Counter Inputs Accept Slow Input Rise Times
- Monostable Multivibrator Positive or Negative Edge Triggered




MC14571

Quad 2-Input AND Gate

The MC14571 is a quad 2-Input AND gate. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 5.0 nW/package typical @ VDD = 5.0 V
- Noise Immunity = 45% of V_{DD} typical
- Fanout >50
- Input Impedance = 10^{12} ohms typical




-PRODUCT PREVIEWS (continued) -

MC14572

Hex Functional Gate

The MC14572 is a hex functional gate. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate.

- Quiescent Power Dissipation = 25 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Fanout >50
- Input Impedance = 10¹² ohms typical



MC14580


4 x 4 Multiport Register

The MC14580 is a 4 by 4 multiport register useful in small scratch pad memories, arithmetic operations when coupled with an adder, and other data storage applications. It allows independent reading of any two words (or the same word at both outputs) while writing into any of four words.

Address changing and data entry occur on the rising edge of the clock. When the write enable

input is low, the contents of any word may be accessed but not altered.

- Logic Swing Independent of Fanout
- No Restrictions on Clock Input Rise or Fall Times
- 3-State Outputs
- Single Phase Clocking




PRODUCT PREVIEWS (continued)

MCM14537

256-Bit Static Random Access Memory

The MCM14537 is a random access memory (RAM) organized in a 256 x 1-bit pattern. The circuit consists of eight address inputs (A_n) , one data input (D_{in}) , one write enable input (WE), one strobe input (\overline{ST}) , two chip enable inputs (\overline{CE}_n) , and one data output (D_{out}) .

- Quiescent Power Dissipation = 10 μW/package typical
- Wired-OR Output Capability (3-state output) for Memory Expansion
- Output Data Latch Eliminates Need for Storage Buffer
- Access Time = 700 ns typical @ V_{DD} = 10 Vdc
- Fully Decoded and Buffered





Chapter 5 FAMILY DATA

INTRODUCTION

This chapter presents the complete family characteristics for the Motorola McMOS logic family. Included are: definitions, handling precautions, interface considerations, reliability factors, input/output capabilities, etc. Ready references for key device parameters are also presented for the design, layout, and fabrication of McMOS logic systems.

MC14000 AND MC14500 SERIES OF COMPLE-MENTARY MOS

The McMOS series of monolithic integrated logic circuits provides the systems designer with a medium-speed integrated circuit family which approaches the ideal in performance. The low power dissipation and flexible power supply requirements of this device family greatly simplifies power supply design; the high noise immunity and large fan-out capability reduces parts count and simplifies printed circuit board layouts.

The MC14000 and MC14500 series devices are designed with particular attention given to achieving unified, family-oriented specifications. Therefore, all devices in this series exhibit common performance characteristics appropriate to the respective logic function (gate, flip-flop, counter, etc.) and temperature-voltage series, including guaranteed family interface parameters.

Three categories of McMOS integrated circuits are available. The categories are: the AL ceramic, the CL ceramic, and the CP plastic devices. The AL ceramic package provides the most stringent device limits with the widest temperature range for military applications. The CL ceramic package and the CP plastic package both provide wider device limits with a narrower temperature range for less demanding applications. Table 5-1 lists the key characteristics of each device category.

All McMOS devices may also be obtained in chip form for the user concerned with manufacturing hybrid microcircuits. For this purpose, consult the Motorola Semiconductor Chips Data Book for listings.

COMMON FEATURES

The McMOS series provides all the basic gates, flip-flops, storage elements, and complex logic required to perform all digital system functions. In addition, many McMOS components are well

adapted to both analog and linear design applications. Following are primary design features of the McMOS device family.

- Diode Protection on All Device Inputs
- Noise Immunity:
 - 45% of V_{DD} Typical
 - 30% of V_{DD} Guaranteed Minimum
- Buffered Output Compatible with HTL or Low Power TTL
- Low Quiescent Power Dissipation: 25 nW per package Typical (VDD of 5 Vdc)
- Wide Power Supply Range:
 - 3 to 18 Vdc for AL device category
 - 3 to 16 Vdc for CL and CP device categories
- Single Supply Operation: Positive or Negative
- High Fan-out: greater than 50
- Logic Swing: independent of fan-out
- Input Impedance: 10¹² Ohms Typical
- Low Input Capacitance: 5 pF Typical

RELIABILITY

All McMOS series devices receive reliability and quality assurance with in-line monitor verification of all dc, functional, and switching parameters. In addition, all AL category devices receive the following 100% high-reliability processing steps.

- Internal Visual Inspection:
 - MIL-STD-883, Method 2010.1B (modified)
- Temperature Cycling:
 - MIL-STD-883, Method 1010C (10 cycles, 65 to 150°C)
- Fine Leak Test (Sample):
 - MIL-STD-883, Method 1014A $(10^{-8} \text{ atm} \text{ cc/s})$
- Gross Leak Test: Dye Penetrant
- Marking: per Specification
- External Visual Examination:
 - MIL-STD-883, Method 2009

INPUT CONSIDERATIONS

McMOS logic has high impedance inputs (typically 10^{12} ohms and 5 pF) which result in minimum loading of previous driving stages. When McMOS is used with other CMOS devices, the interface is simplified, provided the V_{DD} and V_{SS} supply voltages are the same. Due to the wide supply voltage range and high input impedance,

TABLE 5-1 McMOS CHARACTERISTICS AND CATEGORIES

Characteristic	AL	CL	СР
Supply Voltage Range	3.0 to 18 volts	3.0 to 16 volts	3.0 to 16 volts
Operating Temperature Range	-55°C to +125°C	-40°C to +85°C	-40°C to +85°C
Package Type	Hermetic Ceramic	Hermetic Ceramic	Plastic
Processing Level	100% Hi-Rel	Industrial	Industrial

McMOS may be used with other logic families either directly or with a resistor component to guarantee noise immunity. See the section in Chapter 2 entitled Interfacing for more details.

McMOS has one of the highest noise immunity characteristics of any logic family. Typically, the threshold of the input/output transfer characteristic is nearly 50% of the supply voltage value and is virtually temperature insensitive. A range of 30% of V_{DD} minus V_{SS} on either side of the supply voltages (V_{SS} and V_{DD}) is guaranteed. Thus, variation of input levels and transients can be tolerated without a change occurring in the output state(s).

OUTPUT CONSIDERATIONS

McMOS logic outputs are capable of driving other CMOS inputs with almost unlimited fan-out capability. It has been estimated (worst case) that not less than 1000 CMOS inputs (i.e., a fan-out of 1000) can be driven by a single McMOS output before the output voltage fails to meet the guaranteed noise immunity range. The only system consideration is the reduction of speed with the addition of capacitive loading. When CMOS is used with other logic families which have resistive inputs (i.e., DTL, ECL, HTL, LTTL, RTL, or TTL), a specific fan-out should be assigned. For LTTL, the McMOS fan-out is equal to one over temperature ($V_{DD} = 5 \text{ Vdc}$). For HTTL, the McMOS fan-out is equal to one over temperature (VDD = 15 Vdc). Special parts may drive up to one or two regular TTL loads. Paralleling of McMOS outputs will provide a greater output drive capability. In general, the output drive current (sink and source) versus the output voltage, minus the supply voltage (i.e., the MOS drain-source voltage) is given for supply voltages of from 5 to 15 volts and for temperatures of from -55°C to 125°C. The typical values are representative of the standard output buffer devices used in the McMOS series

SPEED CONSIDERATIONS

The typical family curves shown later in this chapter indicate the rise and fall transition times for the standard buffer driver and for the turn-off and turn-on propagation times for a specific example over load capacitance C_L. The equations or curves used in the McMOS data sheets serve as aids in calculating those typical time parameters over load capacitance values that are not 15 pF. Extrapolation over different supply voltages can easily be made since the equations are given for supply voltages of 5, 10, and 15 volts.

A special feature of certain McMOS synchronous circuits is a clock conditioning input that virtually eliminates the rise and fall time restraints of the clock signal. More detailed information is contained in the individual device data sheets.

THREE-STATE OUTPUTS

Some McMOS devices have been designed with three-state capability. This feature is used in systems where common input/output busses exist. When disabled, the output becomes a high-impedance that disconnects the device from the bus lines. With the three-state enable OFF, the output has the characteristics of a regular McMOS driver so that information can be transmitted on the data bus.

INPUT PROTECTION CIRCUIT AND HANDLING

All McMOS circuits have built-in protection circuitry on all inputs to prevent damage to the MOS input gates of the device. The MOS gates consist of a metal layer over a thin silicon dioxide layer making contact with the silicon die. This gate oxide can tolerate approximately 100 volts, but electrostatic potentials can build-up to several hundred volts with sufficient energy content to rupture the oxide. To prevent this action, an input diode and resistor network is used to dissipate the electrical energy before damage occurs. However, this structure does not mean that precautions may be neglected. Therefore. it is recommended that McMOS circuits be left in their conductive carriers until they are used, and that equipment used to insert those devices into boards be sufficiently grounded to avoid any static charge build-up.

UNUSED INPUTS

Unused inputs must always be electrically connected to an appropriate logic voltage (e.g., either VSS or VDD). If those inputs are not tied in this manner, the input protection structure may "float" to some undesired voltage level that prevents the device from functioning properly. In addition, "floating" inputs may be subjected to damaging electrostatic potentials.

INPUT, OUTPUT SIGNALS AND SUPPLY VOLTAGES

The supply voltages to McMOS integrated circuits must be applied before the input signals for proper operation. Input and output voltages should be constrained within the supply voltage range [i.e., $(V_{SS} - 0.5\ V) \leqslant (V_{in}\ \text{or}\ V_{out}) \leqslant (V_{DD} + 0.5\ V)]$, since high energy-backed levels or transients outside this range can damage the input or output diode structures and possibly initiate a latch-up (or SCR) situation. The SCR situation occurs since any CMOS integrated circuit has parasitic NPN and PNP bipolar devices in its structure that electrically couple when current flows through the bases of those devices. Normal low energy overshoot and undershoot transients will not cause system problems.

The following Tables present a summary of the significant ratings and characteristics for the McMOS devices series. Table 5-2 presents maximum device ratings and Table 5-3 details device electrical characteristics.

TABLE 5-2 - MAXIMUM RATINGS

Rating	Symbol	*AL Series	CL/CP Series	Unit
DC Supply Voltage	V _{DD}	+18 to -0.5	+16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	-	Vdc
DC Current Drain per Pin	ı	10	_	mAdc
Operating Temperature Range AL Series CL/CP Series	TA	-55 to +125	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	_	°C

^{*} Voltage referenced to V_{SS} .

TABLE 5-3 - ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$

			V_{DD}		AL Series		(CL/CP Serie	s	
Characteristic		Symbol	Vdc	Min	Тур	Max	Min	Тур	Max	Unit
Operating Power Supply Voltage		V_{DD}		3.0	_	18	3.0	_	16	Vdc
Output Voltage		Vout								Vdc
. 111	' Level		-	-	_	$V_{SS} + 0.01$	um	_	V _{SS} + 0.01	
"1"	'Level		-	V _{DD} - 0.01	-		V _{DD} -0.01	_	_	
•	'Level	V _{NL}	_	30% V _{DD}	45% V _{DD}	-	30% V _{DD}	45% V _{DD}		Vdc
"1"	' Level	V _{NH}	_	30% V _{DD}	45% V _{DD}		30% V _{DD}	45% V _{DD}		Vdc
Output Drive Current										
P-Channel (I _{source})		Т ОН			1			}		mAd
$(V_{OH} = 2.5 \text{ Vdc})$		ŀ	5.0	-0.5	-1.7	-	-0.2	-1.7	-	1
(V _{OH} = 9.5 Vdc)			10	-0.5	-0.9	-	-0.2	-0.9	-	ļ
(V _{OH} = 13.5 Vdc)			15	_	-3.5	-		-3.5		
N-Channel (Isink)		IOL								mAd
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$		[5.0	0.4	0.8	-	0.2	8.0	-	
- L			10 15	0.9	1.2		0.5	1.2		
(V _{OL} = 1.5 Vdc)			15		7.8			7.8		<u> </u>
Input Current		l _{in}		_	10	-	-	10	_	pAd
$(v_{SS} \leqslant v_{in} \leqslant v_{DD})$										<u> </u>
Input Capacitance (Vin = 0)		Cin	_		5.0	_		5.0	_	pF
Quiescent Dissipation		PD								mW
Gates		}	5.0	_	0.000025	0.00025	_	0.000025	0.0025	
			10 15	-	0.00010	0.0010	_	0.00010	0.010	
				_	0.00025	-	_	0.00025 0.000025	-	1
Dual Flip-Flops			5.0	-	0.000025	1	-	0.000025	0.05	
			10 15	-	0.00010 0.00025	0.02	-	0.00010	0.2	
			15		0.00025		_	0.00023		
Output Rise and Fall Times (10-90%))	t _r ,t _f	- 0		70	175		70	200	ns
(C _L = 15 pF)			5.0 10	_	35	75	_	35	110	
			15	_	25	-	_	25	-	1
Gate Turn-On Delay, Turn-Off Delay	(50%	tour tour	5.0		60	75		60	100	ns
of input waveform to 50% of outp		tPHL,tPLH	10	_	25	50	_	25	160	"
waveform) (C _L = 15 pF)	, , ,		15	_	12	-		12	-	
Clock Repetition Rate (C _L = 15 pF)		PRF								MH
							'			
Flip-Flops			5.0	2.5	4.0	-	1.0	4.0	-	
			10	7.0	10	-	5.0	10	-	
			15	-	13	-	-	13	-	
Counters, Registers			5.0	1.5	3.0	-	1.0	3.0	-	1
			10	3.0	5.0	-	2.0	5.0		
*DC Noise Margin (Vaux Vaux) is do			15		8.0			8.0		<u></u>

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change, from an ideal "1" or "0" input level, that the circuit will withstand before producing an output state change.

TYPICAL McMOS GATE CHARACTERISTICS

Figures 5-1 through 5-11 illustrate typical McMOS family gate characteristics.





FIGURE 5-1 - V_{GS} = -5.0 Vdc, V_{DD} = 5.0 Vdc






FIGURE 5-2 - V_{GS} = -10 Vdc, V_{DD} = 10 Vdc




FIGURE 5-5 - VGS = 10 Vdc, VDD = 10 Vdc




FIGURE 5-3 - V_{GS} = -15 Vdc, V_{DD} = 15 Vdc




FIGURE 5-6 - V_{GS} = 15 Vdc, V_{DD} = 15 Vdc




FIGURE 5-7 – VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS OF FOUR-INPUT NOR GATE




FIGURE 5-8 — VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE




FIGURE 5-9 – GATE POWER DISSIPATION CHARACTERISTICS




FIGURE 5-10 — RISE AND FALL TIME versus LOAD CAPACITANCE




FIGURE 5-11 – TURN-ON AND TURN-OFF DELAY CHARACTERISTICS

FAMILY DEFINITIONS, CONCEPTS, AND CONVENTIONS

The following information provides detailed explanations, concepts, and conventions found in the McMOS data sheets. The basic topics covered are family characteristics and maximum ratings, distinct part characteristics (power dissipation, timing parameters, and three-state parameters), and logic symbols and conventions.

With few exceptions, the typical parameter values and their associated limits follow the industry standard guidelines recommended by the EIA. Any parameter has a statistical distribution with a statistical mean or typical value. A limit-window, consisting of minimum and maximum limit values surrounds the typical value of the parameter. The standard (see Figure 5-12) is such that the minimum limit values are below the typical value and the maximum limit values are above the typical value.




FIGURE 5-12 - McMOS FAMILY LIMIT-WINDOW

In the majority of cases, only one pair of limits are specified (the minimum pair or the maximum pair); this gives a half limit-window for a given parameter. Certain parameters may require a prefix of minimum or maximum attached to the name. These prefixes should not be confused with minimum and maximum designations used on value limits. For example, a dynamic shift register can have a minimum clock frequency as well as a maximum clock frequency. For both parameters, half-window-limits are specified. Thus, the minimum clock frequency will have maximum limit values and the maximum clock frequency will have minimum limit values.

FAMILY CHARACTERISTICS AND MAXIMUM RATINGS

Maximum ratings are absolute values that constrain the integrated circuit devices within ranges where reliable operation still occurs. The maximum rating parameters are supply and input voltages, current flowing through any pin, operating and storage temperatures, and power dissipation.

DC SUPPLY VOLTAGE RANGE (VDD)

The range of voltages applied between the V_{DD} supply pin and the V_{SS} supply pin cover the full temperature range of a specific category. For the AL category, the working operating range varies from 3 to 18 volts. The maximum range for preventing damage to this category unit varies from -0.5 to 18 volts. For the CL/CP category, the working operating range varies from 3 to 16 volts. The maximum range for preventing damage to these categories vary from -0.5 to 16 volts.

INPUT VOLTAGE RANGE (ALL INPUTS) (VIN)

For either of the AL or CL/CP category devices, the input voltage should not exceed the VSS and VDD supply voltages by more than 0.5 volts [i.e., (VSS-0.5 V) \leq VIN \leq (VDD+0.5 V)]. Exceeding the supply voltages for an excessive period of time may damage the input protection diode structure (since the diodes are forward-biased), or initiate a latch-up (SCR) condition. Fast overshoot or undershoot transients usually will not cause problems, since the cumulative energy content is too small to initiate any action. Refer to the section entitled Input Protection and Handling in this chapter for more details.

DC CURRENT DRAIN PER PIN (I)

For either of the AL or CL/CP category devices, the maximum current that can flow into or out of any input, output, or supply pin is 10 mA maximum over the full temperature range. A few special McMOS integrated circuits will have higher current values for certain pins and will be designated as such on their data sheets.

OPERATING TEMPERATURE RANGE (TA)

The maximum ambient temperature range with the device operating is -55°C to 125°C for the AL category, and -40°C to +85°C for the CL/CP categories. A few special McMOS integrated circuits will have power derating curves which may reduce the working temperature range depending upon the device power dissipation. The section entitled Maximum Power Dissipation in this chapter will provide additional details.

STORAGE TEMPERATURE RANGE (Tstg)

The temperature range at which the units can be stored without electrical connection is -65° C to 150° C for the AL and CL categories, and -65° C to 125° C for the CP category.

MAXIMUM POWER DISSIPATION (POHmax, POLmax and PDDmax)

Maximum power dissipation is defined either on a per output basis or on a total package basis depending on the special McMOS device that requires this rating. The majority of McMOS devices do not need this rating, since the 10 mA maximum current rating for the VDD and VSS supply pins prevents any device from dissipating the maximum rating of the package and integrated circuit die. On a per pin basis, POHmax and POLmax can be used to determine the required source and sink conditions given by IOH (VOH - V_{DD}) and I_{OL} ($V_{OL} - V_{SS}$), respectively. On a per package basis, PDDmax can be used to determine the required supply conditions given by IXX, $(V_{DD} - V_{SS})$, where V_{DD} and V_{SS} are the supply voltages, and IXX is the associated supply current IDD or ISS, whichever is the largest in absolute magnitude. In addition to this rating, power/ temperature derating curves may be given. A more detailed discussion is given in Chapter 2.

FAMILY DATA AND CHARACTERISTICS

Family characteristics are parameters whose limits are common and consistent from one McMOS device to another McMOS device, with only minor exceptions. These characteristics assure the user that each device will be consistent in terms of fan-out, not only in driving other McMOS devices, but in driving other logic families, such as HTL and Low Power TTL. The specific parameters covered are output voltage, dc noise immunity, output drive and input currents, input capacitance, and transition times.

OUTPUT VOLTAGE (Vout)

This is the voltage that appears at any output under a very high impedance load (no load). This parameter is guaranteed for supply voltages of 5 and 10 volts to fall within a range of 10 mV from either VSS or VDD supply voltages for temperatures of 25° C, -45° C, and -55° C, and within a range of 50 mV for temperatures of $+85^{\circ}$ C and 125° C.

DC NOISE IMMUNITY (VNL AND VNH)

The dc noise immunity is defined as the input voltage range from an ideal "1" or "0" input level (assuming the previous McMOS driving stage is unloaded) which does not produce output state (combination) change(s). McMOS devices are guaranteed not to produce state change(s) provided the levels (or transients) are within a range of 30% of VDD minus VSS. Typically, the range is as large as 45% of VDD minus VSS. The outputs are considered not to have changed their states if the voltage output levels are within a range of 30% of VDD minus VSS from the supply voltages VDD and VSS. Figure 5-13 illustrates typical McMOS family inverting and non-inverting functions.

OUTPUT DRIVE CURRENTS (IOH AND IOL)

The output drive current is the sourcing current (IOH) with the output high, or the sinking current (IOI) with the output low, that flows into or out of a load having a specific voltage value. For a supply voltage of 5 volts, the current values will drive over the full temperature range of a single, low-power TTL load. For a supply voltage of 10 volts, the current values reflect a general CMOS industry load condition of 0.5 volt from either supply voltage (i.e., VSS and VDD). For a supply voltage of 15 volts, the current values are designed to drive a standard HTL load over the specified temperature range. The limits over a temperature range are selected to reflect the 3% current decrease with every degree of Centigrade temperature increase (with respect to 25°C) that occurs with all CMOS devices.

INPUT CURRENT (Iin)

Input current is defined as the current that flows with the application of a VSS or VDD voltage level at the input. The main contribution of this current, typically 10 pA (corresponding to a 10^{12} ohm resistor with 10 volts in parallel), corresponds with the diode protection circuit used at the device input.

INPUT CAPACITANCE (Cin)

The input capacitance is defined and measured as the ac capacity under zero bias conditions (VSS = 0) as applied to any input. This capacitance is typically 5 pF.

RISE AND FALL TRANSITION TIMES $(t_r \text{ AND } t_f)$

The output rise and fall transition times are defined as the low-to-high and high-to-low transi-




FIGURE 5-13 — TYPICAL McMOS INVERTING AND NON-INVERTING FUNCTIONS

tion times, respectively. These times are specifically measured from the 10% to the 90% points of the waveform. The guaranteed maximum limits are measured with a capacitive load of 15 pF, and are 75 ns for the AL category, and 110 ns for the CL/CP categories at a supply voltage of 10 volts, and 175 ns for the AL category and 200 ns for the CL/CP categories at a supply voltage of 5 volts. Typical values are given for 5, 10, and 15 volts for a capacitive load of 15 pF, and an equation is always given for other capacitive values. Rise and fall times have been found to vary inversely with the average device current; thus, transition times increase with increasing temperature in a manner dictated by the device current.

DISTINCT PART CHARACTERISTICS

Distinct device characteristics deal with parameters which may occur from one data sheet to another. However, in general, parameters have unique values associated with one device or with special parameters that deal only with a specific device. Three general categories are covered: power dissipation, timing parameters, and three-state parameters. It has been the practice to identify and define as many parameters as possible, but a few special ones have been reserved for definition on the individual data sheets involved.

QUIESCENT POWER DISSIPATION (PO)

The quiescent dissipation (the circuit contribution with no load on the output) is defined as the product of the steady state current flowing into the VDD supply device pin multiplied by the supply voltage (VDD minus VSS). The supply current is measured under various input combinations to ensure the integrity of all possible reverse-biased junctions (contributing to this current) is maintained. Since the current is a result of a surface-junction phenomenon that is process sensitive, the resulting limits are wider than any other parameter found on any particular data sheet. The current has been found to increase almost linearly with supply voltage until avalanche breakdown occurs and approximately doubles with every 11°C increase in temperature.

TOTAL POWER DISSIPATION (P_D AND $P_T[CL]$)

The total power disipation consists of two components, the dynamic ac contribution due to transient currents flowing through the MOS devices with inputs alternating at specific frequencies and the quiescent dc component previously mentioned. Total power dissipation is defined as the product of the average transient and dc currents flowing into the device V_{DD} supply pin times the supply voltage ($V_{DD}-V_{SS}$). The transient nature of the current occurs since the P-channel and N-channel MOS devices of CMOS are never on simultaneously, except for a brief transition period. During the

transition period, the current flowing through the MOS devices are diverted to charge and discharge the internal nodal and external load capacitors of the circuit, rather than flowing directly through the P-channel/N-channel device paths from the VDD to VSS supply pins. It has been previously shown that the total dissipation is given by the formula:

$$P_T(C_L) = (C_{ckt} + C_{loads}) V_{DD}^2 f + P_{O}$$

where: C_{ckt} is the total effective capacitance of the internal circuit, C_{loads} is the total effective external load capacitances, V_{DD} is the supply voltage (V_{SS} = 0 V dc), f is the highest frequency (usually the system clock), and P_Q is the quiescent dissipation.

A McMOS data sheet shows the above equation in two forms. The first, designated P_D , is for the case where all external capacitors have 15 pF values and the supply voltage V_{DD} has specific values (5, 10, and 15 volts). It can be seen by the equation that:

$$P_D = (S mW/mHz) f + P_Q,$$

where: S is the power frequency slope value for a given supply voltage and represents a lump sum value of both internal circuit and external load (15 pF) capacitances. The second form is given for load capacitances that differ from 15 pF but are equal in value as shown by the equation:

$$P_T(CL) = P_D + N \times 10^{-3} (CL - 15 pF) V_{DD}^2 f$$

where: $P_T(CL)$ is the total dissipation with load values of CL, P_D is the first equation for 15 pF values which must be substituted for $P_T(CL)$ at the appropriate supply voltage, and N is a constant that accounts for the number of outputs having loads and the frequency at which the loads toggle. Note that the -15 pF term cancels the 15 pF load contributions given by P_T .

PROPAGATION DELAYS (tpl H AND tphL)

Propogation delay pairs are usually specified on all data sheets. The turn-off (tplH) and turn-on (tpHI) designations refer to the N-channel MOS device turning OFF and charging the load capacitor from low-to-high, and the N-channel turning ON and discharging the load from high-to-low, respectively. For non-synchronous circuits, the delay is measured from the edge (50% point) of the input signal to the resulting edge (50% point) of the output signal. For synchronous circuits (having a clock signal), the delay is measured from the edge (50% point) of the clock signal associated with the input level to the resulting edge (50% point) of the output signal. The propagation delay limit and typical values are measured with a 15 pF load capacitor. Equations for the typical propagation delays for different capacitive loads are given for supply voltages of 5, 10, and 15 volts. Propagation delays are typically found to increase with increasing temperatures proportional to the rise and fall times.

MINIMUM (CLOCK) PULSE WIDTHS (PWLmin AND PWHmin)

The minimum pulse widths, as with propagation delays, are usually given as pairs, although they may be defined equal in value. PW_I min is that portion of the logical low clock pulse and is the interval measured from the 50% points of one edge to the other edge of that pulse. PWHmin is identical with PWI min with the exception that it applies to that portion of the clock pulse when it is a logical high. It is primarily a measure of how fast information (data or control) signals can be shifted in a synchronous circuit without development of system problems. Pulse widths may also be specified for non-synchronous circuits such as non-clocked RS flip-flops and latches. The maximum limit is specified for this parameter on the individual data sheet.

MAXIMUM CLOCK FREQUENCY (PRFmax)

The maximum clock frequency is the rate at which information can toggle and transfer through a synchronous circuit without developing system problems. Above this frequency, the circuit propagation delays become comparable to the reciprocal of this rate so that informational signals may not be properly entered into the various clocked flip-flops of the circuit. The reciprocal of the sum of the low and high minimum pulse widths equals this rate [PRFmax = 1/ (PWLmin + PWHmin)]. Thus, only two of the three parameters are usually specified. The minimum limit is specified for this parameter on the individual data sheet.

MINIMUM CLOCK FREQUENCY (PRFmin)

The minimum clock frequency is specified on dynamic (i.e., non-static) synchronous circuits where information is held in part or entirely on the capacitors of the circuit. Below this frequency, the information will be dissipated and lost by leakages in the circuit. The reciprocal of the sum of the low and high maximum pulse widths equals this rate [PRFmin = 1/ (PWLmax + PWHmax)]. The maximum limit is specified for this parameter on the individual data sheet.

MAXIMUM CLOCK PULSE WIDTHS (PWLmax AND PWHmax)

PWLmax is the low portion of the clock pulse and is the interval measured from the 50% points of one pulse edge to the other. PWHmax is identical to PWLmax with the exception that it applies to the high portion of the clock pulse. Below those maximum pulse widths, the information stored on the circuit holding capacitors will be lost. The minimum limit is specified for

this parameter on the individual data sheet.

MAXIMUM CLOCK PULSE RISE AND FALL TIMES (t_rmax AND t_fmax)

Transition times refer to the rise and fall times of the signal waveshapes applied to the inputs (usually the clock input). Above their guaranteed minimum limits, the rise and fall time transitions are so slow that data states in the synchronous circuit may interact with states in previous flip-flop stages rather than toggle to the proper next state.

MINIMUM SETUP TIME (tsetup)

Setup time is the minimum time required between the information (data or control) signal edge and the clock (or strobe) signal edge to guarantee that information will be validly entered or acted upon by the first rank of flip-flop stage(s). The time is measured between the 50% points of the edges stated. The maximum limit is specified on the individual data sheet.

MINIMUM HOLD TIME (thold)

Hold time is the minimum time required between the information signal edge and the clock (or strobe) signal edge to guarantee that invalid information will not be entered or acted upon while valid information is held in the first rank of flip-flop stage(s). The time is measured between the 50% points of the edges described. The maximum limit is specified on the individual data sheet.

RELEASE TIME (trei)

See Minimum Setup Time.

REMOVAL TIME (trem)

See Minimum Setup Time.

ACCESS TIME (tacc)

A term used in memories (RAMs or ROMs) and analogous to the definition of propagation delay where the information input is the address information. Once this propagation delay occurs, data may be validly written into or read out of a memory location.

CYCLE TIME (tcyc)

A term used in memories and includes the access time, the data transfer time to another system location, and if needed, the time required to refresh any data within a dynamic memory. The term is analogous to the reciprocal of the maximum clock frequency parameter.





FIGURE 5-14 – NON-SYNCHRONOUS CIRCUIT WAVESHAPES AND TIMING PARAMETERS



Note: Information is accepted during each positive clock signal transition in this case.

FIGURE 5-15 – SYNCHRONOUS CIRCUIT WAVESHAPES AND TIMING PARAMETERS

THREE-STATE PARAMETERS

The three-state output capability on an integrated circuit provides that device with the added flexibility of being connected to systems having common input/output busses. When the component is not enabled to send information, the output structure becomes a high impedance or a third logical state which does not overload the bus lines. When it is enabled, the inputs exhibit regular McMOS family output characteristics.

THREE-STATE PROPAGATION DELAYS (t"0"H, th"0", t"1"H, AND th"1")

The t"0"H and tH"0" (designating low to three-state, and three-state to low output transition edges) propagation delays are measured from the 50% points of the disable signal to the 10% points of the rising edge and the 90% point of the falling edge of the output, respectively. The output for this case is loaded with a 15 pF capacitor connected to VSS and a 1 k ohm resistor connected in series with VDD. The t"1"H and t"H"1 (designating high to three-state, and three-state to high

output transition edges) propagation delays are measured from the 50% points of the disable signal to the 90% point of the falling edge and the 10% point of the rising edge, respectively. The output for this case is loaded with a 15 pF capacitor connected to V_{SS} , and a 1 k ohm resistor connected in series with V_{SS} . Figure 5-16 illustrates typical three-state propagation delay waveshapes and a corresponding circuit.

THREE-STATE LEAKAGES (ITL)

Leakage currents at the output pin with the three-state activation is measured under two worst case conditions. The first condition is with a voltage of V_{DD} applied to the output and with input combinations applied to the circuit that would normally force the output low. The second condition is with a voltage of V_{SS} applied to the output and the input combinations applied to the circuit that would normally force the output high. Both conditions are performed under V_{DD} supply voltages of 5 and 10 volts.




FIGURE 5-16 — THREE-STATE PROPAGATION DELAY WAVESHAPE AND CIRCUIT

LOGIC SYMBOLS AND CONVENTIONS

The block and logic diagrams presented in the McMOS data sheets are logic symbols and conventions based upon the military standard logic specification MIL-STD-806(c). Table 5-4 lists and illustrates the McMOS logic functions, symbols, and their truth tables. In addition, Table 5-4 also contains a logic element which is particular to CMOS technology called the transmission gate. This symbol is not defined in MIL-STD-806(c) and was derived from the military amplifier symbol

placed back-to-back to indicate the bidirectional and non-inverting gate nature. The transmission gate is analogous to a single-pole, single-throw switch which is electrically controlled by two control lines. The circle on the upper control line indicates the gate of the P-channel MOS device, and the lower control line indicates the gate of the N-channel MOS device. The horizontal transmission lines are connected to the drains and sources of those two MOS devices.

TABLE 5-4 - McMOS LOGIC FUNCTION, SYMBOLS AND TRUTH TABLES

	SEE 5-4 - Memos LOGIC FUNCTION, SYMBOLS AND TRUT	
Logic Function	Logic Symbols	Truth Tables
Inverter	x	X f 0 1 1 0
AND and NAND Gates	X	Y X f Y X f 0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 1 1
OR and NOR Gates	x	Y X f Y X g 0 0 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 0
Exclusive OR and NOR Gates	$X \longrightarrow f$ $X \longrightarrow g$	Y X f Y X g 0 0 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1
D Flip-Flops (Clocked Delay)	D D Q D D Q Q C Q Q C Q Q Positive Edge Entry Regative Edge Entry	$ \frac{C D Q}{0 \int_{0}^{1} 0 0} \frac{\overline{C} D Q}{1 \setminus_{0}^{1} 0 0} $ $ \frac{1}{0} \int_{0}^{1} 1 1 1 \setminus_{0}^{1} 1 1 $ $ \frac{1}{1} \int_{0}^{1} \times Y 0 \int_{0}^{1} \times Y $ $ X = Don't Care Y = No Change $
Transmission Gate	X — f	$ \begin{array}{c cccc} Y & X & f \\ \hline 0 & 0 & Z \\ 0 & 1 & Z \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \end{array} $ Bidirectional Open $ \begin{array}{c ccccc} 1 & 0 & 0 \\ 1 & 1 & 1 \\ \end{array} $ Bidirectional Short $ Z = \text{Three-State} $

0




Chapter 6
MECHANICAL DATA

6

MECHANICAL DATA

The packaging availability for each device is indicated on the individual data sheets and on the Selector Guide. Dimensions for the packages are given in this section. Pin assignment drawings are also included for convenient reference.


L SUFFIX CERAMIC PACKAGE **CASE 620**




NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSTIION AT SEATING PLANE
 AT MAXIMUM MATERIAL CONDITION.
 2. PKG. INDEX: NOTCH IN LEAD
 NOTCH IN CERAMIC OR INK DOT.







	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
А	19.05	19.94	0.750	0.785	
В	6.10	7.49	0.240	0.295	
С	-	5.08		0.200	
D	0.38	0.53	0.015	0.021	
F	1.40	1.78	0.055	0.070	
G	2.54	BSC	0.100 BSC		
Н	0.51	1.14	0.020	0.045	
J	0.20	0.31	0.008	0.012	
К	2.54	_	0.100	-	
L	7.49	8.89	0.295	0.350	
M	-	150	-	15 ⁰	
N	0.51	1.02	0.020	0.040	



L SUFFIX CERAMIC PACKAGE **CASE 632**





- 1. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL. $(632 \cdot 02).$
- 2. DIM "A" AND "B" (632-04) DO NOT INCLUDE GLASS RUN-OUT.
- 3. DIM "L" TO INSIDE OF LEADS (MEASURED 0.51 mm (0.020) BELOW BODY) (632-04)

Devices packaged in Case 632 fall within one of the given sets of dimensions. Further identification is available upon request.

1	INITELLIN	IE I ERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	16.8	19.9	0.660	0.785	
В	5.59	7.11	0.220	0.280	
C	-	5.08	_	0.200	
D	0.381	0.584	0.015	0.023	
F	0.77	1.77	0.030	0.070	
G	2.54	BSC	0.100 BSC		
J	0.203	0.381	0.008	0.015	
K	2.54	_	0.100	-	
L	7.62 BSC		0.300	BSC	
M	_	15 ⁰	-	15 ⁰	
N	0.51	0.76	0.020	0.030	
P	-	8.25		0.325	

CASE	632-02
CMSL	032-02

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	19.05	19.94	0.750	0.785	
В	6.10	7.49	0.240	0.295	
С		5.08		0.200	
D	0.38	0.58	0.015	0.023	
F	1.40	1.77	0.055	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.91	2.29	0.075	0.090	
J	0.20	0.38	0.008	0.015	
K	2.54	_	0.100	-	
L	7.49	8.89	0.295	0.350	
M	-	15 ⁰	_	15 ⁰	
N	0.51	1.02	0.020	0.040	

MALLEMATTERS

CASE 632-04

U


P SUFFIX PLASTIC PACKAGE **CASE 646**

NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	18.16	18.80	0.715	0.740
В	6.10	6.60	0.240	0.260
C	4.06	4.57	0.160	0.180
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.32	1.83	0.052	0.072
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M	-	10°	-	10°
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
Q	0.51	0.76	0.020	0.030



P SUFFIX PLASTIC PACKAGE **CASE 648**


NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
 - 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL






ì	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	20.70	21.34	0.815	0.840	
В	6.10	6.60	0.240	0.260	
C	4.06	4.57	0.160	0.180	
D	0.38	0.51	0.015	0.020	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
Н	1.32	1.83	0.052	0.072	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.37	7.87	0.290	0.310	
M	_	10°		10 ⁰	
N	0.51	1.02	0.020	0.040	
P	0.13	0.38	0.005	0.015	
Q	0.51	0.76	0.020	0.030	




L SUFFIX CERAMIC PACKAGE **CASE 684**

- NOTES: 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE WITH MAXIMUM
- MATERIAL CONDITION.
 2. LEAD NO. 1 CUT FOR IDENTIFICATION, OR
- BUMP ON TOP.


 3. DIM "L" TO CENTER
 OF LEADS. (MEASURED
 0.51 mm (0.020) BELOW
 PKG BASE)





SÈATING PLANE





	MILLIA	METERS	INC	CHES
DIM	MIN	MAX	MIN	MAX
Α	29.34	30.86	1.155	1.215
В	12.70	14.22	0.500	0.560
C	3.05	3.94	0.120	0.155
D	0.38	0.51	0.015	0.020
F	0.89	1.40	0.035	0.055
G	2.5	4 BSC	0.100 BSC	
Н	0.89	1.40	0.035	0.055
J	0.20	0.30	0.008	0.012
K	2.92	3.68	0.115	0.145
L	14.86	15.62	0.585	0.615
М	-	150	_	15 ⁰
N	0.51	1.02	0.020	0.040













MC14521

MC14522

MC14526

4





McM0S

INTEGRATED CIRCUITS

Chapter 7
DATA SHEETS

MC14000AL MC14000CL MC14000CP

DUAL 3-INPUT "NOR" GATE PLUS INVERTER

The MC14000 dual 3-input NOR gate plus inverter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14000AL)
 = 3.0 Vdc to 16 Vdc (MC14000CL/CP)
- Single Supply Operation Positive or Negative
- ◆ High Fanout -> 50
- Input Impedance = 10¹² ohms typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 750 ohms typical
- Pin-for-Pin Replacement for CD4000A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Rating	Symbol	Value	Unit
DC Supply Voltage - MC14000AL MC14000CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range — MC14000AL — MC14000CL/CP	TA	-55 to +125 -40 to +85	οС
Storage Temperature Range	T _{stg}	-65 to +150	°C

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL 3-INPUT "NOR" GATE PLUS INVERTER






L SUFFIX CERAMIC PACKAGE CASE 632 P SUFFIX
PLASTIC PACKAGE
CASE 646

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD) $\,$



See Mechanical Data Section for package dimensions.

7

ELECTRICAL CHARACTERISTICS

	1		[MC14000AL								MC14000CL/CP						
			VDD	-55°C		+25°C			+125°C		-40°C		+25°C			+85°C		1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	1,2,3	Vout	5.0 10 15	-	0.01 0.01	-	0 0	0.01 0.01	-	0.05 0.05	_	0.01 0.01	-	0	0.01 0.01	marr min	0.05 0.05	Vdc
"1" Level			5.0 10 15	4.99 9.99		4.99 9.99	5.0 10 15	-	4.95 9.95		4.99 9.99	_	4.99 9.99	5.0 10 15		4.95 9.95	-	Vdc
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)	-	V _{NL}	5.0 10 15	1.5 3.0	- - -	1.5 3.0	2.25 4.5 6.75	-	1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.5 6.75		1.4 2.9	- - -	Vdc
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$ $(V_{out} \le 4.5 \text{ Vdc})$		VNH	5.0 10 15	1.4 2.9	_	1.5 3.0	2.25 4.5 6.75		1.5 3.0		1.4 2.9	- +	1.5 3.0	2.25 4.5 6.75	-	1.5 3.0	-	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	4	ІОН	5.0 10 15	-0.62 -0.62		-0.5 -0.5 -	-1.5 -1.0 -3.6		-0.35 -0.35		-0.23 -0.23		-0.2 -0.2	-1.5 -1.0 -3.6		-0.16 -0.16	-	mAd
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	5	lOL	5.0 10 15	0.5 1.1		0.4 0.9	0.8 1.2 7.8	-	0.28 0.65	-	0.23 0.6 —	-	0.2 0.5	0.8 1.2 7.8	_ _ _	0.16 0.4 -		mAd
Input Current	T =	lin		-	-	-	10	-	_	-		_		10	-	_	-	pAd
Input Capacitance (V _{in} = 0)		C _{in}		_	-	-	5.0	-	-	-	_	-	-	5.0	-	1	-	pF
Quiescent Dissipation (C _L = 50 pF)	7,8	PD	5.0 10 15	_ _ _	0.25 1.0	-	0.005 0.01 0.05	0.25 1.0	1 - 1	15 60	-	0.25 10	-	0.025 0.05 0.25	2.5 10 –	1 1 1	75 300 –	μW
Output Rise Time * * $ (C_L = 15 \text{ pF}), t_r = (2.5 \text{ ns/pF}) C_L + 62 \text{ ns} $ $ t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns} $ $ t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns} $	6	^t r	5.0 10 15	_ _ _	area were	-	100 35 25	175 75 		1 1 1			_ _ _	100 35 25	200 110	-	1 + 1	ns
Output Fall Time** $ (C_L = 15 \text{ pF}) \ t_f = (2.0 \text{ ns/pF}) \ C_L + 70 \text{ ns} $ $ t_f = (1.0 \text{ ns/pF}) \ C_L + 20 \text{ ns} $ $ t_f = (0.9 \text{ ns/pF}) \ C_L + 11 \text{ ns} $	6	tf	5.0 10 15	- - -	-	_ _ _	100 35 25	175 75 	1 1 -	-		-	-	100 35 25	200 110 —	-	1 1 1	ns
Turn-On Delay Time** (C _L = 15 pF) tpH _L = (1.0 ns/pF) C _L + 45 ns tpH _L = (0.5 ns/pF) C _L + 16 ns tpH _L = (0.4 ns/pF) C _L + 12 ns	6	tPHL	5.0 10 15	1 1 1			60 25 18	75 50 	- 1	1 1 1		1 1 1	_	60 25 18	100 60 –	- - -		ns
Turn-Off Delay Time** (C _L = 15 pF) tp _{LH} = (1.0 ns/pF) C _L + 45 ns tp _{LH} = (0.5 ns/pF) C _L + 16 ns tp _{LH} = (0.4 ns/pF) C _L + 12 ns	6	tPLH	5.0 10 15	-	- - -	-	60 25 18	75 50 –				1 1 1	-	60 25 18	100 60 –	1 1	-	ns

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

^{**}The formula given is for the typical characteristics only.

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT





FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS






FIGURE 3 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE

FIGURE 4 – TYPICAL OUTPUT SOURCE CHARACTERISTICS TEST CIRCUIT




FIGURE 5 – TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT




FIGURE 6 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 7 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 8 – TYPICAL GATE POWER DISSIPATION CHARACTERISTICS



NOTE: All unused inputs should be returned to V_{DD} or V_{SS} as appropriate for circuit application.

7

MC14001AL MC14001CL MC14001CP

QUAD 2-INPUT "NOR" GATE

The MC14001 quad 2-Input NOR gate is constructed with MOS P-channel and N-channel enhnacement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14001AL)
 = 3.0 Vdc to 16 Vdc (MC14001CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 10¹² ohms typical
- · Logic Swing Independent of Fanout
- Pin-for-Pin Replacement for CD4001A

McMOS

(LOW-POWER COMPLEMENTARY MOS)

QUAD 2-INPUT "NOR" GATE






L SUFFIX CERAMIC PACKAGE CASE 632

P SUFFIX
PLASTIC PACKAGE

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 7)


Ratir	9	Symbol	Value	Unit		
DC Supply Voltage	MC14001AL MC14001CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc		
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc		
DC Current Drain per Pin		1	10	mAdc		
Operating Temperature R	enge – MC14001A L – MC14001CL/CP	TA	-55 to +125 -40 to +85	°C		
Storage Temperature Ran	ge	T _{stg}	-65 to +150	°C		



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD})

LOGIC DIAGRAM POSITIVE LOGIC



V_{DD} = Pin 14 V_{SS} = Pin 7

See Mechanical Data Section for package dimensions.

Output Voltage "O" Level 1.2.3 Vout 50 Page 1.2.3 Vout 10.0 Page 1.2.3 V						MC14001AL														
Characteristic Figur Symbol Voic Min Max Min Typ Max Min					Vnn		-55°C	+25°C			+12	5°C	-40	0°C	+25°C			+85°C		
10	Characteristic	c	Figure	Symbol		Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Un
15 0 0 4.95 - 0.99 - 4.99 5.0 - 4.95 - 0.99 - 9.99 10 0 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 - 0.99 10 - 9.95 - 0.99 10 - 9.95 - 0.99 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0.95 - 0	Output Voltage	"O" Level	1,2,3	Vout		-		-			-	0.05	-	0.01	-	0	0.01	-	0.05	Vd
Note Imput Current Note Sink Note			i			1	0.01			0.01] -	0.05	-	0.01	-	0	0.01		0.05	1
Noise Immunity*			1										-	_	_				_	L
Noise Immunity* Vout ≥ 3.5 Vide Vout ≥ 3.5 Vide Vout ≥ 1.5 Vi		"1" Level	ŀ				1					-					1			Vd
Note Immunity*				Ì			ı			ı	9.95	-							1	1
Vout ≥ 3.5 Vdc) 5.0 1.5 - 1.5 2.25 - 1.4 - 1.5 - 1.5 2.25 - 1.4 - 1.5 - 1.5 2.25 - 1.4 - 1.5 - 1.5 - 1.5 - 2.25 - 1.4 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5 - 1.5	Noise Immunity*		-	V	-13	 -			15		 -	 -		<u> </u>		15		├-	_	Vd
Voux ≥ 7.0 Vdc) 10.5 Vdc) 15 -			1	VNL	5.0	1.5	_	15	2.25	_	1 14	_	15	_	15	2 25	_	14	-	l va
Vout ≥ 1.5 ∀dc VoH 5.0 ∀dc VoH 5.0										1		_					1			1
Vou							1	,		i	_	1 1	-	_	-		i			1
Vout ≤ 1.5 Vdc Vout ≤ 3.0 Vdc 10 2.9 -3.0 4.50 -3.0 -2.9 -3.0 4.50 -3.0 -3.0 -2.9 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -				VNH				_		 							 			Vd
Vout \$\insert 3.0 \text{ Vdc} \ Vdc	(V _{out} ≤ 1.5 Vdc)			1	5.0	1.4	-	1.5	2.25	_	1.5	-	1.4	- 1	1.5	2.25	_	1.5	_	1
Voute 4.5 \ Vdc				1	10	2.9	-	3.0	4.50	_	3.0] - [2.9	_			l _		_	1
Vo = 9.5 Vdc Source So	(V _{out} ≤ 4.5 Vdc)				15	-	-	-	6.75	-	-	-	_	- 1		6.75	-		_	Į.
Vop 2.5 Vdc Source So	Output Drive Current		-	ГОН												1		1		mA
VOH = 13.5, Vdc 15	(VOH = 2.5 Vdc)	Source		J	5.0	-0.62	-	-0.50	-1.7	- 1	-0.35	- 1	-0.23	- 1	-0.20	-1.7	-	0.16	_	1
VOL = 0.4 Vdc Sink VOL = 0.5 Vdc VOL = 0.5 Vdc VOL = 0.5 Vdc VOL = 0.5 Vdc VOL = 1.5 Vdc	(VOH = 9.5 Vdc)				10	-0.62	-	-0.50	-0.9	-	-0.35	- 1	-0.23	- 1	-0.20	-0.9	-		_	ĺ
10	(VOH = 13.5, Vdc)				15		-		-3.5		_	-	_	- 1	_	-3.5	_	-	-	١.
Total Power Dissipation Companies Co	(VOL = 0.4 Vdc)	Sink		loL	5.0	0.50	_	0.40	0.78	-	0.28		0.23	-	0.20	0.78	-	0.16	-	mA
Input Current	(VOL = 0.5 Vdc)				10	1.1	-	0.90	2.0	-	0.65	- 1	0.60	_	0.50	2.0	-	0.40	_	
Input Capacitance (V _{1n} = 0 Vdc)	(VOL = 1.5 Vdc)				15	-	-	-	7.8	-	-	-	-		-	7.8	-	- 1	-	
Quiescent Dissipation ** Per Package 5.0 - 0.00025 - 0.00025 - 0.0025 - 0.0025 - 0.0025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.00025 - 0.000	Input Current		-	l _{in}	_	-	-	-	10	_	-	-	_	-	-	10	-	-	_	pAc
Per Package 5.0	Input Capacitance (Vin =	0 Vdc)	-	Cin	-	-	-	-	5.0	-	-	_	-	-	-	5.0	-	_	_	
5.0	Quiescent Dissipation **		4	Pa																mV
10	Per Package							}												1
Total Power Dissipation (Oynamic Plus Quiescent) (CC = 15 pF) Per Package			i																	1
Total Power Dissipation (Oynamic Plus Quiescent) (CL = 15 pF) Per Package							0.001			0.001	1	0.060	-	0.01	1		0.01	-	0.30	1
(CL = 15 pF)	T				15	-		_	0.00023		L_=_					0.00023	_	-	_	<u> </u>
CL_ = 15 pF) Per Package		-3	4	PD																m۷
Per Package 5.0 PD = (2.0 mW/MHz) f + 0.000025 mW PD = (8.0 mW/MHz) f + 0.000025 mW PD = (8.0 mW/MHz) f + 0.000025 mW PD = (8.0 mW/MHz) f + 0.000025 mW PD = (18 mW/MHz) f + 0.00025 mW PD = (18 mW/MHz) f + 0.000025 mW PD = (18 mW/MHz) f + 0.00025 mW PD = (18 mW/MHz) f + 0.000025 mW PD = (18 mW/MHz		ιτ)																		ļ
10	-				5.0					Po - 12 i	O ~\A//8	(⊔-) f .	. 0 000	002E	14/					1
15	rei i ackage			1																
Output Rise Time** (C_ = 15 pF) ty = (3.0 ns/pF) C_ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \															,					
(C _L = 15 pF)	Output Rise Time**		5	tr																ns
t ₇ = (1.1.5 ns/pF) C _L + 8.0 ns 10 - - 35 75 - - - 35 110 - - Output Fall Time** 5 t ₁ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - <td>(CL = 15 pF)</td> <td></td> <td> </td> <td>' '</td> <td></td> <td>l</td> <td></td> <td></td> <td>1</td> <td></td> <td>1</td> <td>1 1</td> <td></td> <td>1</td> <td> }</td> <td></td> <td></td> <td></td> <td></td> <td></td>	(CL = 15 pF)			' '		l			1		1	1 1		1	}					
t ₁ = (1.1 ns/pF) C _L + 8.0 ns 15 - - 25 - - - - 25 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	t _r = (3.0 ns/pF) C _L + 25	ns ns	1 .		5.0	-	-	_	70	175	-	- 1	-	_		70	200	-		1
Output Fall Time** (C_ = 15 pF) ty = (1.5 ns/pF) C_ t + 47 ns ty = (0.75 ns/pF) C_ t + 24 ns ty = (0.55 ns/pF) C_ t + 17 ns 10 35 75 35 110 ty = (0.55 ns/pF) C_ t + 17 ns 15 25 25 Turn-Off, Turn-On Delay Time (C_ = 15 pF) tp_H, tp_H = (1.8 ns/pF) C_ t + 14 ns 5.0 60 75 60 100 tp_H, tp_H = (0.73 ns/pF) C_ t + 14 ns 10 25 50 25 60	$t_r = (1.5 \text{ ns/pF}) C_L + 12$	ns			10	-	-	_	35	75	-	-	- 1	-	-	35	110	- 1	_	l
C(_ = 15 pF)	$t_r = (1.1 \text{ ns/pF}) C_L + 8.$	0 ns			15		-	_	25	_		-	-	-	-	25		- 1	-	
t _f = (1.5 ns/pF) C _L + 47 ns 5.0 - - - 70 175 - - - - 70 200 - - t _f = (0.575 ns/pF) C _L + 24 ns 10 - - - 35 75 - - - - 35 110 - - t _f = (0.55 ns/pF) C _L + 17 ns 15 - - - 25 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -			5	tf																ns
t ₁ = (0.75 ns/pF) C _L + 24 ns 10 - - 35 75 - - - 35 110 - - t ₁ = (0.55 ns/pF) C _L + 17 ns 15 - - - 25 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -											1									l
tf = (0.55 ns/pF) C_L + 17 ns 15 - - 25 - - - - 25 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - </td <td></td> <td></td> <td>1</td> <td></td> <td></td> <td>-</td> <td>1</td> <td></td> <td></td> <td></td> <td>1</td> <td>- </td> <td></td> <td> - </td> <td>- </td> <td></td> <td></td> <td>- </td> <td>-</td> <td>ı</td>			1			-	1				1	-		-	-			-	-	ı
Turn-Off, Turn-On Delay Time 5 tp_LH, (C_ = 15 pF) tp HL						i .						-		-	- 1					1
(CL = 15 pF)					15	_			25			_	-			25		~	-	_
tp_H, tpH_L = (1.8 ns/pF) C_L + 33 ns		Time	5																	ns
tpLH, tpHL = (0.73 ns/pF) CL + 14 ns 10 - - 25 50 - - - 25 60 - -		510 . 00		tPHL											1		l l			1
						-	-					-								1
tPLH, tPHL = (0.60 ns/pF) C ₁ + 10 ns 15 - - - 19 - - - - 19 - - 19 - -							-				1	- 1			i				-	1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

1For dissipation at different external load capacitances refer to corresponding formula: $P_T(C_L) = P_D + 4 \times 10^{-3} (C_L - 15 \, pF) \, V_{DD}^2 f$

Where: P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 3 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE




FIGURE 4 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 5 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



7

MC14002AL MC14002CL MC14002CP

DUAL 4-INPUT "NOR" GATE

The MC14002 dual 4-input NOR gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14002AL)
 = 3.0 Vdc to 16 Vdc (MC14002CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 10¹² ohms typical
- Logic Swing Independent of Fanout
- Pin-for-Pin Replacement for CD4002A

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL 4-INPUT "NOR" GATE





L SUFFIX CERAMIC PACKAGE CASE 632

P SUFFIX
PLASTIC PACKAGE
CASE 646


MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 7)

Ratir	ng	Symbol	Value	Unit
DC Supply Voltage	- MC14002A L - MC14002C L/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		_	10	mAdc
Operating Temperature R	ange - MC14002A L - MC14002C L/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	nge .	T _{stg}	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or $V_{DD})$

LOGIC DIAGRAM POSITIVE LOGIC



V_{DD} = Pin 14 V_{SS} = Pin 7

7

MC14002 (continued)

Output Voltage "0" Level 1, "1" Level "1" Level "1" Level (Vour ≥ 3.5 Vdc) (Vour ≥ 3.5 Vdc) (Vour ≥ 10.5 Vdc) (Vour ≥ 10.5 Vdc) (Vour ≤ 1.5 Vdc) (Vour ≤ 4.5 Vdc) Output Drive Current (VOH = 2.5 Vdc) (VOH = 9.5 Vdc) (VOH = 9.5 Vdc) (VOH = 0.4 Vdc) (VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) INDICT Current INDICT Current Input Capacitance (V _{in} = 0 Vdc)	gure 2,3	Symbol Vout	V _{DD} Vdc 5.0 10 15 5.0 10 15	-5 Min - - - 4.99 9.99 -	5°C Max 0.01 0.01 - -	Min - - - 4.99	+25°C Typ 0 0	Max 0.01	+1 Min	25°C Max	-40 Min	OC Max	Min	+25°C	Max	Min	35°C Max	
Output Voltage "0" Level 1, "1" Level "1" Le	-	Vout	5.0 10 15 5.0 10 15 5.0	4.99 9.99	0.01 0.01 - -	-	0	0.01	Min		Min	Max	Min	Tvp	Max	Min	Max	
"1" Level	-	VNL	10 15 5.0 10 15	4.99 9.99	0.01 - - -	-	0											Unit
Noise Immunity* (\(\four \rightarrow \leq 3.5 \text{ Vdc} \) (\(\four \rightarrow \rightarrow 3.7 \text{ Vdc} \) (\(\four \rightarrow 3.7 \text{ Vdc} \) (\(\four \rightarrow 1.5 \text{ Vdc} \) (\(\four \rightarrow 3.0 \text{ Vdc} \) (\(\four \rightarrow 4.5 \text{ Vdc} \) (\(\four \rightarrow 2.5 \text{ Vdc} \) (\(\four \rightarrow 2.5 \text{ Vdc} \) (\(\four \rightarrow 3.5 \text{ Vdc} \) (\(\four \rightarrow 4.4 \text{ Vdc} \) (\(\four \rightarrow 4.4 \text{ Vdc} \) (\(\four \rightarrow 4.5 \text{ Vdc} \) (\(15 5.0 10 15 5.0	4.99 9.99	-	-				0.05	-	0.01	_	0	0.01	-	0.05	Vdc
Noise Immunity* (\(\four \rightarrow \leq 3.5 \text{ Vdc} \) (\(\four \rightarrow \rightarrow 3.7 \text{ Vdc} \) (\(\four \rightarrow 3.7 \text{ Vdc} \) (\(\four \rightarrow 1.5 \text{ Vdc} \) (\(\four \rightarrow 3.0 \text{ Vdc} \) (\(\four \rightarrow 4.5 \text{ Vdc} \) (\(\four \rightarrow 2.5 \text{ Vdc} \) (\(\four \rightarrow 2.5 \text{ Vdc} \) (\(\four \rightarrow 3.5 \text{ Vdc} \) (\(\four \rightarrow 4.4 \text{ Vdc} \) (\(\four \rightarrow 4.4 \text{ Vdc} \) (\(\four \rightarrow 4.5 \text{ Vdc} \) (\(5.0 10 15	4.99 9.99	_	4.99	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	ĺ
Noise Immunity* (\(\four \rightarrow \leq 3.5 \text{ Vdc} \) (\(\four \rightarrow \rightarrow 3.7 \text{ Vdc} \) (\(\four \rightarrow 3.7 \text{ Vdc} \) (\(\four \rightarrow 1.5 \text{ Vdc} \) (\(\four \rightarrow 3.0 \text{ Vdc} \) (\(\four \rightarrow 4.5 \text{ Vdc} \) (\(\four \rightarrow 2.5 \text{ Vdc} \) (\(\four \rightarrow 2.5 \text{ Vdc} \) (\(\four \rightarrow 3.5 \text{ Vdc} \) (\(\four \rightarrow 4.4 \text{ Vdc} \) (\(\four \rightarrow 4.4 \text{ Vdc} \) (\(\four \rightarrow 4.5 \text{ Vdc} \) (\(10 15 5.0	9.99	-	4.99				-	-		***	0		-		
(Vout ≥ 3.5 Vdc) (Vout ≥ 7.0 Vdc) (Vout ≥ 7.0 Vdc) (Vout ≥ 10.5 Vdc) (Vout ≤ 10.5 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≥ 7.5 Vdc) (Vout = 7.5 Vdc) (Vout = 9.5 Vdc) (Vout = 9.5 Vdc) (Vout = 9.5 Vdc) (Vout = 13.5 Vdc) (Vout = 1.5 Vdc) (Vout =			5.0		1		5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95		Vdc
(Vout ≥ 3.5 Vdc) (Vout ≥ 7.0 Vdc) (Vout ≥ 7.0 Vdc) (Vout ≥ 10.5 Vdc) (Vout ≤ 10.5 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≥ 7.5 Vdc) (Vout = 7.5 Vdc) (Vout = 9.5 Vdc) (Vout = 9.5 Vdc) (Vout = 9.5 Vdc) (Vout = 13.5 Vdc) (Vout = 1.5 Vdc) (Vout =			5.0	-		9.99	10	-	9.95	-	9.99	-	9.99	10	-	9.95		1
(Vout ≥ 3.5 Vdc) (Vout ≥ 7.0 Vdc) (Vout ≥ 7.0 Vdc) (Vout ≥ 10.5 Vdc) (Vout ≤ 10.5 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≥ 7.5 Vdc) (Vout = 7.5 Vdc) (Vout = 9.5 Vdc) (Vout = 9.5 Vdc) (Vout = 9.5 Vdc) (Vout = 13.5 Vdc) (Vout = 1.5 Vdc) (Vout =				1			15							15		-	-	
(Vout ≥ 7.0 Vdc) (Vout ≥ 1.0.5 Vdc) (Vout ≤ 1.5 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 3.0 Vdc) (Vout ≤ 4.5 Vdc) (Vout ≤ 4.5 Vdc) Output Drive Current (VoH = 2.5 Vdc) (VoH = 9.5 Vdc) (VoH = 13.5 Vdc) (VoL = 0.4 Vdc) (VoL = 1.5 Vdc) (VoL = 1.5 Vdc) Input Current Input Capacitance (V _{in} = 0 Vdc) Quiescent Disspation ** (CL = 15 pF. f = 0 Hz)	-	VNH		1]		0.05	_		l		_		0.00	}	١		Vdc
(V _{Out} ≥ 10.5 Vdc) (V _{Out} ≤ 1.5 Vdc) (V _{Out} ≤ 3.0 Vdc) (V _{Out} ≤ 4.5 Vdc) Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 2.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OH} = 0.4 Vdc) (V _{OH} = 0.5 Vdc) (V _{OH} = 0.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (C _L = 15 pF, f = 0 Hz)	-	VNH	10	1.5	_	1.5 3.0	2.25 4.50	_	1.4		1.5	-	1.5 3.0	2.25 4.50	-	1.4		
(V _{Out} ≤ 1.5 Vdc) (V _{Out} ≤ 3.0 Vdc) (V _{Out} ≤ 4.5 Vdc) Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OH} = 0.4 Vdc) (V _{OH} = 0.5 Vdc)	-	VNH	15	3.0	_	3.0	6.75	_	2.9	-	3.0	-	3.0	6.75	_	2.9	-	
Vout ≤ 3.0 Vdc Vout ≤ 4.5 Vdc Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) Source (VOH = 13.5 Vdc) (VOH = 13.5 Vdc) (VOH = 15.5	-	VNH	15	-	-	-	0.75							6.73		-		Vdc
Vout ≤ 3.0 Vdc Vout ≤ 4.5 Vdc Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) Source (VOH = 13.5 Vdc) (VOH = 13.5 Vdc) (VOH = 15.5	-	1	5.0	1.4		1.5	2.25		1.5	_	1.4	_	1.5	2 25		1.5		VGC
Vout ≤ 4.5 Vdc Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 9.5 Vdc) (VOL = 13.5 Vdc) (VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) (VOL = 1.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Ouescent Dissipation *	-		10	2.9	_	3.0	4 50		3.0		2.9		3.0	4.50		3.0		
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc) (VOL = 0.4 Vdc) Sink (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (CL = 15 pF, f = 0 Hz)	-	1	15	-		-	6.75	Ì	-		_	ĺ		6.75		-		1
VO _M = 2.5 Vdc) Source VO _M = 9.5 Vdc) VO _M = 9.5 Vdc) VO _M = 13.5 Vdc) VO _M = 13.5 Vdc) VO _M = 1.5 Vdc)		10Н																mAd
(VO _H = 13.5 Vdc) (VO _L = 0.4 Vdc) Sink (VO _L = 0.5 Vdc) (VO _L = 1.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (C _L = 15 pF, f = 0 H ₂)		011	5.0	-0.62	-	-0.50	~1.7	_	-0.35	-	-0.23	-	-0.20	-1.7	-	-0.16	-	
(VOL = 0.4 Vdc) Sink (VOL = 0.5 Vdc) (VOL = 1.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (CL = 15 pF, f = 0 Hz)			10	-0.62	-	-0.50	-0.9	-	-0.35	-	-0.23	-	-0.20	-0.9		-0.16	-	
(VOL = 0.5 Vdc) (VOL = 1.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (CL = 15 pF, f = 0 Hz)			15	-	-	-	-35	-	-		-	-		-3.5	-	-	-	
(VOL = 0.5 Vdc) (VOL = 1.5 Vdc) Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (CL = 15 pF, f = 0 Hz)		¹ OL																mAdi
(V _{OL} = 1.5 Vdc) Input Current Input Capacitance (V _{in} = 0 Vdc) Quescent Dissipation ** (C _L = 15 pF, f = 0 Hz)			5.0	0 50	-	0.40	0.78		0.28		0.23		0.20	0.78		0.16		
Input Current Input Capacitance (V _{In} = 0 Vdc) Quiescent Dissipation ** (C _L = 15 pF, f = 0 Hz)	į		10	1.1	-	0.90	2.0		0 65	}	0 60	-	0.50	2.0	-	0.40	-	1
input Capacitance (V _{ID} = 0 Vdc) Quiescent Dissipation ** (C _L = 15 pF, f = 0 Hz)			15		_		7.8		-	_		-	-	7.8	-	-		
Quiescent Dissipation ** (C _L = 15 pF, f = 0 Hz)	-	lin	_	-	_	~	10	-	-	-	-			10			-	pAdd
(C _L = 15 pF, f = 0 Hz)	_	C _{in}		-		-	5.0		-	-	_			5.0			-	pF
	4	PQ			ĺ			i	Į						1			mW
Per Package				ì	00000]	0.000025	0.00005	_	0.015	_	0.000		0.000005	0.0005		0.075	1
Per Package			5.0	_	0.00025	-	0.0001	0.00025	_	0.015	_	0.0025	-	0.000025	0.0025	-	0.30	
			15		0.001	_	0.00023	0.001		0.000		0.01		0.00023	0.01		0.30	
Total Power Dissipation	4	PD	1							L				100000				mW
(Dynamic Plus Quiescent)		, 0		1														
(C ₁ = 15 pF)																		l
			5.0	1								00025 mV	V					ŀ
			10	1					(4.0 mV									Ì
Per Package			15		,	,		PD =	(9 0 mV	//MHz)	f + 0 00	0023 mW	,					<u> </u>
	5	t _r					i		1							1		ns
(C _L = 15 pF)					1	1										1		
t _r = (3.0 ns/pF) C _L + 25 ns			5.0	-	-	- 1	70	175	-	-	-	-	-	70	200		-	1
$t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (1.1 \text{ ns/pF}) C_1 + 8.0 \text{ ns}$	1		10 15	_	-	-	35	75	-	-	-	-		35	110	-	-	
	5		15	<u> </u>	- -	-	25		<u> </u>	<u> </u>	<u> </u>		<u> </u>	25		-	-	+-
(C ₁ = 15 pF)	5	tf													1			ns
t _f = (1.5 ns/pF) C ₁ + 47 ns	- 1		5.0	_		-	70	175		_	_			70	200	1	_	1
t _f = (0.75 ns/pF) C ₁ + 24 ns			10	_	_	_	35	75	_	-	_		_	35	110	_	_	1
t _f = (0.55 ns/pF) C _L + 17 ns			15	-	_	_	25		_	-	_	_	_	25	-	_	_	
	5	tPLH,	-	 					 				<u> </u>	1	-	 		ns
(CL = 15 pF)	-	tPHL												1	}	1		"
tpLH, tpHL = (1.8 ns/pF) CL + 33 ns	- 1		5.0	-	-	-	60	75	-	-	-	-	-	60	100	-	-	1
tp_H, tpHL = (0.73 ns/pF) CL + 14 ns			10	-	-	~	25	50	- 1	-			-	25	60	-	-	1
tplH, tpHI = (0.60 ns/pF) CL + 10 ns	ì		15	-	-	1	19	-	-	-	-	-	-	19	-	-		1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change
**The formula given is for the typical characteristics only.

1For dissipation at different external load capacitances refer to corresponding formula

P_T(C_L) = P_D + 2 × 10⁻³ (C_L - 15 pF) V_DC²

Where: P_T, P_D in mW, C_L in pF, V_{DD} in Vdc and f in MHz

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 3 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS Versus TEMPERATURE




FIGURE 4 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 5 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC14006AL MC14006CL MC14006CP

18-BIT STATIC SHIFT REGISTER

The MC14006 shift register is comprised of four separate shift register sections sharing a common clock: two sections have four stages, and two sections have five stages with an output tap on both the fourth and fifth stages. This makes it possible to obtain a shift register of 4, 5, 8, 9, 10, 12, 13, 14, 16, 17, or 18 bits by appropriate selection of inputs and outputs. This part is particularly useful in serial shift registers and time delay circuits.


- Output Transitions Occur on the Falling Edge of the Clock Pulse
- Quiescent Power Dissipation = 0.05 μW/package typical
- Fully Static Operation
- 8-MHz Shift Rate typical
- Can be Cascaded to Provide Longer Shift Register Lengths
- Pin-for-Pin Replacement for CD4006A

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	-MC14006A L -MC14006CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	1		10	mAdc
Operating Temperature F	Range-MC14006A L -MC14006CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C


McMOS


(LOW-POWER COMPLEMENTARY MOS)

18-BIT STATIC SHIFT REGISTER



TRUTH TABLE (Single Stage) $\begin{array}{c|cccc} D_n & C & O_{n+1} \\ \hline 0 & & & 0 \\ 1 & & & 1 \\ X & & & Q_n \\ \hline \end{array}$ X = Don't Care





			!			М	C14006A	L					М	140060	L/CP			
	1		V _{DD}	-55	o°C		+25°C		+12		-40			+25°C			o°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "O" Level	-	Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	_	0.05	Vdc
	1		10	_	0.01	_	0	0.01	-	0.05	-	0.01	_	0	0.01	_	0.05	1
			15	l				_		_	1	_	ı	1 -	_			1
"1" Level		1	5.0 10	4.99 9.99	_	4.99 9.99	5.0	_	4.95 9.95	_	4.99 9.99	_	4.99 9.99	5.0	_	4.95 9.95	-	l
		l	15	-	_	-	15	-	3.33	_	-	_	-	15	_	-	_	
Noise Immunity*	_	VNL	1.0															Vdc
(V _{out} ≥3.5 Vdc)		- 14	5.0	1.5		1.5	2.25	-	1.4	-	1.5	-	1.5	2.25	-	1.4	-	
(V _{out} ≥7.0 Vdc)	l		10	3.0	-	3.0	4.50	-	2.9	-	3.0	-	3.0	4.50	-	2.9	-	1
(V _{out} ≥10.5 Vdc)	1	İ	15	-	-	-	6.75	-	- :	-	-	-	-	6.75	-	-	-	1
		V _{NH}																Vdc
(V _{out} ≤1.5 Vdc)	l		5.0	1.4	-	1.5	2.25	-	1.5	-	1.4	-	1.5	2.25	-	1.5	-	1
(V _{out} ≤ 3.0 Vdc)		l	10	2.9		3.0	4.50	-	3.0	-	2.9	-	3.0	4.50	-	3.0	-	1
(V _{out} ≤4.5 Vdc)			15	-	. –	-	6.75		-	_	-	-	-	6.75	_	-	-	
Output Drive Current			1	1							}	1	l		1			1
(VOH = 2.5 Vdc) Source	1	IОН	5.0	-0.62	-	-0.5	-1.5	-	-0.35	-	-0.23	-	-0.2	-1.5	-	-0.16	-	mAdd
(V _{OH} = 9.5 Vdc)			10	-0.62	- 1	-0.5	-1.0 -3.6	_	-0.35	_	-0.23	-	-0.2	-1.0 -3.6		-0.16	_	1
(V _{OH} = 13.5 Vdc)	١.		15	-		-										-		
(V _{OL} = 0.4 Vdc) Sink	2	lor	5.0	0.5	-	0.4	0.8 1.2		0.28	-	0.23	-	0.2	0.8	1	0.16	-	mAdd
(VOL = 0.5 Vdc)	l	ľ	10 15	1.1	-	0.9	7.8	_	0.65	-	0.6	_	0.5	7.8	_	0.4	_	
(V _{OL} = 1.5 Vdc)			-	_			10	-	_	-	<u> </u>	_		10	-	 		pAde
Input Current		lin	<u> </u>	_	_	-	5.0		_			_		5.0				pAde
Input Capacitance (Vin = 0)	_	Cin	-	_	_	_	5.0	_	_	_	_	_	_	5.0	-	_	_	pr
Quiescent Dissipation	3.4	Pn	5.0		2.5	~	0.025	2.5	-	150		25	-	0.05	25	-	350	μW
duescent Dissipation	3,4	1.0	10	_	10	_	0.05	10	- '	600	-	100	-	0.2	100	_	1400	1 ~
		İ	15	_	-	-	0.35	-	-	-	-	-	-	0.70	-	-	-	1
Output Rise and Fall Times**(C1 = 15 pF)	5	t _r ,t _f																ns
t _F ,t _f = (4.8 ns/pF) C _L + 28 ns			5.0	-	-	-	100	175	- 1	-	-	-	- 1	100	200	-	-	1
t _r ,t _f ~ (2.5 ns/pF) C _L + 12.5 ns		[10	-	-	-	35	75	- 1	-	-	-	-	35	110	-	-	1
$t_{f}, t_{f} = (2.2 \text{ ns/pF}) C_{L} + 2.0 \text{ ns}$			15	-	-	-	15	-	-	_	-	-	-	15	_	- 1	-	ľ
Turn-Off and Turn-On Delay Times**	5	tPLH,																ns
(C _L = 15 pF)		tPHL.		l							l	1			l			
tpLH,tpHL = (5.0 ns/pF) CL + 175 ns		1	5.0	-	-	_	250 80	400	-	-	-	-	-	250	500	-	-	
tp_H,tpHL = (2.4 ns/pF) C _L + 44 ns		Į.	10 15	_	_	_	60	145	_	_	_	_	_	80 60	250	_	-	
tpLH,tpHL = (2.0 ns/pF) CL + 30 ns Minimum Clock Pulse Width	<u> </u>	DIA	5.0	<u> </u>	_		100	200				-		100	250	<u> </u>		
Minimum Clock Pulse Width		PWC	10	_	_	_	60	70	_	-	_	_	_	60	125	_	_	ns
		l	15	_	_	_	40	-	_	_	_	_	_	40	-	_	_	
Maximum Clock Pulse Frequency		PRF	5.0	_	-	2.5	5.0	_	_	_	_	-	2.0	5.0	-	-		MHz
(CL = 15 pF)			10	_	- 1	7.0	8.3	-	_	-	-		4.0	8.3	-		~	
= .			15	_			12	_		_	-	-	-	12			-	
Maximum Clock Pulse Rise and Fall Time#		t _f ,t _f	5.0	-		15	-	_	-	-	-	-	15	-	-	-	-	μs
(C _L = 15 pF)			10	-	-	15	-	-	-		-	-	15	-	-	-	-	
Setup Time	5	t _{setup}	5.0	-	-		-50	-15	-	-	-	-	-	-50	0	-	-	ns
(C _L = 15 pF)			10	-		-	-15	-5.0	- '	-	-	-	-	-15	0	- 1	-	1
			15		_=_		-8.0					-		-8.0	-	_		<u> </u>
Hold Time	5	thold	5.0	-	-	-	75	180	-	-	-	-	-	75	220	-	-	ns
(C _L = 15 pF)			10	_	_		25	90		_	_	_	_	25	110			

FIGURE 1 – TYPICAL OUTPUT SOURCE CURRENT CHARACTERISTICS TEST CIRCUIT






FIGURE 2 – TYPICAL OUTPUT SINK CURRENT CHARACTERISTICS TEST CIRCUIT



^{*}DC Noise Margin (V_{N,H}, V_{N,L}) is defined as the maximum voitage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.
When shift register sections are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the rise and fall times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitance load.

FIGURE 4 – TYPICAL POWER DISSIPATION VERSUS CLOCK FREQUENCY CHARACTERISTICS PER STAGE



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or $V_{DD})$

7

 v_{DD} Pulse Generator **Q8 Q9** D_P5 Q13 十cL DP10Q17 Pulse DP14 Q18 2 20 ns 20 ns $PW_{\mathbb{C}}$ PWC v_{DD} Clock VSS ^thold ''1'' ^thold''**0**'' tsetup"0" _90% _50% \10% VDD Data v_{ss} - 20 ns 20 ns tPLHtPHL-4-Stage VOH Output 7 Q4, Q8, VOL Q13, Q17 tPHL-5-Stage Output Q9, Q18 Output state can change since data previously clocked in might be in either state.

FIGURE 5 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

NOTE: All unused inputs should be returned to v_{DD} or v_{SS} as appropriate for circuit application.

MC14007AL MC14007CL MC14007CP

DUAL COMPLEMENTARY PAIR PLUS INVERTER

The MC14007 multi-purpose device consists of three N-channel and three P-channel enhancement mode devices packaged to provide access to each device. These versatile parts are useful in inverter circuits, pulse-shapers, linear amplifiers, high input impedance amplifiers, threshold detectors, transmission gating, and functional gating.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of VDD typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14007AL)
 3.0 Vdc to 16 Vdc (MC14007CL/CP)
- Single Supply Operation = Positive or Negative
- Symmetrical Output Impedance 200 ohms typical @ 10 Vdc
- Pin-for-Pin Replacement for CD4007A

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL COMPLEMENTARY PAIR PLUS INVERTER






L SUFFIX
CERAMIC PACKAGE
CASE 632


P SUFFIX
PLASTIC PACKAGE
CASE 646

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

	. •	00.		
Rati	ng	Symbol	Value	Unit
DC Supply Voltage	- MC14007AL - MC14007CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	า	ı	10	mAdc
Operating Temperature F	Range – MC14007AL – MC14007CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C

FIGURE 1 - TYPICAL POWER DISSIPATION CHARACTERISTICS





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant \{V_{in} \text{ or } V_{out}\} \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or $V_{DD})$

ELECTRICAL CHARACTERISTICS


						MC	14007								CL/CP			I
	[VDD	-55	°c		+25°C		+125	5°C	-40	°C		+25°C		+85	o°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	V _{out}	5.0 10 15	_ _ _	0.01 0.01 -	-	0 0 0	0.01 0.01 —	_ _ _	0.05 0.05 0.05		0.01 0.01 —	- -	0 0 0	0.01 0.01 		0.05 0.05 —	Vdc
"1" Level			5.0 10 15	4.99 9.99 —	-	4.99 9.99 —	5.0 10 15	-	4.95 9.95	-	4.99 9.99 —	-	4.99 9.99 —	5.0 10 15	-	4.95 9.95	-	Vdc
Noise Immunity* (V _{out} = 3.5 Vdc) (V _{out} = 7.0 Vdc) (V _{out} = 10.5 Vdc)	-	V _N L	5.0 10 15	1.5 3.0 –	-	1.5 3.0 —	2.25 4.50 6.75	-	1.4 2.9 —	-	1.5 3.0	_	1.5 3.0 —	2.25 4.50 6.75	~ - -	1.4 2.9	_	Vdc
(V _{Out} = 1.5 Vdc) (V _{Out} = 3.0 Vdc) (V _{Out} = 4.5 Vdc)		VNH	5.0 10 15	1.4 2.9 —	-	1.5 3.0 —	2.25 4.50 6.75	-	1.5 3.0 —	-	1.4 2.9 -	-	1.5 3.0 —	2.25 4.50 6.75	_	1.5 3.0 —	_	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	2	Іон	5.0 10 15	-1.75 -1.35 -	-	-1.4 -1.1 	-4.0 -2.5 -9.0	1 1 1	-1.0 -0.75 		-1.3 -0.65 -	1 1 1	-1.1 -0.55 	-4.0 -2.5 -9.0	_ _ _	-0.9 -0.45		mAd
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	3	lOL	5.0 10 15	0.75 1.6 –	-	0.6 1.3	1.0 2.5 12	-	0.4 0.95 —	-	0.35 1.2 -		0.3 1.0 -	1.0 2.5 12	-	0.24 0.8 -	=	mAd
Input Current	-	lin	-	-	-		10	-	-	-	-	_	-	10	-	-	-	pAde
Input Capacitance V _{in} = 0	-	Cin	anda.	-	-	-	5.0	-		-	-	-	-	5.0	-	-	_	pF
Quiescent Dissipation (C_L = +15 pF) P_D = (1000 μ W/MHz) f + 0.005 μ W P_D = (4000 μ W/MHz) f + 0.01 μ W P_D = (9000 μ W/MHz) f + 0.025 μ W	1,4	PD	5.0 .10 15	-	0.25 1.0 –	-	0.005 0.01 0.025	0.25 1.0 —	-	15 60	-	2.5 10 –	-	0.025 0.05 0.25	2.5 10 –	-	75 300 –	μW
Output Rise Time** (CL = 15 pF) t _r = (1.2 ns/pF) CL + 17 ns t _r = (0.5 ns/pF) CL + 12.5 ns t _r = (0.4 ns/pF) CL + 11 ns	4	tr	5.0 10 15	-	_		35 20 16	75 40 –	_ _ _	_	-	2 -	-	35 20 16	100 50	_	-	ns
Output Fall Time** (C _L = 15 pF) t= (1.5 ns/pF)C _L + 12.5 ns t _T = (0.5 ns/pF) C _L + 12.5 ns t _T = (0.4 ns/pF) C _L + 9.0 ns	4	tf	5.0 10 15	-	-		35 20 15	75 40 –		-		1 1 1	_ _ _	35 20 15	100 50 —	-		ns
Turn-On Delay Time** (CL = 15 pF) tpHL = (1.0 ns/pF) CL + 15 ns tpHL = (0.3 ns/pF) CL + 10.5 ns tpHL = (0.2 ns/pF) CL + 9.5 ns	4	tPHL	5.0 10 15	-	_		30 15 12	60 40 –	- - -			_ _ _		30 15 12	75 50 —	-	_ _ _	ns
Turn-Off Delay Time** (CL = 15 pF) tp_LH = (0.5 ns/pF) CL + 22.5 ns tp_LH = (0.2 ns/pF) CL + 12 ns tp_LH = (0.15 ns/pF) CL + 9.0 ns	4	^t PLH	5.0 10 15	-	_ _ _	-	30 15 12	60 40	_ _ _					30 15 12	75 50 —		_ _ _	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level, that the circuit will withstand before producing an output state change.

 $[\]ensuremath{^{**}}$ The formula given is for the typical characteristics only .

Note: All unused inputs must be returned to either $V_{\mbox{DD}}$ or $V_{\mbox{SS}}$ as appropriate for the circuit application.

FIGURE 2 - TYPICAL OUTPUT SOURCE CHARACTERISTICS







FIGURE 3 - TYPICAL OUTPUT SINK CHARACTERISTICS







FIGURE 4 – SWITCHING TIME AND POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS





APPLICATIONS

The MC14007 dual pair plus inverter, which has access to all its elements offers a number of unique circuit applications. Shown are a few examples of the device flexibility.

Substrates of P-channel devices internally connected to $\rm V_{DD}$: Substrates of N-channel devices internally connected to $\rm V_{SS}$.

FIGURE 7 - AOI FUNCTIONS USING TREE LOGIC





7

MC14008AL MC14008CL MC14008CP


4-BIT FULL ADDER

The MC14008 4-bit full adder is constructed with MOS P—channel and N-channel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast internal look-ahead carry output. It is useful in binary addition and other arithmetic applications. The fast parallel carry output bit allows high-speed operation when used with other adders in a system.

- Look-Ahead Carry Output
- High-Speed Operation 150 ns typical from Sumin to Sumout
- Low Power Dissipation 1.0 μW typical @ 10 V
- Diode Protection on All Inputs
- · All Outputs Buffered
- Pin-for-Pin Replacement for CD4008A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	- MC14008A L -MC14008CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	3	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir		ı	10	mAdc
Operating Temperature R	ange — MC14008A L -MC14008CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	nge	T _{stg}	-65 to +150	°C



McMOS

(LOW-POWER COMPLEMENTARY MOS)

4-BIT FULL ADDER





L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648

TRUTH TABLE (One Stage)

Cin	В	Α	Cout	S
0 0 0	0 0 1 1	0 1 0 1	0 0 0 1	0 1 1 0
1 1 1	0 0 1 1	0 1 0 1	0 1 1	1 0 0 1

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

ELECTRICAL CHARACTERISTICS

					0-	- IVIC	140084					-			BCL/CP		-0-	1
	'		VDD	-55			+25°C			5°C		°C	<u> </u>	+25°C		_	5°C	ł
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level	-	Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	Vdd
			10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	1
"1" Level			5.0	4.99	-	4.99	5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95	-	
			10	9.99		9.99	10		9.95		9.99		9.99	10	-	9.95	-	-
Noise Immunity*	-	VNL	5.0	1.5	-	1.5	2.25	-	1.4	-	1.5	- 1	1.5	2.25	-	1.4	-	Vdd
			10 15	3.0	-	3.0	4.50 6.75	-	2.9	-	3.0	-	3.0	4.50 6.75	-	2.9	-	1
				<u> </u>	 				1.5			- -		-			- -	+
		VNH	5.0 10	1.4 2.9	_	1.5 3.0	2.25 4.50	_	1.5 3.0	_	1.4	_	1.5 3.0	2.25 4.50	_	1.5 3.0	_	Vdd
			15	2.9	1 =	3.0	6.75	1 -	3.0	_	2.5	_	3.0	6.75	-	3.0	_	1
Output Drive Current	1		1.0			 	10.75		-					10.75	 			-
(VOH = 2.5 Vdc) Source	' '	ЮН	5.0	-0.62	l _	-0.5	-1.5	l _	-0.35	l _	-0.23		-0.2	-1.5	۱	-0.16	_	mAc
(V _{OH} = 9.5 Vdc)	1 1	0.1	10	-0.62	1 _	-0.5	-1.0	_	-0.35	_	-0.23	_	-0.2	-1.0		-0.16	_	I IIIA
(V _{OH} = 13.5 Vdc)			15	-	_	-	-3.0	-	-	_	-	_	"	-3.0	-	-	_	1
(VOI = 0.4 Vdc) Sink	2	lOL	5.0	0.5	_	0.4	0.6	_	0.28	_	0.23	_	0.2	0.6	_	0.16		mAc
(VOL = 0.5 Vdc)		OL.	10	1.1	_	0.9	1.6	_	0.65	_	0.6	_	0.5	1.6	_	0.16	_	1
(VOL = 1.5 Vdc)			15	_		-	6.0	-	-		-		-	6.0	_	-	l –	1
Input Current	_	lin			-	-	10	-	-	_		_	-	10		_	-	pAd
Input Capacitance (Vin = 0)	_	Cin					1.0				├			1.0		 	 	1 10
C _{in} Input	_	O _{In}	_	l _	_	l _	10	_	_	_	l _	_	_	10	_	l _	_	DF
All other inputs			_	_	_	_	5.0	_	_	-	_	_	_	5.0	_	_	-	"
Quiescent Dissipation	_	PD	5.0	-	25	-	0.25	25		1500	<u> </u>	250		0.25	250	_	3500	μV
	1		10	-	100	_	1.0	100	_	6000	-	1000	-	1.0	1000] _	14000	1
			15	-	-		4.0	-	_	-	-	-	-	4.0	-	-	-	1
Output Rise and Fall Time **	5	t _r ,t _f									1			-			1	nş
(C _L = 15 pF)					l	ł	1	l	1	1	i	l	ſ	1	1		l	
$t_r, t_f = (2.9 \text{ ns/pF}) \text{ C}_L + 57 \text{ ns}$			5.0	-	-	i -	100	175	-	-	-	-	-	100	200	-	-	ł
$t_{r}, t_{f} = (1.5 \text{ ns/pF}) C_{L} + 12.5 \text{ ns}$		ļ	10	-	-	- 1	35	75	-	-	-	-	-	35	110	-	-	1
t _r ,t _f = (1.0 ns/pF) C _L + 10 ns			15	-	-	<u> </u>	25	-	_	_	_	_	_	25		-	<u> </u>	<u> </u>
Sum In to Sum Out Delay Time**		tPHL, tPLH			l	ł	1	1	ı				l	i		l	i	ns
(C _L = 15 pF)	5			1	1	ì	1				1	1	ŀ			1	1	1
tpHL,tpLH = (1.8 ns/pF) CL + 398 ns			5.0	-	-	-	425	750	-	-	-	-	-	425	1200	-	-	1
tpHL,tpLH = (0.8 ns/ pF)CL + 158 ns			10 15	_	_	_	170 125	250	-	_	_	-	_	170 125	400	-	_	
tpHL,tpLH = (0.6 ns/pF) CL + 116 ns			15	<u> </u>	<u> </u>	├	125	-						125			┝╌	+
Sum In to Carry Out Delay Time**	5	tPHL,tPLH			1	1	i .	1	l		l				ĺ	l	l	nş
(C _L = 15 pF)	ì		5.0	_	l	_	250	500	l	}]	1	1	250	800		ŀ	1
tpHL, tpLH = (1.8 ns/pF) CL + 223 ns tpHL,tpLH = (0.8 ns/pF) CL + 103 ns	ľ		10	_	_	_	115	200	_	-	_	-	_	115	240	_	-	1
tpH_,tp[H = (0.6 ns/pF) CL + 81 ns			15	_	_	_	90	200			_	_	_	90	240	_	_	1
Carry In to Sum Out Delay Time**	5	tour tour		-			+	-	 			-		1 50		 	├	ns
(C _L = 15 pF)	ľ	tPHL,tPLH	1	1	1		1	[Į.	1	l	1	l	1]	I	1	l ns
tpHL, tpLH = (1.8 ns/pF) CL + 293 ns	1		5.0	_	-	-	320	650	-	-	1 -	-	_	320	1000	-	-	1
tpHL, tpLH = (0.8 ns/pF) CL+113 ns	İ		10	-	-	-	125	225	-	-	-	-	-	125	300	- 1	-	1
tpHL, tpLH = (0.6 ns/pF) CL +86 ns	į .		15	-	l –	-	95	l –	-	-	-	-	-	95	-	- 1	-	1
Carry In to Carry Out Delay Time**	5	tPHL, tPLH		1		T	T			l							1	ns
(C _L = 15 pF)	İ		l	1	l	1	1	1	Į	l	l		l	ĺ	l	l	1	
tpHL,tpLH = (1.8 ns/pF) CL + 88 ns	l	1	5.0	-	-	-	115	175	-	-	-	-	-	115	200	-	- 1	1
tpH L, tp L H = (0.8 ns/pF) C L +33 ns		l	10	-	-	-	45	75	~	-	-	-	-	45	90	-	-	
tpHL, tpLH = (3.6 ns/pF) CL + 26 ns			15	-	- 1	I -	35	-	l –		- 1	- 1	-	35	-	-	- 1	1

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum holtage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 - TYPICAL SOURCE CURRENT CHARACTERISTICS TEST CIRCUIT





FIGURE 2 – TYPICAL SINK CURRENT CHARACTERISTICS TEST CIRCUIT



^{**}The formula given is for the typical characteristics only.

FIGURE 3 - DYNAMIC POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 4 – TYPICAL POWER DISSIPATION CHARACTERISTICS








FIGURE 5 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

FIGURE 6 - LOGIC DIAGRAM



TYPICAL APPLICATION

FIGURE 7 - USING THE MC14008 IN A 16-BIT ADDER CONFIGURATION



MC14009AL MC14009CL MC14009CP MC14010AL MC14010CL MC14010CP

HEX BUFFERS


The MC14009 hex inverter/buffer and MC14010 noninverting hex buffer are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS devices find primary use where low power dissipation and/or high noise immunity is desired. Both devices can be used as current "sink" or "source" drivers, as CMOS-to-CMOS or CMOS-to-bipolar (TTL or DTL) logic level converters, or as multiplexers (1-to-6). The MC14009 also provides the invert function.

- Quiescent Power Dissipation = 50 nW/package typical
- High Current Sinking Capability
 8.0 mA minimum @ VOL = 0.5 V and VDD = 10 V
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14009/10 AL)
 3.0 Vdc to 16 Vdc (MC14009/10CL/CP)
- Wide CMOS-to-Bipolar Conversion Range —
 From MCMOS operating with specified supply voltage range
 to TTL operating with +3.0 V to +6.0 V supply.
 Conversion with logic output levels > 6.0 V is permitted if
 VCC ≤ VDD.
- Pin for Pin Replacement for CD4009A MC14009
 CD4010A MC14010

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin8)

Rating	Symbol	Value	Unit
DC Supply Voltage ($V_{CC} \leq V_{DD}$) -AL Version CL,CP Version	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin*	ı	10	mAdc
Operating Temperature Range —AL Version CL,CP Version	TA	-55 to +125 -40 to +85	°c
Storage Temperature Range	T _{stg}	-65 to +150	°C

^{*}Buffered Outputs may supply higher current.





McMOS

(LOW-POWER COMPLEMENTARY MOS)

HEX BUFFERS

Inverting — MC14009AL/CL/CP Noninverting — MC14010AL/CL/CP






MC14009, MC14010 (continued)

ELECTRICAL CHARACTERISTICS

		l	1	V=-	l van	-59	o°C	MC14	+25°C		+12	5°C	-41	o°c .	T	09/100 +25°C		+85	5°C	1
Characteristic		Figure	Symbol	V _{DD}	V _{CC}		Max	Min	Тур	Max		Max		Max	Min		Max	Min		∮ Uni
Output Voltage		1,2,3	Vout	100	100	-			.,,,		-	-				1.75				Vd
MC14009		1,2,5	·out	1	1	l								i	1	1	ļ		l .	"
(V _{in} = 5.0 Vdc)			l	5.0	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01] [0	0.01	-	0.05	
(Vin = 10 Vdc)			l	10 15	10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	1
(V _{in} = 15 Vdc) MC14010	"O" Level	ŀ		15			_	_	_		_		_	_		"	<u> </u>	<u> </u>		1
(V:n = 0 Vdc)	0 2010	ŀ	1	5.0	5.0	-	0.01	_	0	0.01	- 1	0.05	_	0.01	_	0	0.01	_	0.05	l
(Vin = 0 Vdc)		l	İ	10	10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	
(V _{in} = 0 Vdc)			ļ	15	-	-	-	_	0	-		_	_		<u> </u>	0	<u> - </u>	-	-	
MC14009		l	l	5.0	5.0	4.99		4.99	5.0		4.95		4.99	1	4.99	5.0	1	4.95		Vd
(V _{in} = 0 Vdc) (V _{in} = 0 Vdc)		l		10	10	9.99	-	9.99	10		9.95	-	9.99		9.99	10	-	9.95	_	1
(Vin = 0 Vdc)		l	Į	15	-	-	-	-	15	- 1	-	-	-	-	-	15	l -	-	-	
MC14010	"1" Level		l	-	-	├			├	-		├		-	-		-			-
(V _{in} = 5.0 Vdc)		1	ł	5.0	5.0	4.99	- 1	4.99	5.0	- 1	4.95	-	4.99	_	4.99	5.0	-	4.95	_	1
(V _{in} = 10 Vdc) (V _{in} = 15 Vdc)		1	ļ	10 15	10	9.99	-	9.99	10 15		9.95	-	9.99	_	9.99	10	-	9.95	_	1
			l	15	<u> </u>	-	 	<u> </u>	15	-	<u> </u>	<u> </u>	ļ-	<u> </u>	+-	15	- -	-	-	Vd
Noise Immunity* MC14009		-	VNL		l	1	1		1	1				1	1	l		ŀ		va
(V _{out} ≥ 3.5 Vdc)		1	1	5.0	5.0	1.0	-	1.0	2.0	- 1	0.9	-	1.0] -	1.0	2.0	-	0.9	-	ļ
(V _{out} ≥7.0 Vdc)		i	l	10	10	2.0	-	2.0	3.0	- 1	1.2	-	2.0	-	2.0	3.0	l -	1.9	-	1
(Vout ≥10.5 Vdc)				15	15	-			4.5	<u> </u>	<u> </u>		<u> </u>	<u> </u>	1-	4.5	-	-		<u> </u>
(V _{out} <1.5 Vdc) (V _{out} ≤3.0 Vdc)		ļ	VNH	5.0 10	5.0 10	1.4 2.9	-	1.5 3.0	2.25 4.5	-	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.5	_	1.5 3.0	-	Vd
(V _{out} ≤3.0 Vdc) (V _{out} ≤4.5 Vdc)		1		15	15	2.9	-	-	6.75	-	-	-	2.9	_	3.0	6.75	-	3.0	_	
MC14010		l	VNL	T	T	 	 		1		_	$\overline{}$				1	1	1	_	Vd
(V _{out} ≤1.5 Vdc)		l	"	5.0	5.0	1.5	-	1.5	2.25	-	1.4	-	1.5	-	1.5	2.25	-	1.4	-	1
(V _{out} ≤3.0 Vdc)		1	1	10 15	10 15	3.0	-	3.0	4.5	-	2.9	-	3.0	-	3.0	4.5 6.75	-	2.9		1
(V _{out} ≤4.5 Vdc)		1				-	<u> </u>		6.75		1.5	-	1.4		1.5		-	1.5	<u> </u>	Vd
(V _{out} ≥3.5 Vdc) (V _{out} ≥7.0 Vdc)		j	VNH	5.0	5.0 10	1.4	-	1.5 3.0	2.25 4.5	_	1.5 3.0	-	1.4	-	1.5 3.0	2.25 4.5	_	1.5 3.0	-	l va
(V _{out} ≥10.5 Vdc)		!		15	15	-	-	-	6.75	-	-	-	-	-	-	6.75	-	-	-	1
Output Drive Current			1			Т	T			<u> </u>		\vdash		<u> </u>	T	T	1	1		T
	_	5	юн	1	i		1		١	1	١			l	1	١		١		mAd
(V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc)	Source	l	1	5.0 10	5.0 10	-1.85 -0.9	-	-1.25 -0.6	-1.75 -0.8	-	-0.9 -0.4	-	-1.5 -0.72	_	-1.25 -0.6	-1.75 -0.8	1 -	-1.0 -0.48	-	1
(V _{OH} = 13.5 Vdc)		l	1	15	15	-0.5	_	-0.6	-5.0	_	-0.4		-0.72	_	-0.6	-5.0	-	-0.46	_	1
on the second		6	loL	1		 	_	_	-		 	_			_		 	 	_	mAc
(VOL = 0.4 Vdc)	Sink	'	"	5.0	5.0	3.75	-	3.0	4.0	-	2.1	-	3.6	-	3.0	4.0	-	2.4	-	
(VOL = 0.5 Vdc)		1	ł	10	10	10	-	8.0	10	-	5.6	-	9.6	-	8.0	10	-	6.4	-	l
(V _{OL} = 1.5 Vdc)				15	15		-	-	35					_	-	35	_	-		L.,
Input Current		<u> </u>	1 _{in}	 -		<u> </u>	_	<u> </u>	10			<u> </u>	<u> </u>	_	+-	10	<u> </u>	<u> </u>	ļ-	pAd
Input Capacitance (V _{in} = 0)	MC14009 MC14010	_	Cin	_	-	_	_	_	10 5.0	_	_	-	_	_	_	10 5.0	-	-	-	pF
Quiescent Dissipation	111010	7	PD	5.0	 -	-	1.5	-	0.05	1.5	-	100	_	15	-	0.15	15	+	210	μИ
			1	10	-	-	5.0	-	0.1	5.0	- 1	300	-	50	-	0.5	50	l -	700	
		-		15	-		-		0.15		_	<u> </u>	-		ļ-	0.85	-	-	<u> </u>	├
Furn-On Delay Time** (CL = 15 pF)		4	tPHL	1	1		i	l		i					1	1				ns
MC14009		1	1		1	i			ı	ĺ				l	1	l				1
tpHL = (0.16 ns/pF) CL + 12 ns		1	1	5.0	5.0	-	-	-	15	55	-	-	-	-	-	15	70	- '	-	
tpHL = (0.10 ns/pF) CL + 8.0 ns		}]	10	10] -	-	-	9.0	30	-	-		-	-	9.0	40	-	-	l
tpHL = (0.08 ns/pF) CL + 6.0 ns tpHL = (0.05 ns/pF) CL + 7.0 ns		1	İ	15 10	15 5.0	-	-	_	7.0 8.0	25	-	-	-	_	-	7.0 8.0	35	-	-	1
tpHL = (0.03 ns/pF) CL + 5.0 ns		1	1	15	5.0	-	-	_	5.0	25	_	_	_	-	_	5.0	-	1 -	_	
MC14010			1		 		-		ļ		-	<u> </u>		<u> </u>	┼—	-		-	⊢	1
tpHL = (0.38 ns/pF) CL + 19 ns		ļ	1	5.0	5.0	-	-	-	25	55	-	-	-	-	-	25	70	-	-	l
tpHL = (0.08 ns/pF) CL + 19 ns		1	l	10	10	-	-		20	30	-	-	-	-	-	20	40	-	-	ı
tpHL = (0.06 ns/pF) CL + 14 ns tpHL = (0.08 ns/pF) CL + 14 ns		1		15 10	15 5.0	_	-	-	15 15	- 25	_	_	_	_	-	15 15	- 35	_	-	l
tpHL = (0.09 ns/pF) CL + 9.0 ns		1	1	15	5.0	_		_	10	-	_		-	_	_	10	- 35	_	_	l
urn-Off Delay Time**		4	tPLH .		1	T						<u> </u>	_	_	 	ΤĖ	1	\vdash		ns
(CL = 15 pF)		l	1	î	1	1	1	l		l	l	l		l	1	1	1	1	1	1
MC14009/10		1	ĺ	1 - 0	5.0	1	ĺ		50	80			1	i			100	1	1	ı
tp_H = (1.0 ns/pF) C_ + 35 ns tp_H = (0.40 ns/pF) C_ + 19 ns		ŀ	İ	5.0 10	10	_	_	_	25	55	_	_	_	-	_	50 25	70	_	-	1
tp_H = (0.34 ns/pF) C ₁ + 15 ns		l	1	15	15	-	l _	_	20	-	_	_	-	-	_	20	-	-	_	1
$tp_{LH} = (0.36 \text{ ns/pF}) C_{L} + 20 \text{ ns}$			1	10	5.0	-	-	-	25	30	-	-	-	-	-	25	40		-	l
tpLH = (0.16 ns/pF) CL + 18 ns				15	5.0	_	-	-	20	-	-	-	-	-	<u> </u>	20	_	-	-	_
Output Rise Time**		4	t _r												I					ns
CL = 15 pF) MC14009		l	1	į	1	1	1			1				1	1	1	ı		1	1
t _r = (2.4 ns/pF) C _L + 44 ns		1	1	5.0	5.0	-	-	-	80	125	-	-	_	-	-	80	160	-	-	1
t _r = (1.0 ns/pF) C _L + 20 ns		l	1	10	10	-	-	-	35	100	-	-	-	-] =	35	120	-	-	1
$t_r = (0.62 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$		ì	ı	15	15	-	-	-	30	- 1		-	-	-	-	30	l -	-	-	ł
MC14010		[1	E ^	6.0				95	100					T		100			1
$t_r = (1.6 \text{ ns/pF}) C_L + 56 \text{ ns}$ $t_r = (0.76 \text{ ns/pF}) C_L + 39 \text{ ns}$		1	1	5.0	5.0 10		_		80 50	125 100	-	_	_	_	_	80 50	160 120	_	-	1
t _r = (0.6 ns/pF) C _L + 21 ns		1	1	15	15	-	_	_	30	-	-	_	_	_	-	30	-	Ī-	1 -	1
Output Fall Time * *		4	tf	<u> </u>	1	—			<u> </u>		_	\vdash			T-	<u> </u>	<u> </u>	t	 	n
(C _L = 15 pF)		1	1 '	1	1	1	1							l .	1	1	1	1	ĺ	1 "
MC14009		1	i	l	l	1	1			١		l			l	١	١	1		1
t _f = (0.22 ns/pF) C _L + 9.0 ns		l	l	5.0	5.0 10	-	-	-	13	45	-	-	-	-	-	13	60	_	-	1
$t_f = (0.10 \text{ ns/pF}) C_L + 7.0 \text{ ns}$ $t_f = (0.07 \text{ ns/pF}) C_L + 6.0 \text{ ns}$		l	l	10 15	10	-	-	_	9.0 7.0	40	-	-	-	-	1 -	9.0 7.0	50	_	-	1
t _f = (0.07 ns/pF) C _L + 6.0 ns MC14010		1	į			Ĺ	Ĺ	Ĺ		L	Ĺ		Ĺ		Ĺ	L."		Ĺ	Ĺ	1
t _f = (0.20 ns/pF) C _L + 22 ns		1	1	5.0	5.0	Ι_	l _	_	25	45	-	-	_	_	-	25	60	-	_	1
t _f = (0.07 ns/pF) C _L + 15 ns		ł	ł	10	10	-	-	-	16	40		-	-	-	1 -	16	50	1 -	-	l
																10				

FIGURE 1 - CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT

FIGURE 2 - TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS versus TEMPERATURE








FIGURE 4 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS





FIGURE 5 - TYPICAL OUTPUT SOURCE CHARACTERISTICS








FIGURE 6 - TYPICAL OUTPUT SINK CHARACTERISTICS








FIGURE 7 - TYPICAL DYNAMIC POWER DISSIPATION CHARACTERISTICS

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD})

MC14011AL MC14011CL MC14011CP

QUAD 2-INPUT "NAND" GATE

The MC14011 quad 2-input NAND gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of VDD typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14011AL)
 3.0 Vdc to 16 Vdc (MC14011CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout − > 50
- Input Impedance = 10¹² ohms typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 750 ohms typical

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 7)

Rating		Symbol	Value	Unit
DC Supply Voltage	MC14011AL MC14011CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		1	10	mAdc
Operating Temperature Ran	ge -MC14011AL -MC14011CL/CP	Тд	-55 to +125 -40 to +85	°C
Storage Temperature Range		⊤stg	-65 to +150	°C

McMOS

(LOW-POWER COMPLEMENTARY MOS)
QUAD 2-INPUT "NAND" GATE






L SUFFIX CERAMIC PACKAGE CASE 632 P SUFFIX
PLASTIC PACKAGE
CASE 646

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

LOGIC DIAGRAM POSITIVE LOGIC



7-34


ELECTRICAL CHARACTERISTICS

							MC	14011	AL					MC1	4011C	L/CP			
				VDD	- 55	oc		+25°C		+12	5°C	-40	°C		+25°C		+85	o°C	
Characteristic		Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level		V _{out}	5.0 10	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vdc
	"1" Level			5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	_	4.95 9.95	_ _	4.99 9.99	-	4.99 9.99	5.0 10	_	4.95 9.95	_ _	
Noise Immunity*		 			-				 	-	<u> </u>	<u> </u>			 		 		
(V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc)			VNL	5.0 10	1.5 3.0	-	1.5 3.0	2.25 4.5	 -	1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.5	- -	1.4 2.9	-	Vdc
$(V_{out} \leqslant 1.5 \text{ Vdc})$ $(V_{out} \leqslant 3.0 \text{ Vdc})$			VNH	5.0 10	1.4 2.9	_	1.5 3.0	2.25 4.5	-	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.5	-	1.5 3.0	-	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc)	Source	1	Іон	5.0 10	-0.62 -0.62	-	-0.5 -0.5	-1.5 -1.0	-	-0.35 -0.35	<u>-</u>	-0.23 -0.23	-	-0.2 -0.2	-1.5 -1.0	_ _	-0.16 -0.16	-	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$	Sink	2	lor	5.0	0.5 1.1	-	0.4	0.8 1.2	-	0.28 0.65	-	0.23 0.6	-	0.2 0.5	0.8 1.2	-	0.16 0.4	-	mAdc
Input Current			lin	<u> </u>	_	_	_	10	_		_	_	_	_	10	_	-	-	pAdc
Input Capacitance (Vin = 0)			C _{in}	-	-	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation (C _L = 15 pF)			PD	-		0.05					4-								μW
				5.0	-	0.25 1.0	-	0.005 0.01	0.25 1.0	_	15 60	-	0.25 10	-	0.025 0.05	2.5 10	-	75 300	
Output Rise and Fall Time (C _L = 15 pF)		3	t _r ,t _f																ns
				5.0 10	-	-	-	100 35	175 75	_	_	-	-	_ _	100 35	200 110	-	-	
Turn-On, Turn-Off Delay Time (C _L = 15 pF)		3	tPHL, tPLH	-				-								100			ns
				5.0	-	1	_	60 25	75 50	_	_	_	-	-	60 25	100 60	-	-	

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 - TYPICAL OUTPUT SOURCE FIGURE 2 - TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT CHARACTERISTICS TEST CIRCUIT IOL All unused inputs All unused inputs connected to ground. connected to ground. -15 Vdc VGS = -5.0 Vdc = 10 Vdc IOL, DRAIN CURRENT (mAdc) 10H, DRAIN CURRENT (mAdc) T_A = -55°C T_A = +25°C T_A = +125°C 6.0 a TA = -55°C b TA = +25°C c TA = +125°C -6.0 -10 Vd . 15 Vdc -8.0 5.0 Vdc -10 -10 -8.0 -2.02.0 4.0 6.0 8.0 VDS, DRAIN VOLTAGE (Vdc) VDS, DRAIN VOLTAGE (Vdc)

FIGURE 3 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC14012AL MC14012CL MC14012CP

DUAL 4-INPUT "NAND" GATE

The MC14012 dual 4-input NAND gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14012AL)
 = 3.0 Vdc to 16 Vdc (MC14012CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout − > 50
- Input Impedance = 10¹² ohms typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 750 ohms typical

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Rating		Symbol	Value	Unit
DC Supply Voltage	MC14012AL MC14012CL/CP	v_{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir		I	10	mAdc
Operating Temperature F	Range MC14012AL MC14012CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	nge	T _{stg}	-65 to +150	°C

McMOS

(LOW-POWER COMPLEMENTARY MOS)
DUAL 4-INPUT "NAND" GATE







L SUFFIX CERAMIC PACKAGE CASE 632 P SUFFIX
PLASTIC PACKAGE
CASE 646

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD)






ELECTRICAL CHARACTERISTICS


							MC	14012	AL					MC1	4012C	L/CP			
				Vpp	-55	°C		+25°C		+12	5°C	-40	o°C		+25°C		+85	5°C	ĺ
Characterist	ic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level		V _{out}	5.0 10	-	0.01 0.01	_	0	0.01 0.01	-	0.05 0.05		0.01 0.01	_	0	0.01 0.01	-	0.05 0.05	Vdc
	"1" Level			5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	-	4,99 9.99	5.0 10	-	4.95 9.95	-	
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc)			V _{NL}	5.0 10	1.5 3.0	_	1.5 3.0	2.25 4.5	_	1.4 2.9	1	1.5 3.0	-	1.5 3.0	2.25 4.5		1.4 2.9	_	Vdc
(V _{out} ≦ 1.5 Vdc) (V _{out} ≦ 3.0 Vdc)			V _{NH}	5.0 10	1.4 2.9	-	1.5 3.0	2.25 4.5	1	1.5 3.0	-	1.4 2.9	1	1.5 3.0	2.25 4.5	_	1.5 3.0	_	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc)	Source	1	ЮН	5.0 10	-0.62 -0.62		-0.5 -0.5	-1.5 -1.0	-	-0.35 -0.35		-0.23 -0.23		-0.2 -0.2	-1.5 -1.0	_	-0.16 -0.16		mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc)	Sink	2	lor	5.0 10	0.5 1.1	_	0.4 0.9	0.8 1.2	_	0.28 0.65	-	0.23 0.6	-	0.2 0.5	0.8 1.2	-	0.16 0.4	-	mAdc
Input Current			lin	-		-		10	_		_	-	_	-	10	-	-	_	pAdc
Input Capacitance			Cin	_	_	-	_	5.0			_	-		_	5.0	-	-	-	pF
Quiescent Dissipation (C _L = 15 pF)		3	PD	5.0 10		0.25 1.0		0.005 0.01	0.25 1.0	-	15 60	_	0.25 10		0.025 0.05	2.5 10		75 300	μW
Output Rise and Fall Tim (C _L = 15 pF)	ne	4	t _r ,t _f	5.0 10	-	-	-	100 35	175 75		_	-		-	100 35	200 110	_	_	ns
Turn-On, Turn-Off Delay (C _L = 15 pF)	Time	4	tPHL,tPLH	5.0 10	-		-	60 25	75 50	-	-	_	_	_	60 25	75 50			ns


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS TEST CIRCUIT

FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT











FIGURE 3 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM







FIGURE 4 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



7

MC14013AL MC14013CL MC14013CP

DUAL TYPE D FLIP-FLOP

The MC14013 dual type D flip-flop is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each flip-flop has independent Data, (D), Direct Set, (S), Direct Reset, (R), and Clock (C) inputs and complementary outputs (Q and Q). These devices may be used as shift register elements or as type T flip-flops for counter and toggle applications.

- Static Operation
- Quiescent Power Dissipation = 25 nW/package typical
- Noise Immunity = 45% of VDD typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14013AL)
 = 3.0 Vdc to 16 Vdc (MC14013CL/CP)
- Single Supply Operation
- Toggle Rate = 10 MHz
- Logic Edge-Clocked Flip-Flop Design —
 Logic state is retained indefinitely with clock level either high
 or low; information is transferred to the output only on the
 positive-going edge of the clock pulse.
- Pin-for-Pin Replacement for CD4013A

MAXIMUM RATINGS (Voltages referenced to V_{SS} , Pin 7)

	33,		
Rating	Symbol	Value	Unit
DC Supply Voltage MC14013AL MC14013CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range — MC14013AL — MC14013CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE


1	PUTS	OUT		TS	INPU	
i	ā	a	SET	RESET	DATA	CLOCK [†]
ł	1	0	0	0	0	
Ì	0	1	0	0	1	
No Change	а	a	0	0	×	_
o,,a,,,go	1	0	0	1	×	×
1	0	1	1	0	×	×
ľ			1	1	V	~

- X = Don't Care
- † = Level Change • = Invalid Condition

McMOS

(LOW-POWER COMPLEMENTARY MOS)


DUAL TYPE D FLIP-FLOP



P SUFFIX PLASTIC PACKAGE CASE 646

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} or V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD})



ELECTRICAL CHARACTERISTICS

	1	1	1		5°C		1C14013A +25°C		+12	EOC		°C	,	+25°C			5°C	1
Characteries	c				_	-					_		-			_		۱.,
Characteristic	Fig.	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	U
Output Voltage "0" Level	-	V _{out}	5.0 10	_	0.01 0.01	_	0	0.01 0.01	_	0.05 0.05	_	0.01 0.01	_	0	0.01 0.01	-	0.05 0.05	V
#4# L1		1	15	4.00	-	4.00	0 5.0	-	-	-	-	-	-	0	-	-	-	
"1" Level	_		5.0 10 15	4.99 9.99	-	4.99 9.99 —	10 15	-	4.95 9.95 —	-	4.99 9.99 	-	4.99 9.99	5.0 10 15	-	4.95 9.95 —	-	
Noise Immunity*															ļ			┢
(V _{out} ≥3.5 Vdc) (V _{out} ≥7.0 Vdc) (V _{out} ≥10.5 Vdc)	-	VNL	5.0 10 15	1.5 3.0 —	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	1 1 1	1.5 3.0	_	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	_	"
(V _{out} ≤1.5 Vdc) (V _{out} ≤3.0 Vdc)	-	VNH	5.0 10 15	1.4 2.9	-	1.5 3.0	2.25 4.50	-	1.5 3.0	-	1.4 2.9	_	1.5 3.0	2.25 4.50	_	1.5 3.0	-	٧
(V _{out} ≤4.5 Vdc) Output Drive Current		-	15	-	-		6.75						<u> </u>	6.75	-	-		┝
(V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	-	Іон	5.0 10 15	-0.62 -0.62 -	-	-0.5 -0.5 —	-1.7 -0.9 -3.5	-	-0.35 -0.35 	-	-0.23 -0.23 	_	-0.2 -0.2 -	-1.7 -0.9 -3.5	-	-0.16 -0.16 -		m
V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc)	-	lor	5.0 10 15	0.5 1.1	-	0.4	0.78 2.0 7.8	-	0.28 0.65	-	0.23 0.6	-	0.2 0.5	0.78 2.0	-	0.16 0.4	_	m
(VOL = 1.5 Vdc)		lin	-	_		-	10	-		_		_	-	7.8	_	-		p/
Input Capacitance		Cin	<u> </u>	_			5.0	-	_	_				5.0		_		p,
(V _{in} = 0)																		L
Quiescent Dissipation**† (CL = 15 pF, f = 0 Hz) PD = (2.0 mW/MHz) f = 0.000025 mW	1	PD	5.0	_	0.005	_	0.000025	0.005	_	0.3	_	0.05	_	0.000025	0.05		0.7	-
P _D = (8.0 mW/MHz) f = 0.00010 mW P _D = (18 mW/MHz) f = 0.00023 mW			10 15	_	0.02	-	0.00010 0.00023	0.02	-	1.2	-	0.2	-	0.00010 0.00023	0.2	_	2.8	
Output Rise Time** (CL = 15 pF)	1	t _r																r
t _r = (3.0 ns/pF) C _L + 25 ns t _r = (1.5 ns/pF) C _L + 12 ns			5.0 10	-	-	_	70 35	175 75	- -	<u>-</u>	-	_	-	70 35	200 110	-	_	
t _r = (1.1 ns/pF) C _L + 8.0 ns Output Fall Time**	1		15	-	_		25		-	_	-	-		25				⊢
(C _L = 15 pF)	'	t _f																ľ
t _f = (1.5 ns/pF) C _L + 47 ns t _f = (0.75 ns/pF) C _L + 24 ns t _f = (0.55 ns/pF) C _L + 17 ns			5.0 10 15	-	-	-	70 35 25	175 75	- -	-	-	_	-	70 35 25	200 110 -	_	_	
Turn-Off Delay Time** (C to Q)	1	tPLH																-
$(C_L = 15 \text{ pF})$ $t_{PLH} = (6.0 \text{ ns/pF}) C_L + 10 \text{ ns}$ $t_{PLH} = (2.4 \text{ ns/pF}) C_L + 4.0 \text{ ns}$			5.0 10		-	-	100 40	300 110	- - -	-	-	_	-	100 40	350 125	-	-	
tpLH = (1.8 ns/pF) CL + 3.0 ns Turn-On Delay Time** (C to Q)	1	tPHL	15	-	-		30		-			_	_	30				-
(C _L = 15 pF) tp _{HL} = (6.5 ns/pF) C _L + 27 ns tp _{HL} = (2.6 ns/pF) C _L + 11 ns	·	YPHL	5.0 10	-	-	-	125 50	300 110	-	-	-	-	_	125 50	350 125	-	-	ľ
tpHL (2.0 ns/pF) CL + 10 ns			15	-	-	-	40	-	-	-	-	-	-	40	-	-	_	ĺ
Setup Times	1	^t setup H, ^t setup L	5.0 10	-	-	60 20	40 10	-	-	-		-	120 30	40 10	-	-	-	r
			15	-	-	-	7.5	-	-	- 1	-]	-	-	7.5	-	-	-	
Clock Pulse Widths (C _L = 15 pF)	1	PW _{CH} , PW _{CL}	5.0 10 15	-	-	200 80	125 50 40	1 1	-	-	_	1 1 1	500 100	125 50 40	-	-	-	п
Clock Pulse Frequency	1	PRF													-			м
(C _L = 15 pF)			5.0 10 15	_ _	-		4.0 10 13	2.5 7.0	-	-	-	-	1 1	4.0 10 13	1.0 5.0	-	-	
Clock Pulse Rise and Fall Times	-	t _r ,t _f	5.0 10	-	-	-	_	15 5.0	-	-	-	-	-		15 5.0	-		μ
Furn-Off Delay Time (S to Q)	2		15	-	-							-	~			-		<u> </u>
(C _L = 15 pF)	2	tPLH	5.0 10	-	-	-	90 18	300 110	_	-	-	-	-	90 18	350 125	-	-	n
Turn-On Delay Time (R to Q)	2	tPHL.	15			-	14	-		-				14	-			-
(C _L = 15 pF)	-	YHL	5.0 10 15	-	-	-	120 30 25	300 110	-	-	-	-	-	120 30	350 125	-	-	n
Set and Reset Pulse Widths	2	PW _S ,	15				25	-	-		-	-		25		-	_	-
(C _L = 15 pF)	-	PWR	5.0 10	-	-	250 100	125 50	-	-	-	-	-	500 125	125 50	-	-	-	Ι.

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

†For dissipation at different external load capacitances refer to corresponding formula:

P_D(C_L) = P_D + 2 × 10⁻³ (C_L - 15 pF) V_{DD}²f

Where: P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.

Dynamic Power dissipation tested under worst case 0-1-0-1 pattern with 15 pF loads on all four outputs




FIGURE 1 — DYNAMIC SIGNAL WAVEFORMS (Data, Clock, and Output)






FIGURE 2 — DYNAMIC SIGNAL WAVEFORMS
(Set, Reset, and Output)




APPLICATIONS


n-STAGE SHIFT REGISTER



BINARY RIPPLE UP-COUNTER (Divide-by-2ⁿ)



$\textbf{MODIFIED RING COUNTER} \ (Divide-by-(n+1))$



7

MC14015AL MC14015CL MC14015CP

DUAL 4-BIT STATIC SHIFT REGISTER

The MC14015 dual 4-bit static shift register is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. It consists of two identical, independent 4-stage serial-input/parallel-output registers. Each register has independent Clock and Reset inputs with a single serial Data input. The register stages are type D master-slave flip-flops. Data is shifted from one stage to the next during the positive-going clock transition. Each register can be cleared when a high level is applied on the Reset line. These complementary MOS shift registers find primary use in buffer storage and serial-to-parallel conversion where low power dissipation and/or noise immunity is desired.

- Quiescent Power Dissipation = 0.5 μW/package typical
- Noise Immunity = 45% of VDD typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14015AL)
 = 3.0 Vdc to 16 Vdc (MC14015CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout ->50
- Input Impedance = 10¹² ohms typical
- Low Input Capacitance −5.0 pF typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 750 ohms typical
- Toggle Rate = 6.0 MHz
- Logic Edge-Clocked Flip-Flop Design —
 Logic state is retained indefinitely with clock level either high
 or low; information is transferred to the output only on the
 positive-going edge of the clock pulse.

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rati	ing	Symbol	Value	Unit
	MC14014A L MC14015C L/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
Input Voltage, All Inputs DC Current Drain per Pin		1	10	mAdc
Operating Temperature F	Range – MC14015A L – MC14015CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	inge	T _{stg}	-65 to +150	°c

TRUTH TABLES

CLOCKED OPERATION (SYNCHRONOUS)




DIRECT OPERATION (ASYNCHRONOUS)



McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL 4-BIT STATIC SHIFT REGISTER




L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX
PLASTIC PACKAGE
CASE 648

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTIC:

		1					A	AC14015A	L					MC	14015CL/	СР			j
		ì		V _{DD}	-5	5°C		+25°C		+125	°C	-40	0°C		+25°C			5°C	1
Characteri	stic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level		V _{out}	5.0 10	1 1	0.01 0.01	-	0	0.01 0.01	1 1	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vdc
	"1" Level			5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	_ _	4.95 9.95	-	
Noise Immunity*		 	 	ļ											<u> </u>		t		
$(V_{out} \ge 3.5 \text{ Vdc})$ $(V_{out} \ge 7.0 \text{ Vdc})$			VNL	5.0 10	1.5 3.0	-	1.5 3.0	2.25 4.5	-	1.4 2.9		1.5 3.0	-	1.5 3.0	2.25 4.5	_	1.4 2.9		Vdc
$(V_{out} \leqslant 1.5 \text{ Vdc})$ $(V_{out} \leqslant 3.0 \text{ Vdc})$			VNH	5.0 10	1.4 2.9	- -	1.5 3.0	2.25 4.5	- -	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.5	-	1.5 3.0	-	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc)	Source	1	ЮН	5.0 10	-0.62 -0.62	_	-0.5 -0.5	- 1.5 - 1.0		-0.35 -0.35	-	-0.23 -0.23	-	-0.2 -0.2	-1.5 -1.0	- -	<u>-</u>	-	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$	Sink	2	¹ OL	5.0 10	0.5 1.1	 	0.4 0.9	0.8 1.2	-	0.28 0.65	-	0.23 0.6	-	0.2 0.5	0.8 1.2	-	- <u>·</u>	-	mAdc
Input Current		1	lin	-	_	-		10		_	-	-			10	-	-	 	pAdc
Input Capacitance (Vin = 0)			Cin	-	-		-	5.0		-		-	-	-	5.0	=		-	pF
Quiescent Dissipation (C _L = 15 pF)		3	PD	5.0	-	25	-	2.5	25	-	1500	-	250	_	2.5	250	_	3500	μW
				10	_	100	-	10	100	-	6000	-	1000	-	10	1000	-	14000	
Output Rise Time (C _L = 15 pF)		4	t _r																ns
				5.0 10	-	-	-	125 50	300 125	-	_	-	-	-	125 50	400 150	-	-	
Output Fall Time (CL = 15 pF)		4	tf																ns
				5.0 10	-	-	-	125 50	300 125	-	-	-	-	-	125 50	400 150	-	-	

(Continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

						(MC14015A	\L					MC	14015CL/	CP			
	!		V _{DD}	-5	5°C		+25 ⁰ C		+12	5°C	-4	0°C		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Turn-On Delay Time (C _L = 15 pF)	4	^t PHL																ns
(C[- 15 pr)	1		5.0	_	_	_	300	750	_	_	٦,	_	-	300	1000	_	_	
			10	-	-	-	125	225	-	-	-	-	-	125	300	-		
Turn-Off Delay Time	4	tPLH																ns
(C _L = 15 pF)					1		ľ	l			l							
			5.0 10	_	-	_	300 125	750 225	-	_		1 -	_	300 125	750 225	-	-	
Clock Pulse Width	4	PWC														<u> </u>		ns
(CL = 15 pF)	1	FWC																""
			5.0	-	-	400	300 75	-	-	-	-	-	500	300	_	-	-	
			10	-	-	175	/5	-	-	-	-	-	200	75	-	-		
Clock Pulse Frequency	4	PRF																MHz
			5.0 10	_	_	1.5 3.0	2.0 6.0	_	_	_	_	_	1.0 2.5	2.0 6.0	_	_	_	
			-															
Clock Pulse Rise and Fall Times (C _L = 15 pF)	4	t _r , t _f																μς
			5.0	-	_	- 1		15	-	_	_	-	-	-	15	_	-	
			10	-	-	-	-	15	-	-	-		-	-	15	-	-	
			15			-	-	15		-		-	-	-	15		-	
Set and Reset Propagation Delay Times (C _L = 15 pF)	-	tPHL:																ns
		TEN	5.0	-	-	-	500	750	~	_			-	500	1000	_	-	
			10	-	-	-	125	225	-	-	-	-	-	125	300	-	-	
Set and Reset Pulse Width		PW _{S,R}																ns
(C _L = 15 pF)		1	5.0	_	_	400	100	_	_	_	_	_	500	100	_	_	_	
			10	-	-	100	50	-	-	-	-	-	125	50	-	-	-	
Setup Time	5	[†] setup												ļ				ns
(C _L = 15 pF)		1	5.0				100	250						100	500	l		
			5.0 10	_	_	_	100 50	350 80	_	_	_	_	_	100 50	500 100	_	_	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS






FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS










FIGURE 3 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




VDD 90% DATA INPUT 50% 10% 0 V Q VDD PULSE GENERATOR v_{DD} **Q**1 90% CLOCK SYNC 50% Ω2 -10% PULSE GENERATOR CPW_H CPWL tPLH 90% CPW_L = CPWH = 50% Duty Cycle t_r = $t_f \, \leqslant \, 20 \text{ ns}$


FIGURE 4 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS


FIGURE 5 – SETUP AND HOLD TIME TEST CIRCUIT AND WAVEFORMS




CIRCUIT SCHEMATICS











LOGIC DIAGRAMS





MC14016AL MC14016CL MC14016CP

QUAD ANALOG SWITCH/QUAD MULTIPLEXER


The MC14016 quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC10416 consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- High On/Off Output Voltage Ratio 65 dB typical
- Quiescent Power Dissipation = 0.1 μW/package typical
- Low Crosstalk Between Switches 80 dB typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14016AL)
 = 3.0 Vdc to 16 Vdc (MC14016CL/CP)
- Transmits Frequencies Up to 50 MHz
- Linearized Transfer Characteristics, ΔR_{ON} < 60 Ω for V_{in} = V_{DD} to V_{SS}
- Low Noise 12 nV/ √Cycle, f ≥ 1 kHz typical
- Pin-for-Pin Replacement for CD4016A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Ratir	ıg	Symbol	Value	Unit
DC Supply Voltage	- MC14016AL - MC14016CL,CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage		v _C	V _{DD} to -0.5	Vdc
input voltage		V _{in}	V _{DD} to V _{SS}	Vdc
Output Voltage		V _{out}	V _{DD} to V _{SS}	Vdc
Operating Temperature R	ange – MC14016AL – MC14016CL,CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	ge	T _{stg}	-65 to +150	°C


This device contains circuitry to protect the control inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. A destructive high-current mode may occur if V_{in} or V_{out} is not constrained to the range $V_{SS} \! \leqslant \! V_{in}$ or $V_{out} \! \leqslant \! V_{DD}$.





McMOS

(LOW-POWER COMPLEMENTARY MOS)

QUAD ANALOG SWITCH QUAD MULTIPLEXER







ELECTRICAL CHARACTERISTICS

	1						N	IC14016	AL					M	140160	CL/CP			1
			VSS	VDD		°C		+25°C		_	25°C	_	40°C		+25°C		+85		1
Characteristic	Figure	Symbol	Vdc	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level	1	Vout	0.0	5.0 10 15	-	0.01	-	0	0.01 0.01	-	0.05 0.05		0.01 0.01	-	0 0	0.01	-	0.05 0.05	Vde
"1" Level			0.0	5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	Vdd
				15	<u> </u>			15	-		-		-	-	15				ļ
Noise Immunity* (V _{OU} t = 3.5 Vdc) (V _{OU} t = 7.0 Vdc) (V _{OU} t = 10.5 Vdc)	2	V _{NL}	0.0	5.0 10 15	-		0.9 0.9 —	1.5 1.5 1.5	-	-		-	-	0.9 0.9	1.5 1.5 1.5	-	- - -	-	Vd
(V _{out} = 1.5 Vdc) (V _{out} = 3.0 Vdc) (V _{out} = 4.5 Vdc)		VNH	0.0	5.0 10 15	-	-	2.0 6.0	3.0 8.0 13		-	-	-	-	2.0 6.0 –	3.0 8.0 13	-	-	-	Vd
Output Drive Current (VOH = 2.5 Vdc) P-Channel (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	3	'он	0.0	5.0 10 15	-0.9 -0.8	-	-0.7 -0.7 	-2.5 -1.9 -5.8	-	-0.5 -0.5	-	-0.7 -0.8	-	-0.5 -0.5	-2.5 -1.9 -5.8	-	-0.3 -0.4	1 1 1	mA
(VOL = 0.4 Vdc) N-Channel (VOL = 0.5 Vdc) (VOL = 1.5 Vdc)		lor		5.0 10 15	0.18 0.8 -	-	0.15 0.7	0.4 1.9 5.8	-	0.13 0.5 	-	0.12 0.7	-	0.15 0.6	0.4 1.9 5.8	-	0.10 0.4	-	mA
Input Current (Control Input)		1 _{in}	-	-	-	-	-	10	-	-	-	-	-	-	10	-	-	-	pAc
Input Capacitance Control Switch Input Switch Output Feed Through	-	Cin	0.0	-	-	-		5.0 5.0 5.0 0.2		-	-		-	-	5.0 5.0 5.0 0.2		-	4 - 1	pF
Quiescent Dissipation	4,5					-				-						 			┢
(C _L = 15 pF, f = 0)		PQ	-	5.0 10 15		5.0 10 -	-	0.1 0.2 0.4	5.0 10 -	-	300 600		5.0 10 	-	0.1 0.2 0.4	25 50 –	-	80 	μV
Total Dissipation (C _L = 15 pF)†	4,5	PD	_	5.0 10 15		PD = (0.45 mV	V/MHz) V/MHz) /MHz) f	f + 0.00	2 mW									m
"ON" Resistance	6,7,12	RON																	ohn
$(V_C = V_{DD}, R_L = 10 \text{ k}\Omega)$ $(V_{in} = +5.0 \text{ Vdc})$ $(V_{in} = -5.0 \text{ Vdc})$ $(V_{in} = \pm 0.25 \text{ Vdc})$			-5.0	5.0	-	600 600 600	-	300 300 280	660 660 660	-	960 960 960	-	610 610 610	-	300 300 280	660 660	-	840 840 840	
$(V_{in} = +7.5 \text{ Vdc})$ $(V_{in} = -7.5 \text{ Vdc})$ $(V_{in} = \pm 0.25 \text{ Vdc})$			-7.5	7.5	-	360 360 360	-	240 240 180	400 400 400	-	600 600	-	370 370 370	-	240 240 180	400 400 400	-	520 520 520	
$(V_{in} = +10 \text{ Vdc})$ $(V_{in} = +0.25 \text{ Vdc})$ $(V_{in} = +5.6 \text{ Vdc})$			0	10	-	600 600	-	260 260 310	660 660 660	-	960 960 960	-	610 610 610	-	260 260 310	660 660 660	-	840 840 840	
(V _{in} = +15 Vdc) (V _{in} = +0.25 Vdc) (V _{in} = +9.3 Vdc)			0	15	-	360 360 360	-	260 260 300	400 400 400	-	600 600	-	370 370 370	-	260 260 300	400 400 400	-	520 520 520	
Δ "ON" Resistance Between any 2 of 4 circuits in a common package (V _C = V _{DD} , V _{in} = ±5.0 Vdc)	-	ΔR _{ON}	-5.0	5.0	_	_	_	15		_	_	_	_	_	15	_	_	-	ohr
(V _C = V _{DD} , V _{in} = ±7.5 Vdc)			-7.5	7.5	-		-	10	-	-	-	~	-		10	-	-	-	
V_{in} to V_{out} Propagation Delay Time $(V_C = V_{DD}, C_L = 15 \text{ pF},$ $R_L = 1.0 \text{ k}\Omega$	8	tpLH, tPHL	0.0	5.0 10 15	-	-	-	15 7.0 6.0	30 10	-	-	-	-	-	15 7.0 6.0	45 15	-		n
Turn-On Delay Time, Control to Output $(V_{in} \leqslant 10 \text{ Vdc}, C_L = 15 \text{ pF}, R_L = 1.0 \text{ k}\Omega)$	9	tPHL. tPLH	0.0	5.0 10 15	-		-	25 16 12	60 30 -		-	-	-		30 16 12	90 30	-	-	n
Crosstalk, Control to Output $(V_C = V_{DD}, C_L = 15 \text{ pF}, R_{in} = 1.0 \text{ k}\Omega, R_{out} = 10 \text{ k}\Omega)$	10	-	0.0	5.0 10 15	-	-	-	30 50 100	-	-	-	-	-	-	30 50 100	-	-		m
Crosstalk between any two switches $(R_L = 1.0 k\Omega, f = 1.0 MHz, \\ crosstalk = 20 log \frac{V_{out1}}{V_{out2}})$		-		5.0	_			-80	-			_	-		-80	-	_		df
Maximum Control Input Pulse Frequency (CL = 15 pF, RL = 1 0 kΩ)	-		0.0	5.0 10	-		-	5.0 10	_	-		-		_	5.0 10	-	-	-	Mi

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change, from an ideal "1" or "0" input level before producing an output state change. NOTE: All unused control inputs must be returned to V_{DD} or V_{SS} as appropriate for the circuit application.

1For dissipation at different external load capacitances refer to corresponding formula

P_T(C_L) = P_D + 2 × 10⁻³ (C_L - 15 pF) V_{DD}²t

Where: P_T, P_D in mW, C_L in pF, V_{DD} in Vdc and f in MHz

⁽Continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

		!						MC 1401	AL					М	C14016C	L/CP			
	1		Vss	VDD	-5	5°C		+25°C		+	125°C	-	40°C		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Noise Voltage (V _C = V _{DD} , f = 100 H _Z)	11,15	-	0.0	5.0 10	-	-		24 25	_	-	-	***	-		24 25	-	-	-	nV/ √cycle
$(V_C = V_{DD}, f = 100 \text{ kHz})$				15 5.0 10 15	-	-	-	30 12 12 15	-	-	-	-		-	30 12 12 15	-	-	-	
Sine Wave (Distortion) ($V_{in} = 1.77 \text{ Vdc RMS}$ Centered @ 0.0 Vdc, $R_L = 10 \text{ k}\Omega$, $f = 1.0 \text{ kHz}$)	14	-	-5.0	5.0	-	-	-	0.16	-	-	-	-	-	-	0.16	-	-	-	%
Input/Output Leakage Current $(V_C = V_{SS})$ $\{V_{in} = +5.0 \text{ Vdc}\}$ $\{V_{jn} = -5.0 \text{ Vdc}\}$	-		-5.0 -5.0	5.0 5.0	-	_	1 1	±0.001	125 125	-	1 1	1 1	1 1	-	±0.001 ±0.001	125 125	-	-	пA
$(V_{in} = +7.5 \text{ Vdc})$ $(V_{in} = -7.5 \text{ Vdc})$			-7.5 -7.5	7.5 7.5	-	-		±100 +100	-		-	1 1	-	-	±100 +100	-	-	1 1	pА
Insertion Loss (V _C = V _{DD} , V _{in} = 1.77 Vdc RMS centered @ 0.0 Vdc,	13,14	-	-5.0	5.0															dВ
$\begin{split} f &= 1.0 \text{ MHz, } I_{loss} = 20 \text{ Log'}_{10} \frac{V_{out}}{V_{in}}) \\ R_L &= 1.0 \text{ k} \Omega \\ R_L &= 100 \text{ k} \Omega \\ R_L &= 100 \text{ k} \Omega \\ R_L &= 1.0 \text{ M} \Omega \end{split}$						_		2.3 0.2 0.1 0.05	-		1 1 1	1 1 1 1	1 1 1	-	2.3 0.2 0.1 0.05		1	111	
Bandwidth (-3 dB) (V _C = V _{DD} , V _{in} = 1.77 Vdc RMS centered @ 0.0 Vdc) R _i = 1.0 kΩ	13,14	8W	-5.0	5.0				54						_	54	_			MHz
$R_L = 10 \text{ k}\Omega$ $R_L = 100 \text{ k}\Omega$ $R_L = 1.0 \text{ M}\Omega$					-	-	-	40 38 37	-		-	-	- 1		40 38 37	-		-	
Feedthrough $(V_C = V_{SS}, 20 \log_{10} \frac{V_{out}}{V_{in}} = -50 \text{ dB})$	14	-	-5.0	5.0															kHz
$R_L = 1.0 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$ $R_L = 100 \text{ k}\Omega$ $R_L = 1.0 \text{ M}\Omega$					-	-	-	1250 140 18 2.0	-		-	: 1 1 1		-	1250 140 18 2.0		1 1 1 1	1111	

FIGURE 1 – OUTPUT VOLTAGE TEST CIRCUIT




FIGURE 2 – NOISE IMMUNITY TEST CIRCUIT




FIGURE 3 — OUTPUT DRIVER CURRENT TEST CIRCUIT




FIGURE 4 – QUIESCENT POWER DISSIPATION TEST CIRCUIT

Pulse Generator


PD Vout

To all
4 circuits
Control
Input


PD = VDD × ID

PD = VDD × ID

FIGURE 5 – TYPICAL POWER DISSIPATION PER CIRCUIT (1/4 OF DEVICE SHOWN)



TYPICAL RON versus INPUT VOLTAGE






FIGURE 8 — PROPAGATION DELAY TEST CIRCUIT AND WAVEFORMS




FIGURE 9 – TURN-ON DELAY TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 10 - CROSSTALK TEST CIRCUIT




FIGURE 11 - TYPICAL NOISE CHARACTERISTICS




FIGURE 12 – R_{ON} CHARACTERISTICS TEST CIRCUIT




FIGURE 13 – TYPICAL INSERTION LOSS/BANDWIDTH CHARACTERISTICS




FIGURE 14 - FREQUENCY RESPONSE TEST CIRCUIT





FIGURE 15 - NOISE VOLTAGE TEST CIRCUIT



MC14017AL MC14017CL MC14017CP


DECADE COUNTER/DIVIDER

The MC14017 is a five-stage Johnson decade counter with built-in code converter. High-speed operation and spike-free outputs are obtained by use of a Johnson decade counter design. The ten decoded outputs are normally low, and go high only at their appropriate decimal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as decade counter or decimal decode display applications.

- Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- 12 MHz (typical) Operation @ V_{DD} = 10 Vdc
- Divide-by-N Counting when used with MC14001 NOR Gate
- Pin-for-Pin Replacement for CD4017A

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage — MC14017AL — MC14017CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range — MC14017A L — MC14017CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C



McMOS

(LOW-POWER COMPLEMENTARY MOS)
DECADE COUNTER/DIVIDER






L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX
PLASTIC PACKAGE
CASE 648

FUNCTIONAL TRUTH TABLE

	(1 03111)	re Logic,	
	CLOCK		DECODE
CLOCK	ENABLE	RESET	OUTPUT = n
0	×	0	n
×	1	0	n
×	×	1	Q0
	0	0	n+1
~_	×	0	n
×		0	n
1	~	0	n+1

X = Don't Care If n < 5 Carry = "1", Otherwise = "0"




ELECTRICAL CHARACTERISTICS

	İ					м	C14017A	L					MC	14017CL	./CP			
	1		VDD	-55	°C		+25°C		+12	5°C	-40	°C		+25°C		+85	°C	1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "'0" Level		Vout	5.0 10 15	-	0.01 0.01	-	0	0.01 0.01		0.05 0.05	1 1 1	0.01 0.01	-	0 0	0.01 0.01	-	0.05	Vdd
"1" Level			5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15		4.95 9.95	-	4.95 9.95 –	-	4.99 9.99	5.0 10 15	- -	4.95 9.95	_	
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)		VNL	5.0 10 15	1.5 3.0 —		1.5 3.0	2.25 4.5 6.75	-	1.4 2.9	-	1.5 3.0		1.5 3.0	2.25 4.5 6.75	-	1.4 2.9	-	Vdd
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$ $(V_{out} \le 4.5 \text{ Vdc})$		VNH	5.0 10 15	1.4 2.9	1 1 1	1.5 3.0 —	2.25 4.5 6.75	1 1 1	1.5 3.0 —	-	1.4 2.9 —	- 1 -	1.5 3.0 —	2.25 4.5 6.75	_ 	1.5 3.0 	-	Vdd
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	1	ГОН	5.0 10 15	-0.62 -0.62 	: 1 -	-0.5 -0.5 	-1.5 -1.0 -3.6	1 1 1	-0.35 -0.35 -	1 1 1	-0.23 -0.23 -	1 1 1	-0.2 -0.2 	-1.5 -1.0 -3.6	-	-0.16 -0.16 -		mAde
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$		lOL	5.0 10 15	0.5 1.1 —		0.4 0.9 —	0.8 1.2 7.8	-	0.28 0.65	- - -	0.23 0.6 —	-	0.2 0.5 	0.8 1.2 7.8	-	0.16 0.4 -	-	mAde
input Current		lin		_	_	-	10	-	_	-	1	-	-	10	-	-	-	pAd
Input Capacitance (V _{in} = 0)		Cin	-	-	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation (C _L = 15 pF) P _D = (0.7 mW/MHz) f + 0.0015 mW P _D = (2.2 mW/MHz) f + 0.005 mW P _D = (4.36 mW/MHz) f + 0.01 mW	2	PD	5.0 10 15	-	0.025 0.10	-	0.0015 0.005 0.01	0.025 0.10	1 - 1	1.5 6.0		0.25 1.0 —	-	0.0025 0.01 0.02	0.25 1.0	-	3.5 14 —	mW
Output Rise and Fall Time $(C_L = 15 \text{ pF})$ t_r , $t_f = (4.8 \text{ ns/pF}) C_L + 28 \text{ ns}$ t_r , $t_f = (2.5 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	3	t _r ,tf	5.0 10	_		_	100 35	175 75	-	-	_	_		100 35	200 110	-	-	ns
t _r ,t _f = (2.2 ns/pF) C _L + 2.0 ns	<u> </u>		15	_	-		20	_	_	-	_	-	-	20			-	
*Turn-On, Turn-Off Delay Time (C _L = 15 pF) Reset to Decode Output tpH _L ,tp _L H = (2.0 ns/pF) C _L + 420 ns tpH _L ,tp _L H = (0.9 ns/pF) C _L + 186.5 ns tpH _L ,tp _L H = (0.7 ns/pF) C _L + 109.5 ns	3	tPHL,	5.0 10 15	-		-	450 200 120	800 400 -	- - -	-	-	-	-	450 200 120	1200 500 —	-	-	ns
Turn-On, Turn-Off Delay Time (C _L = 15 pF) Clock to C _{Out} tpHL, tp _L H = (2.0 ns/pF) C _L + 320 ns tpHL, tp _L H = (0.9 ns/pF) C _L + 111 ns tpHL, tp _L H = (0.7 ns/pF) C _L + 74.5 ns	3	tPHL, tPLH	5.0 10 15		1 1 1	-	350 125 85	550 250	-	_ _ _		-		350 125 85	700 300 –	- - -		ns
Turn-On, Turn-Off Delay Time (C _L = 15 pF) Clock to Decode Output tpH*p _{LH} = (2.0 ns/pF) C _L + 455 ns tpH_L**p _{LH} = (0.9 ns/pF) C _L + 166.5 ns tpH_L**p _{LH} = (0.7 ns/pF) C _L + 114.5 ns		tPHL, tPLH	5.0 10 15	111	1 1 1	1 1 1	485 180 125	730 360 	-	- -			- -	485 180 125	940 400 –	- - -		ns

^{*}The clock input has an improved noise immunity of typically 60% of $V_{\mbox{DD}}$ from either input level.

FIGURE 1 - TYPICAL OUTPUT SOURCE AND OUTPUT SINK CHARACTERISTICS TEST CIRCUIT



						МС	14017	AL					MC1	4017CI	L/CP			
			VDD	-5	5°C		+25°C		+12	5°C	-40	o°C		+25°C	:	+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Turn-Off Delay Time ($C_L = 15 \text{ pF}$) Reset to C_{OUT} tp_H = (2.0 ns/pF)C _L + 320 ns tp_H = (0.9 ns/pF)C _L + 111.5 ns tp_H = (0.7 ns/pF)C _L + 69.5 ns	3	₹PLH	5.0 10 15	-	_ _ _	- - -	350 125 80	750 250 –	_ ·	- - -	_ _ _	_ _ _	_ _ _	350 125 80	1000 300 		-	ns
Minimum Clock Pulse Width Ncp = Pcp	3	PWC	5.0 10 15	_	_	 - -	100 42 30	200 70 –	_	-			-	100 42 30	250 100	-	-	ns
Maximum Clock Frequency	3	PRF	5.0 10 15	_	-	2.5 7.0 —	5.0 12 16	_ _ _	-	_ _ _	-	-	2.0 5.0	5.0 12 16		-	-	MHz
Minimum Reset Pulse Width	3	PWR	5.0 10 15	-	-	-	200 100 75	330 165	_ _ _	-	_	_	-	200 100 75	500 250 –	-		ns
Reset Removal Time	3	^t rem	5.0 10 15	-	_ _ _	-	300 100 80	500 200 –	-	-	_	_ _ _	-	300 100 80	750 275 —	- - -	_	ns
Maximum Clock Input Rise and Fall Time (CL = 15 pF)	3	t _r ,tf	5.0 10 15			No Ma	ıximum	Limit			-	-	-	8 8 8	100 100 –	-	- - -	μs
Clock Enable Setup Time (C _L = 15 pF)	3	^t setup	5.0 10 15	_ _ _	-	_	175 75 52	300 150 -	_ _ _	_ _ _	_ _ _	-		175 75 52	700 300 —	_ _ _	-	ns
Clock Enable Release Time (C _L = 15 pF)	3	t _{rel}	5.0 10 15	- -	- -	_	260 100 70	405 200 –		1 1 1	- -	- -	-	260 100 70	700 300 –	- - -		ns

NOTE: All unused inputs should be returned to either V_{DD} or V_{SS} as appropriate for circuit application.

FIGURE 2 - TYPICAL POWER DISSIPATION TEST CIRCUIT





FIGURE 3 - AC MEASUREMENT DEFINITION AND FUNCTIONAL WAVEFORMS



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} = (V_{in} \text{ or } V_{out}) \in V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

MC14020AL MC14020CL MC14020CP

Advance Information

14-BIT BINARY COUNTER

The MC14020 14-stage binary counter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This part is designed with an input wave shaping circuit and 14 stages of ripple-carry binary counter. The device advances the count on the negative-going edge of the clock pulse. Applications include time delay circuits, counter controls, and frequency-dividing circuits.


- · Fully Static Operation
- Quiescent Power Dissipation = 50nW/package typical @ V_{DD} = 5.0V
- Noise Immunity = 45% of VDD typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14020AL)
 - = 3.0 Vdc to 16 Vdc (MC14020CL/CP)
- Low Input Capacitance = 5.0pF typical
- Buffered Outputs Available from stages 1 and 4 thru 14
- Common Reset Line
- 13 MHz Typical Counting Rate @ VDD = 15V
- Pin-for-Pin Replacement for CD4020A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratin	g	Symbol	Value	Unit
DC Supply Voltage	MC14020AL MC14020CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		1	10	mAdc
Operating Temperature Ra	enge- MC14020AL - MC14020CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	ge	T _{stq}	-65 to +150	°C

McMOS

(LOW-POWER COMPLEMENTARY MOS)
14-BIT BINARY COUNTER




	TRUTH	FABLE
CLOCK	RESET	OUTPUT STATE
	0	No Change
_	0	Advance to next state
×	1	All Outputs are low

X = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\rm V_{SS}$ or $\rm V_{DD}$).



This is advance information on a new introduction and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

		·				М	C14020A	-					MC	14020CL	/CP			
			V	-55	°c		+25°C		+12	5°C	-40	°C		+25°C		+85	o°C	
Characteristic	Figure	Symbol	VDD	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	V _{out}	5.0 10 15	-	0.01 0.01	-	0	0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	- - -	0.05 0.05 —	Vdc
"1" Level			5.0 10 15	4.99 9.99 —	-	4.99 9.99	5.0 10 15	-	4.95 9.95 —	-	4.99 9.99 —	-	4.99 9.99 –	5.0 10 15	-	4.95 9.95 —	-	Vdc
Noise Immunity* $V_{Out} \geqslant 3.5 \text{ Vdc}$ $V_{Out} \geqslant 7.0 \text{ Vdc}$ $V_{Out} \geqslant 7.0 \text{ Vdc}$ $V_{Out} \geqslant 10.5 \text{ Vdc}$	-	VNL	5.0 10 15	1.5 3.0 –		1.5 3.0 —	2.25 4.50 6.75	1 1 1	1.4 2.9 —		1.5 3.0 —	1	1.5 3.0 –	2.25 4.50 6.75	-	1.4 2.9 —		Vdc
$V_{\text{Out}} \leqslant 1.5 \text{ Vdc}$ $V_{\text{Out}} \leqslant 3.0 \text{ Vdc}$ $V_{\text{Out}} \leqslant 4.5 \text{ Vdc}$		VNH	5.0 10 15	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	1 1	1.5 3.0 —		1.4 2.9	-	1.5 3.0 —	2.25 4.50 6.75	- - -	1.5 3.0 	- - -	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	_	ЮН	5.0 10 15	-0.62 -0.62 -		-0.5 -0.5 	-1.7 -0.9 -3.5	1 1 1	-0.35 -0.35 -	111	-0.23 -0.23 -		-0.2 -0.2 	-1.7 -0.9 -3.5	- - -	-0.16 -0.16 -	-	mAd
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	-	lor	5.0 10 15	0.5 , 1.1 ~	- - -	0.4 0.9 —	0.78 2.0 7.8		0.28 0.65 -		0.23 0.6 —	-	0.2 0.5 —	0.78 2.0 7.8	- - -	0.16 0.4 —	-	mAd
Input Current	-	lin	-	-	-	_	10	-	-	-	-	-	-	10	-	-	-	ρAd
Input Capacitance (V _{in} = 0)	-	Cin	-	-		-	5.0	_	-	-	-	_	-	5.0	-	-	-	pF
Quiescent Dissipation** [†] (C _L = 15 pF, f = 0 Hz) P _D = (1.2 mW/MHz) f + 0.00005 mW P _D = (5.0 mW/MHz) f + 0.0002 mW P _D = (13.5 mW/MHz) f + 0.005 mW	1	PD	5.0 10 15	 - -	0.025 0.10 –	-	0.00005 0.0002 0.0005	0.025 0.10 -	- -	1.5 6.0 —	- -	0.25 1.0 –	-	0.00005 0.0002 0.0005	0.25 1.0 –	_ _ _	3.5 14 -	mW
Output Rise Time** $(C_L = 15 \text{ pF})$ $t_r = (3.0 \text{ ns/pF}) C_L + 35 \text{ ns}$ $t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$	2	t _r	5.0 10 15		-	-	80 35 25	175 75 –	-	1 1		- -	- - -	80 35 25	2 00 110 -	- - -		ns
Output Fall Time* * $(C_{\perp} = 15 \text{ pF})$ $t_f = (1.5 \text{ ns/pF}) C_{\perp} + 57 \text{ ns}$ $t_f = (0.75 \text{ ns/pF}) C_{\perp} + 24 \text{ ns}$ $t_f = (0.75 \text{ ns/pF}) C_{\perp} + 17 \text{ ns}$	2	tf	5.0 10 15	-	=	-	80 35 25	175 75	-	-	_	_	-	80 35 25	200 110 —	-	-	ns
Clock Turn-On, Turn-Off Delay Time** (C _L = 15 pF) Clock to 01 tpHL: tpLH = (1.75 ns/pF) C _L + 324 ns tpHL: tpLH = (0.70 ns/pF) C _L + 130 ns tpHL: tpLH = (0.53 ns/pF) C _L + 92 ns		tPHL, tPLH	5.0 10 15	-	-	-	350 140 100	600 225		_	-	_	-	350 140 100	650 250	-	-	ns
Clock to Q14 tPHL, tPLH = (1.75 ns/pF) C _L + 2774 ns tPHL, tPLH = (0.70 ns/pF) C _L + 990 ns tPHL, tPLH = (0.53 ns/pF) C _L + 592 ns			5.0 10 15	-	_	-	2.8 1.0 0.6	5.6 2.0	-	- - -	-	-	_	2.8 1.0 0.6	8.4 3.0	-	- - -	μs
Reset Turn-On Delay Time** (C _L = 15 pF) Reset on O _n tpHL = (1.75 ns/pF) C _L + 514 ns tpHL = (0.70 ns/pF) C _L + 190 ns tpHL = (0.53 ns/pF) C _L + 152 ns	_	tPHL	5.0 10 15			_ _ _	540 200 160	3000 775 –	- -	- - -	-	-		540 200 160	3500 900 -	-	-	ns
Minimum Clock Pulse Width (CL = 15 pF)	-	PWC	5.0 10 15	=	-	-	140 55 38	335 125 –	-	-	-	-	-	140 55 38	500 165 -	-	-	ns
Maximum Clock Pulse Frequency (C _L = 15 pF)	-	PRF	5.0 10 15	- - -	-	1.5 4.0 -	3.5 9.0 13	-	-	-	-	-	1.0 3.0	3.5 9.0 13	- -	-	-	мн:
Maximum Clock Rise and Fall Time (C _L = 15 pF)	-	t _r , t _f	5.0 10 15			NO M/	AXIMUM	_IMIT			-		-	& & &	100 100 —	-	-	μs
Minimum Reset Pulse Width (C _L = 15 pF)	-	PWR	5.0 10 15	-	-	-	320 120 80	2500 475	-	_	-	-	-	320 120 80	3000 550	_	-	ns


^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.


**The formula given is for the typical characteristics only.


†For dissipation at different external load capacitance (C_L) refer to corresponding formula:

PD(C_L) = PD + 1 x 10⁻³ (C_L - 15) VDD² f where:

PD in mW, C_L in pF, VDD in Vdc, and f in MHz.







MC14021AL MC14021CL MC14021CP

8-BIT STATIC SHIFT REGISTER

The MC14021 8-bit static shift register is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This shift register finds primary use in parallel to serial data conversion, asynchronous parallel input, serial output data queueing; and other general purpose register applications requiring low power and/or high noise immunity

- · Asynchronous Parallel Input/Serial Output
- Synchronous Serial Input/Serial Output
- Full Static Operation from DC to 7.0 MHz
- "Q" Outputs from Sixth, Seventh, and Eighth Stages
- Pin-for-Pin Replacement for CD4021A

McMOS

(LOW-POWER COMPLEMENTARY MOS)
8-BIT STATIC SHIFT REGISTER





CERAMIC PACKAGE CASE 620

1 PSUFFIX
PLASTIC PACKAGE
CASE 648

MAXÍMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratio	ng	Symbol	Value	Unit
DC Supply Voltage	MC14021AL MC14021CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	1	1	10	mAdc
Operating Temperature R	ange -MC14021AL -MC14021CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature Ran	T _{stg}	-65 to +150	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \!\leqslant\! (V_{in}$ or $V_{out}) \!\leqslant\! V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.i., either v_{SS} or v_{DD}

TRUTH TABLE


SERIAL OPERATION:

t	CLOCK	De	P/S	Q6 t = n+6	Q7 t = n+7	Q8 t = n+8
n		0	0	0	?	?
n+1 n+2		0	0	0	0	?
n+3		1	0	1	0	1
	7	Х	0	Q6	Q7	Ω8

PARALLEL OPERATION:

ļ	CLOCK	DS	P/S	D _m	*Q _m
	×	×	1	0	0
	×	l ×	1	1	1

*Q6, Q7, & Q8 are available externally X = Don't Care



ELECTRICAL CHARACTERISTICS

			١ ا	- 51	5°C	· ·	C14021A +25°C		417	5°C	Ar	o°C	T	14021CL +25 ^o C		19	5°C	i
Observation in the	e:-		VDD	-5! Min	Max	-		- Na	+12 Min				Min		Ne			١
Characteristic	Figure	Symbol	Vdc	Min		Min	Тур	Max		Max	Min	Max		Тур	Max	Min	Max	Un
Output Voltage "0" Level	_	V _{out}	5.0 10 15	-	0.01 0.01 -	-	0 0 0	0.01 0.01 	-	0.05 0.05 —	-	0.01 0.01 —	_	0 0	0.01 0.01 	-	0.05 0.05 	Vo
"1" Level	-		5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	_	4.95 9.95	-	Vo
			15		-		15			-	_	-		15		_	-	↓
Noise Immunity* (Vout ≥ 3.5 Vdc)	-	VNL	5.0 10	1.5 3.0	-	1.5	2.25 4.50	-	1.4 2.9		1.5	_	1.5 3.0	2.25	_	1.4	-	Vo
$(V_{Out} \geqslant 7.0 \text{ Vdc})$ $(V_{Out} \geqslant 10.5 \text{ Vdc})$		VNH	15	-	_	3.0	6.75		2.9	-	3.0	_	-	4.50 6.75		2.9	_	Vo
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc)		VNH	5.0 10	1.4 2.9		1.5 3.0	2.25 4.50	-	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.50	-	1.5	-	ľ
(V _{Out} ≤ 4.5 Vdc)			15		-	-	6.75	-	-	-		-	-	6.75	-	-	-	
Output Drive Current		Тон					·							†		-		mA
(V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc)			5.0 10 15	-0.62 -0.62	-	-0.50 -0.50	-1.3 -0.75	-	-0.35 -0.35	-	-0.23 -0.23	-	-0.20 -0.20	-1.3 -0.75	-	-0.16 -0.16	-	
(V _{OH} = 13.5 Vdc)				-			-3.5		-		-		-	-3.5		-		<u>.</u>
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$		lor	5.0 10 15	0.50 1.1	-	0.40 0.90	0.6 1.1 7.5	-	0.28 0.65	-	0.23 0.60	-	0.20 0.50	0.6 1.1 7.5	-	0.16 0.40	-	mΔ
Input Current	_	lin	-	_	_	-	10	-		_	-	_	_	10	-	-	_	pA
Input Capacitance (V _{in} = 0 Vdc)		Cin	_	-		_	5.0	-			_	_		5.0		-		pF
Quiescent Dissipation (CL = 15 pF, f = 0 Hz)	1	PQ					0.0							0.0				ml
			5.0 10	-	0.025 0.1	-	0.0015 0.005	0.025 0.1	-	1.5 6.0	-	0.25 1.0	-	0.0025	0.25 1.0	-	3.5 14	
Total Power Dissipation†			15				0.01							0.02	L			├-
(C _L = 15 pF)	-	PD	5.0 10					PD	= (10.1	mW/Mi mW/N mW/N	1Hz) f	+ 0.005	mW c					mi
0 D: T'			15				·	ال	- (12.1	11100710	1/12/1	7 0.01	11104					⊢
Output Rise Time (C _L = 15 pF)	2	t _r	5.0			_	100	300	_	_	_	_	_	100	400	_	_	n
			10 15	-	-	-	50 25	125 -	-	-	-	_	-	50 25	150 -	-	-	
Output Fall Time	2	t _r																n:
(C _L = 15 pF)			5.0 10	-	- :	-	100 50	300 125	-		-	-		100 50	200	-	-	
	•		15	-	1.00		25	-		_	_		_	25	-	-	_	
Turn-On, Turn-Off Delay Time (C _L = 15 pF)	2	tPHL, tPLH																n:
			5.0 10 15	-	-	-	200 100 65	750 225 –	-	-	-	-	-	200 100 65	1000 300	-	-	
Clock Pulse Width	2	PWC												"		_		n:
(C _L = 15 pF)	-		5.0	_	_	-	150	400	_	_				150	500	-	_	
			10	-	-	-	75	175	-	-	-	-		75	200	-	-	
Clock Pulse Frequency	2	PRF	15	-			50		-	_			_	50	_	-	_	MF
(C _L = 15 pF)			5.0 10	-	_	1.5 3.0	3.0 7.0	-	-	-	-	_	1.0 2.5	3.0 7.0	_	-	-	
			15	-		_	10				-		-	10	-			L
Clock Pulse Rise and Fall Time (C _L = 15 pF) V _{DD} = 5.0 to 15 Vdc)	2	t _r ,t _f		_	-	15	-		_	-	-		15	-			_	μ:
Parallel/Serial Control Pulse Width (C _L = 15 pF)	2	PWH					45-							15-				n
			5.0 10 15	1	-	_	150 75 50	400 175	-	-	-	_	-	150 75 50	200	-	-	
Setup Time	2	-					30							30				n
(C _L = 15 pF)	2	t _{setup}	5.0	_	_	_	150	300	_	_	_	_		150	300	_	-	"
							50	80						50		_	_	


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

¹ For dissipation at different external load capacitances refer to corresponding formula: $P_{T}(C_{L}) = P_{D} + 10^{-3} \; (C_{L} - 15 \; pF) \; V_{DD}^{2}f$ Where: P_{T} , P_{D} in mW, C_{L} in pF, V_{DD} in Vdc, and f in MHz.

Q V DD ID 500 μF 2 0.01 µF Ceramic Q6 Generator 50% Clock Input 未に P2 ΡЗ Variable Delay Р4 **Q**7 Sync Р5 Data Input 50% 木に Р6 Р7 Variable Width Р8 Q8 Generator 2 DS

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





MC14022AL MC14022CL MC14022CP

Advance Information


OCTAL COUNTER/DRIVER

The MC14022 is a four-stage Johnson octal counter with built-in code converter. High-speed operation and spike-free outputs are obtained by use of a Johnson octal counter design. The eight decoded outputs are normally low, and go high only at their appropriate octal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as octal counter or octal decode display applications.

- · Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- · Carry Out Output for Cascading
- 12 MHz (typical) Operation @ V_{DD} = 10 Vdc
- Divide-by-N Counting when used with MC14001 NOR Gate
- Pin-for-Pin Replacement for CD4022A


MAXIMUM RATINGS (Voltages referenced to Voc. Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage - MC14022AL - MC14022CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range — MC14022A L — MC14022CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C



McMOS

(LOW-POWER COMPLEMENTARY MOS)
OCTAL COUNTER/DIVIDER




FUNCTIONAL TRUTH TABLE

(Positive Logic)

	CLOCK		
CLOCK	ENABLE	RESET	OUTPUT = n
0	×	0	n
×	1	0	n
	0	0	n+1
~_	×	0	n
1	_	0	n+1
×		0	n
×	×	1	Ω0

X = Don't Care If n<4 Carry = 1, Otherwise = 0



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} or V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD)


This is advance information on a new introduction and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

						M	C14022A	\L					r	MC14022	CL/CP			
			VDD	-5	5°C		+25°C		+12	5°C	-40	o°C		+25°C		+80	°C	1
Characteristic	Fig.	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level	-	Vout	5.0	-	0.01		0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	Vd
		001	10	-	0.01	-	0	0.01	-	0.05		0.01	-	0	0.01	-	0.05	
			15			-	0		-	-		-	-	0	-	-		
"1" Level		1	5.0	4.99		4.99	5.0	-	4.95		4.95	- 1	4.99	5.0		4.95	-	
			10	9.99	_	9.99	10	-	9.95		9.95	-	9.99	10	-	9.95	-	
	1		15	_			15	-	-		1			15	-	- 1		
Noise Immunity*	1																	
(V _{out} ≥ 3.5 Vdc)	_	VNL	5.0	1.5	-	1.5	2.25		1.4	-	1.5	-	1.5	2.25	-	1.4	-	Vd
(V _{out} ≥ 7.0 Vdc)		.,,	10	3.0		3.0	4.5	-	2.9	_	3.0		3.0	4.5	-	2.9	-	1
(V _{out} ≥ 10.5 Vdc)		1	15	-	_	-	6.75	-	~	-	_		-	6.75	-	-		l
(V _{out} ≤ 1.5 Vdc)	_	VNH	5.0	1.4	-	1.5	2.25	_	1.5		1.4	-	1.5	2.25	_	1.5	_	Vd
(V _{out} ≤3.0 Vdc)	1	- 10 H	10	2.9	_	3.0	4.5	-	3.0	_	2.9		3.0	4.5	_	3.0		
(V _{out} ≤ 4.5 Vdc)	1	1	15	1		-	6.75	-		_		-		6.75	_	-		
Output Drive Current	_			 									1	-		1		
(VOH = 2.5 Vdc) Source	1	юн	5.0	-0.62	_	-0.5	-15		-0.35	_	-0.23		-0.2	-15		-0.16	-	mA
(VOH = 9.5 Vdc)	1	·OH	10	-0.62		-1.0	-1.0		-0.35	-	-0.23	_	-0.2	-1.0	-	-0.16		
(VOH = 13.5 Vdc)	1		15	-0.02		-	-3.6	_			-		-	-3.6	_	0.10		
0	1	1-	5.0	0.5		0.4	0.8	_	0.28		0.23		0.2	0.8	_	0.16		mΑ
(V _{OL} = 0.4 Vdc) Sink	'	10L	10	1.1	_	0.4	1.2	_	0.65	_	0.23		0.5	1.2		0.10		
(V _{OL} = 0.5 Vdc)			15	1	-	0.9	7.8	_	0.65	-	0.6	-	0.5	7.8	_	0.4	_	ĺ
(V _{OL} = 1.5 Vdc)	+			-			10		-	_	<u> </u>	-	-	10		-		pAc
	-	l _{in}	-			-			-	-	-	ļ		5.0	-	-		<u> </u>
Input Capacitance	1	C _{in}	-	-	-	-	5.0	-	-			-		5.0	-	-	-	pF
(V _{in} = 0)				ļ										-				
Quiescent Dissipation (C _L = 15 pF)**	2	PD	5.0				0.0015	0.025				0.25		0.0025	0.25		3.5	mΜ
P _D = (0.58 mW/MHz) f + 0.0015 mW			10	_	0.025	_	0.0015	0.025	_	1.5 6.0	-	1.0		0.0025	1.0	-	14	1
P _D = (1.8 mW/MHz) f + 0.005 mW		1	15	_	0.10	_	0.005	0.10		6.0	_ ^	1 ' 0	_	0.01	1.0	-	14	
P _D = (3.6 mW/MHz) f + 0.01 mW	+		15	ļ -			0.01							0.02	H-	-		-
Output Rise and Fall Time**		t _r , t _f												ļ				ns
(C _L = 15 pF)			5.0	_			100	175			_			100	200			
t _r , t _f = (4.8 ns/pF) C _L + 28 ns	1		10	_	_		35	75	_		_	_		35	110			
t _r , t _f = (1.5 ns/pF) C _L + 12.5 ns			15		_		20	/5	_		_	_] -	20	110	_		
t _f , t _f = (0.8 ns/pF) C _L + 8.0 ns Turn-On, Turn-Off Delay Time**	-		15	-			20		_				<u> </u>	20	ļ	-	<u> </u>	
	1	tPHL, tPLH										1	1	ļ				ns
(C _L = 15 pF) Reset to Decode Output	1		5.0				450	800	_					450	1200			
tpHL, tpLH = (2.0 ns/pF) CL + 420 ns	}		10				200	400	-				-	200	500			
tpHL, tpLH = (0.9 ns/pF) CL + 186.5 ns	1		15	1	_	_	120	400		_	_			120	500			
tpHL, tpLH = (0.7 ns/pF) CL + 109.5 ns	ļ		15	-	_		120			_	-			120	<u> </u>	<u> </u>		
Turn-On, Turn-Off Delay Time **	1	tPHL, tPLH					1						1			İ		ns
(C _L = 15 pF) Clock to C _{out}							250	550	_		_			250	700			1
tpHL, tpLH = (2.0 ns/pF) CL + 320 ns	1		5.0 10	_	-	_	350	550	_	_	_		-	350 125	300		_	1
tpHL, tpLH = (0.9 ns/pF) CL + 111.5 ns			15	_	-	_	125 85	250		_	-	-	_	85	300	_	_	
tpHL, tpLH = (0.7 ns/pF) CL + 74.5 ns			15	<u> </u>			85			_		ļ -		85	ļ <u> </u>	-	<u> </u>	-
Turn-On, Turn-Off Delay Time**		tPHL, tPLH								ì		1						ns
(C _L = 15 pF) Clock to Decode Output							*05	200					1	405	040			
tPHL, tPLH = (2.0 ns/pF) CL +455 ns	1		5.0		-		485	730	-	-	-	-	-	485	940	1 .	-	
tpHL, tpLH = (0.9 ns/pF) CL + 166.5 ns	1		10	-	-	-	180	360				-	-	180	400	- :	-	
tpHL, tpLH = (0.7 ns/pF) CL + 114.4 ns	1		15	-	-		125	-	-	L -	-		-	125	-		_	1

The clock input has an improved noise immunity of typically 60% of V_{DD} from either input level.

"The formula given is for the typical characteristics only.

FIGURE 1 – TYPICAL OUTPUT SOURCE AND OUTPUT SINK CHARACTERISTICS TEST CIRCUIT



	Output Sink Drive	Output Source Drive
Outputs	(S1 to A)	Clock to desired Output (S1 to B)
Carry	Clock to 5 thru 7 (S1 to B)	S1 to A
V _{GS} =	V _{DD}	-V _{DD}
V _{DS} =	Vout	V _{out} -V _{DD}

	1 1		1			M	C14022A	L						VIC 14022	CL/CP)
			VDD	-5	5°C		+25°C		+12	5°C	-40	o°C		+25°C		+85	5°C]
Characteristics	Fig.	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Turn-Off Delay Time	3	[†] PLH	i															ns
(C _L = 15 pF) Reset to C _{out}													l				1	
$tp_{LH} = (2.0 \text{ ns/pF}) C_L + 320 \text{ ns}$			5.0	-	-		350	750	- 1	-		-	-	350	1000	-	-	
$tp_{LH} = (0.9 \text{ ns/pF}) C_L + 111.5 \text{ ns}$			10	-	- 1		125	250		-	- 1	-	-	125	300		-	1
tpLH = (0.7 ns/pF) CL + 69.5 ns			15	vota.	-	-	80	_	-	-	-	_	-	80	-	-	_	
Minimum Clock Pulse Width	3	PWC		,														ns
	į į		5.0	-	-		100	200	-	-	- 1	-	-	100	250	-	-	
			10	-	-	-	42	70	- 1	-	-	-	-	42	100	-	-	
			15	-	-		30			-	-		-	30		-	-	
Maximum Clock Frequency	3	PRF	ĺ															MH:
			5.0	-	- 1	2.5	5.0	-	-	-	-	-	2.0	5.0	-	-	-	
			10	-	-	7.0	12	-		-	-	-	5.0	12	-	-	-	
			15	-		_	16				-		<u> </u>	16				
Minimum Reset Pulse Width	3	PWR	1	1								ì	1					ns
			5.0	-	-	-	200	330	- 1		- 1	-	-	200	500		-	l
	1 1		10	-	- 1	-	100	165	-		-	-	-	100	250	-	-	j
			15	-	-	-	75	_	-	-		_	-	75	_		_	
Reset Removal Time	3	t _{rem}											1					ns
			5.0	-	-	-	300	500	-	-	-		-	300	750	-	-	1
	- 1 1		10	-	-	-	100	200	-	-	-	-	-	100	275	-	-	
			15	-			80	-	-		_		-	80	_	-	-	
Maximum Clock Input Rise and	3	t _r , t _f											l					μs
Fall Time			5.0								-	-	-	∞	100			l
(C _L = 15 pF)			10]		No N	/laximum	Limit				-	-	- 00	100			
was a second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of			15	<u> </u>							-	-		- 00	_			
Clock Enable Setup Time	3	tsetup	1															ns
(C _L = 15 pF)			5.0	- '	- 1	_	175	300	-	-	- 1	-	-	175	700	-	-	1
			10		-	-	75	150	-	~		-	-	75	300	-	-	1
			15	-	-		52	-	-	-	-	-	_	52	-	-	-	
Clock Enable Release Time	3	trel																ns
(CL = 15 pF)			5.0	-	- 1	-	260	405	-	- 1	- ,		-	260	700	-	~	
	- 1 1		10	-	- 1	-	100	200	- 1	-	-	-		100	300		-	1
			15	-	- 1		70	-	-	-	- 1		-	70	- 1	-	_	l

NOTE: All unused inputs should be returned to either V_{DD} or V_{SS} as appropriate for circuit application.

FIGURE 2 - TYPICAL POWER DISSIPATION TEST CIRCUIT





FIGURE 3 - AC MEASUREMENT DEFINITION AND FUNCTIONAL WAVEFORMS



MC14023AL MC14023CL MC14023CP

TRIPLE 3-INPUT "NAND" GATE

The MC14023 triple 3-input NAND gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14023AL)
 = 3.0 Vdc to 16 Vdc (MC14023CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout − > 50
- Input Impedance = 10^{12} ohms typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 750 ohms typical
- Pin-For-Pin Replacement for CD4023

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Rating	Symbol	Value	Unit
DC Supply Voltage MC14023A MC14023CL/C	- טטי	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range — MC14023A —MC14023CL/0	- 1	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

McMOS


(LOW-POWER COMPLEMENTARY MOS)
TRIPLE 3-INPUT "NAND" GATE






L SUFFIX CERAMIC PACKAGE CASE 632 P SUFFIX PLASTIC PACKAGE CASE 646

LOGIC DIAGRAM (Positive Logic)



V_{DD} = Pin 14 V_{SS} = Pin 7



ELECTRICAL CHARACTERISTICS


							MC	14023	4L					MC1	4023CL	_/CP]
				VDD	-55	o°C		+25°C		+12	5°C	-40	o°C		+25°C		+85	оС	
Characteristi	с	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level		V _{out}	5.0 10	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vdc
	''1'' Level			5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	 -	4.95 9.95	-	
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc)			V _{NL}	5.0 10	1.5	-	1.5 3.0	2.25 4.5	-	1.4	-	1.5	-	1.5	2.25 4.5	-	1.4 2.9	-	Vdc
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$			VNH	5.0 10	1.4 2.9	-	1.5	2.25 4.5	-	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.5	-	1.5 3.0	-	Vdo
Output Drive Current (V _{OH} - 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	1	ЮН	5.0 10 15	-0.62 -0.62 		-0.5 -0.5 -	-1.5 -1.0 -3.6	-	-0.35 -0.35 -	_ _ _	-0.23 -0.23 -		-0.2 -0.2 -	-1.5 -1.0 -3.6	-	-0.16 -0.16 -		mAd
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	2	lor	5.0 10 15	0.5 1.1 -	-	0.4 0.9 	0.8 1.2 7.8	-	0.28 0.65 —	-	0.23 0.6 -	-	0.2 0.5 -	0.8 1.2 7.8	-	0.26 0.4 -	-	mAd
Input Current		1	lin	-		-	-	10	_	_	-	-	-	-	10	-	-	-	pAd
Input Capacitance (V _{in} = 0)			C _{in}	-	-	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation		3	PD	5.0 10	-	0.25 1.0	-	0.005 0.01	0.25 1.0	-	15 60	-	0.25 10		0.025 0.05	2.5 10	-	75 300	μW
Output Rise Time (C _L = 15 pF)		4	t _r	5.0 10 15				100 35 15	175 75	_ _ _	-	- - -	-	-	100 35 15	200 110	-		ns
Output Fall Time (C _L = 15 pF)		4	t _f	5.0			_	75	475							-			ns
				10 15	_ _ _	-	-	75 25 14	175 75 –	-	_ _ _	-	-	-	75 25 14	200 110 -	- - -	_ _ _	
Turn-On Delay Time (CL = 15 pF)		4	[†] PHL	5.0 10	-	_	-	60 25	75 50	-		_			60 25	100 60	-	-	ns
Turn-Off Delay Time		4	tPLH	15	-	_	-	12	-		-		-	-	12	-	_	-	ns
(C _L - 15 pF)		7	YPLH	5.0 10 15	-	-	-	60 25 18	75 50	-	_	_	-	 - -	60 25 18	100 60	-	-	115


^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS

V_{DD} = -V_{GS} 14 10H V_{out} 7 = V_{SS} V_{DS} = V_{out} -V_{DD} All unused inputs connected to ground.

FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS








FIGURE 3 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 4 - SWITCHING TIME TEST CIRCUIT AND WAVEFORM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

7

MC14024AL MC14024CL MC14024CP

SEVEN STAGE RIPPLE COUNTER

The MC14024 is a seven stage ripple counter with short propagation delays and high maximum clock rates. The Reset input has standard noise immunity (typically 45% of Vpp), however the Clock input has a typical noise immunity of 70% of Vpp with no maximum Clock input rise or fall time. The output of each counter stage is buffered.

- Quiescent Power Dissipation = 0.01 μW/package typical
- Noise Immunity = 45% of V_{DD} typical
- · Diode Protection on All Inputs
- · Output Transitions Occur on the Falling Edge of the Clock Pulse
- 8-MHz Operation @ VDD = 10 Vdc typical
- Exceedingly Slow Input Transition Rates may be Applied to the Clock Input
- Pin-For-Pin Replacement for CD4024A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

	*	00.		
Rati	ng	Symbol	Value	Unit
DC Supply Voltage	- MC14024A L - MC14024CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		1	10	mAdc
Operating Temperature R	ange - MC14024AL - MC14024CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	ige	T _{stg}	-65 to +150	°c

McMOS

(LOW-POWER COMPLEMENTARY MOS)

SEVEN STAGE RIPPLE COUNTER






L SUFFIX CERAMIC PACKAGE CASE 632 P SUFFIX
PLASTIC PACKAGE
CASE 646

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that V_{in} or V_{out} be constrained to the range $V_{SS} \leqslant (V_{in}$ or $V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD})



	1						MC14024	¥L					N	IC14024CL		,		1
		1	VDD	-5	5°C		+25°C		+12	5°C	-40	o°C		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level		Vout	5.0 10 15	-	0.01 0.01	-	0 0 0	0.01 0.01	-	0.05 0.05	-	0.01	-	0 0	0.01 0.01	-	0.05 0.05	Vde
"1" Level			5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95	-	4.99 9.99	_	4.99 9.99	5.0 10 15		4.95 9.95	-	
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)		VNL	5.0 10 15	1.5 3 0	=	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	1.5 3.0	_	1.5 3.0	2.25 4.50 6.75		1.4 2.9	-	Vdi
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		VNH	5.0 10 15	1.4 2.9 —	_	1.5 3.0 	2.25 4.50 6.75	-	1.5 3.0 —	-	1.4 2.9 –	_	1.5 3.0	2.25 4.50 6.75	_	1.5 3.0	-	Vde
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	1	ЮН	5.0 10 15	-0.62 -0.62	-	-0.5 -0.5 -	-1.5 -1.0 -3.6	_	-0.35 -0.35	-	-0.23 -0.23 -	_	-0.20 -0.20 -	-1.5 -1.0 -3.6	_ _ _	-0.16 -0.16	_	mA
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	2	lor	5.0 10 15	0.50 1.10 	_	0.40 0.90 —	0.80 1.20 7.80	-	0.28 0.65 -	-	0.23 0.60 -	-	0.20 0.50 -	0.80 1.20 7.80	-	0.60 0.40	- - -	mAd
Input Current		lin	-	-		-	10	-	_		-	-	-	10	-	-	-	pAc
Input Capacitance (V _{in} = 0)		Cin		-	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	рF
Quiescent Dissipation** (C _L = 15 pF, f = 0 Hz) P _D = (0.645 mW/MHz) f + 0.0025 μW P _D = (2.5 mW/MHz) f + 0.01 μW P _D = (5.6 mW/MHz) f + 1.0 μW	3	PD	5.0 10 15		0.25 1.0	-	0.0025 0.01 1.0	0.25 1.0	_	15 60 –		-	-	0.0025 0.01 1.0	2.5 10	-	75 300	μV
Output Rise and Fall Time** (C _L = 15 pF) t _r , t _f = (4.3 ns/pF) C _L + 35 ns t _r , t _f = (1.5 ns/pF) C _L + 12.5 ns t _r , t _f = (0.47 ns/pF) C _t + 8.0 ns	4	t _r ,t _f	5.0 10 15		-	-	100 35 15	175 75 –	-	-	_ _	_	-	100 35 15	200 110 –	_	_	ns
Turn-On, Turn-Off Delay** (CL = 15 pF) (Clock to Q1) tpHL, tpLH = (2.7 ns/pF) CL + 284.5 ns tpHL, tpLH = (1.6 ns/pF) CL + 96 ns tpHL, tpLH = 1.2 ns/pF) CL + 72 ns	4	tPHL, tPLH	5.0 10 15	_	_	_	325 120 90	400 150		-	-	-	-	325 120 90	500 180	_	_	ns
Turn-On, Turn-Off Delay** (C _L = 15 pF) (Clock to Q7) tpHL, tpLH = 2.7 ns/pF) C _L + 959.5 ns tpHL, tpLH = 1.6 ns/pF) C _L + 376 ns tpHL, tpLH = 1.2 ns/pF) C _L + 282 ns	4	tpHL, tpLH	5.0 10 15	-	_	-	1000 400 300	2000 545 –	=	_	- - -	-	-	1000 400 300	3000 750	_		ns
Reset Delay Time** (CL = 15 pF) (Reset to Qn) tPHL, tPLH = (2.7 ns/pF) CL + 459.5 ns tPHL, tPLH = (1.6 ns/pF) CL + 226 ns tPHL, tPLH = (1.6 ns/pF) CL + 162 ns	4	₹R	5.0 10 15	_ _ _		_	500 250 180	700 350 –	-	-	-	-	-	500 250 180	800 400 –	-		ns
Minimum Clock Pulse Width NCP = PCP = PW _C	4	PWC	5.0 10 15	-	-	-	200 60 40	330 125	_	-	-	-	-	200 60 40	500 165	- - -	-	ns
Minimum Reset Pulse Width	4	PWR	5.0 10 15	-	_	-	375 200 150	500 300 -		-	-	_	-	375 200 150	600 350	_	_	ns
Reset Removal Time	4	t _{rem}	5.0 10 15	_	-	-	250 75 50	375 110		-	-	_	- - -	250 75 50	625 190	-	- - -	ns
Maximum Clock Input Rise and Fall Times		t _r ,t _f	5.0 10 15			No	Maximum	Limit			-	-	-	∞ ∞	100 100	_	-	μs

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT






FIGURE 3 - POWER DISSIPATION TEST CIRCUIT



TRUTH TABLE

	INUIHIABLE										
CLOCK	RESET	STATE									
0	0	No Change									
0	1	All Outputs Low									
1	0	No Change									
1	1	All Outputs Low									
	0	No Change									
	1	All Outputs Low									
	0	Advance One Count									
	1	All Outputs Low									

FIGURE 4 - FUNCTIONAL WAVEFORMS



MC14025AL MC14025CL MC14025CP

TRIPLE 3-INPUT "NOR" GATE


The MC14025 triple 3-input NOR gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.


- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of VDD typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14025AL)
 = 3.0 Vdc to 16 Vdc (MC14025CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout − > 50
- Input Impedance = 10¹² ohms typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 750 ohms typical
- Pin-for-Pin Replacement for CD4025A

MCMOS

(LOW-POWER COMPLEMENTARY MOS)

TRIPLE 3-INPUT "NOR" GATE






MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Ra	ating	Symbol	Value	Unit		
DC Supply Voltage	-MC14025AL -MC14025CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc		
Input Voltage, All Inputs		V _{in}	V _{DD} to -0.5	Vdc		
DC Current Drain per Pin		ı	10	mAdc		
Operating Temperature	Range MC14025AL MC14025CL/CP	TA	-55 to +125 -40 to +85	°C		
Storage Temperature F	Range	T _{stg}	-65 to +150	°C		

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).



ELECTRICAL CHARACTERISTICS

				MC14025AL							MC14025CL/CP								
				VDD	-55 ⁰ C		+25°C		+125°C		-40°C		+25°C			+85°C			
Characteristic		Figure	Symbol		Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level	1,2,3	Vout	5.0 10		0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0 0	0.01 0.01	-	0.05 0.05	Vdc
'	"1" Level			5.0 10	4.99 9.99	_	4.99 9.99	5.0 10	_	4.95 9.95	_	4.99 9.99	_	4.99 9.99	5.0 10	_	4.95 9.95	-	Vdc
Noise Immunity* $(V_{out} \ge 3.5 \text{ Vdc})$ $(V_{out} \ge 7.0 \text{ Vdc})$		-	V _{NL}	5.0 10	1.5 3.0	_	1.5 3.0	2.25 4.5	-	1.4 2.9	_	1.5 3.0	-	1.5 3.0	2.25 4.5	-	1.4 2.9	_	Vdc
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$			V _{NH}	5.0 10	1.4 2.9	-	1.5 3.0	2.25 4.5	-	1.5 3.0	-	1.4 2.9		1.5 3.0	2.25 4.5	_	1.5 3.0	_	Vdc
Output Drive Current (V _{Out} = 2.5 Vdc) (V _{Out} = 9.5 Vdc) (V _{out} = 13.5 Vdc)	Source	4	10н	5.0 10 15	-0.62 -0.62 -		-0.5 -0.5 -	-1.5 -1.0 -3.6	- - -	-0.35 -0.35 		-0.23 -0.23		-0.2 -0.2 -	-1.5 -1.0 3.6	- - -	-0.16 -0.16 -	ı	mAdc
$(V_{out} = 0.4 \text{ Vdc})$ $(V_{out} = 0.5 \text{ Vdc})$ $(V_{out} = 1.5 \text{ Vdc})$	Sink	5	lOL	5.0 10 15	0.5 1.1 —	_ _ _	0.4 0.9 -	0.8 1.2 7.8		0.28 0.65 -	- - -	0.23 0.6 -	_	0.2 0.5 -	0.8 1.2 7.8	-	0.16 0.4	- - -	mAdc
Input Current		-	lin	-	-	-	-	10	_	-	-	-		-	10	_	-	-	pAdc
Input Capacitance (V _{in} = 0)			Cin	-	-	-	-	5.0	-	_	_	-	-	-	5.0	-	-	-	рF
Quiescent Dissipation			PD	5.0 10	_	0.25 1.0	-	0.005 0.01	0.25 1.0	_	15 60	-	0.25 10	-	0.025 0.05	2.5 10	_	75 300	μW
Output Rise Time (C _L = 15 pF)		9	tr	5.0 10 15	-	- - -	- - -	100 35 15	175 75 –	-	_ _ _		_ _ _	- -	100 35 15	200 110 -	- - -	- - -	ns
Output Fall Time (C _L = 15 pF)		9	tf	5.0 10 15	- - -	- - -	_ _ _	100 35 20	175 75 —	-	-	-	 -	-	100 35 20	200 110 –	-	- -	ns
Turn-On Delay Time (C _L = 15 pF)		9	tPHL	5.0 10 15	_	-	-	60 25 12	75 50 –	- - -	_ _ _	- - -	-	-	60 25 12	100 60	_ _ _	-	ns
Turn-Off Delay Time (C _L = 15 pF)		9	tPLH	5.0 10 15	_ _ _	- - -	- - -	60 25 18	75 50 –	 - -	-	-	-	- -	60 25 18	100 60	-	-	ns

^{*}DC Noise Margin (V_{NH} , V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 3 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE





FIGURE 4 - TYPICAL SOURCE CURRENT CHARACTERISTICS TEST CIRCUIT







FIGURE 5 - TYPICAL SINK CURRENT CHARACTERISTICS TEST CIRCUIT






FIGURE 6 – TYPICAL GATE POWER DISSIPATION CHARACTERISTICS

T_A = +25°C C_L = 6.0 pF PD, POWER DISSIPATION PER GATE (mW) Unused inputs connected 10 to VSS Vpp = 15 Vdc 0.1 5.0 Vdc 0.01 ш 0.001 1000 5000 0.5 10 100 f, FREQUENCY (kHz)

FIGURE 7 – TYPICAL GATE POWER DISSIPATION CHARACTERISTICS




FIGURE 8 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 9 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC14027AL MC14027CL MC14027CP

DUAL J-K FLIP-FLOP

The MC14027 dual J-K flip-flop is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each flip-flop has independent J, K, Clock, Set and Reset inputs. These devices may be used in control, register, or toggle functions. They find primary use where very low power dissipation and/or high noise immunity inherent in CMOS offers a system advantage.

- Quiescent Power Dissipation = 50 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14027AL)
 = 3.0 Vdc to 16 Vdc (MC14027CL/CP)
- Single Supply Operation Positive or Negative
- Toggle Rate = 8.0 MHz typical
- Logic Swing Independent of Fanout
- Logic Edge-Clocked Flip-Flop Design —
 Logic state is retained indefinitely with clock level either high
- or low; information is transferred to the output only on the positive-going edge of the clock pulse.
- Pin-for-Pin Replacement for CD4027

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	MC14027AL MC14027CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	1	1	10	mAdc
Operating Temperature F	lange MC14027AL MC14027CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Rar	nge	T _{stg}	-65 to +150	°C

TRUTH TABLE


Synchronous J $\mathbf{Q}_{\mathbf{n}}$ Κ Q_{n+1} n n Q_n Q_n 1 0 0 0 1 0 0 0 1 0 1 1 0 0 1

	Asynch	ronous	;
R	S	a	ā
1	0	0	1
0	1	1	0
1	1	1	1

McMOS

(LOW-POWER COMPLEMENTARY MOS)


DUAL J-K FLIP-FLOP



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

BLOCK DIAGRAM



			l			м	C1402						MC	14027				i
		1	ļ	-5	5°C		+25°C			25°C		0 _o C		+25°C			5°C	1
Characteristic		Figure	Symbol	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage (V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)	"O" Level	_	VOL	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vda
(V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)	"1" Level		∨он	4.99 9.99	_	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	_	4.99 9.99	5.0 10	-	4.95 9.95	-	Vde
Noise Immunity (V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)		_	VNL	1.5 3.0	-	1.5 3.0	2.25 4.5	-	1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.5	-	1.4 2.9	-	Vdo
(V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)			VNH	1.4 2.9	_	1.5 3.0	2.25 4.5	-	1.5 3.0	-	1.4 2.9	_	1.5 3.0	2.25 4.5	_	1.5 3.0	-	Vde
Output Drive Current (V _{OH} = 2.5 Vdc, V _{DS} = 5.0 Vdc) (V _{OH} = 9.5 Vdc, V _{DS} = 10 Vdc)	Source	4	ГОН	-0.62 -0.62	-	-0.5 -0.5	-1.5 -1.0	-	- 0.35 - 0.35	-	-0.23 -0.23		-0.2 -0.2	-1.5 -1.0	-	-0.16 -0.16	-	mAd
(V _{OL} = 0.4 Vdc, V _{DS} = 5.0 Vdc) (V _{OL} = 0.5 Vdc, V _{DS} = 10 Vdc)	Sink	5	IOL	0.5 1.1	-	0.4 0.9	0.8 1.2	-	0.28 0.65	-	0.23 0.6	_	0.2 0.5	0.8 1.2	-	0.16 0.4	-	mAe
Input Current		-	l in	-	-	-	10	-	-	=	-	-	-	10	-	-	-	pAc
Input Capacitance (Vin = 0)		-	Cin	_	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation (V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)		2,3	PD	-	5.0 20	-	0.025 0.05	5.0 20	-	300 1200		50 200	-	0.05 0.2	50 200		700 2800	μW
Output Rise Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		6.7	tr	-	-	-	100 35	175 75	-	-	-	-	-	100 35	200 110	-	-	ns
Output Fall Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		6,7	tf	-		-	100 35	175 75	-	-	-	-	-	100 35	200 110	-	-	ns
Turn-On Delay Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		6,8	tPHL	-	-	-	150 75	300 110	-	1.1	1 1	-	-	150 75	400 150	- 1	-	ns
Turn-Off Delay Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		6,8	tPLH	-	_	-	150 75	300 110	-	_		-	-	150 75	400 150	-	-	ns
Min Clock Pulse Width (CL = 15 pF, V _{DD} = 5.0 Vdc) (CL = 15 pF, V _{DD} = 10 Vdc)		6	PW	-	-	-	125 50	300 100	-	-	1 1	-	-	125 50	400 150	-	-	ns
Max Clock Pulse Frequency (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		6	PRF	-	-	1.5 4.5	3.0 8.0	-	-	_	-	-	1.0	3.0 8.0	-	-	_	МН
Clock Pulse Rise and Fall Times $(C_L = 15 \text{ pF, V}_{DD} = 5.0 \text{ Vdc})$ $(C_L = 15 \text{ pF, V}_{DD} = 10 \text{ Vdc})$		6	t _r , t _f	-	-	15 5.0	-	-	-	-	-	-	15 5.0	-	-	-	-	μs
Set and Reset Propagation Delay Times (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		-	tpHL/tpLH	-	-	-	175 75	225 110	-		-	-	-	175 75	350 150	-	-	ns
Set and Reset Pulse Width (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		-	PWH	-	-		125 50	200 80	-	=	-	=	-	125 50	300 120	=	_	ns
Setup Time (CL = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		-	^t setup	-	-	-	70 25	150 50	-	- 1	-	-	-	70 25	200 75	_	-	n

 $^{\circ}$ DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level, that the circuit will withstand before producing an output state change.



Note: Unused inputs connected to VSS.

- 2. J, K Inputs: $V_R = V_S = V_{NL}$ min a. V_{th} L: (J) $V_K = "1"$ Increase V_J "0" state level until toggling
 - action begins. (K) V_J = "1" Increase V_K "0" state level until toggling action begins.
 - b. V_{th} H: (J) V_K = "1" Decrease V_J "1" state level until
 - toggling action stops. (K) $V_J = "1"$ Decrease $V_K "1"$ state level until toggling action stops.
- 3. Set, Reset Inputs: $V_J = V_K = V_{DD} V_{NH}$ min a. V_{th} L: Increase V_R or V_S "0" state level until toggling
 - action stops.
 - b. Vth H: Decrease VR or VS "1" state level until toggling action begins.

FIGURE 2 - POWER DISSIPATION TEST CIRCUIT




FIGURE 3 – TYPICAL POWER DISSIPATION CHARACTERISTICS





FIGURE 4 - TYPICAL OUTPUT SOURCE



-6.0

-8.0

-10

- 10


-8.0

Ď

Vout-VDD, DRAIN VOLTAGE (Vdc)

_15 ydc

FIGURE 5 - TYPICAL OUTPUT SINK



VDS, DRAIN VOLTAGE (Vdc)

FIGURE 6 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS








FIGURE 7 - TYPICAL RISE AND FALL TIMES versus LOAD CAPACITANCE 250 TA = 250C J = K = 1 tr and tf, RISE AND FALL TIMES (ns) 200 VDD = 5.0 Vdc 150 -10 Vda 15 Vdc 100 50 οL 0 CL, LOAD CAPACITANCE (pF)









MC14028AL MC14028CL MC14028CP

BCD-TO-DECIMAL DECODER BINARY-TO-OCTAL DECODER

The MC14028 decoder is constructed so that an 8421 BCD code on the four inputs provides a decimal (one-of-ten) decoded output, while a 3-bit binary input provides a decoded octal (one-of-eight) code output with D forced to a logic "0". Expanded decoding such as binary-to-hexadecimal (one-of-16), etc., can be achieved by using other MC14028 devices. The part is useful for code conversion, address decoding, memory selection control, demultiplexing, or readout decoding.

- Diode Protection on All Inputs
- Noise Immunity = 45% of V_{DD} typical
- High Fanout − > 50
- Buffered Outputs Compatible with HTL and Low-Power TTL
- Positive Logic Design
- Low Power Dissipation of 25 nW/package typical
- Low Outputs on All Illegal Input Combinations
- Pin-for-Pin Replacement for CD4028A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage - MC14028AL - MC14028CL/CP	v _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	ı	10	mAdc
Operating Temperature Range – MC14028AL — MC14028CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

BLOCK DIAGRAM -о з Q1 0 14 Q2 -02 3-Bit Octal 13.0 QЗ -0 15 Binary Decoded 8421 Decimal Inputs Q4 -0 1 BCD Outputs Decoded -0 6 Q5 Outputs Inputs -0 7 12 O **Q**6 07 -04 **-**0 9 റമ -0 5 09 V_{DD} = Pin 16 VSS = Pin 8

McMOS

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-DECIMAL DECODER BINARY-TO-OCTAL DECODER



L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX
PLASTIC PACKAGE
CASE 648

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $v_{SS}\,\mbox{or}\,\,v_{DD}$).

TRUTH TABLE

		INF	UT					C	TUC	PU	Т			
Į	D	С	В	Α	Ω9	Q8	Q7	Q6	Q 5	Q4	Q3	Q2	Q1	QΟ
	0	0	0	0	0	0	0	0	0	0	0	0	0	1
١	0	0	0	1	0	0	0	0	0	0	0	0	1	0
ı	0	0	1	0	0	0	0	0	0	0	0	1	0	0
ı	0	0	1	1	0	0	0	0	0	0	1	0	0	0
	0	1	0	0	0	0	0	0	0	1	0	0	0	0
-	0	1	0	1	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	1	0	0	0	0	0	0
	0	1	1	1	0	0	1	0	0	0	0	0	0	0
	1	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	1	1	0	0	0	0	0	0	0	0	0
-	1	0	1	0	0	0	0	0	0	0	0	0	0	0
L	1	0	1	1	0	0	0	0	0	0	0	0	0	0
ſ	1	1	0	0	0	0	0	0	0	0	0	0	0	0
١	1	1	0	1	0	0	0	0	0	0	0	0	0	0
١	1	1	1	0	0	0	0	0	0	0	0	0	0	0
l	1	1	1	1	0	0	0	0	0	0	0	0	0	0


/

							MC14028A	\L					M	C14028CL/	CP			
			VDD	-5	5°C		+25°C		+12	5°C	-4	ooc .		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level		V _{out}	5.0 10 15	-	0.01 0.01 -	-	0 0 0	0.01 0.01 —	1 1 1	0.05 0.05 —	-	0.01 0.01 -	-	0 0 0	0.01 0.01	- -	0.05 0.05 —	Vde
"1" Level			5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15		4.95 9.95 —	-	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95	1 -	Vd
Noise Immunity* (V _{Out} ≥ 3.5 Vdc) (V _{Out} ≥ 7.0 Vdc) (V _{Out} ≥ 10.5 Vdc)		V _{NL}	5.0 10 15	1.5 3.0 –		1.5 3.0	2.25 4.50 6.75		1.4 2.9	-	1.5 3.0	1 -	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9 —		Vd
(V _{Out} ≤ 1.5 Vdc) (V _{Out} ≤ 3.0 Vdc) (V _{Out} ≤ 4.5 Vdc)		V _{NH}	5.0 10 15	1.4 2.9 —	-	1.5 3.0	2.25 4.50 6.75		1.5 3.0 —	- - -	1.4 2.9 —		1.5 3.0 —	2.25 4.50 6.75	=	1.5 3.0 —	111	Vde
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)		Іон	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50 -	-1.8 -1.0 -3.9	-	-0.35 -0.35		-0.23 -0.23 -	- - -	-0.20 -0.20 -	-1.8 -1.0 -3.9	-	-0.16 -0.16 	1 1 1	mAd
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$		lOL	5.0 10 15	0.50 1.1 —	-	0.40 0.90	0.78 2.0 7.8	-	0.28 0.65 —	_	0.23 0.60		0.20 0.50	0.78 2.0 7.8	-	0.16 0.40 —	1 1 1	mAd
Input Current		lin	_	_	-	_	10		_	_	_	_	-	10	-	_		pAd
Input Capacitance (Vin = 0)		C _{in}	-	-	-	-	5.0	-	-	-	-	-	-	5.0	_	-		рF
Quiescent Dissipation**† (C _L = 15 pF, f = 0 Hz) P _D = (1.3 mW/MHz) f +0.000025 mW P _D = (5.0 mW/MHz) f +0.000010 mW P _D = (11.5 mW/MHz) f + 0.00023 mW	1a	PD	5.0 10 15		0.025 0.10 —	_ _ _	0.000025 0.000010 0.00023	0.025 0.10	-	1.5 6.0 —		0.25 1.0 	 	0.000025 0.000010 0.00023	0.25 1.0 —	-	3.5 14 -	mV
Output Rise Time** $(C_L = 15 \text{ pF})$ $t_r = (3.0 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$	1b	t _r	5.0 10 15	- - -	- - -	_ _ _	70 35 25	175 75	-				- 7 -	70 35 25	200 110		- - -	ns
Output Fall Time** (C _L = 15 pF) t _f = (1.5 ns/pF) C _L + 47 ns t _f = (0.77 ns/pF) C _L + 23 ns t _f = (0.59 ns/pF) C _L + 16 ns	1b	tf	5.0 10 15	-	-	_	70 35 25	175 75		-	-	-		70 35 25	200 110	_ _ _	-	ns
Turn-Off Delay Time** (CL = 15 pF) tpLH = (1.7 ns/pF) CL + 120 ns tpLH = (0.8 ns/pF) CL + 45 ns tpLH = (0.47 ns/pF) CL + 40 ns	1b	tPLH	5.0 10 15	=	-		145 57 47	480 180	-		-		-	145 57 47	700 290 –	-	 - -	ns
Turn-On Delay Time** (C _L = 15 pF) tpH _L = (1.0 ns/pF) C _L + 225 ns tpH _L = (0.67 ns/pF) C _L + 90 ns tpH _L = (0.33 ns/pF) C _L + 60 ns	1b	^t PHL	5.0 10 15		_ _ _		240 100 65	480 180		_ _ _		- - -	-	240 100 65	700 290	-	-	ns


^{*}PC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

[†]For dissipation at different external Load Capacitance (C_L) refer to corresponding formula: P_D (C_L) = P_D + 10⁻³ (C_L - 15 pF) V_{DD}^2 f

where: PD in mW, CL in pF, VDD in Vdc, and f in MHz.



LOGIC DIAGRAM




Expanded decoding can be performed by using the MC14028 and other McMOS Integrated Circuits. The circuits in Figure 2 converts any 4-bit code to a decimal or hexadecimal code. The accompanying table shows the input binary combinations, the associated "output numbers" that go "high" when selected, and the

"redefined output numbers" needed for the proper code. For example: For the combination DCBA = 0111 the output number 7 is redefined for the 4-bit binary, 4-bit gray, excess-3, or excess-3 gray codes as 7, 5, 4, or 2, respectively. Figure 3 shows a 6-bit binary 1-of-64 decoder using nine MC14028 circuits and two MC14009 inverting hex buffers.

The MC14028 can be used in decimal digit displays, such as, neon readouts or incandescent projection indicators as shown in Figure 4.

FIGURE 2 – CODE CONVERSION CIRCUIT
AND TRUTH TABLE



																					E AND				O
ĺ																				Hexac	ecimal		Decin	nal	
	ΝP	UTS	6					(וטכ	rpu	1 T.	N UN	иве	RS						4-Bit Binary	4-Bit Gray	xcess-3	Gray	Aiken	4221
D	С	В	Α	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	4 90	40	Ě	ž	٨	4
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0			0	0
0	0	0	יו	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1			1	1
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	,	0	0	2	3		0	2	2
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	3	2	0	3	3	
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	4	7	1	4	4	
0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	5	6	2		1	3
0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	6	4	3	1		4
0	1	1	1	0	0	0	0	٥	0	٥	٥	1	٥	0	0	0	0	0	0	7	5	4	2		
1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	8	15	5		Г	
1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	9	14	6		l	5
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	10	12	7	9		6
1	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	11	13	8		5	
1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	12	8	9	5	6	Γ
1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	13	9		6	7	7
1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	14	11		8	8	8
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	15	10		7	9	9

FIGURE 3 - SIX-BIT BINARY 1-OF-64 DECODER





FIGURE 4 - DECIMAL DIGIT DISPLAY APPLICATION



MC14032AL MC14032CL MC14032CP MC14038AL MC14038CL MC14038CP

Advance Information

TRIPLE SERIAL ADDERS

The MC14032 and MC14038 triple serial adders have the clock and carry reset inputs common to all three adders. The carry is added on the positive-going clock transition for the MC14032, and on the negative-going clock transition for the MC14038. Typical applications include serial arithmetic units, digital correlators, digital servo control systems, datalink computers, and flight control computers.


- Static Operation from dc to 5.0 MHz
- Buffered Outputs
- · Single-Phase Clocking
- Quiescent Power Dissipation = 0.25 μW/package typical
 V_{DD} = 5.0 Vdc
- Pin-for-Pin Replacement for CD4032A and CD4038A

McMOS

(LOW-POWER COMPLEMENTARY MOS)

TRIPLE SERIAL ADDERS

Positive Logic — MC14032 Negative Logic — MC14038





MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)


Rating	Symbol	Value	Unit
DC Supply Voltage -MC14032AL/038AL -MC14032CL,CP/038CL,CP	v _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range- MC14032AL/038AL MC14032CL,CP/038CL,CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°c

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance

circuit. For proper operation it is recommended that V_{in} or V_{out} be constrained to the range $V_{out} = V_{out} = V_{out}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $V_{out} = V_{out}$).









This is advance information on a new introduction and specifications are subject to change without notice.

						14032		14038					032CL		14038			
			VDD	-55	°C		+25°C	:	+12	5°C	-40	°C		+25°C		+85	o°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Level "0" Level		Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	~	0	0.01	_	0.05	
			10	-	0.01		0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	١.,
			15	-	-	-	0	-	-	-	-	-		0	-	-	-	Vo
"1" Level			5.0 10	4.99 9.99	_	4.99 9.99	5.0 10	-	4.95	-	4.99	_	4.99	5.0	_	4.95	_	l
I Level			15	9.99	_	9.99	15	_	9.95	-	9.99		9.99	10 15	_	9.95	_	1
Noise Immunity*		VNL	<u> </u>						0.00		-			13				Vo
(Vout ≥ 3.5 Vdc)		-14	5.0	1.5		1.5	2.25	_	1.4	_	1.5	_	1.5	2.25		1.4		``
(V _{out} ≥7.0 Vdc)			10	3.0	-	3.0	4.50	-	2.9	- 1	3.0	_	3.0	4.50	_	2.9	_	
(V _{out} ≥ 10.5 Vdc)			15	-			6.75	_	_		-			6.75	-	_		
(V _{out} ≤ 1.5 Vdc)		V _{NH}	5.0	1.4	-	1.5	2.25	-	1.5	-	1.4	_	1.5	2.25	-	1.5	-	ve
(Vout ≤3.0 Vdc)	1		10	2.9	-	3.0	4.50	-	3.0	-	2.9	-	3.0	4.50	-	3.0	-	
(V _{out} ≤ 4.5 Vdc)			15	-	-	-	6.75		_	_		-		6.75	_	_	-	
Output Drive Current	1	IOH											1	i			ł	mA
(VOH = 2.5 Vdc) Source			5.0	-0.62	-	-0.5	-1.3		-0.35	-	-0.23	-	-0.2	-1.3	-	-0.16	-	l
(V _{OH} = 9.5 Vdc)			10 15	-0.62	-	-0.5	-0.9	-	-0.35	-	-0.23	-	-0.2	-0.9	-	-0.16	-	l
(V _{OH} = 13.5 Vdc)	_		5.0	-	-	-	-3.0		-		-		-	-3.0				├-
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc)	2	lor	10	0.5 1.1	_	0.4 0.9	0.6		0.28	_	0.23	-	0.2	0.6 1.6	-	0.16 0.4	-	mA
(V _{OL} = 1.5 Vdc)			15	1.1	_	-	6.0	_	0.65	_	0.6	_	0.5	6.0] _	0.4	_	l
Input Current	 	lin	-	_	_	_	10		_		_	_	_	10	-			pА
Input Capacitance	+	Cin	_	-	_		5.0	_	-					5.0	_	_		pl
(V _{in} = 0)		l cin	_			_	3.0		_	_	_	_		3.0	_	_		P
Quiescent Dissipation (C ₁ = 15 pF)	3	PD																ш
PD = (3.5 mW/MHz) CL + 0.00025 mW	J	1	5.0	- 1	25	-	0.25	25	_	-	-	250	-	0.25	250	_	3500	-
$P_D = (14 \text{ mW/MHz}) C_L + 0.001 \text{ mW}$			10	-	100	-	1.0	100	-	-		1000	-	1.0	1000	-	14000	İ
$P_D = (30 \text{ mW/MHz}) C_L + 0.002 \text{ mW})$			15	-	-	-	_	-	-	-	-	-	_		-	-	_	
Output Rise and Fall Time**		t _r ,t _f																r
(C _L = 15 pF)									l									
$t_r, t_f = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$			5.0	-	-	-	75	175	-	-	- 1	-	-	75	200	-	-	Į.
$t_r, t_f = (1.5 \text{ ns/pF}) \text{ CL} + 12.5 \text{ ns}$ $t_r, t_f = (1.0 \text{ ns/pF}) \text{ CL} + 10 \text{ ns}$	1		10 15	_	_	_	35 25	75	-	_	_	_	_	35 25	110	-	_	1
Turn-On and Turn-Off Delay Time**	4		15				25	<u> </u>	<u> </u>	<u> </u>				25				
(C _I = 15 pF)	4	tPHL,tPLH							1						l			n
A,B or Invert to Sum								l										
tpHL,tpLH = (1.8 ns/pF) CL + 198 ns			5.0	-	_		225	1100	_	_	_	_ !	_	225	1400	_	_	l
tpHL,tpLH=(0.8 ns/pF) CL + 78 ns			10	-	-	-	90	250	-	- 1	-	- 1	_	90	300	-		
tpHL,tpLH=(0.6 ns/pF) CL+61 ns			15	- 1	- 1	-	70	-	-	-	-	- 1	-	70	-	-	-	
Clock to Sum								l							l			
tpHL,tpLH = (1.8 ns/pF) CL + 423ns	1		5.0	-	-	-	450	2200	-	-	-		~	450	2400	-	-	
tpHL,tpLH=(0.8ns/pF) CL+138ns			10 15	_	_	_	150	500	-	-	_	-	_	150 115	600	_	_	
tpHL,tpLH=(0.6 ns/pF) CL + 106 ns Input Setup Time #	4		5.0	_	_	_	-10	10	-	-	_			-10	10	_		├
rnput Setup 1 line #	"	^t setup	10		_		0	10	_	-	_	_	_	-10	10	_	_	ns
			15	-	_	_	0	-		_		_	_	0	-			
Maximum Clock Pulse Frequency		PRF	5.0	_		1.5	4.0	_	_	_	_	_	1.0	4.0	_	_		мн
(C _L = 15 pF)			10	_	_	3.0	10	- 1	-	_	_	_	2.5	10	_	_		١
			15		-	-	12	-	-	_	_	_	_	12	_	-	_	l
Maximum Clock Rise and Fall Times		t _r ,t _f	5.0	_	_	15	_	_	_	_	_	_	15	_	_	_	_	μs
			10	-	-	15	-	-	-	-	-	_	15	-	-	-		آ ا
	1		15		_	1		l _					1	l _				1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

[#]Input Setup Time is defined as the minimum time required between the positive transition of the clock (MC14032) and a change of state of A, B, or Reset. (Negative transition for MC14038).





Note: Unused input pins must be connected to either VDD or VSS.

FIGURE 1 - TYPICAL OUTPUT SOURCE TEST CIRCUIT




FIGURE 2 - TYPICAL OUTPUT SINK TEST CIRCUIT




FIGURE 3 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS




FIGURE 4 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS V_{DD} Inv 1 Α2 Programmable В2 Pulse Inv 2 S2 Generator ΑЗ вз Inv 3 Clock CR S3 φvss MC14032 -V_{DD} , 50% -0 V ·v_{DD} 50% -0 V ← t_{setup} ·VDD Clock ^{-- t}PLH ⊷^tPLH ←^tPHL Vон 90% 50% 10% Sum VOL MC14038 VDD 50% 0 V VDD 50% -o v v_{DD} 50% Clock 0 V ⊢^tPHL -tPLH — tPHL -t_{PLH} 90% 50% 10% v_{OH} Sum -VoL

MC14034AL MC14034CL

8-BIT UNIVERSAL BUS REGISTER

The MC14034AL/CL is a bidirectional 8-bit static parallel/serial, input/output bus register. The device contains two sets of input/output lines which allows the bidirectional transfer of data between two buses; the conversion of serial data to parallel form, or the conversion of parallel data to serial form. Additionally the serial data input allows data to be entered shift/right, while shift/left can be accomplished by hard-wiring each parallel output to the previous parallel bit input.

Other useful applications for this device include pseudo-random code generation, sample and hold register, frequency and phase-comparator, address or buffer register, and serial/parallel input/output conversions.

- Bidirectional Parallel Data Input
- Quiescent Power Dissipation = 5.0 μW/package typical
 V_{DD} = 10 Vdc
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14034AL)
 = 3.0 Vdc to 16 Vdc (MC14034CL)
- Static Operation 0 to 5.0 MHz @ VDD = 10 Vdc
- Single Supply Operation = Positive or Negative
- Pin-for-Pin Replacement for CD4034A


MAXIMUM RATINGS (Voltages referenced to VSS, Pin 12)


Rating		Symbol	Value	Unit
DC Supply Voltage	MC14034AL MC14034CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		1	10	mAdc
Operating Temperature R	ange-MC14034AL -MC14034CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	ge	T _{stg}	-65 to +150	°c

McMOS

(LOW-POWER COMPLEMENTARY MOS)

8-BIT UNIVERSAL BUS REGISTER





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{Out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

MC14034 (continued)

ELECTRICAL CHARACTERISTICS

						MC	14034	AL					M	14034	CL			
			$ v_{DD} $	-55	o _C		+25°C		+12	5°C	-40	ooc .		+25°C	: .	+85	5°C	l
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	V _{out}	5.0 10 15	-	0.01 0.01	- - -	0 0 0	0.01 0.01 —	-	0.05 0.05	-	0.01 0.01 —	-	0	0.01 0.01	-	0.05 0.05	Vdc
"1" Level			5.0 10 15	4.99 9.99 —	-	4.99 9.99	5.0 10 15	-	4.95 9.95		4.99 9.99 —	-	4.99 9.99 —	5.0 10 15	-	4.95 9.95		
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)	-	V _{NL}	5.0 10 15	1.5 3.0	- - -	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	1 1	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	1 - 1	1.4	-	Vdc
(V _{Out} ≤ 1.5 Vdc) (V _{Out} ≤ 3.0 Vdc) (V _{Out} ≤ 4.5 Vdc)		VNH	5.0 10 15	1.4 2.9 		1.5 3.0	2.25 4.50 6.75	- - -	1.5 3.0		1.4 2.9 —	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0	- - -	Vdc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	-	ІОН	5.0 10 15	-0.62 -0.62	-	-0.5 -0.5 -	-1.5 -1.0 -3.6	- - -	-0.35 -0.35	111	-0.23 -0.23 -	=	-0.2 -0.2	-1.5 -1.0 -3.6	-	-0.16 -0.16	-	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	-	lOL	5.0 10 15	0.5 1.1	-	0.4 0.9	0.9 2.3 7.8	<u>-</u>	0.28 0.65	-	0.23 0.6 —	-	0.2 0.5	0.9 2.3 7.8	_	0.16 0.4 —	-	mAdc
Input Current	-	lin	-	-	-	-	10	_	-	_	-	-	_	10	_	-	_	pAdc
Input Capacitance (V _{in} = 0)	-	Cin	-	-	-	-	5.0	-	-		-	-	-	5.0	-	-	-	pF
Quiescent Dissipation	1,2	PD	5.0 10 15	-	0.025 0.1	- - -	0.0015 0.005 0.015			- - -	-	-	-	0.0015 0.005 0.015			3.5 14 —	mW
Output Transition Times* $(C_L=15\text{pF})$ A Data Output, B Data Output $t_p,t_f=(1.9\text{ns/pF})C_L+47\text{ns}$ $t_p,t_f=(1.0\text{ns/pF})C_L+20\text{ns}$ $t_p,t_f=(0.7\text{ns/pF})C_L+15\text{ns}$	3,4,5	t _r ,t _f	5.0 10 15				75 35 25	175 75 –	111	_	-	1 1 1	-	75 35 25	200 110 –	111	-	ns
Turn-On Turn-Off Delay Time** (C _L = 15 pF) A (B) Synchronous Parallel Data Input, B (A) Parallel Data Output tpLH.tpHL = (0.9 ns/pF) C _L + 459 ns tpLH.tpHL = (0.4 ns/pF) C _L + 169 ns tpLH.tpHL = (0.3 ns/pF) C _L + 121	3,4,5	tPLH, tPHL	5.0 10 15		-		470 175 125	940 350	111	- - -		1 - 1	- -	470 175 125	1200 480 —	1 1 1	_	ns
Turn-On, Turn-Off Delay Time** (C _L = 15 pF) A (B) Asynchronous Parallel Data Input, B (A) Parallel Data Output tpLH,tpHL = (1.2 ns/pF) C _L + 432 ns tpLH,tpHL = (0.5 ns/pF) C _L + 143 ns tpLH,tpHL = (0.4 ns/pF) C _L + 104 ns		tPLH, tPHL	5.0 10 15	_	-	_	450 150 110	900	1 1		-	-	=	450 150	1350 450	1 1		ns
Minimum Clock Pulse Width (C _L = 15 pF)		PWC	5.0 10 15	_ _ _	-	-	170 70 55	340 70	_	- - -	- - -	_	-	110 170 70 55	500 200	-	-	ns
Maximum Clock Pulse Frequency (CL = 15 pF)		PRF	5.0 10 15	-	-	1.5 3.0 –	2.5 6.0 8.0	-	-	- - -	- - -	-	1.0 2.5 —	2.5 6.0 8.0	- - -	1 1 1	-	MHz
Maximum Clock Pulse Rise and Fall Time (C _L = 15 pF)		t _r ,t _f	5.0 10	_	-	15 15		_	_	-	-	-	15 15	-		- 1	_	μς
A, B Input Setup Time (C _L = 15 pF)		^t setup	5.0 10 15	-	-		35 15 12	70 30 	-	- - -	=	-	_	35 15 12	100 45 —	-	- - -	ns
Minimum High Level AE, P/S, A/S Pulse Width (C _L = 15 pF)		PW	5.0 10 15	_	-	_	200 90 80	400 180	-	-	-	-	=	200 90 80	600 270	-	-	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

TRUTH TABLE

					TROTH TABLE
"A" Enable	P/S	A/B	A/S	MODE	OPERATIONT
0	0	0	х	Serial	Synchronous Serial data input, A and B parallel data outputs disabled.
0	0	1	×	Serial	Synchronous Serial data input, B-Parallel data output.
0	1	0	0	Parallel	B Synchronous Parallel data inputs, A-Parallel data outputs disabled.
	1	0	1	Parallel	B Asynchronous Parallel data inputs, A-Parallel data outputs disabled.
0	1	1	0	Parallel	A-Parallel data inputs disabled, B-Parallel data outputs, synchronous data recirculation.
0	1	1	1	Parallel	A-Parallel data inputs disabled, B-Parallel data outputs, asynchronous data recirculation.
1	0	0	×	Serial	Synchronous serial data input, A-Parallel data output.
1	0	1	×	Serial	Synchronous serial data input, B-Parallel data output.
1	1	0	0	Parallel	B-Synchronous Parallel data input, A-Parallel data output.
1	. 1	0	1	Parallel	B-Asynchronous Parallel data input, A-Parallel data output.
1	1	1	0	Parallel	A-Synchronous Parallel data input, B-Parallel data output.
1	1	1	1	Parallel	A-Asynchronous Parallel data input, B-Parallel data output.

X = Don't Care

[†]Outputs change at positive transition of clock in the serial mode and when the A/S input is low in the parallel mode. During transfer from parallel to serial operation, A/S should remain low in order to prevent D_S transfer into flip-flops.

FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS




FIGURE 2 — TYPICAL POWER DISSIPATION CHARACTERISTICS

100

100

TA = +25°C

VDD = 15 Vdc

10 Vdc


10 Vdc

10 Vdc


4 Alternating 1 and 0
Pattern CL on all outputs.


f, INPUT CLOCK FREQUENCY (kHz)


FIGURE 3 – PROPAGATION DELAY AND TRANSITION TIMES WAVEFORMS



PROPAGATION AND TRANSITION TIME TEST CIRCUITS









APPLICATIONS

FIGURE 6 — 16-BIT PARALLEL IN/PARALLEL OUT, PARALLEL IN/SERIAL OUT, SERIAL IN/PARALLEL OUT, SERIAL IN/SERIAL OUT REGISTER





7

MC14035AL MC14035CL MC14035CP

4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTER

The MC14035 4-bit shift register is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. It consists of a 4-stage clocked serial-shift register with synchronous parallel inputs and buffered parallel outputs. The Parallel/Serial (P/S) input allows serial-right shifting of data or synchronous parallel loading via inputs Dp0 thru Dp3. The True/Complement (T/C) input determines whether the outputs display the Q or $\overline{\mathbf{Q}}$ outputs of the flip-flop stages. J- $\overline{\mathbf{K}}$ logic forms the serial input to the first stage. With the J and $\overline{\mathbf{K}}$ inputs connected together they operate as a serial "D" input. Additional characteristics can be found on the Family Data Sheet.

This device may be effectively used for shift-right/shift-left registers, parallel-to-serial/serial-to-parallel conversion, sequence generation, up/down Johnson or ring counters, pseudo-random code generation, frequency and phase comparators, sample and hold registers, etc. . .

- 4-Stage Clocked Serial-Shift Operation
- · Synchronous Parallel Loading of all Four Stages
- J-K Serial Inputs on First Stage
- Asynchronous True/Complement Control of all Outputs
- Fully Static Operation
- · Asynchronous Master Reset
- Data Transfer Occurs on the Positive-Going Clock Transition
- No Limit on Clock Rise and Fall Times
- All Inputs are Buffered
- 6.0 MHz Operation @ V_{DD} = 10 Vdc

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating		Symbol	Value	Unit
DC Supply Voltage	-MC14035AL MC14035CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		1	10	mAdc
Operating Temperature Rang	e-MC14035AL MC14035CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range		T _{stg}	-65 to +150	°C

TRUTH TABLE


	INP	UTS		t _n OUTPUT
С	J	ĸ	R	Ω0
\	0	0	0	0
	0	1	0	Q0 (n - 1)
	1	0	0	Q0 (n - 1)
\/ ×	1	1	0	1
	×	×	0	Q0 (n - 1)
	×	×	1	0


x = Don't Care P/S = 0 = Serial Mode T/C = 1 = True Outputs

McMOS

(LOW-POWER COMPLEMENTARY MOS)

4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTER





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or $V_{DD}).$

	-		.,		-00		WC14035				-	.0.	MC	14035CL	/CP		0.	-
	ĺ	1 1	VDD		5°C		+25°C		-	25°C		°C		+25°C		+85		4
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Un
Output Voltage "0" Level	-	V _{out}	5.0 10 15	-	0.01 0.01 -	-	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01 -	-	0 0	0.01 0.01	=	0.05 0.05	Vd
"1" Level			5.0 10 15	4.99 9.99 —	-	4.99 9.99	5.0 10 15	=	4.95 9.95	Ξ	4.99 9.99	=	4.99 9.99	5.0 10 15	=	4.95 9.95	-	Vdi
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)	-	VNL	5.0 10 15	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	_	1.5 3.0		1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	Vd
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		VNH	5.0 10 15	1.4 2.9	=	1.5 3.0	2.25 4.50 6.75	=	1.5 3.0	_	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0 —		Vd
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	-	ЮН	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50 -	-1.7 -0.9 -3.5	-	-0.35 -0.35	-	-0.23 -0.23 -		-0.20 -0.20 -	-1.7 -0.9 -3.5	-	-0.16 -0.16	-	mAd
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)		lor	5.0 10 15	0.50 1.1 —	-	0.40 0.90	0.78 2.0 7.8	-	0.28 0.65	-	0.23 0.60	- - -	0.20 0.50 -	0.78 2.0 7.8	-	0.16 0.40 —		mAd
Input Current	Ι-	lin	_	-	-		10	-	-		-		-	10	-	_		pAd
Input Capacitance (V _{in} = 0 Vdc)	-	Cin	-	_	-	_	5.0		-	-	_	_	-	5.0	-		-	pΕ
Quiescent Dissipation **† (C _L = 15 pF, f = 0Hz)	-	Pα	5.0 10 15	_ _ _	0.025 0.10	-	0.000025 0.0001 0.00023	0.025 0.10		1.5 6.0	111	0.25 1.0	- 1	0.000025 0.0001 0.00023	0.25 1.0 —	-	3.5 14	mV
Power Dissipation (Dynamic plus Quiescent) (C _L = 15 pF)	-	PD	5.0 10 15		I	L		PD = (1	3 mW/M	MHz) f + Hz) f + 0 Hz) f + 0	.0001 m	w						m₩
Output Rise Time**	T -	t _r																ns
$(C_{\perp} = 15 \text{ pF})$ $t_{r} = (3.0 \text{ ns/pF}) C_{\perp} + 25 \text{ ns}$ $t_{r} = (1.5 \text{ ns/pF}) C_{\perp} + 12 \text{ ns}$ $t_{r} = (1.1 \text{ ns/pF}) C_{\perp} + 8.0 \text{ ns}$			5.0 10 15	~	-	-	70 35 25	175 75 -	-		-	-	-	70 35 25	200 110	-	_	
Output Fall Time ** ($C_L = 15 pF$) $t_f = (1.5 ns/pF) C_L + 47 ns$ $t_f = (0.75 ns/pF) C_L + 24 ns$ $t_f = (0.55 ns/pF) C_L + 17 ns$	-	tf	5.0 10 15	-	-		70 35 25	175 75	1.1.1		-	-	-	70 35 25	200 110		-	ns
Clock to Q or Q Propagation Delay Time** (C _L = 15 pF) tp _{LH} .tp _{HL} = (1.75 ns/pF) C _L + 223 ns tp _{LH} .tp _{HL} = (0.70 ns/pF) C _L + 88 ns tp _{LH} .tp _{HL} = (0.53 ns/pF) C _L + 67 ns	1	tPLH tPHL	5.0 10 15	- - -		-	250 100 75	500 200	-		-	_	-	250 100 75	700 300 —	-	-	ns
Reset to Q or \overline{Q} Propagation Delay Time** ($C_L = 15 \text{ pF}$) tp_H,tpHL = (1.75 ns/pF) $C_L + 223 \text{ ns}$ tp_H,tpHL = (0.70 ns/pF) $C_L + 89 \text{ ns}$ tp_H,tpHL = (0.53 ns/pF) $C_L + 67 \text{ ns}$	-	tPHL tPLH	5.0 10 15		-	1 - 1	250 100 75	500 200	-	~ 1	-	-	-	250 100 75	700 300	-	_	ns
Minimum Clock Pulse Width (C _L = 15 pF)	1	PWC	5.0 10 15	-	-	-	135 45 40	335 165	-	-	-	-	-	135 45 40	500 250	-	-	ns
Minimum Reset Pulse Width (C _L = 15 pF)	-	PWR	5.0 10 15	-	-		80 40 35	400 175	-	-	-	-	- -	80 40 35	500 200	-	-	ns
Maximum Clock Pulse Rise and Fall Time	-	t _r ,t _f	5.0 10					×imum	Limit			-	100 100 100	00 00 00	-	-	_	μs
Maximum Clock Pulse Frequency (C _L = 15 pF)	1	PRF	5.0 10 15	_	-	1.5 3.0	2.5 6.0 10	-	-	-	-	-	1.0	2.5 6.0 10	-	-	-	MH2
J.K Setup Time (C _L = 15 pF)	1	^t setup	5.0 10 15	-	-	-	120 50 30	500 200	-	-	-	-	-	120 50 30	750 250	-	=	ns
P/S Control Setup Time (C _L = 15 pF)	1	^t setup	5.0 10 15	-	-	-	25 10 7.5	500 200	-	_	-	_	=	25 10 7.5	750 250	-	-	ns
Parallel Input Setup Time (C _L = 15 pF)	1	^t setup	5.0 10 15	-	-	-	90 20 15	500 200	-	-	-	-	_	90 20	750 250	-	-	ns


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.


*The formula given is for the typical characteristics only.

*For dissipation at different external Load Capacitance (C_L) refer to corresponding formula:

P_T(C_L) = P_D + 2 × 10⁻² (C_L - 15 pF) V_DD⁴;

where: P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MH_Z.





7

MC14040AL MC14040CL MC14040CP

12-BIT BINARY COUNTER

The MC14040 12-stage binary counter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This part is designed with an input wave shaping circuit and 12 stages of ripple-carry binary counter. The device advances the count on the negative-going edge of the clock pulse. Applications include time delay circuits, counter controls, and frequency-driving circuits.

- · Fully Static Operation
- Quiescent Power Dissipation = 50 nW/package typical @ VDD = 5.0 V
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14040AL)
 = 3.0 Vdc to 16 Vdc (MC14040CL/CP)
- Low Input Capacitance = 5.0 pF typical
- All 12 Buffered Outputs Available
- Common Reset Line
- 13 MHz Typical Counting Rate @ VDD = 15 V
- Pin-for-Pin Replacement for CD4040A

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratir	ng	Symbol	Value	Unit
DC Supply Voltage	MC14040AL MC14040CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		ı	10	mAdd
Operating Temperature R	ange – MC14040AL – MC14040CL/CP	Тд	-55 to +125 -40 to +85	°C
Storage Temperature Ran	ge	T _{stg}	-65 to +150	°C

McMOS

(LOW-POWER COMPLEMENTARY MOS)
12-BIT BINARY COUNTER





L SUFFIX CERAMIC PACKAGE CASE 620

P SUFFIX
PLASTIC PACKAGE
CASE 648


TRUTH TABLE

CLOCK	RESET	OUTPUT STATE
_	0	No Change
7	0	Advance to next state
×	1	All Outputs are low

X = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $V_{i\eta}$ and V_{out} be constrained to the range $V_{SS} \leqslant (V_{i\eta} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).



ļ				_		M	C14040A	L,					MC	14040CL	/CP	r		l
1			VDD		5°C		+25°C		+12	5°C	-40	ос		+25°C		+8	5°C	1
	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Un
Output Voltage "O" Level	-	V _{out}	5.0 10 15		0.01 0.01		0 0	0.01 0.01	1 1 1	0.05 0.05		0.01 0.01	1 1 1	0 0	0.01 0.01	-	0.05 0.05	Vd
"1" Level			5.0 10 15	4.99 9.99		4.99 9.99	5.0 10 15	1 1 1	4.95 9.95 —		4.99 9.99	-	4.99 9.99	5.0 10 15	1 - 1	4.95 9.95	-	
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc)	-	VNL	5.0 10 15	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75		1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	Vd
(V _{OUT} ≤1.5 Vdc) (V _{OUT} ≤1.5 Vdc) (V _{OUT} ≤3.0 Vdc) (V _{OUT} ≤4.5 Vdc)		VNН	5.0 10 15	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	-	1.5		1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0	=	Vd
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	-	Іон	5.0 10 15	-0.62 -0.62 -		-0.5 -0.5	-1.7 -0.9 -3.5		-0.35 -0.35		-0.23 -0.23 -	-	-0.2 -0.2 -	-1.7 -0.9 -3.5	-	-0.16 -0.16 -	-	mAc
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	-	lor	5.0 10 15	0.5 1.1 -	1 1 1	0.4 0.9 -	0.78 2.0 7.8	- -	0.28 0.65 –	1 1 1	0.23 0.6 –		0.2 0.5 –	0.78 2.0 7.8	-	0.16 0.4 —	-	mAc
Input Current	-	lin	-	-	-	-	10	-	-	-	-	-	-	10	-	-	-	pAd
Input Capacitance (V _{in} = 0)	+	C _{in}	-	_	1	-	5.0	_	-	1	_	-	-	5.0	-	-	-	pF
Quiescent Dissipation** [†] (C _L = 15 pF, f = 0 Hz) P _D = (1.2 mW/MHz) f + 0.00005 mW P _D = (5.0 mW/MHz) f + 0.0002 mW P _D = (13.5 mW/MHz) f + 0.0005 mW	1	₽D	5.0 10 15	- - -	0.025 0.10 –		0.00005 0.0002 0.0005	0.025 0.10 -	1 1 1	1.5 6.0 –	- -	0.25 1.0 —	- - -	0.00005 0.0002 0.0005	0.25 1.0 -	-	3.5 14 	mW
Output Rise Time** $(C_L = 15 \text{ pF})$ $t_F = (3.0 \text{ ns/pF}) C_L + 35 \text{ ns}$ $t_F = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_F = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$	2	tr	5.0 10 15	-	1 1 1		80 35 25	175 75 –			- - -	-		80 35 25	200 110	1 1 1	_	ns
Output Fall Time** $(C_{\perp} = 15 \text{ pF})$ $t_{f} = (1.5 \text{ ns/pF}) C_{\perp} + 57 \text{ ns}$ $t_{f} = (0.75 \text{ ns/pF}) C_{\perp} + 24 \text{ ns}$	2	tf	5.0	-			80 35	175 75	-	-	-	_	-	80 35	200 110		_	ns
t _f = (0.55 ns/pF) C _L + 17 ns Clock Turn-On, Turn-Off Delay Time** (C _L = 15 pF)	2	tPHL, tPLH	15	_	-	_	25	_		_	-	_	-	25	_	_		ns
Clock to Q1 tpHL: tpLH = (1.75 ns/pF) CL + 324 ns tpHL: tpLH = (0.70 ns/pF) CL + 130 ns tpHL: tpLH = (0.53 ns/pF) CL + 92 ns			5.0 10 15	- - -	-		350 140 100	700 280 -	-		- - -	-	-	350 140 100	1050 420 -		-	
Clock to Q12 tpHL, tpLH = (1.75 ns/pF) CL + 2474 ns tpHL, tpLH = (0.70 ns/pF) CL + 890 ns tpHL, tpLH = (0.53 ns/pF) CL + 492 ns			5.0 10 15	-	1 1 1		2.5 0.9 0.5	5.0 1.8 –	- 1 -		- - -	-	-	2.5 0.9 0.5	7.5 2.7 —		- - -	
Reset Turn-On Delay Time** (CL = 15 pF) Reset on Q _n tpHL = (1.75 ns/pF) CL + 514 ns tpHL = (0.70 ns/pF) CL + 190 ns tpHL = (0.53 ns/pF) CL + 152 ns	_	^t PHL	5.0 10 15		1 1		540 200 160	1080 400	1 1 1	1 -		1 1		540 200 160	1620 600	1 1	- -	ns
Minimum Clock Pulse Width (C _L = 15 pF)	-	PWC	5.0 10 15	-	-	-	140 55 38	250 100 –	1 1 1	-	-	-	-	140 55 38	385 150 –	-	-	ns
Maximum Clock Pulse Frequency (CL = 15 pF)	-	PRF	5.0 10 15	-		2.0 5.0 -	3.5 9.0 13	- - -	-	- - -	- - -	-	1.5 3.5 —	3.5 9.0 13	-	-	-	MHz
Maximum Clock Rise and Fall Time (C _L = 15 pF)	-	t _r , t _f	5.0 10 15			NO MA	XIMUM	LIMIT			-		-	80 80 80	100 100 -	-	-	μs
Minimum Reset Pulse Width	_	PWR	5.0	_	-	-	320 120	640 240	-	-	-	_	_	320	960 360	-	_	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

*The formula given is for the typical characteristics only.

*For dissipation at different external load capacitance (C_L) refer to corresponding formula:

*PD(C_L) = PD + 1 × 10⁻³ (C_L -15) V_{DD}² (where:

*PD in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.






FIGURE 3 - TIMING DIAGRAM



APPLICATIONS INFORMATION

TIME-BASE GENERATOR

A 60 Hz sinewave obtained through a 1.0 Megohm resistor connected directly to a standard 120 Vac power line is applied to the clock input of the MC14040. By selecting outputs Q5, Q10, Q11, and Q12 division by 3600 is accomplished. The MC14040 decodes the counter outputs, produces a single output pulse, and resets the binary counter. The resulting output frequency is 1.0 pulse/minute.



7

Advance Information


QUAD LATCH

The MC14042 quad latch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each latch has a separate data input, but all four latches share a common clock. The clock polarity (high or low) used to strobe data through the latches can be reversed using the polarity input. Information present at the data input is transferred to outputs Q and \overline{Q} during the clock level which is determined by the polarity input. When the polarity input is in the logic "0" state, data is transferred during the low clock level, and when the polarity, input is in the logic "1" state the transfer occurs during the high clock level.

- Buffered Data Inputs
- Common Clock
- · Positive or Negative Edge Clocked
- Q and Q Outputs
- Double Diode Input Protection
- No Limit on Clock Rise or Fall Times

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratir	ng	Symbol	Value	Unit
DC Supply Voltage	MC14042AL MC14042CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		ı	10	mAdc
Operating Temperature R	ange MC14042AL MC14042CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature Ran	ge	T _{stg}	-65 to +150	°C



McMOS

(LOW-POWER COMPLEMENTARY MOS)

QUAD LATCH






L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX
PLASTIC PACKAGE
CASE 648

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

PIN ASSIGNMENT



TRUTH TABLE

CLOCK	POLARITY	Q
0	0	Data
	0	Latch
1	1	Data
٦	1	Latch


This is advance information on a new introduction and specifications are subject to change without notice.

LECTRICAL CHARACTERISTIC						N	IC14042A	L		_			MC	14042CL	/CP			-
		_	VDD		o°C	-	+25°C		+12	_		°C	-	+25°C			5°C	4
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uı
Output Voltage "0" Level (V _{in} = V _{SS} , V _{DD})	-	V _{out}	5.0 10	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	\ \frac{1}{3}
"1" Level	-		15 5.0 10	4.99 9.99	_	4.99 9.99	5.0 10	1 1 1	4.95 9.95	- -	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	Vo
		1	15	-	_	3.55	15	_	-	-	J.JJ	_	-	15	_	-	_	l
Noise Immunity*	-	VNL																V
(V _{Out} ≥ 3.5 Vdc) (V _{Out} ≥ 7.0 Vdc) (V _{Out} ≥ 10.5 Vdc)			5.0 10 15	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75		1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	
(Vout ≥ 10.5 Vac/	_	VNH		-	_		0.75			-				0.73				V
(V _{out} ≤ 1.5 Vdc)		- 1417	5.0	1.4	-	1.5	2.25	-	1.5	_ '	1.4	-	1.5	2.25	_	1.5	-	1
(V _{out} ≤ 3.0 Vdc)	1		10	2.9	-	3.0	4.50	-	3.0	-	2.9	-	3.0	4.50	-	3.0	-	ł
(V _{Out} ≤ 4.5 Vdc)			15	-	_	_	6.75		-	_	-	-		6.75			_	\perp
Output Drive Current		١.		0.00		0.50			0.25		0.00		0.20		1	0.46		١.,
(V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	-	1он	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50 	-1.7 -1.5 -3.5	-	-0.35 -0.35 -	-	-0.23 -0.23 -		-0.20 -0.20 	-1.7 -1.5 -3.5	-	-0.16 -0.16 	-	m/
(VOL = 0.4 Vdc) Sink	-	1 _{OL}	5.0	0.50	-	0.40	1.0	-	0.28	-	0.23	-	0.20	1.0	-	0.16	-	m/
$(V_{OL} = 0.5 \text{ Vdc})$		İ	10	1.1	-	0.90	2.2	-	0.65	- '	0.60	-	0.50	2.2	-	0.40	-	1
(V _{OL} = 1.5 Vdc)			15	-	<u> </u>		7.8	-				-		7.8				ـ
Input Capacitance		lin		-	-		10	-						10				pΑ
Input Capacitance (V _{in} = 0 Vdc) Quiescent Dissipation	-	C _{in}	_	-	-	_	5	-	-	-	_	-	-	5	-	_		lq m/
(C _L = 15 pF, f = 0 Hz)													1					1
			5.0 10	-	0.025 0.05	-	0.000025 0.00005 0.0002	0.025 0.05	-	1.5 5.0	-	0.25 0.5	-	0.00025 0.0005 0.002	0.25 0.5	-	3.5 14	
Typical Dynamic Power Dissipation	_	Pdyn	15				0.0002							0.002				ml
(C _L = 15 pF)		· ayn	1															1
			5.0 10 15					P _{dyn} = P _{dyn} = P _{dyn} =	(6.0 n	w/MH	lz) f + (0.00005	mW o					
Output Fall Time**	1a	tf	-	-		T	T	Gyn	· · · · · ·	T				T	·			n
(C _L = 15 pF) t _f = (1.5 ns/pF) C _L + 47 ns		•	5.0	_	_	_	70	175	_	_	_	_	_	70	200	_	_	
t _f = (0.75 ns/pF) C _L + 24 ns			10	l –	-	-	35	75	_	-	-	- 1	-	35	110	-	-	
t _f = (0.55 ns/pF) C _L + 17 ns			15	_	-	_	-	_	-	_	-	-	_	_	_			
Output Rise Time**	1a	t _r		1					Ì					1	1	}		n
(C _L = 15 pF) t _r = (3.0 ns/pF) C _L + 25 ns			5.0	_	_	_	70	175	_	_	_	_	-	70	200		_	
t _r = (1.5 ns/pF) C _L + 12 ns t _r = (1.1 ns/pF) C _L + 8.0 ns			10 15	-	-	-	35	75	-	_	-	_	-	35	110	-	_	
Minimum Clock Pulse Width	1b	tPW _C														T		n
(C _L = 15 pF)	İ		l						l	l				l				
			5.0	-	_	-	150	250	-	-	- 1	_	_	150	350	-	-	
			10 15	_	_	_	50	75	-	_	-	_	_	50	175		-	1
Maximum Clock Rise Time	16	trC		 	L					L				L		·		\vdash
		10	5.0	ł														1
			10							NO I	IMIT							
	<u> </u>	.	15	 							,		r			_		-
Hold Time (C _L = 15 pF)	1b	thold	1	1			1							1	1			n
(OL 13 p.)	Ì		5.0	_	-	_	50	100	_	_	_	-	-	50	125	-	_	
	1		10	-	-	-	25	50	-	-	-	-	-	25	60	- 1	-	
	L	-	15	-		-		_			-	-	-	ļ			-	⊢
Setup Time (C. = 15 pF)	1b	t _{setup}		l		l												n
(C _L = 15 pF)		1	5.0	_	_	-	0	50	_	-	-	_	_	0	50	-	_	1
			10	-	-	-	0	30	-	-	- 1	-	-	0	30	-	-	1
			15				0	-	<u> </u>	_	-	-	_	0		_	-	<u> </u>
Turn-On, Turn-Off Delay Time (C _L = 15 pF) D to Q	1a	tPHL,		l		i									ĺ			n
10E - 10 pr / D to Q		^t PLH	5.0	_	-	_	120	300	_	_	_	_	_	120	400	-	_	
	Ì		10	-	-	-	40	125	-	-	-	-	-	40	200	-	-	-
			15	-	<u> </u>		30			-	-			30		-		-
(C _L = 15 pF) Clock to $\overline{\mathbf{Q}}$	1a	tPHL,													1			n
		^t PLH	5.0	_	_		160	300	_				_	160	400		_	
			10	-	_	_	75	125	_	_	_	_	_	75	200	_	_	1
			15	_		_	50	-	_		-	_	_	50	-		-	L
(C _L = 15 pF) D to Q	1a	tPHL,																n
		tPLH		1	1	l												
		ı	5.0	1 -	- 1	-	150	300	-	- 1	1 – 1	- 1		150	400	- 1	-	1
			10	_	_	-	60	125	_	_		_	-	60	200		_	1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage charge from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

 V_{DD} (a) 16 Q 20 ns 90% 50% Clock Q**0 -O** 2 Data Input **-0** 3 ã٥ ^tPLH Polarity **Q**1 **O** 10 90% Pulse D0 Generator <u>ā</u>1 Q Output Ω2 O 11 D1 13 ā2 **O** 12 D2 O 1 QЗ 14 $\overline{\Omega}$ Output D3 **O** 15 ΩЗ вф v_{ss}

FIGURE 1 – AC TEST CIRCUIT AND TIMING DIAGRAM



MC14049AL MC14049CL MC14049CP MC14050AL MC14050CL MC14050CP


HEX BUFFERS

The MC14049 hex inverter/buffer and MC14050 noninverting hex buffer are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS devices find primary use where low power dissipation and/or high noise immunity is desired. These devices provide logic-level conversion using only one supply voltage, VCC. The input-signal high level (VIH) can exceed the VCC supply voltage for logic-level conversions. Two TTL/DTL loads can be driven when the devices are used as CMOS-to-TTL/DTL converters (VCC = 5.0 V, VOL \leq 0.4 V, IOL \geqslant 3.2 mA). Note that pin 16 is not connected internally on these devices; consequently connections to this terminal will not affect circuit operation.

- Direct Drive of Two TTL/DTL Loads
- High Source and Sink Currents
- High-to-Low or Low-to-High Level Converter
- Quiescent Power Dissipation = 5nw/package typical
- Single-Supply, Pin-for-Pin Replacements for Types MC14009 and MC14010 Respectively

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating		Symbol	Value	Unit
DC Supply Voltage	AL Version	Vcc	+18 to -0.5	Vdc
	CL,CP Version		+16 to -0.5	
Input Voltage, All Inputs		V _{in}	+18 to -0.5	Vdc
DC Current per Input Pin		lin	10	mAdc
DC Current per Output Pin	i	lout	45	mAdc
Operating Temperature Range	AL Version	TA	-55 to +125	°C
	CL,CP Version		-40 to +85	
Storage Temperature Range		T _{stg}	-65 to +150	°C
Maximum Dissipation per Packa	age	PD	See Figure 1	




McMOS

(LOW-POWER COMPLEMENTARY MOS)


HEX BUFFERS

Inverting — MC14049AL/CL/CP Noninverting — MC14050AL/CL/CP



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).



7

MC14049, MC14050 (continued)

ELECTRICAL CHARACTERISTICS

		ı		<u> </u>		MC14	049/0				<u> </u>		MC14	049/06				ł
Characteristic	-	Cumbal	Vcc	-58 Min	5°C	Min	+25°0		+12 Min	Max	-4 Min	Max	Min	+25°C	Max	+85 Min	OC Max	Uni
Characteristic	Figure	Symbol	Vdc	min	Max	Min	Тур	Max	Min	Max	Min	max	Min	Тур	max	MILL	max	Va
Output Voltage "0" Level MC14049	2, 3	Vout							ĺ					ĺ			l	l va
(V _{in} = 5.0 Vdc) (V _{in} = 10 Vdc)			5.0 10	_	0.01	_	0	0.01	_	0.05	_	0.01	_	0	0.01	_	0.05	1
(V _{in} = 15 Vdc)			15	-	-	-	0	-	-	-	-	-	-	0	-	-	-	Ì
MC14050 (V _{in} = 0 Vdc)			5.0	_	0.01	_	0	0.01	_	0.05	_	0.01] _	0	0.01	_	0.05	l
(Vin * 0 Vdc)			10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	o	0.01	-	0.05	
(Vin = 0 Vdc) MC14049 "1" Level			15	-	-	-	0		-		-		 - -	0	<u> </u>		- -	Vdc
(Vin = 0 Vdc)			5.0	4.99	-	4.99	5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95	-	
(V _{in} = 0 Vdc) (V _{in} = 0 Vdc)			10	9.99	-	9.99	10 15	-	9.95	-	9.99	_	9.99	10	_	9.95	_	
MC14050			_				"							1				
(V _{in} = 5.0 Vdc) (V _{in} = 10 Vdc)			5.0 10	4.99 9.99	_	4.99 9.99	5.0	_	4.95 9.95		4.99 9.99	_	4.99 9.99	5.0	_	4.95 9.95	_	
(Vin = 15 Vdc)			-	-	-	-	15	-	-	-	-	-	-	15		-	_	
Noise Immunity* MC14049	4	VNL																Vdo
(V _{Out} ≥ 3.5 Vdc)			5.0	1.5		1.5	2.25	-	1.5	-	1.5	-	1.5	2.25	-	1.4	-	
(V _{out} ≥ 7.0 Vdc)			10	3.0	-	3.0	4.5	-	2.9	-	3.0	-	3.0	4.5 6.75	-	2.9	_	
(V _{out} ≥ 10.5 Vdc)			5.0	1.4	-	1.5	6.75 2.25	 -	1.5	-	1.4		1.5	2.25	-	1.5	_	Vdd
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc)		V _{NH}	10	2.9	_	3.0	4.5	-	3.0	-	2.9	_	3.0	4.5	-	3.0	-	1
(V _{out} ≤ 4.5 Vdc)			15	-			6.75	-	-	-		-	<u> </u>	6.75	-		-	L.
MC14050 (V _{out} ≤ 1.5 Vdc)		V _{NL}	5.0	1.5	_	1.5	2.25		1.4	_	1.5	_	1.5	2.25	_	1.4	_	Vdd
(V _{out} ≤ 3.0 Vdc)			10	3.0	-	3.0	4.5	-	2.9	-	3.0	-	3.0	4.5	-	2.9	-	
(V _{out} ≤4.5 Vdc)			15	-	-		6.75	-	-	-	-	-	-	6.75		-	-	
(V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc)		VNH	5.0	1.4	-	1.5	2.25 4.5	_	1.5	-	1.4	_	1.5 3.0	2.25 4.5	-	1.5	-	Vdc
(V _{Out} ≥ 10.5 Vdc)			15	-	-	-	6.75	-	-	-	-	-		6.75	-	-	_	
Output Drive Current		Laur								į								mA
(VOH = 2.5 Vdc) Source	6	ГОН	5.0	-1.85	-	-1.25	-2.5	-	-0.9	_	-1.5	_	-1.25	-2.5	-	-1.0	_	mA
(VOH = 9.5 Vdc)			10	-1.85		-1.25		-	-0.9	-	-1.5	-	-1.25			-1.0	-	
(V _{OH} = 13.5 Vdc)	7	lor	15	-		 -	-10	-	 - -		<u> </u>	-		-1.0		-	<u> </u>	mA
(VOL = 0.4 Vdc) Sink	1	.01	5.0	3.75		3.2	6.0	-	2.1	-	3.6	-	3.2	6.0	-	2.5	-	
(V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)			10 15	10	-	8.0	16 40		5.6	-	9.6	-	8.0	16 40	-	6.6	-	
Input Current		l _{in}	-		-	-	10	-		-	-	-	-	10	_			pAd
Input Capacitance MC14049		Cin	-	-		-	10		-	-		-	-	10	-	-	-	pF
MC14050				-	-	<u> </u>	5.0	ļ	-		-	-	-	5.0		-	-	├
Quiescent Dissipation (per package)		PD	5.0 10 15	-	1.5 5.0	-	0.05 0.1 0.15	1.5 5.0	-	100 300	-	15 50	-	0.15 0.5 0.85	15 50	-	700	μW
Dynamic Power Dissipation (per Buffer)**		Pdyn	-	-	L	-	0.10	L		l	L			1_0.00	L	L		mΨ
(CL = 15 pF) (Typical)		5,																(
			5.0 10					Pdy	n = (0 = (3	0.6mW/f 1.0mW/f	MHz) f	+ 0.00	001 m	W				1
			15					Pay	n = (6	.0mW/f	MHz) f	+ 0.00	003 m	w				
Turn-On Delay Time † MC14049	8	^t PHL												}				ns
(C _L = 15 pF) tpH _L = (0.38ns/pF) C _L + 25ns			5.0	-			30	55	_	-		_	-	30	70	-	-	ĺ
$t_{PHL} = (0.12ns/pF) C_L + 17 ns$			10	-	-	-	18	30	-	-	-		-	18	40	-	-	
tpHL = {0.11ns/pF} CL + 11 ns MC14050			15	-	-	-	12	 - -	 -		-	-		12	-		-	+
tpHL = (0.2ns/pF) C _L + 45 ns			5.0				48	110	-	-	-	-		48	130	-	-	
tpHL = (0.12ns/pF) C _L + 20ns			10 15	-	-	-	21	55	-	-	-	_	-	21 19	60	_	-	
tpHL - (0.04ns/pF) C _L + 19ns Turn-Off Delay Time† MC14049	8	1PLH	13	-			19	 	-	_	<u> </u>		-	19	-			ns
(CL = 15 pF)	°	PLH						1										1115
tp_H = (0.38ns/pF)C _L + 25ns			5.0	- 1			31 -	80	-	-	-	-	-	31	120	-		1
tp_H = (0.2ns/pF) C_ + 20ns tp_H = (0.11ns/pF) C_ + 18 ns			10 15		_	_	23 19	55	-	_	-	_	_	23 19	60	_	-	
MC14050						-		ļ	\vdash		 		+		-	-	 	†
tPLH = (0.33ns/pF) CL + 53ns			5.0 10	- '	-	-	58	140	-	-	-	-	-	58	200	-	-	1
$^{t}PLH = (0.19ns/pF) C_{L} + 24ns$ $^{t}PLH = (0.06ns/pF) C_{L} + 20ns$			15	-	_		27 30	85	-	_	-	_	-	30	100	_	-	1
Output Rise Time † MC14049	8	tr																ns
(C _L = 15 pF) t _r = (0.81ns/pF) C _L + 22ns			5.0				23	100			ŀ		1	23	160		_	
t _r = (0.31ns/pF) C _L + 23ns	1		10		-	-	28	60	-		-	-	-	28	100	-	_	
$t_r = (0.27 \text{ns/pF}) C_L + 21 \text{ns}$			15	-	-	-	25		-	-	-			25	-	-	-	1
MC14050 $t_r = (0.7ns/pF) C_L + 20ns$			5.0	_	_		21	100	_	_	_	_	-	21	160	_	_	
t _r · (0.36ns/pF) C _L + 10ns			10	-	_		15	60	-	-	-		-	15	100	-	-	
t _r = (0.22ns/pF) C _L + 11ns			15		-	ļ-,	14	-	-		-			14		-	-	-
Output Fall Time	8	^t f															!	ns
$t_f = (0.31 \text{ns/pF}) C_L + 16 \text{ns}$			5.0	-	-	-	20	45	-	-	-	-	-	20	60	-	-	
$t_f = (0.12ns/pF) C_L + 12ns$ $t_f = (0.1ns/pF) C_L + 10ns$			10	-	-	-	14	40	-	_	_	_	-	14	50		-	
MC14050					<u> </u>			<u> </u>	 	_			 	- ` ` 	_		 	†
$t_f = (0.2ns/pF) C_L + 20ns$			5.0	-	-	-	23	45	-	-	-	-	-	23	60	-	-	
$t_f = (0.06ns/pF) C_L + 14ns$ $t_f = (0.035ns/pF) C_L + 13ns$			10	-	_	_	15 13	40		_	-	-		15	50		_	
·	I		1					1			L		L		L	L		

^{*}DC Noise Margin is defined as the maximum voltage change V_{NH} (down from a V_{CC} level input) and V_{NL} (up from a ground level input) before producing an output state change.
**For dynamic power dissipation per package, use the formula P_{dyn} (C_L, V_{CC}, f) = P_D + 10-3 (C_L - 15 pF) V_{CC}2f where P_D is in mW, C_L in pF, V_{CC} in volts, f in MHz, and all outputs divinin C₁.

[†] Equations shown are for typical values only





FIGURE 2 - TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE






FIGURE 3 - TYPICAL OUTPUT SOURCE CHARACTERISTICS




FIGURE 4 - TYPICAL OUTPUT SINK CHARACTERISTICS





FIGURE 5 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC14501AL MC14501CL MC14501CP

TRIPLE GATE

DUAL 4-INPUT "NAND" GATE 2-INPUT "NOR/OR" GATE 8-INPUT "AND/NAND" GATE

The MC14501 is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14501AL)
 = 3.0 Vdc to 16 Vdc (MC14501CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 10^{12} ohms typical
- · Logic Swing Independent of Fanout

MAXIMUM RATINGS (Voltages referenced to V_{SS} , Pin 8)


Rating		Symbol	Value	Unit
DC Supply Voltage	MC14501AL MC14501CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		ī	10	mAdc
Operating Temperature Ra	inge – MC14501AL – MC14501CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Rang	je j	T _{stg}	-65 to +150	°C

CIRCUIT SCHEMATIC VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VDD 016 VD

McMOS


(LOW-POWER COMPLEMENTARY MOS)

TRIPLE GATE
DUAL 4-INPUT "NAND" GATE
2-INPUT "NOR/OR" GATE
8-INPUT "AND/NAND" GATE



LOGIC DIAGRAM (POSITIVE LOGIC)

Use Dotted Connection Externally



Note: Pin 14 must not be used as an input to the inverter.

7

				MC14501AL								MC14501CL/CP							1
				VDD	-55		+25°C +125°C					-40		+25°C			+85°C		1
Characteristic		Figure	Symbol	Vdc	Min Max			Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level	3,4,5	Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	Vd
				10 15	_	0.01	_	0	0.01	_	0.05	_	0.01	_	0	0.01	_	0.05	l
	"1" Level			5.0	4.99	-	4.99	5.0	_	4.95	_	4.99	_	4.99	5.0	_	4.95		[
				10	9.99		9.99	10	-	9.95	-	9.99	-	9.99	10	-	9.95	-	1
				15	-	_	-	15	_		-	-	-	-	15	_	-	-	L_
loise Immunity*			١.,					0.05							0.05	1	ا ا		۱.,
$(V_{out} \geqslant 3.5 \text{ Vdc})$ $(V_{out} \geqslant 7.0 \text{ Vdc})$		1	VNL	5.0	1.5 3.0	_	1.5 3.0	2.25 4.5	_	1.4 2.9	_	1.5 3.0	_	1.5 3.0	2.25 4.5	_	1.4	_	ا ا
(V _{out} ≥ 10.5 Vdc)		l		15	-	_	3.5	6.75	_	-	_	3.0	_	- 3.0	6.75	-	2.5	_	l
(V _{out} ≤ 1.5 Vdc)			V _{NH}	5.0	1.4		1.5	2.25	-	1.5	_	1.4	-	1.5	2.25	_	1.5	-	V
(V _{out} ≤3.0 Vdc)			- 101-1	10	2.9	_	3.0	4.5	-	3.0	-	2.9	_	3.0	4.5	- !	3.0	-	
(V _{out} ≤4.5 Vdc)				15	[-]	-		6.75	-	-	-	-	-	-	6.75	i - 1	-	-	l
Output Drive Current			10н																Ι.
(V _{OH} = 2.5 Vdc)	Source	1		5.0	-0.62	_	-0.5	-1.5	-	-0.35	_	-0.23	-	-0.2 -0.2	-1.5	_	-0.16		mA
(V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	NAND			10	-0.62	_	-0.5	-1.0 -3.0	_	-0.35 	_	-0.23	_	-0.2	-1.0 -3.0		-0.16 -	_	1
(V _{OH} = 2.5 Vdc)	NOR	6	1	5.0	-0.84	_	-0.7	-3.0		-0.5		-0.36	-	-0.3	-3.0	-	-0.24	-	mA
(V _{OH} = 9.5 Vdc)	NON	"		10	-0.84		-0.7	-1.5	_	-0.5	_	-0.36		-0.3	-1.5	_	-0.24	_	J ''''
(VOH = 13.5 Vdc)				15	-			-6.0	-	-	-	-	-	_	-6.0	l	-	-	
(VOH = 2.5 Vdc)	NOR-	8		5.0	-1.8	-	-1.5	-5.0		-1.0	_	-0.72	-	-0.6	-5.0	-	-0.49		mΑ
(VOH = 9.5 Vdc)	Inverter	1	1	10	-1.8	-	~1.5	-3.0		-1.0	-	-0.72	-	-0.6	-3.0	-	-0.49		1
(V _{OH} = 13.5 Vdc)				15	-	_		-12	<u> </u>	_	_		-	_	-12		_	-	┖
(V _{OL} = 0.4 Vdc)	Sink	2	10L	5.0	0.5	-	0.4	0.8	-	0.28	-	0.23	-	0.2	0.8	-	0.16	-	mΑ
(V _{OL} - 0.5 Vdc) (V _{OL} = 1.5 Vdc)	NAND	1	}	10 15	1.1	-	0.9	1.2 6.0	_	0.65	_	0.6	-	0.5	1.2 6.0	_	0.4	-	ł
(VOL = 0.4 Vdc)	NOR	7		5.0	0.62	_	0.5	1.0	-	0.35		0.3		0.25	1.0	 -	0.17	_	mA
(VOL = 0.4 Vdc) (VOL = 0.5 Vdc)	NOR	′	İ	10	1.36	_	1.1	2.3	_	0.35	_	0.72	_	0.25	2.3	_	0.17	_	mz
(V _{OL} = 1.5 Vdc)		1		15	-	-	- 1	10	l –	-	-	-	-	-	10	-	-	-	l
(V _{OL} = 0.4 Vdc)	NOR-	9		5.0	0.74	_	0.6	1.3	_	0.4	_	0.36	_	0.3	1.3	-	0.24	-	mA
(VOI = 0.5 Vdc)	Inverter			10	1.8	-	1.5	3.4	-	1.1	. –	0.84	-	0.7	3.4	-	0.57	-	İ
(VOL = 1.5 Vdc)				15	_	_		13	-	_	-	_	-	_	13		-		
nput Current			lin	-	-	-	-	10	- 1	- '	_	- 1	-		10		_	-	p₽
nput Capacitance			Cin	-	-	-	-	6.0	_	-	-	-	-	-	6.0		-	-	Р
(V _{in} = 0)				L												L		L	_
Quiescent Dissipation		10,11	PD	5.0	- 1	0.25	-	0.005	0.25	_	15	-	0.25	- '	0.025	2.5	_	75	μ
			İ	10	_	1.0	-	0.01 2.0	1.0		60	_	10	_	0.05 2.0	10		300	1
		 		1.3				2.0							2.0		\vdash		1_
Output Rise Time		1	tr													l '		l	-
$(C_L = 15 pF)$				ł										l				i	1
	NAND	12		5.0	_	_	_	100	175	_	_	_	_	_	100 35	200 110	_	_	1
				10 15	_	-	_	35 25	75 -	_	_	_	_	_	25	- 110		_	1
	NOR	13,14	ł	5.0	_			70	125	_		-	-		70	150	+		-
	14011	13,14	l	10	_	_	_	30	65	_	_	_	_	-	30	95	_	_	1
				15		-	-	25	i –	- 1	-	- 1	-		25		-	-	1
	NOR-	13,14	ĺ	5.0		-	-	30	65	-	_	-	-		30	95	-	-	1
	INVERTER		l	10	-	-	-	20	45		-	- 1	-	-	20	70	-	-	1
				15	-	_	-	20	_	-	_		-	-	20		-		<u> </u>
Output Fall Time		1	tf	1						l		1				i i	1	l	"
(C _L = 15 pF)	NAND		1			_	_	100	175	_		_		_	100	200	1	_	ı
	NAND	_		5.0	_	_	_	35	75	_		_	_	_	35	110	-	-	1
				15	_	_	-	25	-	- 1	_	-	- 1	-	25	-	- 1	-	1
	NOR	13,15		5.0	-	-	-	70	125	-		_	_		70	150	-	-	,
				10	-	-	-	30	65	-	_	-	-	-	30	95	-	-	1
				15	_	_	-	25	_	_	_	-		-	25		-	-	L
	NOR-	13,15		5.0	-	-	-	30	65	_	_	-	-	-	30	95	-	-	r
	INVERTER	1		10 15	-	_	-	20 20	45	-	_	-	-	_	20	70	_	_	
T 0. D.: T.				15	- -		 -	20	H			- <u>-</u> -		<u> </u>	20	 	-	<u> </u>	۱,
Turn-on Delay Time (C _L = 15 pF)			^t PHL												1	l	'		Ι΄
(2E (3 b))	NAND	_	1	5.0	-	-	- 1	60	150		_	-	-	-	60	200			1
		1]	10	- 1	_	-	25	100	-	-	- 1	-	-	25	150	-	-	
		-		15		_	L-	20		-	_			_	20		-	-	L
	NOR	16		5.0	-		-	45	60	-	-	-	- 1	-	40	75	-	-	
				10 15	_	-	_	20 18	40	_	_	-	_	_	20 18	60	-	_	
	NOR		1				-	60	75			_	_	_	60	100	-	_	١-,
	NOR- INVERTER	16		5.0 10	-	_	_	25	50	_	_	_		_	25	60	_		Ι΄
		1		15	_ '	-	-	20	-	_			_	-	20	-	-	-	
Turn-of Delay Time	And the second		tPLH		1														,
(C _L = 15 pF)		ĺ	, Ln		1										l	l	1		1
	NAND	-		5.0	-	-	-	60	150	-	-	-	-	-	60	200		-	
				10	-		-	25	100	-	_	- 1	-	-	25 20	150	-	_	
				15	-		<u> </u>	20	-			<u> </u>			<u> </u>	<u> </u>	-		↓_
		17	1	5.0	-	_	_	45 20	60 40	_	_	-	_	_	45 20	_	_	_	1
	NOR	''		4.0															
	NOH	''		10 15	_	_	-		40	_	_	_	_	_		_	_	_	ļ
				15			-	18	_	-	_	-	_	_	18	-	1	1	ļ.,
	NOR- INVERTER	17			-	-			75 50				1 1	=		1	1	1	-

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

4-INPUT "NAND" GATE

FIGURE 1 – TYPICAL P-CHANNEL DRAIN CHARACTERISTICS







FIGURE 2 – TYPICAL N-CHANNEL DRAIN CHARACTERISTICS







2-INPUT "NOR-INVERTER"

FIGURE 3 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT




FIGURE 4 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS





FIGURE 5 — TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE



2-INPUT "NOR-INVERTER" (continued)

FIGURE 6 – TYPICAL OUTPUT SOURCE CHARACTERISTICS

V_{DS} = V_{DD} - V_{OH}

110

All unused inputs connected to ground.






FIGURE 7 – TYPICAL OUTPUT SINK CHARACTERISTICS





2-INPUT "NOR" GATE

FIGURE 8 - TYPICAL OUTPUT SOURCE CHARACTERISTICS





FIGURE 9 - TYPICAL OUTPUT SINK CHARACTERISTICS

16



2-INPUT "NOR" GATE (continued)

FIGURE 10 — TYPICAL POWER DISSIPATION VERSUS FREQUENCY PER PACKAGE

100

TA = +25°C

TA = +25°C

CL = 50 pF

CL = 50 pF

10 Vdc

10 Vdc

5.0 Vdc


0.01

1 k 10 k 100 k 1 M

f, FREQUENCY (kHz)


4-INPUT "NAND" GATE

FIGURE 12 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS





"NOR" GATE and "NOR-INVERTER


FIGURE 13 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




"NOR" GATE and "NOR-INVERTER" (continued)









INPUT PROTECTION

Motorola McMOS circuits have built-in protection circuitry on all inputs to prevent device damage to the sensitive input gates that could result from improper testing or handling procedures prior to final assembly. This protection scheme is necessary because the extremely high impedance on the MOS gate oxide (approximately 1012 ohms) allows even a low energy source to generate a high enough potential (usually 100 volts) to rupture this gate oxide and thus destroy the device. While protection circuitry is effective in reducing over-voltages, it is expected that the user will take normal precautions to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

UNUSED INPUTS

Unused inputs must be connected to the supply voltage (V_{DD} or V_{SS}) that is appropriate for the system logic design.

MC14502AL MC14502CL MC14502CP

STROBED HEX INVERTER/BUFFER


The MC14502 is a strobed hex buffer/inverter constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure.

This part has 3-state outputs, an output disable control, and guaranteed TTL drive over the temperature range. The 3-state output simplifies design by allowing common bus.

- Quiescent Power Dissipation = 100 nW/package typical
- Separate Output Disable Control
- 3-State Output
- TTL Output Drive Guaranteed Over the Temperature Range
- Output Impedance = 200 ohms @ 5.0 V Supply Guaranteed Over Full Temperature Range

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	MC14502A L MC14502CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	ı	10	mAdc
Operating Temperature F	Range – MC14502A L MC14502CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it


is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in}$ or $V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $V_{SS}\,\text{or}\,\,V_{DD}).$

McMOS

(LOW-POWER COMPLEMENTARY MOS)


STROBED HEX INVERTER/BUFFER



TRUTH TABLE

Dn	Inhibit	Disable	Q _n
0	0	0	1
1	0	0	0
Х	1	0	0
×	x	1	High Impedance

X = Don't Care



						М	C14502A	L					MC	14502CL	/CP			
				-55	°C		+25°C		+12	5°C	-40	o _C	l	+25°C		+85	°C	
Characteristic	Figure	Symbol	V _{DD}	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage (V _{in} = V _{SS} , V _{DD}) "0" Level		V _{out}	5.0 10 15	-	0.01 0.01 —		0 0 0	0.01 0.01 		0.05 0.05 	1 - 1	0.01 0.01 -	-	0 0	0.01 0.01 —	-	0.05 0.05 	Vdc
"1" Level			5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15	_	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95	-	Vdc
No ise Immunity* (Vout = 3.5 Vdc) (Vout = 7.0 Vdc) (Vout = 10.5 Vdc)	-	V _{NL}	5.0 10 15	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	_	1.4 2.9	- - -	Vdc
(V _{out} = 1.5 Vdc) (V _{out} = 3.0 Vdc) (V _{out} = 4.5 Vdc)		V _{NH}	5.0 10 15	1.4 2.9 —	-	1.5 3.0 —	2.25 4.50 6.75	-	1.5 3.0 —	-	1.4 2.9 -	_	1.5 3.0 –	2.25 4.50 6.75	-	1.5 3.0 —	-	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	2,4	ЮН	5.0 10 15	-0.62 -0.62	- -	-0.5 -0.5 -	-3.0 -1.5 -6.2	-	-0.8 -0.75 -	-	-0.18 -0.23	-	-0.2 -0.2 	-3.0 -1.5 -6.2		-0.16 -0.16	_ _ _	mAd
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	3,5	lOL	5.0 10 15	2.7 6.6	-	2.3 5.3	3.6 6.5 25	-	1.6 3.25	-	1.6 4.0	-	1.4 3.4	3.6 6.5 25	-	1.1 2.8	-	mAd
Input Current		lin	_	-	-	-	10	-	_	-	-	_	-	10	-	-		pAde
Input Capacitance (V _{in} = 0)		Cin	-	-	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation	6,7	PD	5.0 10	-	3.0 10	-	0.1 0.25	3.0 10	-	200 600	-	30 100	_	1.0 2.5 4.0	30 100	=	420 1400	μW
Output Rise Time**	8	tr	15	- -	F	-	0.4	 - -	-				_	4.0	 -	-		ns
$(C_L = 15 \text{ pF})$ $t_r = (1.2 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (0.56 \text{ ns/pF}) C_L + 11 \text{ ns}$ $t_r = (0.47 \text{ ns/pF}) C_L + 8.0 \text{ ns}$		·	5.0 10 15	-	-	-	60 35 25	175 75	-	-	1 1 1	-	_ _ _	60 35 25	200 110 -	- - -	-	
Output Fall Time** $(C_L = 15 pF)$ $t_f = (0.26 \text{ ns/pF}) C_L + 16 \text{ ns}$ $t_f = (0.18 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_f = (0.15 \text{ ns/pF}) C_L + 9.0 \text{ ns}$	8	^t f	5.0 10 15	-	-	-	20 15 11	50 35	-	-	-		-	20 15 11	75 50	_	-	ns
Turn-On Delay Time**	8	tPHL	15	-		-		-		-	<u> </u>		-		<u> </u>	-	<u> </u>	ns
(C _L = 15 pF) tpH _L = (0.18 ns/pF) C _L + 27 ns tpH _L = (0.12 ns/pF) C _L + 18 ns tpH _L = (0.10 ns/pF) C _L + 15 ns			5.0 10 15		_	-	30 20 17	75 50 –	-	-	-	_	-	30 20 17	100 75 —	-	-	
Turn-Off Delay Time** (C _L = 15 pF) tp _{LH} = (0.56 ns/pF) C _L + 31 ns	8	^t PLH	5.0	_	_	_	40	125	_	_	_	_	_	40	150	_	-	ns
tPLH = (0.4 ns/pF) CL + 24 ns tPLH = (0.36 ns/pF) CL + 20 ns			10 15	_	_	_	30 25	75	_	_	_	_	-	30 25	100	_	-	
3-State Propagation Delay, Output "1" to High Impedance** t"1"H = (0.6 ns/pF) CL + 32 ns	9	t"1"H	5.0	_	_	_	40	125	_	_	_	_	_	40	150	_	_	ns
t" 1"H = (0.5 ns/pF) CL + 24 ns t" 1"H = (0.4 ns/pF) CL + 20 ns			10 15	-	-	_	30 25	75	_	_	_	-	_	30 25	100	-	-	i
3-State Propagation Delay, Output "0" to High Impedance** t"0"H = (0.6 ns/pF) CL + 32 ns	9	t"0"H	5.0	_	_	_	40	125	_	_	_	_		40	150	_	_	ns
$t''O''H = (0.5 \text{ ns/pF}) C_L + 24 \text{ ns}$ $t''O''H = (0.4 \text{ ns/pF}) C_L + 20 \text{ ns}$			10 15	-	-	-	30 25	75 	-	-	-	-	-	30 25	100	_	-	
3-State Propagation Delay, High Impedance to "1" Level** th "1" = (0.4 ns/pF) C _L + 33 ns	9	tH"1"	5.0	_	_	_	40	125	_	_	_	_		40	150	_	_	ns
tH"1" = (0.26 ns/pF) C _L + 26 ns tH"1" = (0.20 ns/pF) C _L + 22 ns			10 15	-	-	-	30 25	75 -	_	-	-	-	-	30 25	100	-	-	
3-State Propagation Delay, High Impedance to "1" Level** tH"0" = (0.3 ns/pF) C _L + 35 ns	9	^t H"0"	5.0	_	_	_	40	125	_	_	_	_	_	40	150	_		ns
tH"0" = (0.1 ns/pF) CL + 28 ns tH"0" = (0.09 ns/pF) CL + 23 ns			10 15	-	=	_	30 25	75	-	-	_	_	-	30 25	100	-	-	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT

FIGURE 2 – TYPICAL OUTPUT SOURCE CURRENT TEST CIRCUIT (I_{OH})

FIGURE 3 – TYPICAL OUTPUT SINK CURRENT TEST CIRCUIT (IOL)




FIGURE 4 - TYPICAL OUTPUT SOURCE CHARACTERISTICS

FIGURE 5 - TYPICAL OUTPUT SINK CHARACTERISTICS




FIGURE 6 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 7 - POWER DISSIPATION CHARACTERISTICS



_

FIGURE 8 - AC TEST CIRCUIT AND WAVEFORMS $(t_r,\,t_f,\,t_{PH\,L},\,and\,t_{PL\,H})$





FIGURE 9 - 3-STATE AC TEST CIRCUIT AND WAVEFORMS $(tw_1w_H,\ t_Hw_1w,\ tw_0w_H,\ and\ t_Hw_0w)$



MC14506AL MC14506CL MC14506CP

DUAL 2-WIDE, 2-INPUT EXPANDABLE AND-OR-INVERT GATE


The MC14506 is an expandable AND-OR-INVERT gate with inhibit and 3-state output. The expand option allows cascading with any other gate, which may be carried as far as desired as long as the propagation delay added with each gate is considered. For example, the second A0I gate in this device may be used to expand the first gate, giving an expanded 4-wide, 2-input A0I gate. This device is useful in data control and digital multiplexing applications.

- Low Quiescent Power Dissipation = 0.1 μW/package typical
- 3-State Output
- · Separate Inhibit Line
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14506AL)

= 3.0 Vdc to 16 Vdc (MC14506CL/CP)

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratir	ng .	Symbol	Value	Unit
DC Supply Voltage	- MC14506AL - MC14506CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
input Voltage, All inputs		V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	1	ı	10	mAdc
Operating Temperature F	Range — MC14506AL — MC14506CL/CP	Тд	-55 to +125 -40 to +85	°C
Storage Temperature Rar	nge	T _{stg}	-65 to +150	°c



McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL EXPANDABLE AND-OR-INVERT GATE



L SUFFIX CERAMIC PACKAGE CASE 620

P SUFFIX PLASTIC PACKAGE CASE 648



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in})$ or $V_{out} \rbrace \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $v_{SS} \ \ or \ v_{DD})$

TRUTH TABLE

Α	В	С	О	E	INHIBIT	DISABLE	Z
0	0	0	0	1	0	0	1
0	×	0	×	1	0	0	- 1
0	×	X	0	1	0	0	1
X	0	0	х	1	0	0	1
×	0	х	0	1	0	0	1
1	1	X	X	X	×	0	0
x	×	1	1	×	×	0	0
×	×	×	х	0	×	0	0
х	×	×	×	×	1	0	0
×	×	×	×	×	×	1	High Impedance

X = Don't Care

5

See Mechanical Data Section for package dimensions.

ELECTRICAL CHARACTERISTICS

							IC 14506A	<u> </u>			<u> </u>		M	C14506C	L/CP			ı
			VDD		5°C		+25°C		_	5°C	_	o _C		+25°C			5°C	1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "O" Level	1	Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	Vdc
	1		10 15	-	0.01	-	0	0.01	_	0.05	_	0.01	_	8	0.01	_	0.05	,
"1" Level	}		5.0	4.99		4.99	5.0	_	4.95	_	4.99	_	4.99	5.0	_	4.95	_	Vdc
. 2000.			10	9.99	-	9.99	10	-	9.95	-	9.99	_	9.99	10	-	9.95	-	''
			15		-	l	15		_	-	-	-	-	15		_		
Noise Immunity *	-																	
(V _{out} ≥ 3.5 Vdc)		VNL	5.0 10	1.5 3.0	-	1.5 3.0	2.25	_	1.4 2.9	-	1.5 3.0	_	1.5 3.0	2.25 4.50	-	1.4 2.9	_	Vdc
(V _{out} ≥7.0 Vdc) (V _{out} ≥10.5 Vdc)			15	3.0		3.0	4.50 6.75		2.5	_	3.0	_	3.0	6.75	-	2.5	_	
		VNH	5.0	1.4		1.5	2.25	_	1.5	_	1.4	_	1.5	2.25	_	1.5	-	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc)		- 1417	10	2.9	-	3.0	4.50		3.0	-	2.9	-	3.0	4.50	-	3.0	-	
(V _{out} ≤ 4.5 Vdc)			15	-	_	-	6.75	-	-	-	-	-		6.75	-	_	-	
Output Drive Current	2	IOH						_	-0.35									mAdc
(V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc)	2		5.0 10	-0.62 -0.62	-	-0.5 -0.5	-2.0 -1.0	_ :	-0.35	_	-0.23 -0.23	_	-0.2 -0.2	-2.0 -1.0	_	-0.16 -0.16	_	
(V _{OH} = 13.5 Vdc)			15	-	-	-	-5.0		-		-	-	-	-5.0		-	-	ļ
(V _{OL} = 0.4 Vdc) Sink	3	lor	5.0	0.5	-	0.4	1.0	-	0.28	-	0.23	-	0.2	1.0	_	0.16	-	mAdc
(VOL = 0.5 Vdc)	1		10	1.1	-	0.9	3.0	-	0.65	-	0.6	- 1	0.5	3.0	-	0.4	-	
(V _{OL} = 1.5 Vdc)			15	-			10				-		_	10	-			
3-State Output Leakage Current (C _L = 15 pF)	4	1TL	5.0 10	-	±0.05 ±0.1	_	±0.0001 ±0.0002	±0.05	-	±3.0 ±6.0	-	±0.5	-	±0.0001 ±0.0002	±0.5	-	±7.0	μAdc
10[10]			15	_	-	_	±0.0002	±0.1	_	±0.0		±1.0	_	±0.0002	±1.0	_	±14	
Input Current			_	-			10		_	_	-	_		10				pAdc
Input Capacitance		C _{in}		-	_	-	5.0				-	_	_	5.0		-	_	ρF
(V _{in} = 0)		Oin					""							0.0				-
Quiescent Dissipation	5,6	PD	5.0	-	2.5	-	0.05	2.5	-	150		25	-	0.05	25	-	750	μW
			10	-	10		0.1	10		600		100	-	0.1	100		3000	
Output Rise Time (CL = 15 pF) **	7,8	tr	5.0	_	_		75	140	_	_			_	75	200	Į	_	ns
$t_r = (2.3 \text{ ns/pF}) C_L + 40 \text{ ns}$ $t_r = (1.0 \text{ ns/pF}) C_L + 20 \text{ ns}$	1		10		_	-	35	75	_	_	_	_	_	35	110	_	_	l
t _r = (0.73 ns/pF) C _L + 15 ns			15	- 1		-	25	-	- 1	-	-	-	-	25	-	-	-	
Output Fall Time (CL = 15 pF) **	7,8	tf																ns
tf = (1.4 ns/pF) CL + 54 ns			5.0 10	-	- 1	_	75 35	140 75	_	_	_	_	_	75 35	200 110	_	_	İ
t _f = (0.55 ns/pF) C _L + 27 ns t _f = (0.33 ns/pF) C _L + 20 ns			15	_	_	_	25	-	_	_		_	_	25	-	_	_	
Data Propagation Delay Time **	7															T		
(C _L = 15 pF)	1															ĺ		
tpHL = (1.1 ns/pF) CL + 225 ns tpHL = (0.41 ns/pF) CL + 74 ns		tPHL	5.0	-	_	_	240 80	360 135	_	_	_	_	_	240 80	480 175	-	-	ns
tPHL = (0.26 ns/pF) CL + 51 ns			15	-	_	_	55	-	;	_	_	_	_	55	'-'	_	_	
tpLH = (1.0 ns/pF) CL + 225 ns		tPLH	5.0	_	-	_	240	360	_	-	-	-	-	240	480	-	-	ns
tpLH = (0.53 ns/pF) CL + 72 ns			10	-	-	-	80	135	- 1	-	-	-		80	175	-	-	
tpLH = (0.36 ns/pF) CL + 50 ns			15		-		55			-	-		-	55		<u> </u>		
Expand Turn-On Delay Time (C ₁ = 15 pF)	8	tPHL	5.0 10	_	-	_	170 65	270 90	_	_	-	_	_	170 65	330 110	-	-	ns
(0)			15	_	_	_	45	-	_	_	_	_	_	45	-	_	_	ł
	+				-						-			-			<u> </u>	ļ
Expand Turn-Off Delay Time	8	tPLH	5.0 10	-	-	-	125 45	270 90	_	_	-	- 1	_	125 45	330 100	-	-	ns
(C _L = 15 pF)			15	_	-		30	-		_	_	_ '	_	30 -	-	-	_	l
	+			-							-					├—		<u> </u>
Inhibit Turn-On Delay Time	8	tPHL	5.0	-	1	-	200	360	-	-	-	-	-	200	400	-	-	ns
(C _L = 15 pF)			10	-	-	-	80	135	-	_	-	_	_	80	175	_	_	1
	-		15				50				لــــــا		_	50				ļ
Inhibit Turn-Off Delay Time	8	tPLH	5.0	_	_	_	165	360	_	_	_	_	_	165	400	_	_	ns
(CL = 15 pF)			10	-	-	-	70	135	-	-	-	-	-	70	175	-	-	1
			15				45		-	-	-	-		45	-	-		ļ
3-State Propagation Delay	8	1"1"H	5.0	-	-	-	46	125	-	-	-	-	-	46	150	-	-	ns
"1" to High Impedance (C _L = 15 pF)			10 15	_	-	_	30 23	75 -	_	_	-	_	_	30	100	-	_	1
	8	tue:	5.0			_	77	125			-			77	150	- -		ns
3-State Propagation Delay "0" to High Impedance	8	t"0"H	10	_		_	39	125 75		_	_		_	39	100	-	_	l ns
(C _L = 15 pF)			15	-	-	-	30	-	-	-	-	-	-	30	-	-	-	1
3-State Propagation Delay	8	tH"1"	5.0	-	-	-	93	250	_	_	-	-	-	93	300	-	-	ns
High Impedance to "1"			10 15	_	-	_	36 30	100	-	-	-	- '	-	36 30	120	-	-	
(C _L = 15 pF) 3-State Propagation Delay	8	town	5.0		-	-	158	25.0	_	_	-	-			200	_		-
3-State Propagation Delay High Impedance to "0"	8	tH"0"	10	_	_	_	158 55	250 100	_	_	-	-	_	158 55	300 120	-	_	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level, before producing an output state change.
**The formula given is for the typical characteristics only.

FIGURE 1 - TYPICAL VOLTAGE TRANSFER CHARACTERISTICS




FIGURE 2 – TYPICAL OUTPUT SOURCE CHARACTERISTICS TEST CIRCUIT




FIGURE 3 – TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT




FIGURE 4 – 3-STATE LEAKAGE CURRENT TEST CIRCUIT

VDD

VDD

Inhibit Z

A'

B'

C'

Disable Z'

8 VSS

FIGURE 5 - TYPICAL POWER DISSIPATION TEST CIRCUIT




FIGURE 6 - TYPICAL POWER DISSIPATION CHARACTERISTICS




FIGURE 7 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS (Data Inputs)





FIGURE 8 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS (For 3-State Output)



MC14507AL MC14507CL

(4030 TYPE)

QUAD EXCLUSIVE "OR" GATE

The MC14507AL/CL quad exclusive OR gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired

- Quiescent Power Dissipation = 10 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14507AL)
 3.0 Vdc to 16 Vdc (MC14507CL)
- Single Supply Operation Positive or Negative
- High Fanout − > 50
- Input Impedance = 10¹² ohms typical
- Logic Swing Independent of Fanout
- Symmetrical Output Resistance 500 ohms typical
- Pin-For-Pin Compatible with 4030 Type

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Rat	ing	Symbol	Value	Unit
DC Supply Voltage	MC14507AL MC14507CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	S	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	QQ ¹	10	mAdc
Operating Temperature F	Range — MC14507AL — MC14507CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C


McMOS


LOW-POWER
COMPLEMENTARY MOS
QUAD EXCLUSIVE "OR" GATE



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields: however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high-current mode may occur if V_{in} or V_{out} is not constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).





See Mechanical Data Section for package dimensions.

ELECTRICAL CHARACTERISTICS

						М	14507	AL					M	C1450	7CL			
				-5	5°C		+25°C	;	+12	25°C	-4	0°C		+25°C	;	+8	5°C	
Characteristic		Figure	Symbol	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage (V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)	O'' Level	1,2,3,4,5	V _{OL}	_	0.01 0.01	-	0 0	0.01 0.01		0.05 0.05	- 1	0.01 0.01	-	0 0	0.01 0.01	<u> </u>	0.05 0.05	Vdc
(V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)	1" Level		∨он	4.99 9.99	_	4.99 9.99	5.0 10	_	4.95 9.95	-	4.99 9.99	_	4.99 9.99	5.0 10	-	4.95 9.95	_	Vdc
Noise Immunity* $(V_{Out} \ge 3.5 \text{ Vdc}, V_{DD} = 5.0 \text{ Vdc})$ $(V_{Out} \ge 7.0 \text{ Vdc}, V_{DD} = 10 \text{ Vdc})$		-	V _{NL}	1.5 3.0	-	1.5 3.0	2.25 4.5	_	1.4 2.9	-	1.5 3.0	_	1.5 3.0	2.25 4.5	-	1.4 2.9	-	Vdc
$(V_{Out} \le 1.5 \text{ Vdc}, V_{DD} = 5.0 \text{ Vdc})$ $(V_{Out} \le 3.0 \text{ Vdc}, V_{DD} = 10 \text{ Vdc})$			VNH	1.4 2.9	-	1.5 3.0	2.25 4.5	-	1.5 3.0	_	1.4 2.9	_	1.5 3.0	2.25 4.5	-	1.5 3.0	-	Vdc
Output Drive Current	Channel	6	lOD	-0.62 -0.62	_	-0.5 -0.5	-1.5 -1.0	_ 	-0.35 -0.35		-0.23 -0.23		-0.2 -0.2	-1.5 -1.0	- -	-0.16 -0.16		mAdc
$(V_{out} = 0.4 \text{ Vdc}, V_{DS} = 5.0 \text{ Vdc})$ $(V_{out} = 0.5 \text{ Vdc}, V_{DS} = 10 \text{ Vdc})$	l Channel	7		0.5 1.1	_	0.4 0.9	0.8 1.2	-	0.28 0.65	-	0.23 0.6		0.2 0.5	0.8 1.2	_	0.16 0.4		mAdc
Input Current			lin		_	-	10	_	-	_	-		-	10	_	-	-	pAdc
Input Capacitance (V _{in} = 0)		_	C _{in}	_			5.0	_	_	-		1	-	5.0	-	_	-	pF
Quiescent Dissipation (V _{DD} = 5.0 Vdc) (V _{DD} = 10 Vdc)		8,9,10	PD	-	0.25 1.0	-	0.005 0.01	0.25 1.0	1 1	15 60	1 1	0.25 10	-	0.025 0.05	2.5 10	-	75 300	μW
Output Rise Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		11,12	t _r	-	-	-	100 35	175 75	-	-	_ _	-	_	100 35	200 110	_	-	ns
Output Fall Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		11,13	tf	-	-	_ _	100 35	175 75	-	_ _	1 1	-	_ _	100 35	200 110	- -	-	ns
Turn-On Delay Time $(C_L = 15 \text{ pF}, V_{DD} = 5.0 \text{ Vdc})$ $(C_L = 15 \text{ pF}, V_{DD} = 10 \text{ Vdc})$		11,14	^t PHL	-	- -	_	75 35	125 60	-	-	1 1	1	-	75 35	175 75	_	_	ns
Turn-Off Delay Time (C _L = 15 pF, V _{DD} = 5.0 Vdc) (C _L = 15 pF, V _{DD} = 10 Vdc)		11,15	tPLH	_	1 1	٦١	75 35	125 60	1 1	1 1	1 1	<u>-</u>	_ _	75 35	175 75	-		ns

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 3 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 4 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS







FIGURE 5 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE





7


FIGURE 11 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS











MC14508AL MC14508CL

Advance Information

DUAL 4-BIT LATCH

The MC14508AL/CL dual 4-bit latch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The part consists of two identical, independent 4-bit latches with separate Strobe (ST) and Master Reset (MR) controls. Separate Disable inputs force the outputs to a high impedance state and allow the devices to be used in time sharing bus line applications.

These complementary MOS latches find primary use in buffer storage, holding register, or general digital logic functions where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 0.5 μW/package typical
- Noise Immunity = 45% of VDD typical
- · Diode Protection of All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14508AL)
 = 3.0 Vdc to 16 Vdc (MC14508CL)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 10¹² ohms typical
- Low Input Capacitance 7.0 pF typical
- Logic Swing Independent of Fanout
- 3-State Output

MAXIMUM RATINGS (Voltage referenced to VSS, Pin 12)

Ratir	ng	Symbol	Value	Unit
DC Supply Voltage	MC14508A L MC14508CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	;	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	1	1	10	mAdc
Operating Temperature F	Range – MC14508A L – MC14508CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	nge	T _{stg}	-65 to +150	°C

MR	ST	DISABLE	D3	D2	D1	D0	03	Q2	Q1	00
0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	0	0	1
0	1	0	0	0	1	0	0	0	1	0
0	1	0	0	0	1	1	0	0	1	1
0	1	0	0	1	0	0	0	1	0	0
0	1	0	0	1	0	1	0	1	0	1
0	1	0	0	1.	1	0	0	1	1	0
0] 1	0	0	1	1	1	0	1	1	1
0	1	0	1	0	0	0	1	0	0	0
0	1	0	1	0	0	1	1	0	0	1
0	1	0	1	0	1	0	1	0	1	0
0	1	0	1	0	1	1	1	0	1	1
0	1	0	1	1	0	0	1	1	0	0
0	1	0	1	1	0	1	1	1	0	1
0	1	0	1	1	1	0	1	1	1	0
0	1	0	1	1	1	1	1	1	1	1
0	0	0	Х	Х	Х	Х		LATC	HED	
1	Х	0	Х	Х	Х	Х	0	0	0	0
X	х	1	Х	Х	Х	Х	HIC	SHIME	EDAN	ICE


This is advance information on a new introduction and specifications are subject to change without notice.

Itage referenced to Vss, Pin 12) to avoid applicat

McMOS

(LOW-POWER COMPLEMENTARY MOS)


DUAL 4-BIT LATCH



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} or V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or $V_{DD})$

BLOCK DIAGRAM



See Mechanical Data Section for package dimensions.

MC14508 (continued)

						М	C14508A	L					M	C14508C	L			1
			VDD	-55	oc		+25°C		+12	5°C	-40	o°C		+25°C		+85	°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	Vout	5.0	_	0.01	-	0	0.01	_	0.05	_	0.01	_	0	0.01	-	0.05	Vdc
			10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	
			15	-	-	-	0		_	-		_	-	0	-			
"1" Level	-		5.0	4.99	-	4.99	5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95	-	Vdc
	ì		10	9.99	-	9.99	10	-	9.95	-	9.99	-	9.99	10		9.95	-	ļ
	ļ		15	-		-	15	_		-	-			15	-	-		
Noise Immunity* (V _{out} ≥ 3.5 Vdc)	-	V _{NL}	5.0	1.5	_	1.5	2.25	_	1.4	_	1.5			0.05	1	١		Vdc
(V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc)	1		10	3.0	_	3.0	4.50	_	2.9	_	3.0	_	1.5 3.0	2.25 4.50	_	1.4 2.9	_	ł
(V _{out} ≥ 10.5 Vdc)	l		15	5.0	_	-	6.75			_	3.0	_	3.0	6.75	_	2.5	_	l
Gut	l	v _{NH}					- 0.11							0.70			-	Vdc
(V _{out} ≤ 1.5 Vdc)	1	- 1017	5.0	1.4		1.5	2.25	_	1.5	_	1.4	_	1.5	2.25		1.5		1 "
(V _{out} ≤ 3.0 Vdc)			10	2.9	-	3.0	4.50		3.0		2.9	-	3.0	4.50	_	3.0	_	l
(V _{out} ≤ 4.5 Vdc)	Ì		15			-	6.75		-	_		_	-	6.75	_	_	_	i
Output Drive Current																		mAd
(VOH = 2.5 Vdc) Source	2	Іон	5.0	-0.62		-0.50	-2.0	_	-0.35	_	-0.23	-	-0.20	-2.0	-	-0.16	-	l
(V _{OH} = 9.5 Vdc)			10	-0.62	l –	-0.50	-1.0	_	-0.35	-	-0.23	-	-0.20	-1.0	-	-0.16	-	l
(V _{OH} = 13.5 Vdc)			15	-			-3.5	-	-	-	- 1		_	-3.5	-	-	_	
(VOL = 0.4 Vdc) Sink	3	loL	5.0	0.50	-	0.40	0.6	-	0.28	-	0.23	-	0.20	0.6	-	0.16	-	mAd
(V _{OL} = 0.5 Vdc)			10	11		0.90	1.1	-	0.65	-	0.60	-	0.50	1.1	-	0.40	-	1
(V _{OL} = 1.5 Vdc)			15	-	_		7.8	-	-	_	-			7.8		-	_	
Input Current		lin	-	-	-	-	10	_	-	-	-	1	-	10	-		-	pAd
Input Capacitance (Vin = 0 Vdc)	-	Cin	_	-	-	-	7.0			-		-	_	7.0	I -	_	-	pF
Quiescent Dissipation ** †	1	PΩ																mW
$(C_L = 15 pF, f = 0)$	1	· · ·	l							İ					1			1
	l		5.0	-	0.025	-	0.0005	0.025	-	1.5	- 1	0.25	_	0.5	0.25		3.5	
	l	ŀ	10	-	0.10	-	0.001	0.10	-	6.0	- 1	1.0	-	1.0	1.0	-	14	į
			15	-		_	0.0023		_		-			2.3			_	
Total Power Dissipation	1	PD	ŀ	1														mΝ
(Dynamic plus Quiescent)			l	l														
(C _L = 15 pF)	i		5.0							W/MHz								
			10 15	1						W/MHz W/MHz								
Output Rise Time**	4		15	-				٠٠-	(32 ///	VV/1VII 12	,,,,,	.0023 1	100	т	т	Γ		
(C ₁ = 15 pF)	"	tr	}												1	1	ł	ns
t _r = (2.3 ns/pF) C _L + 75 ns			5.0	l _	_ :		110	250	_		_	_		110	300	_	_	ŀ
$t_r = (1.1 \text{ ns/pF}) C_1 + 34 \text{ ns}$		İ	10	-	-	-	50	125	_	-	_	_	_	50	150	_	_	1
t _r = (0.75 ns/pF) C _L + 24 ns			15		-		35	_	-	_	_	_	_	35	_	-	-	l
Output Fall Time**	4	tf													1			ns
(C _L = 15 pF)				l	1		į į							1		1		1
$t_f = (2.0 \text{ ns/pF}) C_L + 70 \text{ ns}$		l	5.0	-	-	-	100	250	-	-	-	-	-	100	300	-	-	1
$t_f = (1.0 \text{ ns/pF}) C_L + 35 \text{ ns}$	1		10	-	~	-	50	125	-	-	-	-	-	50	150	-	-	
t _f = (0.7 ns/pF) C _L + 30 ns			15	-	-	_	40	-		-	-	-	-	35			-	
Turn-On Delay Time	4	t _{PHL}		1														ns
(C _L = 15 pF)								0==									l	
tpHL = (0.8 ns/pF) CL +118 ns	1	1	5.0 10	_	_	-	130 55	350 175	_	_	_	_	-	130	400 200	-	-	1
$t_{PHL} = (0.5 \text{ ns/pF}) C_{L} + 47 \text{ ns}$ $t_{PHL} = (0.3 \text{ ns/pF}) C_{L} + 40 \text{ ns}$	i i		15	_	_	_	55 45	1/5	-	_	_	-	_	55 45	200	_	_	
	4		15	 -			45		_					45	<u> </u>			├
Turn-Off Delay Time (C ₁ = 15 pF)	4	^t PLH																ns
tpLH = (0.75 ns/pF) CL + 129 ns			5.0	_	_ :	_	140	350	_	_	_	_	_	140	400	_	l _	
tp _{LH} = (0.5 ns/pF) C _L + 57 ns	1		10	_	-		65	175	_	_	_	_	_	65	200	_	_	
tPLH = (0.25 ns/pF) CL + 46 ns			15	-	- 1	_	50	_			_	_	_	50	-	_	_	1
Minimum Master Reset Pulse Width	4	PWMR	<u> </u>	 	_		· ·				\vdash				+	<u> </u>		ns
(C _L = 15 pF)	1	IVID												1				'''
	1		5.0	-	-	- 1	100	250	_		_	_	_	100	300	-	_	1
		1	10	-	-	-	50	125	- 1	- 1	-	_	-	50	150	_	-	1
			15	-			40	_	-	-	-	-	-	40		-		
Minimum Strobe Pulse Width	4	PWST																ns
(C _L = 15 pF)	1	1												l				
	1		5.0	-	-	-	100	250	-	-	- 1	-	_	100	300	-	-	1
	1		10	-	- :	-	50	125	-	-	-	-	-	50	150	- '	-	1
	 		15	<u> </u>			40			-				40			-	<u> </u>
	4	thold	ĺ	1										l	1	ì	1	ns
Data Hold Time#	1 "	Tholu	1															
Data Hold Time# (C _L = 15 pF)	"	110IG														İ		
	-	-noid	5.0 10	-	-	-	0	30 10	-	-	-	-	_	0	30 10	-	-	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

*The formula given is for the typical characteristics only.

Data hold time decreases as strobe width increases.

For dissipation at different external load capacitance (C_L) refer to corresponding formula:


P_T(C_L) = P_D + 4 x 10⁻³ (C_L - 15 pF) V_{DD}²I


Where: P_T in mW (Per Gate), C_L in pF, V_{DD} in Vdc, and f in MHz.

ELECTRICAL CHARACTERISTICS (continued)

				ł		М	C14508A	AL.					M	C14508C	L			
	İ	ļ	VDD	-59	o°C		+25°C		+12	25°C	-40	0°C		+25°C		+8	5°C	1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
3-State Output Leakage Current	5	1 _{TL}																μА
			5.0	±0.05	-	-		±0.05		±3.0	±0.50	-	-	±0.001	±0.50	-	±7.0	1
	İ	1	10	±0.10	-	-	±0.002	±0.10	-	±6.0	±1.0	-	-	±0.002	±1.0	-	±14	ĺ
			15	_	_	-	±0.005		-	_	-	- 1	-	±0.005	-		<u> </u>	<u> </u>
3-State Propagation Delay (Output "1" to High Impedance) (C ₁ = 15 pF)	6	t"1"H																ns
100 100.7			5.0	-	_	_	60	125	_	l _	_	_	_	60	150	_	_	l
			10	-	_	_	30	75	_	_	_	_	_	30	100	_	l _	
	1	l	15	_	_	-	20	-	_	_	_	_	_	20	_	_	_	1
3-State Propagation Delay (Output "0" to High Impedance) (C _L = 15 pF)	6	t"0"H																ns
(OL 13 pr /	l		5.0	l _	l _	_	60	125	_	_	_	_	-	60	150	_ :	_	
			10	l _	_	_	30	75	_	_	_	_	_	30	100	_	l _	
			15	_	-	-	20	_	_	_	_	_	_	20	-	-	_	
3-State Propagation Delay (High Impedance to "1" Level) (C ₁ = 15 pF)	6	^t H"1"																ns
	Į.	ł	5.0	l –		-	60	125	-	_		_	_	60	150	-	_	
	l		10	_	_	_	30	75	-	_	-	_	_	30	100	_	_	l
			15	Í –	-	_	20	-	-	- 1	-	-	_	20	_	-	-	
3-State Propagation Delay (High Impedance to "O" Level) (C ₁ = 15 pF)	6	tH"0"																ns
			5.0	_	-	-	60	125	-	- 1	-	-	-	60	150	-	-	1
			10	-	-	-	30	75	-	- 1		_	_	30	100	-	-	
			15	-	-	-	20	-	_	-	-	-	_	20	-	- 1	-	1


FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM






-


FIGURE 4 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS






TEST CONNECTIONS


Parameter	Test No.	MR	ST	D3	Output
thold	1	Gnd	P.G.1	P.G.2	Q3
PWST	1	Gnd	P.G.1	P.G.2	Ω3
PWMR	3	P.G.1	V _{DD}	VDD	Ω3
t _{PLH}	1	Gnd	P.G.1	P.G.2	Q3
and ^t PHL	or 2	Gnd	V _{DD}	P.G.1	Q 3
and	or				
t_{r} and t_{f}	3	P.G.1	VDD	VDD	Q3






LOGIC DIAGRAM

FIGURE 5 - 3-STATE LEAKAGE TEST






Test No. 1 measures – I_{TL} D3 = 10 V, Q3 = 0 V


Test No. 2 measures $+I_{TL}$ D3 = 0 V, Q3 = $+V_{DD}$

FIGURE 6 - 3-STATE AC TEST CIRCUIT

Bidirectional Open Circuit Bidirectional Short Circuit




TEST	ST1	ST2	ST3	ST4
t"1"H	OPEN	CLOSE	CLOSE	OPEN
t"0"H	CLOSE	OPEN	OPEN	CLOSE
^t H''0''	CLOSE	OPEN	OPEN	CLOSE
^t H"1"	OPEN	CLOSE	CLOSE	OPEN




The MC14508AL/CL can be used in bussed systems as shown. The output terminals of N 4-bit latches can be directly wired to a bus line, and to one of the 4-bit latches selected. The selected latch controls the logic state of the bus line, and the remaining (N-1) 4-bit latches are disabled into a high impedance "off" state. The number of latches, N, which may be connected to a bus line is determined from the output drive current, IDD, the 3-state or disabled output leakage current, ITL, and the load current, IL, required to drive the bus line (including fanout to other device inputs) and can be calculated by the following:


$$N = \frac{I_{OD} - I_{L}}{I_{TL}} + 1$$

N must be calculated for both high and low logic states of the bus line. $\,$



TYPICAL 3-STATE APPLICATIONS





MC14510AL MC14510CL MC14510CP

BCD UP/DOWN COUNTER

The MC14510 BCD up/down counter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The counter consists of type D flip-flop stages with a gating structure to provide type T flip-flop capability. The counter can be cleared by applying a high level on the Reset line. This complementary MOS counter finds primary use in up/down and difference counting and frequency synthesizer applications where low power dissipation and/or high noise immunity is desired. It is also useful in A/D and D/A conversion and for magnitude and sign generation.

- Quiescent Power Dissipation = 0.25 μW/package typical @ 5.0 Vdc
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14510AL)
 = 3.0 Vdc to 16 Vdc (MC14510CL/CP)
- Low Input Capacitance − 5.0 pF typical
- Internally Synchronous for High Speed
- Logic Edge-Clocked Design Count Occurs on Positive Going Edge of Clock
- 6.0-MHz Counting Rate

MAXIMUM RATINGS (Voltage referenced to Vss. Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage — MC14510A — MC14510CL/C	L V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	ı	10	mAdc
Operating Temperature Range — MC14510A — MC14510CL/G		-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE

CARRY IN	UP/DOWN	PRESET ENABLE	RESET	ACTION
1	×	0	0	No Count
0	1	0	0	Count Up
0	0	0	0	Count Down
×	×	1	0	Preset
X	X	X	1	Reset

X = Don't Care

McMOS

(LOW-POWER COMPLEMENTARY MOS)

BCD UP/DOWN COUNTER



L SUFFIX
CERAMIC PACKAGE
CASE 620




P SUFFIX
LASTIC PACKAGE
CASE 648

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $v_{SS} \ \mbox{or} \ v_{DD})$

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

7

See Mechanical Data Section for package dimensions.

	1					M	C14510A	L					MC	145 10CL/	CP			1
	1		VDD	-55	5°C		+25°C		+12	5°C	-40	o _C		+25°C		+85	°C_	1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	U
Output Voltage "0" Level	-	Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	V
	1		10	-	0.01	- 1	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	1
			15	-	-	-	0	-	-	-	-	-	-	0	_	-	_	L
"1" Level	-		5.0	4.99	-	4.99	5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95	-	l۷
	1		10 15	9.99	_	9.99	10 15	-	9.95	-	9.99	-	9.99	10 15	-	9.95	_	l
Noise Immunity*	 	V _{NL}	-13	-			-10			-				- 15				t
(Vout≥3.5 Vdc)	1	INL	5.0	1.5	_	1.5	2.25	-	1.4	- 1	1.5	_	1.5	2.25	_	1.4	_	`
(V _{out} ≥ 7.0 Vdc)		1	10	3.0	-	3.0	4.50	-	2.9	-	3.0	-	3.0	4.50	_	2.9	-	
(V _{out} ≥ 10.5 Vdc)			15	-	-	-	6.75	-	-	-	-	_		6.75	-	-	-	
	1	V _{NH}																V
(V _{out} ≤ 1.5 Vdc)	1		5.0	1.4	-	1.5	2.25	-	1.5	-	1.4	-	1.5	2.25		1.5	-	
(V _{out} ≤ 3.0 Vdc)			10	2.9	-	3.0	4.50	-	3.0	-	2.9		3.0	4.50	-	3.0	-	
(V _{out} ≤4.5 Vdc)			15	-	-		6.75	-	-	-	-		_	6.75		-		
Output Drive Current	-	'он	- 0	0.00		0.50	1.7		0.25									m
(VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc)	1		5.0 10	-0.62 -0.62	_	-0.50 -0.50	-1.7 -0.9	_	-0.35 -0.35	_	-0.23 -0.23	_	-0.20 -0.20	-1.7 -0.9	_	-0.16 -0.16		1
(VOH = 13.5 Vdc)	1		15	-0.62	-	-0.50	-3.5	_	-0.35	_	-0.23	_	-0.20	-3.5	_	-0.16	_	
TOM TOO TEST	1	lor				-	0.0		<u> </u>				-	- 5.5		-		m
(VOL = 0.4 Vdc) Sink	1	.0.	5.0	0.50	-	0.40	0.78	_	0.28	-	0.23	-	0.20	0.78	-	0.16	_	
(VOL = 0.5 Vdc)	i	ì	10	1.1	-	0.90	2.0	l –	0.65	- 1	0.60	-	0.50	2.0	-	0.40	-	l
$(V_{OL} = 1.5 \text{ Vdc})$			15		-	-	7.8	-	-	-	- 1	-	l	7.8	-	-	-	1
Input Current	T -	lin	-		-	-	10	-	-	-		-	-	10	-	-	-	p/
Input Capacitance (Vin = 0 Vdc)	T -	Cin	-	-	-	-	5.0	T =	-	-	-	-	-	5.0	-	-	-	Ł
Quiescent Dissipation	-	Pα																n
$(C_L = 15 pF, f = 0 MHz)$	1								ł									1
	1		5.0 10	- 1	0.025 0.10	_	0.00025	0.025	-	1.5 6.0	_	0.25 1.0	-	0.00025 0.001	0.25 1.0	-	3.5 14	l
	1	1	15		0.10	_	0.004	0.10	_	0.0	_	-		0.004	-	_	-	1
Dynamic Power Dissipation	+-	PĎ						Ь	L	L	L		L			L		'n
(C _L = 15 pF)	į	' b	5.0					PD =	(2.0 m	W/MHz) f + 0.	00025	mW					1 "
-	1	1	10							W/MHz								1
			15	L				P _D =	(18 mV	V/MHz)	f + 0.	004 mV	٧					L
Output Rise Time†	-	tr	İ						1				1					٦
(C _L = 15 pF)			5.0		_	_	100	175	ĺ	_	_			100	200			1
$t_r = (3.0 \text{ ns/pF}) C_L + 55 \text{ ns}$ $t_r = (1.5 \text{ ns/pF}) C_L + 17 \text{ ns}$		1	10	_	_	_	35	75	_		_	_	_	35	110	_	_	1
$t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$		ĺ	15		_	_	25	-	_	_	_	_	_	25	-	_	_	l
Output Fall Time†	+	te	<u> </u>	†		<u> </u>		 	-	t			 -	- 25		<u> </u>		١.
(C _L = 15 pF)		, ,						1		1			1					Ι.
t _f = (1.5 ns/pF) C _L + 77 ns	1	ĺ	5.0	-	-	-	100	175	-	-	-	- '	-	100	200	-	-	1
$t_f = (0.75 \text{ ns/pF}) C_L + 24 \text{ ns}$	1	1	10	- 1	-	-	35	75	-	-	-	-	-	35	110	-	-	1
t _f = (0.55 ns/pF) C _L + 17 ns	1		15		-	_	25	_	_	-	_	-	_	25		-	-	L
Clock to Q Propagation Delay Time†	2	tPLH,							1	1								r
(C _L = 15 pF)	1	tPLH	5.0			_	250	650	1					250	1000			
tpHL, tpLH = (1.75 ns/pF) CL + 224 ns tpHL, tpLH = (0.70 ns/pF) CL + 89 ns	1	1	10	_	_	_	100	225	_	_	_	_	_	100	300	_	_	1
tpHL, $tpLH = (0.53 ns/pF) CL + 63 ns$			15	-	l -	-	75	-	_	_	_	_	_	75	-	-	_	
Clock to Carry Out Propagation Delay Time	1 2	tPHL,	<u> </u>	-	<u> </u>			 	 	├			 			 		١,
(C ₁ = 15 pF)	1 -	tPLH						İ	(1			1					ľ
tpHL, tpLH = (1.75 ns/pF) CL + 274 ns		1	5.0	-	-	-	300	750	-	-	-	_	-	300	1200	-	_	
tpHL, tpLH = (0.70 ns/pF) CL + 114 ns	1		10	-	-	-	125	250	-	-	-	-	-	125	400	-	-	
tpHL, tpLH = (0.53 ns/pF) CL + 92 ns	1	1	15	-	_	_	100	_	-			-	ı	100	2007	-	_	1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The Preset or Reset signal must be low prior to a positive-going transition of the clock.

†The formula given is for the typical characteristics only.

P_T (C_L) = P_D + 10⁻³ (C_L - 15 pF) V_{DD}² f

Where: P_T, P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.

ELECTRICAL CHARACTERISTICS

						M	C14510/	AL					MC 1	14510CL	./CP			
			V _{DD}	-55	ос		+25°C		+12	5°C	-40	o°C	L	+25°C		+85	o _C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Un
Carry Into Carry Out Propagation Delay Time (C _L = 15 pF) tpHL, tpLH = (1.75 ns/pF) C _L + 99 ns tpHL, tpLH = (0.70 ns/pF) C _L + 39 ns	2	tPHL, tPLH	5.0 10 15	_	-	_	125 50 40	250 100		_	_	-	_	125 50 40	500 200	-	-	ns
tpHL, tpLH = (0.53 ns/pF) CL + 32 ns Minimum Clock Pulse Width	2	PWC	13	-			40		-				-	10				ns
Minimum Clock Pulse Width (C _L = 15 pF)	2	PWC	5.0 10 15	_ _ _	-	-	200 100 75	340 170 –	- - -	- - -	_ _ _	- - -	_ _ _	200 100 75	500 200 –	- - -	- - -	ns
Maximum Clock Pulse Frequency (C _L = 15 pF)	2	PRF	5.0	_	_	_	1.5 3.0	2.5 6.0	-	_	_	_	1.0	2.5 6.0	_	-	-	мн
Preset or Reset to Q _{OUT} Propagation Delay Time [†] (C _L = 15 pF) tpHL tpLH = (1,75 ns/pF) C _L + 299 ns tpHL, tpLH = (0.70 ns/pF) C _L + 104 ns tpHL, tpLH = (0.83 ns/pF) C _L + 82 ns	2	tpHL, tpLH	5.0 10 15		_ _ _	- - -	325 115 90	650 225 —	-		-	- - -	- - -	325 115 90	1000 300 -		_	ns
Preset or Reset to Carry Out Propagation Delay Time* (C _L = 15 pF) tpHL tpLH = (1.75 ns/pF) C _L + 474 ns tpHL tpLH = (0.70 ns/pF) C _L + 189 ns tpHL tpLH = (0.53 ns/pF) C _L + 142 ns	2	tphL, tpLH	5.0 10 15	_ _ _		-	500 200 150	850 300	-	_	_ _ _	1 1	_	500 200 150	1700 600 –	1 - 1		ns
Preset or Reset Removal Time** (C _L = 15 pF)	2	^t rem	5.0 10 15	-	_ _ _	- - -	325 115 90	650 225 —	_ _ _	- - -	_ _ _	-	_ _ _	325 115 90	1000 300 –			ns
Maximum Clock Rise and Fall Time (CL = 15 pF)	2	t _r ,t _f	5.0	-	-	-	_	15 15	-	-	-	-	_	-	15 15	1		μs
Çarry In Setup Time (C _L = 15 pF)	2	^t setup	5.0 10 15	-		-	130 60 50	300 125		_ _ _	-	_ _ _		130 60 50	600 250	-	-	ns
Up/Down Setup Time (C _L = 15 pF)		t _{setup}	5.0 10 15	_	- -	_	250 100 75	650 225	-	_ _ _		1 -		250 100 75	1000 300		=	ns
Minimum Preset Enable Pulse Width (C _L = 15 pF)	-	PWPE	5.0 10 15	-	_		100 50 40	325 100 —	-	-	-	-	-	100 50 40	500 125 –			ns


^{*}The Preset or Reset signal must be low prior to a positive-going transition of the clock.

†The formula given is for the typical characteristics only. $P_{T}(C_{L}) = P_{D} + 10^{-3} \left(C_{L} - 15 \text{ pF} \right) V_{DD}^{2} t$ $\text{Where } P_{T}, P_{D} \text{ in mW. } C_{L} \text{ in pF, } V_{DD} \text{ in Vdc, and f in MHz}$


QVDD500 pF 0.01 μF Ceramic PΕ O Carry In R Up/Down Pulse Clock Q3 Generator 다 Р1 P2 04 Carry 20 ns --20 ns v_{DD} 90% Clock 50% 10% - v_{ss} Variable Width

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM









7

MC14511AL MC14511CL MC14511CP

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

The MC14511 BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Low Logic Circuit Power Dissipation
- High-Current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Code
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Facility

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage — MC14511AL — MC14511CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
Operating Temperature Range — MC14511AL — MC14511CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Maximum Continuous Output Drive Current (Source) per Output	IOHmax	25	mA
Maximum Continuous Output Power (Source) per Output†‡	POHmax	50	mW

- † Please refer to derating curves. (Figure 1).
- # POHmax = IOH (VDD VOH)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occure if V_{in} and V_{out} is not constrained to the range $V_{SS} \leqslant |V_{in}$ or $V_{Out}| \leqslant V_{DD}$.

Due to the sourcing capability of this circuit, damage can occur to the device if V_{DD} is applied, and the outputs are shorted to V_{SS} and are at a logical 1 (See Maximum Ratinos).


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).


See Mechanical Data Section for package dimensions.

McMOS

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER





TRUTH TABLE

X		- 11	NPUT	S				OUTPUTS							
X	LE	BI	ĹΤ	۵	С	В	Α	a	b	с	đ	е	f	9	DISPLAY
0 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	х	×	0	×	×	×	x	1	1	1	1	1	1	1	В
0 1 1 1 0 0 0 1 1 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 0 0 0 1 0 1 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	×	0	1	×	×	×	×	0	0	0	0	0	0	0	Blank
0 1 1 1 0 0 1 0 1 1 1 0 1 1 0 1 3 3 0 1 3 3 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1	1	0	0	0	0	1	1	1	1	1	1	0	0
0 1 1 1 0 0 0 1 1 1 1 1 1 0 0 0 1 3 0 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 0 1 1 4 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 6 0 1 1 1 0 0 1 0 1 1 1 1 1 1 1 1 1 1 6 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 6 0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	0	1	1	0	0	0	1	0	1	1	0	0	0	0	1
0 1 1 1 0 1 0 0 0 1 1 0 0 1 1 4 5 0 0 1 1 1 4 5 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	1	1	0	0	1	0	1	1	0	1	1	0	1	2
0 1 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 6 0 0 0 0	0	1	1	٥	0	1	1	1	1	1	1	0	0	1	3
0 1 1 1 0 1 1 0 0 0 1 1 1 1 1 6 7 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	0	1	1	0	1	0	0	0	1	1	0	0	1	1	4
0 1 1 1 0 0 1 1 1 1 1 1 0 0 0 0 7 0 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 0 0 0		1	1 .		1	0	1	1		1	1	0	1	1	
0 1 1 1 1 0 0 0 1 1 1 1 1 1 1 8 0 0 1 1 1 1		1	1		1	1	0	0	0	1	1	1	1	1	
0 1 1 1 1 0 0 1 1 1 1 0 0 0 1 1 9 0 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 1 Blank 0 1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank	0	1	1	0	1	1	1	1	1	1	0	0	0	0	7
0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 Blank	0	1	1	1	0	0	0	1	1	1	1	1	1	1	8
0 1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank		1	1	1	0	0	1	1	1	1	0	0	1	1	9
0 1 1 1 1 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 0 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank	0	1	1	1	0	1	0	0	0	0	0	0	0	0	Blank
0 1 1 1 1 0 1 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank	0	1	1	1	0	1	1	0	0	0	0	0	0	0	Blank
0 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank 0 1 1 1 1 1 1 0 0 0 0 0 0 0 Blank		1	1	1	1	0	0	0	0	0	0	0	0	0	Blank
0 1 1 1 1 1 1 0 0 0 0 0 0 0 Blank		1	1	1	1		1	0	0	0	0	0	0	0	Blank
		1	1	1	1	1	0	0	0	0	0	0	0	0	Blank
	0	1	1	1	1	1	1	0	0	0	0	0	0	0	Blank
1 1 1 X X X X X	1	1	1	×	×	×	×				٠				•

- X = Don't care
- $^{\bullet}$ Depends upon the BCD code applied during the 0 to 1 transition of LE.



ELECTRICAL CHARACTERISTICS

			1				MC14511A	L					M	C14511CL	/CP			1
	ļ		VDD	-5	5°C		+25°C		+12	5°C	-4	ooc		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	_	Vout	5.0 10 15	- - -	0.01 0.01 -	_ _ _	0 0 0	0.01 0.01 -	- - -	0.05 0.05 -	- - -	0.01 0.01 —		0 0 0	0.01 0.01		0.05 0.05 —	Vdc
"1" Level	-		5.0 10 15	4.1 9.1	-	4.1 9.1 -	4.57 9.58 14.59	-	4.1 9.1 -	- - -	4.1 9.1 —	- - -	4.1 9.1	4.57 9.58 14.59	- -	4.1 9.1 —	-	
Noise Immunity* (V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)	-	V _{NL}	5.0 10 15	1.5 3.0 —	-	1.5 3.0 —	2.25 4.50 6.75	-	1.4 2.9	-	1.5 3.0 —	- - -	1.5 3.0	2.25 4.50 6.75	- - -	1.4 2.9 	- - -	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		V _{NH}	5.0 10 15	1.4 2.9 —		1.5 3.0 	2.25 4.50 6.75	_	1.5 3.0 	-	1.4 2.9 –	-	1.5 3.0	2.25 4.50 6.75	_	1.5 3.0 —	- - -	Vdc
Output Drive Voltage (I _{OH} = 0 mAdc Source (I _{OH} = 5.0 mAdc) (I _{OH} = 10 mAdc) (I _{OH} = 15 mAdc) (I _{OH} = 20 mAdc) (I _{OH} = 25 mAdc)	1	V _{ОН}	5.0	- - - - -	- - - -	4.10 - 3.90 - 3.40	4.57 4.24 4.12 3.94 3.75 3.54	- - - - -	- - - - -	- - - - -	- - - - -	- - - -	4.10 - 3.60 - 2.80	4.57 4.24 4.12 3.94 3.75 3.54	- - - -	_ _ _ _ _	- - - - -	Vdc
(I _{OH} = 0 mAdc) (I _{OH} = 5.0 mAdc) (I _{OH} = 10 mAdc) (I _{OH} = 15 mAdc) (I _{OH} = 20 mAdc) (I _{OH} = 25 mAdc) †			10	- - - - -		9.10 9.0 8.60	9.58 9.26 9.17 9.04 8.90 8.75	- - - -	- - - - -	- - - -		1 1 1 1	9.10 - 8.75 - 8.10	9.58 9.26 9.17 9.04 8.90 8.75		- - - - -	-	Vdc
(I _{OH} = 0 mAdc) (I _{OH} = 5.0 mAdc) (I _{OH} = 10 mAdc)† (I _{OH} = 15 mAdc)† (I _{OH} = 20 mAdc)† (I _{OH} = 25 mAdc)†			15		- - - - -	- - - - -	14.59 14.27 14.18 14.07 13.95 13.80	- - - -	- - - - -	- - - - -		-	11111	14.59 14.27 14.18 14.07 13.95 13.80	-	- - - -	-	Vdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	-	lor	5.0 10 15	0.5 1.1 —	- - -	0.40 0.90	0.78 2.0 7.8	-	0.28 0.65	-	0.23 0.60	- - -	0.20 0.50	0.78 2.0 7.8	_ _ _	0.16 0.40 —	_ _ _	mAdd
Input Current	-	1 _{in}	_	_	-	_	10		_	-	_	-	-	10	-	-	-	pAdc
Input Capacitance (V _{in} = 0)		Cin	-	-		-	5.0	_	-	_	_	-		5.0	_		-	pF
Quiescent Dissipation** (C _L = 15 pF, f = 0 Hz) P _D = (88 mW/MHz) f+0.000025 mW P _D = (350 mW/MHz) f+0.0001 mW P _D = (790 mW/MHz) f+0.00023 mW		PD	5.0 10 15	- - -	0.025 0.10 	- - -	0.000025 0.0001 0.00023	0.025 0.10 —	 	1.5 6.0 	-	0.25 1.0 –	1 1 1	0.000025 0.0001 0.00023	0.25 1.0 –	- - -	3.5 14 —	mW
Output Rise Time** $(C_L = 15 \text{ pF})$ $t_r = (0.18 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_r = (0.14 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_r = (0.11 \text{ ns/pF}) C_L + 13 \text{ ns}$	2(a)	^t r	5.0 10 15				30 17 15	175 75 –	_ _ _	- - -	-	-	111	30 17 15	200 110 —	- - -	_ _ _	ns
Output Fall Time (C _L = 15 pF)	2(a)	tf	5.0 10 15	- - -	=	-	1000 1000 1000		- - -	- - -	-	<u>-</u> -		1000 1000 1000	- - -	- - -		ns

†See Derating Curve (Figure 1).

ELECTRICAL CHARACTERISTICS (continued)

							MC14511A	L					MC	14511CL	CP]
			VDD	-5!	5°C		+25°C		+12	5°C	-41	0°C		+25°C		+8!	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Turn-Off Delay Time (Data)** (C ₁ = 15 pF)	2(a)	tPLH																ns
tpi H = (0.40 ns/pF) C1 + 635 ns		İ	5.0	-		-	640	1500		-	-	-	-	640	2250	-	-	1
tp _{LH} = (0.25 ns/pF) C _L + 245 ns			10	-	-		250	600	-	-	_	- '	-	250	900	-	-	
tp_H = (0.20 ns/pF) C _L + 170 ns			15	_	-		175		_	-			_	175		-		
Turn-On Delay Time (Data)** (C _L = 15 pF)	2(a)	tPHL																ns
tpHL = (1.3 ns/pF) CL + 700 ns			5.0	-	-	-	720	1500	_	-	-	-	-	720	2250	-	_	1
tpHL = (0.60 ns/pF) C _L + 280 ns			10 15	-	_	-	290 195	600	_	_		_	_	290 195	900	_	_	
tpHL = (0.35 ns/pF) CL + 190 ns Turn-Off Delay Time (Blank)**	24-1	-	15				195							195	-			+
(C _L = 15 pF) tp ₁ H = (0.30 ns/pF) C ₁ + 315 ns	2(a)	[†] PLH	5.0	_	_		320	1000			_	_		320	1500	_	_	ns
$tp_{LH} = (0.35 \text{ ns/pF}) C_L + 315 \text{ ns}$ $tp_{LH} = (0.25 \text{ ns/pF}) C_L + 125 \text{ ns}$			10	_		_	130	400	_			_	_	130	600	_	_	
tp ₁ H = (0.15 ns/pF) C ₁ + 95 ns			15		-	_	100	-			_		-	100	-	-	-	
Turn-On Delay Time (Blank)** (C ₁ = 15 pF)	2(a)	tPHL																ns
tpH1 = (0.85 ns/pF) C1 + 470 ns			5.0			_	485	1000	_	-	-	_	_	485	1500	-	-	1
$t_{PHL} = (0.45 \text{ ns/pF}) C_{L} + 195 \text{ ns}$			10	-	-	-	200	400	-	-	-	-	-	200	600	-	-	
tpHL = (0.35 ns/pF) CL + 155 ns			15	-		_	160	-	-	-	—·	_	-	160			_	
Turn-Off Delay Time (Lamp Test)* $(C_L = 15 pF)$	2(a)	tPLH																ns
$tp_{LH} = (0.45 \text{ ns/pF}) C_L + 285 \text{ ns}$			5.0	-	-	-	290	625	-	-	-	-	-	290	940	-	-	1
$tp_{LH} = (0.25 \text{ ns/pF}) C_L + 120 \text{ ns}$		İ	10	-	-	-	125 85	250	-		-	-	-	125 85	375	_	_	1
tpLH = (0.20 ns/pF) CL + 80 ns	ļ	ļ	15	-		L	85	-						85				
Turn-On Delay Time (Lamp Test) ** (C _L = 15 pF)	2(a)	tPHL.						005						290	940	_	_	ns
tpHL = (1.3 ns/pF) CL + 270 ns tpHL = (0.45 ns/pF) CL + 115 ns			5.0 10	_	_	_	290 120	625 250	_	_	_	_	_	120	375	_	_	1
tpHL = (0.35 ns/pF) CL + 85 ns		l	15	_		_	90	250	_	_	_	_	-	90	- 373	_	_	
Setup Time	2(b)	-		_						ļ	ļ				 			ns
Setup Time	2107	tsetup	5.0	_	_	180	90	_	l _		_	_	270	90				"
	1		10	_	_	76	38	_		_			114	38	-	-	_	1
			15		-	-	20	-	-		-	-	-	20		-	-	1
Hold Time	2(b)	thold							Ĭ							· · · · · ·		n:
			5.0	-	-	0	-90	-	-	-	-	-	90	-90	-	-	-	1
		1	10	-	-	0	-38	-	-	-	-	-	38	-38	-	-	-	
			15				-20							~20	<u> </u>			┼
Minimum Latch Enable Pulse Width	2(c)	PWLE	5.0	_	_	520	260	_	_	_	_	_	780	260	_	_	l _	n:
i nize stiniii		1	10	_	_	220	110	_	_	_	_	_	330	110	_	_	_	1
	1	1	15	_		220	65	_	_	_	_		330	65			_	1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change. **The formula given is for the typical characteristics only.

FIGURE 1 – DERATING AND OUTPUT DRIVE CURVES
PER OUTPUT







FIGURE 2 - DYNAMIC SIGNAL WAVEFORMS



CONNECTIONS TO VARIOUS DISPLAY READOUTS



LOGIC DIAGRAM



MC14512AL MC14512CL MC14512CP

8-CHANNEL DATA SELECTOR

The MC14512 is an 8-channel data selector constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This data selector finds primary application in signal multiplexing functions. It may also be used for data routing, digital signal switching, signal gating, and number sequence generation.

- Quiescent Power Dissipation = 250 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- High Fanout > 50
- Single Supply Operation Positive or Negative
- 3-State Output (Logic "1", Logic "0", High Impedance)

McMOS

(LOW-POWER COMPLEMENTARY MOS)

8-CHANNEL DATA SELECTOR



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX PLASTIC PACKAGE CASE 648

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	MC14512AL MC14512CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	3	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pir	1	1	10	mAdc
Operating Temperature R	ange — MC14512AL — MC14512CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Rai	nge	T _{stg}	-65 to +150	°c

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in})$ or $V_{out} \leqslant V_{DD}$.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or $V_{DD}). \label{eq:vss}$

TRUTH TABLE

С	В	Α	INHIBIT	DISABLE	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	×з
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	×6
1	1	1	0	0	X7
φ	φ	φ	1	0	0
φ	φ	φ	φ	1	High Impedance

 ϕ = Don't Care

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

See Mechanical Data Section for package dimensions.

ELECTRICAL CHARACTERISTICS

				<u> </u>	-0	M	C14512A	L		-0-		<u> </u>	MC	C14512CL			4	
	1		VDD		5°C	L	+25°C			5°C		-40°C		+25°C		+85		1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	U
Output Voltage ''0'' Level	-	Vout	5.0	-	0.01	-	0	0.01	-	0.05	-	0.01	_	0	0.01	-	0.05	V
			10 15		0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01		0.05	
"1" Level	-		5.0	4.99	_	4.99			4.95		-		4.99		 -		- -	╁
"1" Level	-		10	9.99	_	9.99	5.0 10	_	9.95	-	4.99 9.99	_	9.99	5.0 10	-	4.95 9.95	-	V
			15	9.99	_	9.99	15	_	9.95	-	9.99	_	9.99	15	_	9.95	-	
Noise Immunity*		VNL	- 13		<u> </u>		13							13			-	V
(V _{out} ≥ 3.5 Vdc)	_	VNL	5.0	1.5	_	1.5	2.25	_	1.4		15	_	15	2 25	_	14	1	l۷
(V _{out} ≥ 7.0 Vdc)			10	3.0	-	3.0	4.50	-	2.9	_	3.0	_	3.0	4.50	_	2.9	_	1
(V _{out} ≥ 10.5 Vdc)			15		_	_	6.75	_	-	_	-	_	-	6.75	_		_	1
Out		VNH	-	-	 	 	-		-					1	 		 	V
(V _{out} ≤ 1.5 Vdc)		*101	5.0	1.4	l _	1.5	2.25	_	1.5	_	1.4		1.5	2 25	_	15	_	١,
(V _{out} ≤3.0 Vdc)			10	2.9	-	3.0	4.50	_	3.0	-	2.9	-	3.0	4.50	_	3.0	_	1
(V _{out} ≤4.5 Vdc)			15	_		_	6.75		_	-	_	_	-	6.75	- 1	-	-	į
Output Drive Current						_							-					m
(VOH = 2.5 Vdc) Source		loн	5.0	-0.62	l _	-0.50	-1.7	_	-0.35	_	-0.23	_	-0.20	-1.7	l _	-0.16	_	'''
(V _{OH} = 9.5 Vdc)		-01	10	-0.62	-	-0.50	-0.9	-	-0.35	-	-0.23	-	-0.20	-0.9	i _	-0.16	_	İ
(V _{OH} = 13.5 Vdc)			15	_	_	-	-3.5	_	-		-		_	-3.5	_	-	_]
(V _{OL} = 0.4 Vdc) Sink		loL	5.0	0.50		0.40	0.78	_	0.28		0.23	_	0.20	0.78	_	0.16	_	m
(Vol = 0.5 Vdc)		.OL	10	1.1	_	0.90	2.0	_	0.65		0.60	_	0.50	2.0	_	0.10	_	1""
(V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)			15	l '-'	_	- 0.50	7.8	_	0.00	_	3.00	_	- 0.50	7.8	_	J -	_	l
3-State Output Leakage	3	1_	5.0	├	±0.05		±0.0005	±0.05	_	±3.0		10.5	<u> </u>					+
Current (CL = 15 pF)	3	TL	10	_	±0.05	_	±0.0005	±0.05	_	±3.0 ±6.0		±0.5 ±1.0	-	±0.0005 ±0.001	±0.5 ±0.1	_	±7.0	μA
		<u> </u>				<u> </u>							_			Ļ-	±14	+-
nput Current	_	lin	_				10		_		-			10		_		p/
nput Capacitance (Vin = 0 Vdc)		Cin	-	-	-	_	5.0	-	-		-		-	5.0	-	-	-	F
Quiescent Dissipation **		PQ												I				n
(C _L = 15 pF, f = 0 Hz)	-		()	ĺ	1	1	1									i i		1
			5.0	-	0.025		0.00025	0.025	- 1	1.5	-	0.25	-	0.00025		-	3.5	1
			10	-	0.1	-	0.001	0.1	-	6.0	-	1.0	-	0.001	1.0	-	14	1
			15	_			0.0023		-		_			0.0023	-	-	-	
Total Power Dissipation		PD																n
(Dynamic Plus Quiescent)		_		l				_										1
(C _L = 15 pF)	1		5.0	1				PD =	(3.0 m	W/MH:	2) † + (.00025	mW					
			10	1								.001 m						1
			15	<u> </u>		,	T	- D -	(29 111	VV/IVITIZ	/ / + 0	.0023 r	TIVV					1
Output Rise Time**	_	t _r		1			1						1			1	ł	1
(CL = 15 pF)	2					l		05.0	'		1		l	1			1	
t _r = (3.0 ns/pF) C _L + 55 ns			5.0	-	-	~	100	250	-	-	-	-	-	100	300	-	-	1
$t_r = (1.5 \text{ ns/pF}) C_L + 27 \text{ ns}$			10	-	-	-	50	125	-	-	-	-	_	50	150	-	-	
t _r = (1.1 ns/pF) C _L + 20 ns			15				37	-		-				37	-			1
Output Fall Time**	_	tf					1						1		l	}		"
(C _L = 15 pF)	2			1			1.00	252					1	4.00		ĺ		
$t_f = (1.5 \text{ ns/pF}) C_L + 77 \text{ ns}$			5.0	_	-	-	100	250	-	-	-	-	-	100	300	-	-	
$t_f = (0.75 \text{ ns/pF}) C_L + 39 \text{ ns}$			10	_	_	-	50	125	-	-	-	-	-	50	150	-	i .	1
t _f = (0.55 ns/pF) C _L + 29 ns			15	<u> </u>	<u> </u>	<u> </u>	37		<u> </u>	-				37	_	-		+
Turn-Off Delay Time**	_	tPLH		ĺ		1	1		[ĺ	1		1	1	ľ
(CL = 15 pF)	2			ı			1				1		l		l _		1	1
tpLH = (0.9 ns/pF) CL + 211 ns			5.0	-	-	-	225	500	-	-	-	-	-	225	750	-	_	1
tpLH = (0.3 ns/pF) CL + 70 ns			10	-	_	-	75	175	_	-	-	-	_	75	200	_	-	1
tpLH = (0.23 ns/pF) C _L + 54 ns			15	_		<u> </u>	57		<u> </u>					57	-	<u> </u>	_	1
Turn-On Delay Time**	_	tPHL.					1										[1
(C _L = 15 pF)	2			1		1												1
tpH L = (2.7 ns/pF) CL + 184 ns			5.0	~	-	-	225	500	-	-	-	-	-	225	750	-	-	
			10 15	-	-	-	75 57	175	-	-	-	-	-	75	200	-	-	1
tpHL = (0.9 ns/pF) CL + 61 ns			15		<u> </u>	-	57			-	-	-	-	57			_	1
tpHL = (0.68 ns/pF) CL + 47 ns				1	l								ł		l			-
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z	_	t"1"H		1	ı				i .	1 1				50			l	1
tpHL = (0.68 ns/pF) CL + 47 ns	3	t"1"H						405			1				150	_	-	1
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z	3	t"1"H	5.0	-	_	-	50	125	-	-	- 1	-	-			i		J
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z	3	t"1"H	10	-	-	-	25	125 75	- -	-	-	-	_	25	100	-	-	
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF)	3			-	_	- - -			-	- - -			=			-	-	L
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output """ to High Z (CL = 15 pF) 3-State Output "0" to High Z		t"1"Н	10				25				-	-		25				
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF)	3		10 15				25 19	75 -		-		-		25 19	100	-	-	-
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output """ to High Z (CL = 15 pF) 3-State Output "0" to High Z			10 15 5.0	_	_	_	25 19 50	75 - 125	_	-	_	- -	_	25 19 50	100 - 150	_	_	,
tpHL = (0.68 ns/pF) CL + 47 ns			10 15 5.0 10				25 19 50 25	75 -		-	1 1 1	-	-	25 19 50 25	100	-	-	,
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF)		t"O"H	10 15 5.0	_	_	_	25 19 50	75 - 125	_	-	_	- -	_	25 19 50	100 - 150	_	_	
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF) 3-State Output High Z to "1"	3		10 15 5.0 10	_	_	_	25 19 50 25	75 - 125	_	-	_	- -	-	25 19 50 25	100 - 150	_	_	,
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF)		t"O"H	5.0 10 15		_	-	25 19 50 25 19	75 - 125 75 -	_ _ _ _	-	- 1	- - - -	- - - -	25 19 50 25 19	100 - 150 100 -			
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF) 3-State Output High Z to "1"	3	t"O"H	5.0 10 15 5.0		-		25 19 50 25 19	75 - 125 75 - 125	_ _ _ _	- - -		- - - -		25 19 50 25 19	150 100 -			
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF) 3-State Output High Z to "1"	3	t"O"H	5.0 10 15 5.0 10 15	-			25 19 50 25 19 50 25	75 - 125 75 - 125 75	-	-	1 1 1			25 19 50 25 19 50 25	100 - 150 100 -			
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF) 3-State Output High Z to "1" (CL = 15 pF)	3	t"0"H tH"1"	5.0 10 15 5.0		-		25 19 50 25 19	75 - 125 75 - 125		- - -		- - - -		25 19 50 25 19	150 100 -			r
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF) 3-State Output High Z to "1" (CL = 15 pF) 3-State Output High Z to "1"	3.	t"O"H	5.0 10 15 5.0 10 15	-			25 19 50 25 19 50 25	75 - 125 75 - 125 75	-	-	1 1 1			25 19 50 25 19 50 25	150 100 -			r
tpHL = (0.68 ns/pF) CL + 47 ns 3-State Output "1" to High Z (CL = 15 pF) 3-State Output "0" to High Z (CL = 15 pF) 3-State Output High Z to "1"	3	t"0"H tH"1"	5.0 10 15 5.0 10 15	-			25 19 50 25 19 50 25 19	75 - 125 75 - 125 75 -	-	-	1 1 1			25 19 50 25 19 50 25 19	150 100 - 150 100 - 150 100			
tpH_ = (0.88 ns/pF) C_L + 47 ns 3-State Output "1" to High Z (C_L = 15 pF) 3-State Output "0" to High Z (C_L = 15 pF) 3-State Output High Z to "1" (C_L = 15 pF) 3-State Output High Z to "1"	3.	t"0"H tH"1"	5.0 10 15 5.0 10 15	-			25 19 50 25 19 50 25	75 - 125 75 - 125 75	-	-	1 1 1			25 19 50 25 19 50 25	150 100 -			r

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

*For dissipation at different external load capacitances refer to corresponding formula:

P_T(C_L) = P_D + 1/2 x 10⁻³ (C_L - 15 pF) V_{DD}²f

Where: P_T , P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




FIGURE 2 - AC TEST CIRCUIT AND WAVEFORMS






FIGURE 3 - 3-STATE AC TEST CIRCUIT AND WAVEFORM






3-STATE MODE OF OPERATION

Output terminals of several MC14512 8-Bit Data Selectors can be connected to a single data bus as shown. One MC14512 is selected by the 3-state control, and the remaining devices are disabled into a high impedance "off" state. The number of 8-bit data selectors, N, that may be connected to a bus line is determined from the output drive current, $I_{\mbox{\scriptsize OD}}$, 3-state-or disable output leakage current, $I_{\mbox{\scriptsize TL}}$, and the load current, $I_{\mbox{\scriptsize L}}$, required to drive the bus line (including fanout to other device inputs), and can be calculated by:

$$N = \frac{I_{OD} - I_L}{I_{TL}} + 1$$

 ${\bf N}$ must be calculated for both high and low logic states of the bus line.



7

MC14514AL MC14514CL MC14515AL MC14515CL

4-BIT LATCH/4-TO-16 LINE DECODER


The MC14514AL/CL and MC14515AL/CL are two output options of a 4 to 16 line decoder with latched inputs. The MC14514 (output active high option) presents a logical "1" at the selected output, whereas the MC14515 (output active low option) presents a logical "0" at the selected output. The latches are R-S type flip-flops which hold the last input data presented prior to the strobe transition from "1" to "0". These high and low options of a 4-bit latch/4 to 16 line decoder are constructed with N-channel and P-channel enhancement mode devices in a single monolithic structure. The latches are R-S type flip-flops and data is admitted upon a signal incident at the strobe input, decoded, and presented at the output.

These complementary circuits find primary use in decoding applications where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 0.2 μW package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14514AL, MC14515AL)
 = 3.0 Vdc to 16 Vdc (MC14514CL, MC14515CL)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 10¹² ohms typical
- Low Input Capacitance 5.0 pF typical

MAXIMUM RATINGS (Voltages referenced to Voc. Pin 12)


	Rating	Symbol	Value	Unit			
DC Supply Voltage	MC14514AL,MC14515AL MC14514CL,MC14515CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc			
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc			
DC Current Drain Per Pin		1	10	mAdc			
Operating Temperature R	Operating Temperature Range MC14514AL,MC14515AL MC14514CL,MC14515CL						
Storage Temperature Ran	ge	T _{stg}	-65 to +150	°c			



McMOS

(LOW-POWER COMPLEMENTARY MOS)

4-BIT LATCH/4-TO-16 LINE DECODER



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

DECODE TRUTH TABLE (Strobe = 1)

		DATA	INPUT	S	SELECTED OUTPUT
INHIBIT	T D C B A			MC14514 = Logic "1" MC14515 = Logic "0"	
0	0	0	0	0	S0
0	0	0	0	1	S1
0	0	0	1	0	S2
0	0	0	1	1	S3
0	0	1	0	0	S4
0	0	1	0	1	S5
0	0	1	1	0	S6
0	0	1	1	1	S7
0	1	0	0	0	S8
0	1	0	0	1	S9
0	1	0	1	0	S10
0	1	0	1	1	S11
0	1	1	0	0	S12
0	1	1	0	1	S13
0	1	1	1	0	S14
0	1	1	1	1	S15
1	Х	×	×	×	All Outputs = 0, MC14514
					All Outputs = 1, MC14515

X = Don't Care

See Mechanical Data Section for package dimensions.

ELECTRICAL CHARACTERISTICS MC14514AL, MC14515AL MC14514CL, MC14515C -55°C +25°C +125°C -40°C +25°C +85°C V_{DD} Vdc Min Max Min Max Max Min Max Max Min Min Max Min Unit Characteristic Figure Symbo Тур Тур Output Voltage "0" Level 5.0 0.01 0 0.01 0.05 0.01 0 0.01 0.05 Vdc V_{out} 10 0.01 n 0.01 0.05 0.01 n 0.01 0.05 0 15 0 "1" Level 5.0 4.99 4.99 5.0 4.95 4 90 4.99 5.0 4.95 Vdc 10 9.99 9.99 10 9.95 9.99 9.99 10 9.95 15 15 15 Noise Immunity* Vdc v_{NL} $(V_{out} \geqslant 3.5 \text{ Vdc})$ 5.0 2.25 2.25 (V_{out} ≥ 7.0 Vdc) 10 3.0 3.0 4.50 2.9 3.0 _ 3.0 4.50 2.9 (V_{out} ≥ 10.5 Vdc) 6.75 15 6.75 VNH Vdc (V_{out} ≤ 1.5 Vdc) 5.0 2 25 2 25 $(V_{out} \leq 3.0 \text{ Vdc})$ 10 29 3.0 4.50 3.0 29 3.0 4 50 3.0 (V_{out} ≤ 4.5 Vdc) 15 6.75 6.75 Output Drive Current mAdo $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ Source Юн 5.0 -0.62-0.50 -1.7 -0.35 -0.23-0.20 -17 0 16 -0.62 -0.9 -0.9 10 -0.50 -0.35 -0.23 -0.16 -0.20(VOH = 13.5 Vdc) 15 -3.5 -3.5 (V_{OL} = 0.4 Vdc) Sink 5.0 0.50 0.40 0.78 0.28 0.23 0.20 0.78 0.16 mAdo IOL (V_{OL} = 0.5 Vdc) (V_{OL} = 1.5 Vdc) 10 1.1 0.90 2.0 0.65 0.60 0.50 2.0 0.40 15 7.8 7.8 lin Input Current 10 10 pAdd Input Capacitance (Vin = 0 Vdc) 5.0 ρF Cin Quiescent Dissipation Pα mW (CL = 15 pF, f = 0 Hz) 0.025 0.0001 0.025 0.0001 10 0.10 0.0002 0.10 _ 6.0 1.0 0.0002 1.0 _ 14 15 0.0004 0.0004 Total Power Dissipation[†] 2 mW PD (Quiescent Plus Dynamic) $P_D = (5.0 \text{ mW/MHz}) \text{ f} + 0.0001 \text{ mW}$ $(C_L = 15 pF)$ 5.0 PD = (20 mW/MHz) f + 0.0002 mW 10 PD = (45 mW/MHz) f + 0.0004 mW 15 Output Rise Time** 3 ns tr $(C_L = 15 pF)$ t_r = (3.0 ns/pF) C_L + 25 ns 5.0 70 175 70 200 t_r = (1.5 ns/pF) C_L + 12 ns 35 35 110 10 75 t_r = (1.1 ns/pF) C_L + 8.0 ns 15 25 25 Output Fall Time** 3 tf ns $(C_L = 15 pF)$ $t_f = (1.5 ns/pF) C_L + 47 ns$ 5.0 70 175 70 200 tf = (0.75 ns/pF) CL + 24 ns 35 75 10 35 110 tf = (0.55 ns/pF) CL +17 ns 25 Turn-Off, Turn-On Delay Time** tPLH, ns $(C_1 = 15 pF)$ tp_H, tpHL = (1.75 ns/pF) C_L + 774 ns 5.0 1350 800 2000 tpLH, tpHL = (0.70 ns/pF) CL + 10 300 500 300 750 289 ns tpLH, tpHL = (0.53 ns/pF) CL + 15 225 225 217 ns Setup Time 3 ns t_{setup} (CL = 15 pF) 150 10 60 100 60 150 50 50 Strobe Pulse Width 3 PWST пs $(C_L = 15 pF)$ 5.0 200 350 200 500 _ _ _ _ _ _ _ _ _ 10 60 100 60 150 50 50 Inhibit Propagation Times** ns tPLH, Turn-Off, Turn-On Delay Time $(C_L = 15 pF)$ tpLH, tpHL = (1.75 ns/pF) CL + 350 700 350 1000 324 ns tPLH, tPHL = (0.70 ns/pF) CL + 10 150 250 150 400 tpLH, tpHL = (0.53 ns/pF) CL + 15 120 120 112 ns

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change. **The formula given is for the typical characteristics only.

 $^{^{\}dagger}P_{T}(C_{L}) = P_{D} + 2.0 \times 10^{-3} (C_{L} - 15 \,\mathrm{pF}) \,\mathrm{V_{DD}}^{2}f$

Where: PD in mW, CL in pF, VDD in Vdc, and f in MHz.

FIGURE 1 - DRAIN CHARACTERISTICS TEST CIRCUIT




FIGURE 2 - DYNAMIC POWER DISSIPATION TEST CIRCUIT AND WAVEFORM






FIGURE 3 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS





COMPLEX DATA ROUTING

Two MC14512 eight-channel data selectors are used here with the MC14514 four-bit latched-decoder to effect a complex data routing system. A total of 16 inputs from data registers are selected and transferred via a 3-state data bus to a data distributor for rearrangement and entry into 16 output registers. In this way sequential data can be re-routed or intermixed according to patterns determined by data select and distribution inputs.


Data is placed into the routing scheme via the eight inputs on both MC14512 data selectors. One register is assigned to each input. The signals on A0, A1, and A2 choose one of eight inputs for transfer out to the 3-state data bus. A fourth signal, labelled Dis, disables one of the MC14512 selectors, assuring transfer of data from only one register.

In addition to a choice of input registers, 1 thru 16, the rate of transfer of the sequential information can also be varied. That is, if the MC14512 were addressed at a rate that is eight times faster

than the shift frequency of the input registers, the most significant bit (MSB) from each register could be selected for transfer to the data bus. Therefore, all of the most significant bits from all of the registers can be transferred to the data bus before the next most significant bit is presented for transfer by the input registers.

Information from the 3-state bus is redistributed by the MC14514 four-bit latch-decoder. Using the four-bit address, D1 thru D4, the information on the inhibit line can be transferred to the addressed output line to the desired output registers, A thru P. This distribution of data bits to the output registers can be made in many complex patterns. For example, all of the most significant bits from the input registers can be routed into output register A, all of the next most significant bits into register B, etc. In this way horizontal, vertical, or other methods of data slicing can be implemented.

DATA ROUTING SYSTEM



MC14516AL MC14516CL MC14516CP

BINARY UP/DOWN COUNTER

The MC14516 is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This complementary MOS circuit finds primary use where low power dissipation and/or high noise immunity is desired.

This binary presettable up/down counter may be used as a counting/frequency synthesizer, in A/D and D/A conversion, for up/down counting, for magnitude and sign generation, and for difference counting.

- Quiescent Power Dissipation = 0.25 μW/package typical @ 5.0 Vdc
- Noise immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14516AL)
 = 3.0 Vdc to 16 Vdc (MC14516CL/CP)
- Low Input Capacitance − 5.0 pF typical
- Internally Synchronous for High Speed
- Logic Edge-Clocked Design Count Occurs on Positive Going Edge of Clock
- 6.0-MHz Counting Rate
- Single Pin Reset

MAXIMUM RATINGS (Voltage referenced to VSS, Pin 8)

Rat	ng	Symbol	Value	Unit
DC Supply Voltage	- MC14516AL -MC14516CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inpu	ts	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per P	in	ı	10	mAdc
Operating Temperature	Range-MC14516AL -MC14516CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature Ra	ange	T _{stg}	-65 to +150	°C

TRUTH TABLE

CARRY IN	UP/DOWN	PRESET ENABLE	RESET	ACTION
1	×	0	0	No Count
0	1	0	0	Count Up
0	0	0	0	Count Down
×	×	1	0	Preset
×	×	×	1	Reset

X = Don't Care

McMOS

(LOW-POWER COMPLEMENTARY MOS)

BINARY UP/DOWN COUNTER






L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX
PLASTIC PACKAGE
CASE 648

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$. Unused inputs must always be tied to an ap-

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD})

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

7

See Mechanical Data Section for package dimensions.


		I	i	MC14516AL			14516	AL						ł				
	1		VDD	-58	5°C		+25°C		+12	5°C	-40	°C		+25°C		+6	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Lev	el –	Vout	5.0 10	-	0.01 0.01	-	0	0.01 0.01	=	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vdd
"1" Lev	el		5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	_	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	Vd
Noise Immunity*	-	VNL	5.0 10 15	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	=	1.5 3.0		1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	111	Vd
		VNH	5.0 10 15	1.4	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0	=	1.4	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0	-	Vd
Output Drive Current (V _{OH} = 25. Vdc) Source (V _{OH} = 9.5 Vdc)	-	loн	5.0 10	-0.62 -0.62	-	-0.5 -0.5	-1.3 -0.9	-	-0.35 -0.35	_	-0.23 -0.23	-	-0.2 -0.2	-1.3 -0.9	-	-0.16 -0.16	-	mAc
(V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	-	lor	5.0 10 15	0.5 1.1	- - -	0.4 0.9	-3.0 0.6 1.6 6.0		0.28 0.65	- - -	0.23 0.6		0.2 0.5	-3.0 0.6 1.6 6.0	- - -	0.16 0.4 —	- - -	
Input Current		lin	-	_	_	-	10	_	_	-		-	-	10	-	-	_	pAc
Input Capacitance (V _{in} = 0) Res All other inpu		Cin	-	-	_	-	12 5.0	-	-	-		-	-	12 5.0	-	-	_	pF
Quiescent Dissipation	1	PD	5.0 10	-	25 100	-	0.25	25 100	-	1500 6000	-	250 1000	-	0.25	250 1000	-	3500 14000	μW
Output Rise and Fall Time** (CL = 15 pF)	2	t _r ,t _f																ns
$t_r, t_f = (2.9 \text{ ns/pF}) \text{ C}_L + 57 \text{ ns}$ $t_r, t_f = (1.5 \text{ ns/pF}) \text{ C}_L + 12.5 \text{ ns}$ $t_r, t_f = (1.0 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$			5.0 10 15	-	- - -	-	100 35 25	175 75 –	- - -	- - -	-			100 35 25	200 110 -	-	-	
Clock to Q Propagation Delay Time* (C _L = 15 pF) tpHL.tpLH = (1.8 ns/pF) C _L + tpHL.tpLH = (0.8 ns/pF) C _L +8 tpHL.tpLH = (0.7 ns/pF) C _L +8	222 ns 8 ns	[†] PHL, [†] PLH	5.0 10 15	-	-	-	250 100 75	650 225		_		1 1	-	250 100 75	1000 300	- -		ns
Clock to Carry Out Propagation Delay Time (C _L = 15 pF)	2	tPHL,tPLH	5.0 10	-	_	-	300 125	750 250	-	-	-	-	-	300 125	1200 400	-	-	ns
Carry In to Carry Out Propagation Delay Time (C _L = 15 pF)	2	tPHL,tPLH	5.0 10	-	-	-	100 40	250 100	-	-	-	1 1	-	100 40	500 200	-	-	ns
Minimum Clock Pulse Width	2	PWC	5.0 10	-	_	-	125 50	340 170	_	_	-		_	125 50	500 200		1 1	ns
Maximum Clock Pulse Frequency (CL	= 15 pF) 2	PRF	5.0 10	=	_	1.5 3.0	3.0 7.0	_	=	_	-	-	1.0 2.5	3.0 7.0	_	_	_	MH:
Preset or Reset to Q _{OU1} Propagation Delay Time (C _L = 15 pF)	2	tPHL,tPLH	5.0 10	-	-	-	325 115	650 225	_	-	-	- 1	-	325 115	1000 300	- -	-	ns
Preset or Reset to Carry Out Propagation Delay Time (C _L = 15 pF)	2	tPHL,tPLH	5.0 10	-	_	-	500 200	850 300	-	-	- 1	-	-	500 200	1700 600	-	1 -	ns
Preset or Reset Removal Timet	2	^t rem	5.0 10	_	_	-	325 115	650 225	=	-	-	-	-	325 115	1000 300	-	-	ns
Maximum Clock Rise and Fall Time	2	t _r ,t _f	5.0 10	-	_	-	-	15 15	-	-	-	-	-	-	15 15	-	-	μs
Carry In Setup Time	2	tsetup	5.0 10	-	-	-	130 60	300 125	-	-	-	-	-	130 60	600 250	-	1 1	ns
Up/Down Setup Time	2	^t setup	5.0 10	-	-	-	250 100	650 225	-	-	-	-	-	250 100	1000 300	-	-	ns
Minimum Preset Enable or Reset Puls	e Width 2	PWPE, PWR	5.0	=	_	-	100 50	325 100	=	=	=	-	=	100 50	500 125	-	_	ns


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only:

†The Preset or Reset signal must be low prior to a positive-going transition of the clock.

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM









FIGURE 2 - SWITCHING TIME WAVEFORMS



MC14517AL MC14517CL

DUAL 64-BIT STATIC SHIFT REGISTER

The MC14517 dual 64-bit static shift register consists of two identical, independent, 64-bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data at the data input is entered by clocking, regardless of the state of the write enable input. An output is disabled (open circuited) when the write enable input is high. During this time, data appearing at the data input as well as the 16-bit, 32-bit, and 48-bit taps may be entered into the device by application of a clock pulse. This feature permits the register to be loaded with 64 bits in 16 clock periods, and also permits bus logic to be used. This device is useful in time delay circuits, temporary memory storage circuits, and other serial shift register applications.

- Quiescent Power Dissipation = 10 μW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Fully Static Operation
- Output Transitions Occur on the Rising Edge of the Clock Pulse
- 6.7 MHz Operation @ V_{DD} = 10 Vdc
- Cascadable to Provide Longer Shift Register Lengths
- Exceedingly Slow Input Transition Rates May Be Applied to the Clock Input
- 3-State Output at 64th-Bit Allows Use in Bus Logic Applications
- Shift Registers of any Length may be Fully Loaded with 16 Clock Pulses

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 8)

Rating		Symbol	Value	Unit
DC Supply Voltage	-MC14517AL -MC14517CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		-	10	mAdc
Operating Temperature Rang	ge -MC14517AL -MC14517CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range		T _{stg}	-65 to +150	°C

FUNCTIONAL TRUTH TABLE

	WRITE					
CLOCK	ENABLE	DATA	16-BIT TAP	32-BIT TAP	48-BIT TAP	64-BIT TAP
0	0	×	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bit Displayed
0	1	×	High Impedance	High Impedance	High Impedance	High Impedance
1	0	×	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bi Displayed
1	1	×	High Impedance	High Impedance	High Impedance	High Impedance
_	0	Data entered into 1st Bit	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bi Displayed
	1	Data entered into 1st Bit	Data at tap entered into 17-Bit	Data at tap entered into 33-Bit	Data at tap entered into 49-Bit	High Impedance
~	0	×	Content of 16-Bit Displayed	Content of 32-Bit Displayed	Content of 48-Bit Displayed	Content of 64-Bi Displayed
$\overline{}$	1	×	High Impedance	High Impedance	High Impedance	High Impedance

X = Don't Care

McMOS


(LOW-POWER COMPLEMENTARY MOS)

DUAL 64-BIT STATIC SHIFT REGISTER



L SUFFIX CERAMIC PACKAGE CASE 620

PIN DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} or V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

			l	<u> </u>		MC	14517		,		<u> </u>		MO	214517			_	
Ob annual set		l	VDD		°C		+25°C		+121		_	°C		+25°C		+85		
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level		Vout	5.0 10 15	-	0.01 0.01 -	- - -	0 0 0	0.01 0.01	-	0.05 0.05	-	0.01 0.01 -	-	0	0.01 0.01 —	-	0.05 0.05 -	Vdd
"1" Level			5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95	- -	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95 -	-	Vdd
Noise Immunity * {V _{Out} ≥3.5 Vdc} (V _{Out} ≥7.0 Vdc) (V _{Out} ≥10.5 Vdc)	_	V _{NL}	5.0 10 15	1.5 3.0 –	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	Vd
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		VNH	5.0 10 15	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	- - -	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	=	1.5 3.0	- -	Vd
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	1	ЮН	5.0 10 15	-0.62 -0.62 -	_ _ _	-0.5 -0.5	-1.5 -1.0 -3.6	- - -	-0.35 -0.35 -	-	-0.23 -0.23 -	-	-0.2 -0.2 -	-1.5 -1.0 -3.6	-	-0.16 -0.16		mAc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	2	lOL	5.0 10 15	0.5 1.1 -	-	0.4 0.9	0.8 1.2 7.8	-	0.28 0.65	-	0.23 0.6 -		0.2 0.5	0.8 1.2 7.8	-	0.16 0.4 —	1 1 1	mAd
Input Current		lin	-	-	_	-	10	_	-	-	-	_	_	10	-	-	-	pAd
Input Capacitance (Vin = 0)	_	Cin	-	-	-	-	5.0	-	_	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation**† (C _L = 15 pF) P _D = (0.25 + 1.75 × 10 ⁻² f ₀ + 1.25 ×	3	PD																
$10^{+7} f_0 C_L$ $P_D = [0.5 + 7.4 \times 10^{-2} f_0 + 5 \times 10^{+7}]$			5.0	-	25	-	0.25	25	-	450	-	50	-	0.5	250	-	3900	μW
$f_0 C_L$ $P_D = \{1.0 + 1.74 \times 10^{-1} f_0 + 1.25 \times 10^{+8} f_0 C_L\}$			10	_	100	-	1.0	100	_	1800	_	200	_	1.0	1000	_	10000	
Output Rise and Fall Time** (C _L = 15 pF) t _r ,t _f = (4.8 ns/pF) C _L + 28 ns t _r ,t _f = (2.5 ns/pF) C _L + 12.5 ns	4	t _r ,t _f	5.0	_ _	- -	-	100 35	175 75	-	-	-	-	-	100 35	200 110	=	-	ns
t _r ,t _f = (2.2 ns/pF) C _L + 2.0 ns Turn-On, Turn-Off Delay Time** (C _L = 15 pF)	4	tPHL, tPLH	15	-			25		-	-	-		-	25			-	ns
$tpH_L, tp_LH = (2.0 \text{ ns/pF}) C_L + 390 \text{ ns}$ $tpH_L, tp_LH = (0.9 \text{ ns/pF}) C_L + 167.5 \text{ ns}$ $tpH_L, tp_LH = (0.7 \text{ ns/pF}) C_L + 109.5 \text{ ns}$			5.0 10 15	-	-	-	420 180 120	500 200	-	-	_ _ _	- -	-	420 180 120	670 250	=	-	
Minimum Clock Pulse Width PCW = NCW = PW _C	4	PWC	5.0 10 15	-			170 75 60	250 100	- -	-	-	-	-	170 75 60	330 125	-		ns
Maximum Clock Pulse Frequency (C _L = 15 pF)	4	PRF	5.0 10	-	-	2.0 5.0	3.0 6.7	-	-	-	-	-	1.5 4.0	3.0 6.7	-	-	-	МН
Maximum Clock Pulse Rise and Fall Time‡	4	t _r ,t _f	5.0 10 15	-	_	No M	8.3 eximun	n Limit	l		-	-	100 100 100	8.3 ∞ ∞	-	-		μs
Data to Clock Setup Time	4	^t setup	5.0 10	-	-	-	-40 -15	-10 0	-	_	_ _	-	=	-40 -15	0	_	-	ns
Data to Clock Hold Time	4	^t hold	5.0 10	_		-	75 25	120 50	-	-	_	-	-	75 25	150 75	-	-	ns
Write Enable to Clock Setup Time	4	t _{setup}	15 5.0	-		-	170	25 300	-	_	-			170	35 400	_	-	ns
W. to Caste or Clark Paless Time			10 15	-	=	_	65 50	130 80	-	-	-	_	-	65 50	200 110	-	-	ns
Write Enable to Clock Release Time	4	t _{rel}	5.0	-	-	-	160 55	280 120	-	-	-	-	-	160 55	380 180	-	-	ns.


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

^{**}The formula given is for the typical characteristics only.

[†]Power dissipation figures and equations are for the package.


[†]When shift register sections are cascaded, the maximum rise and fall time of the clock input should be equal to or less than the rise and fall time of the data outputs, driving data inputs, plus the propagation delay of the output driving stage for the output capacitance load.

FIGURE 1 — TYPICAL OUTPUT SOURCE CURRENT CHARACTERISTICS TEST CIRCUIT




(Output being tested should be in the high-logic state).

FIGURE 2 – TYPICAL OUTPUT SINK CURRENT CHARACTERISTICS TEST CIRCUIT




(Output being tested should be in the low-logic state).

FIGURE 3 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




To C VDD VSS VDD VSS (f = 1/2 f_c)

FIGURE 4 - AC TEST WAVEFORMS



EXPANDED BLOCK DIAGRAM (1/2 OF DEVICE SHOWN)



7

MC14518AL MC14518CL MC14518CP MC14520AL MC14520CL MC14520CP

DUAL UP COUNTERS

The MC14518 dual BCD counter and the MC14520 dual binary counter are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518 will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or high noise immunity.

- Quiescent Power Dissipation = 1.0 μW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14518AL and MC14520AL)

= 3.0 Vdc to 16 Vdc (MC14518CL,CP and MC14520CL,CP)

- Low Input Capacitance = 5.0 pF typical
- Internally Synchronous for High Internal and External Speeds.
- Logic Edge-Clocked Design Incremented on Positive Transition of Clock or Negative Transition on Enable
- 6.0 MHz Counting Rate

MAXIMUM RATINGS (Voltages referenced to Vos. Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage —MC14518AL/520AL —MC14518CL,CP/520CL,CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain Per Pin	1	10	mAdc
Operating Temperature Range MC14518AL/520AL MC14518CL,CP/520CL,CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE


CLOCK	ENABLE	RESET	ACTION
	1	0	Increment Counter
0	_	0	Increment Counter
_	×	0	No Change
х	_	0	No Change
	0	0	No Change
1	_	0	No Change
х	×	1	Q0 thru Q3 = 0


X = Don't Care

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL BCD UP COUNTER (MC14518) DUAL BINARY UP COUNTER (MC14520)





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields: however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$. Unused inputs must always be tied to an

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

MC14518, MC14520 (continued)

ELECTRICAL CHARACTERISTICS

		1	1	l			14518	AL/MC	14520	AL			MC1	45 18C	L,CP/I	MC145	20CL,C	MC14618CL,CP/MC14620CL,CP							
		Ì	}	VDD	-58	5°C		+25°C		+12	5°C	4	o°C		+25°C		+	85°C	1						
Characteristi	c	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit						
Output Voltage	"O" Level	-	Vout	5.0 10	_	0.01 0.01	-	0	0.01 0.01	=	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vdc						
	"1" Level			5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	_	Vdc						
Noise Immunity*		-	VNL	5.0 10 15	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	1 1 1	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9	-	Vdc						
			VNH	5.0 10 15	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0	-	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0		Vdc						
Output Drive Current (V _{Out} = 2.5 Vdc) (V _{Out} = 9.5 Vdc) (V _{Out} = 13.5 Vdc)	Source	1	ЮН	5.0 10 15	-0.62 -0.62	-	-0.5 -0.5	-1.3 -0.9 -3.0	-	-0.35 -0.35 -	-	-0.23 -0.23	1 1 1	-0.2 -0.2	-1.3 -0.9 -3.0	-	-0.16 -0.16	-	mAdc						
(V _{out} = 0.4 Vdc) (V _{out} = 0.5 Vdc) (V _{out} = 1.5 Vdc)	Sink	2	lor	5.0 10 15	0.5 1.1 -	-	0.4 0.9 —	0.6 1.6 6.0	=	0.28 0.65 -		0.23 0.6 —	-	0.2 0.5 —	0.6 1.6 6.0	-	0.16 0.4 —		mAde						
Input Current		T -	lin	-	-		_	10	-	-	-	-		_	10	_	_	-	pAdc						
Input Capacitance (Vin = 0)		-	Cin	_	-	-	_	5.0	_	1	-	-	-	_	5.0	_	-	1	pF						
Quiescent Dissipation		3,4	PD	5.0 10	-	25 100	_	1.0 4.0	25 100	_	1500 6000		250 1000	_	1.0 4.0	250 1000	-	3500 14000	μW						
Output Rise Time (C _L = 15 pF)		5.6	tr	5.0 10		_	-	100 35	175 75	_	-			_	100 35	200 110		1 1	ns						
Output Fall Time (C _L = 15 pF)		5,6	tf	5.0 10	-	-	-	100 35	175 75	1 1	-	-	-	-	100 35	200	-	-	ns						
Clock Turn-On Delay Time (C _L = 15 pF)		7	tPHL	5.0 10	-		_	250 100	650 225		1.1	_	_	-	250 100	1000 300		-	ns						
Clock Turn-Off Delay Time (C _L = 15 pF)		7	tPLH	5.0 10	-		_	250 100	650 225	_	- 1	_	-	-	250 100	1000		1 1	ns						
Minimum Clock Pulse Width (C _L = 15 pF)		-	PWC	5.0 10	-	_	-	120 50	200 100	_	_	1.1	-	-	120 50	300 120	-	-	ns						
Maximum Clock Pulse Frequ (C _L = 15 pF)	ency		PRF	5.0 10	_	_	1.5 3.0	2.5 6.0	-	-	-	-	_	1.0 2.5	2.5 6.0	_	-	_	MHz						
Clock or Enable Rise and Fa (CL = 15 pF, VDD = 5.0 to		_	t _r ,t _f	_	_	_	_	_	15	_	_	_	_	_	-	15	_	_	μs						
Reset Turn-Off Delay Time (C _L = 15 pF)			tPHL.	5.0 10	-	_	-	300 125	650 225	_	_	_	_	-	300 125	1000	-	-	ns						
Minimum Enable Pulse Width (CL = 15 pF)	1	-	PWE	5.0 10	-	_	-	260 110	440 220	-	-	-	-	-	260 110	660 260		-	ns						
Minimum Reset Pulse Width (C _L = 15 pF)		_	PWR	5.0	-	_	-	125 50	325 100	_	-	_	_	_	100	500 125	1	_	ns						

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS TEST CIRCUIT





FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT






FIGURE 3 – TYPICAL POWER DISSIPATION CHARACTERISTICS







FIGURE 4 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM










FIGURE 8 - TIMING DIAGRAM





FIGURE 9 – DECADE COUNTER (MC14518) LOGIC DIAGRAM (1/2 OF DEVICE SHOWN)



Reset O Clock O

FIGURE 10 — BINARY COUNTER (MC14520) LOGIC DIAGRAM (1/2 OF DEVICE SHOWN)

MC14519AL MC14519CL MC14519CP

4-BIT AND/OR SELECTOR or QUAD 2-CHANNEL DATA SELECTOR or QUAD EXCLUSIVE "NOR" GATE

The MC14519 is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

This device exemplifies the design versatility of MCMOS logic structure. This part provides three functions in one package; a 4-Bit AND/OR Selector, a Quad 2-Channel Data Selector, or a Quad Exclusive NOR Gate.


- Quiescent Power Dissipation = 100 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14519AL)
 3.0 Vdc to 16 Vdc (MC14519CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 1012 ohms typical
- Logic Swing Independent of Fanout
- Plug-In Replacement for CD4019 in Most Applications

LOGIC DIAGRAM (Positive Logic) Control Inputs B 140 X0 60 Y0 70 X1 40 Y1 50 X2 20 Y2 30 X3 150 VDD = Pin 16 VSS = Pin 8

McMOS

(LOW-POWER COMPLEMENTARY MOS)

4-BIT AND/OR SELECTOR



L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX
PLASTIC PACKAGE
CASE 648

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

TRUTH TABLE

4			
	CONTRO	INPUTS	OUTPUT
	Α	В	z _n
į	0	0	0
i	0	1	Yn
	1	0	x_n
ı	1	1	× _n ⊚ Y _n

Note

X_n Y_n means X_n (Exclusive-NOR) Y_n

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rat	ting	Symbol	Value	Unit
DC Supply Voltage	-MC14519AL -MC14519CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inpu	ts	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per P	in	1	10	mAdc
Operating Temperature	Range – MC14519AL – MC14519CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature R	ange	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

			MC14519AL MC14519CL/CP															
			VDD	-5	5°C		+25°C		+12	5°C	-40	0°C		+25°C		+89	o°C]
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	_	Vout	5.0	-	0.01	-	0	0.01	_	0.05	_	0.01		0	0.01	-	0.05	Vdc
	1		10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	l
			15	-	_	<u> </u>	0	_	_	-			-	0	<u> </u>		_	
"1" Level			5.0	4.99	-	4.99	5.0	_	4.95	-	4.99	-	4.99	5.0	_	4.95	-	Vdd
			10	9.99	-	9.99	10	-	9.95	-	9.99	-	9.99	10	-	9.95	-	l
			15	<u> </u>			15		_					15	-			<u> </u>
Noise Immunity*	-	V _{NL}			ŀ						1				l			Vdd
(V _{out} ≥ 3.5 Vdc)			5.0	1.5	-	1.5	2.25	-	1.4	-	1.5	-	1.5	2.25	-	1.4	-	
(V _{out} ≥ 7.0 Vdc)			10	3.0	-	3.0	4.50	-	2.9	-	3.0	-	3.0	4.50	-	2.9	-	
(V _{out} ≥ 10.5 Vdc)			15	<u> </u>	_		6.75		<u> </u>	<u> </u>			<u> </u>	6.75			<u> </u>	-
/V		VNH	5.0	١.,	_	1.5	2.25	_	1.5	l _		1	1.5	2.25	_	1.5	1	Vde
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc)			10	1.4	_	3.0	4.50	-	3.0	_	1.4 2.9	_	3.0	4.50	_	3.0	_	İ
(V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)	1		15	2.9		3.0	6.75	-	3.0	_	2.9		3.0	6.75	-	3.0	_	l
Output Drive Current	ļ	<u> </u>	15	<u> </u>	<u> </u>		0.75			<u> </u>				0.75				mAc
(VOH = 2.5 Vdc) Source	_	ГОН	5.0	-0.62	_	-0.50	-1.7	_	-0.35	_	-0.23	_	-0.20	-1.7	_	-0.16	_	Imac
(VOH = 9.5 Vdc)		,OH	10	-0.62		-0.50	-0.9	l _	-0.35	_	-0.23		-0.20	-0.9	_	-0.16	_	
(VOH = 13.5 Vdc)		ŀ	15	-	i _	-	-3.5	_	-	۱ ـ	-	-	-	-3.5	_	-	_	
(VOI = 0.4 Vdc) Sink		loL	5.0	0.50	_	0.40	0.78	-	0.28	_	0.23	-	0.20	0.78		0.16	_	mAd
(VOL = 0.5 Vdc)		·OL	10	1.1		0.90	2.0		0.65	_	0.60	1	0.50	2.0	_	0.40	_	1
(VOL = 1.5 Vdc)	1		15	-	- '	-	7.8	-	-	-	-	1 –	-	7.8	1	-	-	1
Input Current	-	ı _{in}	-	-	_	_	10	_	-	-	-	_	-	10	-	-	_	pAd
Input Capacitance (V _{in} = 0 Vdc)	 	Cin	_	-		_	5.0	_	T _	_	_	_		5.0	†	-	_	DF
Quiescent Dissipation		PQ	 	1		_							 		 			mV
(C ₁ = 15 pF, f = 0 Hz)	1	ι α		ļ			1	į.	ļ	1	 			ļ	1	}	i	1
2	į.		5.0	-	0.0025	-	0.00005	0.0025	-	0.15	-	0.025	l –	0.00005	0.025		0.75	1
			10	- 1	0.01	-	0.0001	0.01	-	0.6	_	0.1	_	0.0001	0.1	-	3.0	
			15	-		-	0.0003	-	-	-	-	-	-	0.0003	-		-	1
Dynamic Power Dissipation +	1	PD								·				•				m٧
(C _L = 15 pF)		-	1	1														l
	1		5.0	1								.00005						1
	l		10	1								0001 m						1
			15	L				$P_D = 0$	23 mV	V/MHz)	f + 0.0	0003 m	W		,			_
Output Rise Time**	2	t _r	ļ			Į.	l	ļ.	1	ļ	ļ			1	1			ns
(C _L = 15 pF)							1			l	1			70				1
$t_r = (3.0 \text{ ns/pF}) \text{ C}_L + 25 \text{ ns}$			5.0	-	-	_	70 35	175 75	-	_	-		_	70 35	200	_	-	1
t _r = (1.5 ns/pF) C _L +12 ns t _r = (1.1 ns/pF) C _L + 8.0 ns		ł	15	_	_	_	25	/5	-	_	-	-	_	35 25	110	-	_	l
Output Fall Time**	2		15				25		<u> </u>		_			25	<u> </u>			-
(C _L = 15 pF)	1 4	tf	Ì			1	1		1	1					Ì			ns
t _f = (1.5 ns/pF) C _L + 47 ns			5.0	_	_	-	70	175	_	-	_	_	_	70	200	_	_	l
t _f = (0.75 ns/pF) C _L + 24 ns			10	_	_	-	35	75		_	-	_	_	35	110	-	_	1
t _f = (0.55 ns/pF) C _L + 17 ns			15	-	-	- 1	25	-	-	-	-	-	_	25	l –	- 1	-	l
Turn-On, Turn-Off Delay Time	2	tPHI.																ns
	1	tPLH	l						1						Ī			l
tp_{HL} , $tp_{LH} = (1.75 \text{ ns/pF})$			5.0	-	-	-	200	300	-	-	-	-	-	200	400	-	-	l
C _L + 172 ns			l												1			1
tp_{HL} , $tp_{LH} = (0.70 \text{ ns/pF})$			10	-	-	-	85	135	-	-	-	-		85	175	-		
C _L + 74 ns			1.5				7.0	1	1					70		1		1
tpHL, tpLH = (0.53 ns/pF) CL + 62 ns			15	-	-	-	70	-	_	-	-	-	-	70	-	-	-	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change, from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

1 For dissipation at different external load capacitances refer to corresponding formula:

P_T(C_L) = P_D + 2 x 10⁻³ (C_L - 15 pF) V_{DD}²t

Where. P_T, P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.






FIGURE 1 - DYNAMIC POWER DISSIPATION TEST CIRCUIT AND WAVEFORM

FIGURE 2 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TYPICAL CIRCUIT APPLICATIONS



MC14521AL MC14521CL MC14521CP

Advance Information

24-STAGE FREQUENCY DIVIDER


The MC14521 consists of a chain of 24 flip-flops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an RC oscillator, or as an input buffer for an external oscillator. Each flip-flop divides the frequency of the previous flip-flop by two, consequently this part will count up to $2^{24} = 16,777,216$. The count advances on the negative going edge of the clock. The outputs of the last seven-stages are available for added flexibility.

- f(max) = 9.0 MHz typical @ V_{DD} = 10 V
- All Stages are Resettable
- Reset Disables the RC Oscillator for Low Standby Power Drain
- RC and -Crystal Oscillator Outputs Are Capable of Driving External Loads
- Test Mode to Reduce Test Time
- VDD' and VSS' Pins Brought Out on Crystal Oscillator Inverter to Allow the Connection of External Resistors for Low-Power Operation

McMOS


(LOW-POWER COMPLEMENTARY MOS)

24-STAGE FREQUENCY DIVIDER



PIN ASSIGNMENT Q24 V_{DD} Reset 023 vss' Out 2 Q21 VDD' Q20 In 2 Q19 Out 1 018 ____ 10 Vss In 1 ¬ 9

Rating	Symbol	Value	Unit
DC Supply Voltage - MC14521AL - MC14521CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range — MC14521AL — MC14521CL/CP	ТА	-55 to +125 -40 to +85	°c
Storage Temperature Range	T _{stg}	-65 to +150	°c



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

This is advance information on a new introduction and specifications are subject to change without notice.

See Mechanical Data Section for package dimensions.

						М	C14521A	L					MC1	1452 1CL	/CP			
			VDD	-55	o°C		+25°C		+12	5°C	- 40	°С		+25°C		+85	°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level		Vout	5.0	-	0.01	_	0	0.01		0.05	-	0.01	-	0	0.01	-	0.05	Vd
		- 001	10	-	0.01	-	0	0.01	-	0.05	-	0.01	-	0	0.01	-	0.05	
		}	15	-	-	-	0	-	-	-	- 1	-	-	0	-	-	-	
"1" Level			5.0	4.99	-	4.99	5.0	-	4.95		4.99	-	4.99	5.0	-	4.95	-	
			10	9.99	-	9.99	10	-	9.95	-	9.99	-	9.99	10	-	9.95	-	
Noise Immunity*			15		<u> </u>	<u> </u>	15		 - -		-			15	├ -	 -		-
(V _{out} ≥ 3.5 Vdc)		VNL	5.0	1.5	_	1.5	2.25	_	1.4	_	1.5	_	1.5	2.25	-	1.4		Vd
(V _{out} ≥ 7.0 Vdc)		-14	10	3.0	_	3.0	4.50	-	2.9	-	3.0	-	3.0	4.50	-	2.9		
(V _{out} ≥ 10.5 Vdc)			15	-	-	-	6.75	-	-	-	-	-	-	6.75		~		
(V _{out} ≤ 1.5 Vdc)		VNH	5.0	1.4	-	1.5	2.25	-	1.5	-	1.4	-	1.5	2.25	-	1.5	-	Vd
(V _{out} ≤ 3.0 Vdc)			10	2.9	-	3.0	4.50	-	3.0	-	2.9	-	3.0	4.50	-	3.0	-	
(V _{Out} ≤ 4.5 Vdc)			15			-	6.75	. –	-		-			6.75				<u> </u>
Output Drive Current (VOH = 2.5 Vdc) Source			5.0	-0.62		-0.50	-1.7		-0.35		-0.23	_	-0.20	-1.7	1	-0.16		mA
(VOH = 9.5 Vdc) Source		'он	10	-0.62	_	-0.50	-0.9	_	-0.35	_	-0.23	_	-0.20	-0.9	_	-0.16	_	mai
(V _{OH} = 13.5 Vdc)			15	-	_	-	-3.5	-	-	_	-	_	-	-3.5	-	-	_	
(V _{OL} = 0.4 Vdc) Sink		IOL	5.0	0.50	-	0.40	0.78	-	0.28	_	0.23	~	0.20	0.78	-	0.16	_	mΑ
(VOL = 0.5 Vdc)		5	10	1.1	-	0.90	2.0	-	0.65	_	0.60		0.50	2.0	-	0.40	-	
(V _{OL} = 1.5 Vdc)			15	-		_	7.8	_	-		~	-	-	7.8		-		L
Input Current		lin	-	_	-	-	10		-	-	-	-	_	10	-	I -	-	pAc
Input Capacitance		C _{in}	-	-	-	-	5.0	-	-	_	-	_	-	5.0	-	-	~	pF
(V _{in} = 0)				<u> </u>		Ļ	L		ļ	L	ļ			ļ	L	<u> </u>		_
Quiescent Dissipation**	1	PD												1		1		m۷
$(C_L = 15 pF)$ $P_D = (1.2 \text{ mW/MHz}) \text{ f} + 0.0001 \text{ mW}$			5.0		0.025	_	0.0001	0.025	_	1.5		0.25	_	0.0001	0.25	-	3.5	
P _D = (1.2 mW/MHz) f + 0.0001 mW P _D = (5.0 mW/MHz) f + 0.0004 mW			10	-	0.025	_	0.0004	0.10	_	6.0	_	1.0	_	0.0004	1.0	_	14	
$P_D = (13.0 \text{ mW/MHz}) \text{ f} + 0.001 \text{ mW}$			15	_	-	_	0.001	-	_	-	_	-	_	0.001	-	-	-	
Output Rise Time**	2	tr		 										 		 		ns
(C ₁ = 15 pF)	_	"				ļ			1						l			
t _r = (3.0 ns/pF) C _L + 25 ns			5.0	-	-	-	70	175	-	-	-	-	-	70	200	-	-	
$t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$			10	-	-	-	35	75	-	- 1	-	-	-	35	110	-	-	
t _r = (1.1 ns/pF) C _L + 8.0 ns			15	-	-	-	25	-	-	-	-	-	-	25		-	-	
Output Fall Time**	2	tf		l														ns
(C _L = 15 pF)							70	175						70	200			
t _f = (1.5 ns/pF) C _L + 47 ns t _f = (0.75 ns/pF) C _L + 24 ns			5.0	_	_	_	35	75	_	_		_	_	35	110	_	_	
t _f = (0.55 ns/pF) C _L + 17 ns			15		_	-	25	-	-	_	_	_	-	25	-		_	
Turn-On, Turn-Off Delay Time**	2	tPHL,							-				-	-	 			μs
(C ₁ = 15 pF) Clock to Q18	_	tPLH													1			,
tpHL, tpLH = (1.75 ns/pF) CL + 4474 ns			5.0	-	-	-	4.5	9.0	-	-	-	-	-	4.5	13.5	-	-	
tpHL, tpLH = (0.70 ns/pF) CL + 1690 ns			10	-	-	-	1.7	3.5	-	-	-	-	-	1.7	5.2	-	-	
tpHL, tpLH = (0.53 ns/pF) CL + 1192 ns			15	-		-	1.2		-	_	-		_	1.2		-	-	
Turn-On, Turn-Off Delay Time**	2	tPHL.													1			μs
(C _L = 15 pF) Clock to Q24		^t PLH	5.0	_	_		6.0	12	_	_	_	_	_	6.0	18	_	_	
tpHL, tpLH = (1.75 ns/pF) C _L + 5974 ns tpHL, tpLH = (0.70 ns/pF) C _L + 2190 ns			10	_	_		22	4.5	_	_	_	_	_	2.2	6.5	_	_	
tpHL, tpLH = (0.53 ns/pF) CL + 1442 ns			15	-	_	_	1.5	-	_	_	_	_	_	1.5	-	_	- 1	
Turn-On Delay Time**	2	tPHL												-	 	 		ns
(C _L = 15 pF) Reset to Q _n																		
tpHI = (1.75 ns/pF) Ci + 1274 ns			5.0	-	-	-	1300	2600	-	-	-	-	-	1300	4000	-	-	
tpHL = (0.70 ns/pF) CL + 490 ns			10	-		-	500	1000	-		-	-	-	500	1500	-	-	
tpHL = (0.53 ns/pF) CL + 342 ns		D111	15	-	-	-	350	-	-	_	-	-	-	350	-	-	-	
Minimum Clock Pulse Width	2	PWc												1				ns
(C _L = 15 pF)			5.0	_	_	-	140	250	-	_	_	_	_	140	385	-	_	
			10	_	_	_	55	100	_	_	_	_	_	55	150	_	_	
			15			_	40		-	_				40	_	-	_	
Maximum Clock Pulse Frequency		PRF																МН
(C _L = 15 pF)															1			
			5.0	-	-	2.0	3.5	-	-	-	-	-	1.5	3.5	-	-	-	
			10 15	-	_	5.0	9.0 12	_	-	-	-		3.5	9.0	_	-	-	
May mum Clask Riss and 5-4.7			15	H			12							12	- -	-		μ
Maximum Clock Rise and Fall Time (C _L = 15 pF)		t _r ,t _f												1				μ
10E - 10 br.)			5.0	_		_	-	15	_	_	_	_	_	_	15	_	_	
			10	-	-	-	_	15		-	-	_	_	-	15	-	-	
			15		-	_	-	-	-		-	-		_	L-	-	-	L
Ainimum Reset Pulse Width		PWR												1				ns
(C _L = 15 pF)														1	1			
			5.0	-	- 1	- 1	700	1400	- 1	-	- 1	-	-	700	1800		- 1	
	1		10	-		- 1	300	600	-	_		_	_	300	900	-	-	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




FIGURE 2 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 3 - CRYSTAL OSCILLATOR CIRCUIT




FIGURE 4 – TYPICAL DATA FOR CRYSTAL OSCILLATOR CIRCUIT

CHARACTERISTIC	500 kHz CIRCUIT	50 kHz CIRCUIT	UNIT
CHARACTERISTIC	CIRCUIT	CIRCUIT	UNIT
Crystal Characteristics			
Resonant Frequency	500	50	kHz
Cut	S	N	_
Equivalent Resistance, R _S	1.0	6.2	kΩ
External Resistor/Capacitor Values			
R _o	47	750	kΩ
C _T	82	82	pF
cs	20	20	pF
Frequency Stability			
Frequency Change as a Function			
of V _{DD} (T _A = 25°C)			
V _{DD} Change from 5.0 V to 10 V	+6.0	+2.0	ppm
V _{DD} Change from 10 V to 15 V	+2.0	+2.0	ppm
Frequency Change as a Function			
of Temperature (V _{DD} = 10 V)			
T _A Change from -55°C to +25°C			
MC14521 only	-4.0	-2.0	ppm
Complete Oscillator*	+100	+120	ppm
T_{Δ} Change from +25 $^{\rm O}$ C to +125 $^{\rm O}$ C			
MC14521 only	-2.0	-2.0	ppm
Complete Oscillator*	-160	-560	ppm

^{*}Complete oscillator includes crystal, capacitors, and resistors.

FIGURE 5 - RC OSCILLATOR STABILITY




FIGURE 6 - RC OSCILLATOR FREQUENCY AS A FUNCTION OF RTC AND C





FIGURE 7 - RC OSCILLATOR CIRCUIT

• V_{DD} RS RTC c c $^{\mathsf{DD}}$ $^{\mathsf{DD}}$ Out 1 Out 2 Q18 Q19 020 Q21 Q22 Q23 024 $f \cong \frac{}{2.3 \text{ RC}}$ v_{ss} f in Hz, R in ohms, C in Farads

FIGURE 8 - FUNCTIONAL TEST CIRCUIT




FUNCTIONAL TEST SEQUENCE

A test function (see Figure 8) has been included for the reduction of test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections, and 255 counts are loaded in each of the 8-stage sections in parallel. All flip-flops are now at a logic "1". The counter is now returned to the normal 24-stages in series configuration. One more pulse is entered into Input 2 (In 2) which will cause the counter to ripple from an all "1" state to an all "0" state.

INPL	JTS		ου	TPUTS	5	COMMENTS
Reset	In 2	Out 2	V _{SS} ′	V _{DD} ′	Q18 thru Q24	Counter is in three 8-stage
1	0	0	V _{DD}	Gnd	0	sections in parallel mode Counter is reset. In 2 and Out 2 are connected together
0	1	1				First "0" to "1" transition on In 2, Out 2 node.
	0 1 - -	0 1 - -			·	255 "0" to "1" transitions are clocked into this In 2, Out 2 node.
	1	1			1	The 255th "0" to "1" transition.
	0 0	0 0	Gnd		1 1	
	1	0		V _{DD}	1	Counter converted back to 24-stages in series mode.
	1				1	Out 2 converts back to an output.
¥	0		ļ		o	Counter ripples from an all "1" state to an all "0" stage.

LOGIC DIAGRAM



MC14522AL MC14522CL MC14522CP MC14526AL MC14526CL MC14526CP

PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTERS

The MC14522 BCD counter and the MC14526 binary counter are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure.

These devices are programmable, cascadable down counters with a decoded "0" state output for divide-by-N applications. In single stage applications the "0" output is applied to the Preset Enable input. The Cascade Feedback input allows cascade divide-by-N operation with no additional gates required. The Master Reset function provides synchronous initiation of divide-by-N cycles. The Clock Inhibit input allows disabling of the pulse counting function.

These complementary MOS counters can be used in frequency synthesizers, phase-locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

- Quiescent Power Dissipation = 1.0 μW/package typical
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (AL Version)
 = 3.0 Vdc to 16 Vdc (CL, CP Version)
- Internally Synchronous for High Internal and External Speeds.
- Logic Edge-Clocked Design Incremented on Positive Transition of Clock or Negative Transition of Clock Inhibit
- 5.0 MHz Counting Rate

McMOS

(LOW-POWER COMPLEMENTARY MOS)

PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTERS

BCD - MC14522AL/CL/CP Binary - MC14526AL/CL/CP



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage - AL V	Version V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	ı	10	mAdc
Operating Temperature Range — AL ' — CL, CP '	1 "	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLES


MC14522

		оит	PUT	
COUNT	04	Q3	Q2	Q1
9 8	1	0	0	1 0
7 6 5 4	0 0 0	1 1 1	1 1 0 0	1 0 1 0
3 2 1 0	0 0 0	0 0 0	1 1 0	1 0 1 0

MC14526

		OUT	PUT	
COUNT	04	03	Q2	Q1
15	1	1	1	1
14	1 1 .	1	1	0
13	1	1	0	1
12	1	1	0	0
11	1	0	1	1
10 9 8	1	0] 1	0
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
6 5 4	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3 2	0	0	1	1
2	0	0	1 1	0
1	0	0	0	1
0	0	0	0	0

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out})^i \leqslant V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

See Mechanical Data Section for package dimensions.

ELECTRICAL CHARACTERISTICS

		T					MC14522	AL/MC14	526AL					MC 145	22CL/CP/	MC 14526C	L/CP		
				V _{DD}	5	5°C		+25°C		+12	25°C	-40	o°C		+25°C		+8	5°C]
Characteris	ntic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"O" Level	-	V _{out}	5.0 10 15	- - -	0.01 0.01 -	-	0 0 0	0.01 0.01 ~-	-	0.05 0.05 0.05	 -	0.01 0.01 -	-	0 0 0	0.01 0.01 —	-	0.05 0.05 —	Vdc
	"1" Level			5.0 10 15	4.99 9.99 —	- - -	4.99 9.99 	5.0 10 15		4.95 9.95 —	- · - -	4.99 9.99 —	 	4.99 9.99 -	5.0 10 15	_	4.95 9.95 —	-	Vdc
Noise Immunity* $ (V_{out} \ge 3.5 \text{ Vdc}) $ $ (V_{out} \ge 7.0 \text{ Vdc}) $ $ (V_{out} \ge 10.5 \text{ Vdc}) $		_	VNL	5.0 10 15	1.5 3.0 —	-	1.5 3.0 	2.25 4.50 6.75	1 1	1.4 2.9 —	_	1.5 3.0 		1.5 3.0 —	2.25 4.50 6.75		1.4 2.9 		Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≈ 4.5 Vdc)			VNH	5.0 10 15	1.4 2.9 —	-	1.5 3.0 —	2.25 4.50 6.75	1 1 1	1.5 3.0 —	- - -	1.4 2.9		1.5 3.0 –	2.25 4.50 6.75	 - -	1.5 3.0 –	- - -	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	1	Іон	5.0 10 15	-0.62 -0.62 	- - -	-0.5 -0.5 	-1.1 -0.75 -2.9	- - -	-0.35 -0.35 -		-0.23 -0.23	- · -	-0.2 -0.2 -	-1.1 -0.75 -2.9	- - -	-0.16 -0.16 		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	2	lor	5.0 10 15	0.5 1.1 –	- - -	0.4 0.9 -	0.9 2.0 8.0	- - -	0.28 0.65	- - -	0.23 0.6 —	-	0.2 0.5 —	0.9 2.0 8.0	- - -	0.16 0.4 —	- - -	mAdc
Input Current		T -	lin	_	-	-	-	10	_	-	_	-	-		10	_	-	-	pAdc
Input Capacitance (Vin = 0)		mas.	C _{in}	_	-	_	-	5.0	-	-	-	-	-	-	5.0	_	-	-	рF
Quiescent Dissipation		3,4	PD	5.0 10	_	25 100		0.5 1.0	25 100	_	1500 6000	_	250 1000	_	0.5 1.0	250 1000	-	3500 14000	μW
Output Rise Time ($C_L = t_r = (6.3 \text{ ns/pF}) C_L + 5 t_r = (2.25 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = (2.22 \text{ ns/pF}) C_L + 5 t_r = $	5.0 ns - 15 ns	5,6	t _r	5.0 10 15	- - -	_ _ _	- - -	100 50 35	250 125 —	_ _ _	- - -	- - -	-	_ _ _	100 50 35	300 150 —		- - -	ns

(Continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

	T					MC14522	AL/MC14	526AL					MC 145	22CL/CP/	MC 14526C	L/CP		
	1	1	V _{DD}	-5	5°C		+25°C		+12	25°C	-40	o _C		+25 ⁰ C		+8	5°C]
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Fall Time (C _L = 15 pF) t _f = (2.84 ns/pF) C _L + 58 ns t _f = (1.03 ns/pF) C _L + 35 ns t _f = (1.00 ns/pF) C _L + 20 ns	5,6	tf	5.0 10 15	-		_ _ _	100 50 35	250 125 –	- - -	Labor .	-	-	_ _ _	100 50 35	300 150 –	- - -		ns
Turn-Off Delay Time "0" Output (CL = 30 pF)	5,6	tPLH	5.0 10	- -		_	200 100	300 250	_	_	-	_	-	200 100	400 300	-	_ _	ns
Q Outputs (C _L = 15 pF)** tp _L H = (3.02 ns/pF) C _L + 455 ns tp _L H = (1.13 ns/pF) C _L + 183 ns tp _L H = (1.0 ns/pF) C _L + 115 ns			5.0 10 15	~ - -	_ _ _		500 200 130	750 300 –	_ _ _	- - -	_ _ _	- - -	- - -	500 200 130	1000 400 	-	- - -	ns
Turn-On Delay Time "0" Output (C _L = 30 pF)	5,6	^t PHL	5.0 10	-	_	_	200 100	300 250	-	_	_	-	-	200 100	400 300	_	-	ns
Q Outputs (C _L = 15 pF) ** tpH _L = (1.58 ns/pF) C _L + 476 ns tpH _L = (0.67 ns/pF) C _L + 190 ns tpH _L = (0.50 ns/pF) C _L + 133 ns			5.0 10 15		- - -	- - -	500 200 140	750 300 	_ _ _	- - -	- - -	- - -	-	500 200 140	1000 400 	-	- - -	ns
Minimum Clock Pulse Width	5,6	PWC	5.0 10	_	-	-	100 50	250 100	_	_	_	-	_	100 50	300 150	-		ns
Maximum Clock Pulse Frequency (C _L = 15 pF)	5,6	PRF	5.0 10	_	_	1.5 3.0	2.0 5.0	_	_	_	-	_	1.0 2.5	2.0 5.0		_	_	MHz
Clock or Inhibit Rise and Fall Time (C _L = 15 pF)	5,6	t _r ,t _f	5.0 10	-		-	-	15 15	=	_	-	-	-	-	15 15	_	-	μς
Hold Time (C _L = 15 pF)	5,6	^t hold	5.0 10	_	-	_	75 25	125 50	_	-	_	_	_	75 25	150 75	_	-	ns
Minimum Preset Enable Pulse Width	5,6	PWPE	5.0 10	_	_	_	100 50	250 100	_	_	-	_	_	100 50	300 150	-	_	ns
Minimum Master Reset Pulse Width	5,6	PWMR	5.0 10	-	-	_	200 100	300 250	-	-	_ _	-	_ _	200 100	350 300	1 1	_	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS TEST CIRCUIT





FIGURE 3 - TYPICAL POWER DISSIPATION CHARACTERISTICS






FIGURE 5 - AC TEST CIRCUITS









FIGURE 6 – AC TEST CONNECTIONS AND WAVEFORMS















CHARACTERISTIC	TEST NO.	CLOCK	INHIBIT	PE	MR	D _{Pn}	CF	ОИТРИТ
t _r , t _f , t _{PLH} , t _{PHL}	1 2 3 4 5	PG1 VDD VSS VSS VSS	V _{SS} PG1 V _{SS} V _{SS} V _{SS}	V _{SS} V _{SS} PG1 V _{DD} V _{DD}	V _{SS} V _{SS} V _{SS} PG1 V _{SS}	V _{SS} V _{SS} PG2 V _{DD} PG1	V _{SS} V _{SS} V _{SS} V _{SS} V _{SS}	Q1 Q1 Q _n Q _n Q _n
PWMR	4	V _{SS}	vss	V _{DD}	PG1	V _{DD}	V _{SS}	Q _n
PWPE	3	V _{SS}	V _{SS}	PG1	V _{SS}	PG2	٧ss	Q _n
PWC	1	PG1	V _{SS}	Vss	Vss	Vss	VSS	Q1
f _{Max}	1	PG1	Vss	Vss	VSS	Vss	VSS	Q1
^t hold	3	V _{SS}	Vss	PG1	VSS	PG2	VSS	Qn
t _r , t _f	6	V _{SS}	VSS	VSS	V _{DD}	VSS	PG1	"0"
tplH,tpHL	7	PG	V _{SS}	Fig 5B	Vss	Fig 5B	VDD	"0"



APPLICATIONS INFORMATION

As a cascadable down counter, these devices feature asynchronous preset and master reset capability. Figure 9 shows a threestage presettable down counter whose Q outputs respond synchronously to negative transitions on the clock inhibit inputs.

The three-stage frequency divider of Figure 10 will provide an output pulse approximately equal to the clock pulse width, for N

input pulses where N is any BCD input from 1-999 for the MC14522, or any binary input from 1-4095 for the MC14526. The master reset input allows synchronous initiation of a divide-by-N cycle. A pulse counting inhibit may be implemented with the inhibit input.

FIGURE 9 - SYNCHRONOUS PROGRAMMABLE DOWN COUNTER





FIGURE 10 - 3-STAGE PROGRAMMABLE FREQUENCY DIVIDER



MC14527AL MC14527CL MC14527CP

BCD RATE MULTIPLIER

The MC14527 BCD rate multiplier (DRM) provides an output pulse rate based upon the BCD input number. For example, if 6 is the BCD input number, there will be six output pulses for every ten input pulses. This part may be used to add, subtract, divide, raise to power, and solve algebraic and differential equations, and can be used to generate trigonometric functions and natural logarithms. Typical applications include digital filters, motor speed control and frequency synthesizers.

- Quiescent Power Dissipation = $0.25 \mu W/package typical @ 5.0 Vdc$
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14527AL)
 = 3.0 Vdc to 16 Vdc (MC14527CL/CP)
- Low Input Capacitance 5.0 pF typical
- Internally Synchronous for High Speed
- Output Clocked on the Negative Going Edge of Clock
- · Strobe for Inhibiting or Enabling Outputs
- Enable and Cascade Inputs for Cascade Operation of Two or More DRMs
- "9" Output for the Parallel Enable Configuration and DRMs in Cascade
- Complementary Outputs
- Clear and Set to Nine Inputs

$\textbf{MAXIMUM RATINGS} \ \, (\text{Voltages referenced to V}_{SS}, \, \text{Pin 8})$

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	MC14527AL MC14527CL/CP	V_{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	ı	10	mAdc
Operating Temperature I	Range-MC14527AL - MC14527CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°С

TRUTH TABLE

											OUT	PUT	
										L	OGIC	LEVEL	
						INPUTS				NUN	MBER C	F PUL	SES
D	С	В	А	No. of Clock Pulses	Ein	STROBE	CASCADE	CLEAR	SET	оит	ОПТ	Eout	9
0	0	0	0	10 10	0	0	0	0	0	0		1	1
00000	0 1 1 1	1 0 0 1	01010	10 10 10 10 10	0 0 0	0 0 0	0 0 0	0 0 0 0	0 0 0	2 3 4 5	2 3 4 5	1 1 1 1 1	1 1 1 1
1 1 1	0 0 0	1 0 0 1 1	1 0 1 0 1	10 10 10 10	0 0 0	0 0 0	0 0 0	0 0 0	00000	7 8 9 8	7 8 9 8 9	1 1 1 1 1 1 1 1	1 1 1 1
1 1 1	1 1 1 1 X	0 0 1 1 X	0 1 0 1 X	10 10 10 10	0 0 0 1	0 0 0	0 0 0 0	0 0 0	0 0 0	8 9 8 9	8 9 8 9	1 1 1 1	1 1 1 1 -
X X 1 0 X	XXXX	xxxxx	××××	10 10 10 10	0 0 0	1 0 0 0	0 1 0 0	0 0 1 1	0 0 0 0	0 1 10 0	1 0 10 1	1 1 1 0	1 0 0 1

McMOS

(LOW-POWER COMPLEMENTARY MOS)

BCD RATE MULTIPLIER




L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\rm V_{SS}$ or $\rm V_{DD})$

	T					MC	14527AL					M	C14527	CL/CP				
			VDD	-55	°С		+25°C		+	125°C	-40 ^c	,c		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Level "0" Level	_	V _{out}	5.0 10	-	0.01 0.01	-	0 0	0.01 0.01	_	0.05 0.05	_	0.01 0.01	_	0 0	0.01 0.01	-	0.05 0.05	Vdc
"1" Level			5.0 10	4.99 9.99	_	4.99 9.99	5.0 10		4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	_	Vdc
Noise Immunity* $(V_{out} \ge 3.5 \text{ Vdc})$ $(V_{out} \ge 7.0 \text{ Vdc})$ $(V_{out} \ge 7.0 \text{ Vdc})$		VNL	5.0 10 15	1.5 3.0 —	-	1.5 3.0 —	2.25 4.50 6.75		1.4 2.9 —	_ _ _	1.5 3.0 —		1.5 3.0 —	2.25 4.50 6.75	_ _ _	1.4 2.9 —	-	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		V _{NH}	5.0 10 15	1.4 2.9 —	-	1.5 3.0 —	2.25 4.50 6.75	-	1.5 3.0 —	-	1.4 2.9 —	_ _ _	1.5 3.0 —	2.25 4.50 6.75	-	1.5 3.0 		Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ Source $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$		Іон	5.0 10 15	-0.62 -0.62	<u>-</u>	-0.5 -0.5	-1.3 -0.9 -3.0	_ _ _	-0.35 -0.35 	-	-0.23 -0.23 		-0.2 -0.2 -	-1.3 -0.9 -3.0		-0.16 -0.16 	-	mAdc
$\{V_{OL} = 0.4 \text{ Vdc}\}\$ Sink $\{V_{OL} = 0.5 \text{ Vdc}\}\$ $\{V_{OL} = 1.5 \text{ Vdc}\}\$	_	lor	5.0 10 15	0.5 1.1 	-	0.4 0.9 —	0.6 1.6 6.0		0.28 0.65 —		0.23 0.6 	_	0.2 0.5 —	0.6 1.6 6.0	- - -	0.16 0.4 	-	mAdc
Input Current		lin		<u> </u>			10	_	_		-			10		_	_	pAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-			5.0	-		-		-	-	5.0	-	-	-	pF
Quiescent Dissipation (C _L = 15 pF)	1	Pa	5.0 10 15	-	0.025 0.10 -	- - -	0.00025 0.001 0.0025	- - -	0.025 0.10 —	1.5 6.0 —	- - -	0.25 1.0 —	- - -	0.00025 0.001 0.0025	0.25 1.0 —	-	3.5 14 —	- - -
Total Power Dissipation ** [†] (Dynamic Plus Quiescent) (C _L = 15 pF)	1	P _D	5.0 10 15						P _D =	(10.5 mV	MHz) f + 0 //MHz) f + MHz) f + 0.	0.001 mV	٧					mW
Output Rise and Fall Time** $ (C_{\perp} = 15 \text{ pF}) \\ t_{r}.t_{f} = (3.0 \text{ ns/pF}) C_{\perp} + 25 \text{ ns} \\ t_{r}.t_{f} = (1.2 \text{ ns/pF}) C_{\perp} + 12 \text{ ns} \\ t_{r}.t_{f} = (1.0 \text{ ns/pF}) C_{\perp} + 10 \text{ ns} $	2	t _r ,t _f	5.0 10 15	-	- - -		70 30 25	175 75 	_ _ _			andre Labor		70 30 25	200 110 —			ns
Clock to Out Propagation Delay Time ** $(C_{\perp}=15 \text{ pF})$ $tp_{\perp}H,tp_{\parallel}L=(1.4 \text{ ns/pF}) C_{\perp}+129 \text{ ns}$ $tp_{\perp}H,tp_{\parallel}L=(0.5 \text{ ns/pF}) C_{\perp}+62.5 \text{ ns}$ $tp_{\perp}H,tp_{\parallel}L=(0.4 \text{ ns/pF}) C_{\perp}+42 \text{ ns}$	2	tPLH,tPHL	5.0 10 15	-	- - -		150 70 50	300 150 	- -	_ _ _		1 1 1		150 70 50	400 200 		- 1	ns
Clock to Out Propagation Delay Time (C _L = 15 pF)	2	tPLH,tPHL	5.0 10 15	1 1 1	-	-	70 35 25	160 80 -		- - -	- - -	1 1 1	-	70 35 25	280 100 -	1 1 1	1	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

Where: P_T , P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.

^{**}The formula given is for the typical characteristics only.

 $^{^{\}dagger}For$ dissipation at different external Load Capacitance (C $_L$) refer to corresponding formula: $P_T(C_L)$ = P_D + 1.2 x 10 $^{-3}$ (C $_L$ – 15 pF) $V_{DD}{}^2f$

						MC	14527AL					M	C14527C	L/CP				_
	1		VDD	-55	°С		+25°C		+	125°C	-40	°С		+25°C		+8	5°C	1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Clock to E _{out} Propagation Delay Time (C _L = 15 pF)	2	tPLH, tPHL	5.0 10 15	-	-	-	240 100 65	500 200 —	- - -	<u>-</u> -	- - -		1	240 100 65	900 300 —	1 1	-	ns
Clock to "9" Propagation Delay Time (C _L = 15 pF)	2	tPLH, tPHL	5.0 10 15	_	_ _ _		350 125 90	600 250	_	- - -			-	350 125 90	1000 400 			ns
Minimum Clock Pulse Width (C _L = 15 pF)	2	PWC	5.0 10 15	-	-		250 110 80	340 170 —	-	- - -	1 1 1		- -	250 110 80	500 200 	-	-	ns
Maximum Clock Frequency (C _L = 15 pF)	2	PRF	5.0 10 15	-	-	1.5 3.0	2.0 4.5 6.0	-	-	- - -		-	1.0 2.5 	2.0 4.5 6.0	_ _ _	_ _ _	-	MHz
Set or Clear to Out Propagation Delay Time (C _L = 15 pF)	2	^t PHL	5.0 10 15	_	-	-	350 150 100	700 300 —		_ _ _	-		- - -	350 150 100	1000 400 -	- - -		ns
Set Removal Time	2	t _{rem}	5.0 10	_	_	-	-2 0 -10	0	_	_	_	-		-20 -10	0	_	_	ns
Enable In Setup Time (C _L = 15 pF)	2	tsetup	5.0 10 15	-	-	-	175 60 45	350 120		-	-	_ _ _	 -	175 60 45	400 150 —	-	-	ns
Minimum Set or Clear Pulse Width (C _L = 15 pF)	2	PWS, PWClear	5.0 10 15	-	_ _ _	-	80 35 30	180 70 —	-					80 35 30	240 100	- -	- - -	ns
Maximum Clock Rise and Fall Time (C _L = 15 pF)	2	t _r ,t _f	5.0 10	-	-	_	_	15 15	-	-	-	-	_	-	15 15	_	-	μs
Cascade to Out Propagation Delay Time (C _L = 15 pF)	2	tPLH	5.0 10 15	-	-	-	70 30 25	140 60 –	_ _ _	-	-		-	70 30 25	280 100 	-	_	ns
Strobe to Out Propagation Delay Time (C _L = 15 pF)	2	tPLH	5.0 10 15	- - -	-	-	175 75 50	350 150 —	- - -	_ _ _	_ _ _	1 1 1	_ _ _	175 75 50	700 250 —	-	-	ns

 $\Lambda^{\vec{D}D}$ 0.01 µF 500 Ceramic φv_{DD} Casc Eout - 20 ns -- 20 ns 90% v_{DD} Ein Pulse Clock Clock Out 50% 10% Generator st v_{SS} Variable Width Out В С 50% Duty Cycle D "9" Clear

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM








FIGURE 3 - TWO MC14527s IN CASCADE WITH PRESET NO. OF 94





MC14528AL MC14528CL MC14528CP


DUAL MONOSTABLE MULTIVIBRATOR

The MC14528 provides the function of a dual, retriggerable, resettable, monostable multivibrator. This device may be triggered from either edge of an input pulse, and will produce an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components, $C_{\boldsymbol{X}}$ and $R_{\boldsymbol{X}}$.

- Separate Reset Available
- Low Quiescent Power Dissipation 25 nW @ 5.0 Vdc
- Diode Protection on All Inputs
- Triggerable from Leading or Trailing Edge Pulse

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)


Rating		Symbol	Value	Unit
DC Supply Voltage	MC14528A LMC14528CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		1	10	mAdc
Operating Temperature Ran	ge - MC14528AL - MC14528CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range		T _{stg}	-65 to +150	°C




McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL
RETRIGGERABLE/RESETTABLE
MONOSTABLE MULTIVIBRATOR





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{ijn} and V_{OUD} be constrained to the range $V_{SS} \leqslant |V_{ijn} \cap V_{OUT}| \leqslant V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

See Mechanical Data Section for package dimensions.

	1				ŀ			N	C14528A	L					MC	14528CL	/CP			1
			cx	RX	VDD		5°C		+25°C		+12			o°C		+25°C			5°C	1
Characteristic	Figure	Symbol	ρF	kΩ	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Un
Output Voltage "0" Level	-	Vout	-	-	5.0 10	-	0.01 0.01	_	0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01 0.01	-	0.05 0.05	Vd
"1" Level			-		5.0 10	4.99 9.99	-	4.99 9.99	5.0 10	_	4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10	-	4.95 9.95	_	
Noise Immunity* (V _{Out} ≥ 3.5 Vdc) (V _{Out} ≥ 7.0 Vdc) (V _{Out} ≥ 10.5 Vdc)	-	V _{NL}	-	-	5.0 10 15	1.5 3.0 —		1.5 3.0 -	2.25 4.50 6.75	-	1.4 2.9 –	-	1.5 3.0 —	-	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9 —	-	v
(V _{out} ≤1.5 Vdc) (V _{out} ≤3.0 Vdc) (V _{out} ≤4.5 Vdc)		VNH	-	-	5.0 10 15	1.4 2.9 	-	1.5 3.0 —	2.25 4.50 6.75	-	1.5 3.0 -	-	1.4 2.9 —	-	1.5 3.0 	2.25 4.50 6.75	- - -	1.5 3.0 	1 1	\ \
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	1	Іон	111		5.0 10 15	~0.62 -0.62	-	-0.5 -0.5 -	-2.5 -1.1 -4.6		-0.35 -0.35 	111	-0.23 -0.23 -		-0.2 -0.2 -	-2.5 -1.1 -4.6	_	-0.16 -0.16 	1 1 1	m.e
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	2	OL	- - -	-	5.0 10 15	0.5 1.1 —	- 1	0.4 0.9	1.6 3.4 14	-	0.28 0.65	-	0.23 0.6 -	-	0.2 0.5 -	1.6 3.4 14	-	0.16 0.4 —	-	m/
Input Current	-	lin				_			10	-	-	-	_			10				pΑ
Input Capacitance (Vin = 0)		Cin	~	-	~-		-	-	5.0			-	_			5.0				p
Quiescent Dissipation	3,6	Po	-	-	5.0 10 15	-	5.0 20 -	-	0.025 0.05 0.25	5.0 20	-	300 1200	-	50 200	-	0.025 0.05 0.25	50 200 —	1 1 1	700 2800	μ
Output Rise and Fall Time** (CL = 15 pF) t _r ,t _f = (1.3 ns/pF) CL + 12 ns t _r ,t _f = (0.44 ns/pF) CL + 6.0 ns t _r ,t _f = (0.48 ns/pF) CL + 6.0 ns	4,5	t _r ,t _f	15	5.0	5.0 10 15		=	-	35 25 20	175 75 		-	- - -	-	-	35 25 20	200 110 -			ſ
Output Rise and Fall Time (C _L = 15 pF)	4,5	t _r ,tf	1000	10	5.0 10 15	1 1 1	-		270 240 220	- ·		1 1	_	-	-	270 240 220	-	-	-	,
A or B to Q or Q Propagation Delay** (C _L = 15 pF) tp_H,tpH _L = (0.39 ns/pF) C _L + 163 ns tp_H,tpH _L = (0.39 ns/pF) C _L + 163 ns tp_H,tpH _L = (0.21 ns/pF) C _L + 42 ns	4,5	tPLH,tPHL	15	5.0	5.0 10 15	1 - 1	1 - 1	-	195 80 55	400 175	-		-	-	- - -	195 80 55	600 240 –	1 1 1	-	-
Propagation Delay Time (C _L = 15 pF)	4,5	tPLH,tPHL	1000	10	5.0 10 15		-	=	475 230 150	-	-		_	_	-	475 230 150	-		-	,
Minimum Input Pulse Width (C _L = 15 pF) (A or B)	4,5	PWin	15 1000	5.0	5.0 10 15 5.0 10	1 1 1 1	-		70 30 30 70 30 30	150 75 	-	- - - -	104 204 	- - - - -	- - - - -	70 30 30 70 30 30	240 120 - - - -			
Q or \overline{Q} Output Pulse Width (C _L = 15 pF) For C _X < 1000 pF use graph for appropriate V _{DD} level. For C _X $>$ 1000 pF use formula.	4,5, 7,8,9	PW _{out}	15 1000	5.0 10	5.0 10 15 5.0 10	11111		- 7 - 1 - 1 - 1	420 260 225 10	- - - -		**	- - - -	-	_ _ _ _	420 260 225 10	-		- - - - -	1
Reset Propagation Delay (C _L = 15 pF) (C _D to Q or Q)	4,5	^t PLH, ^t PHL	15 1000	5.0	5.0 10 15 5.0 10	111111		1 1 1 1 1	160 60 40 550 300 250	300 150 - -	-	-	-			160 60 40 550 300 250	450 225 	11111	-	,

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change, from an ideal "1" or "0" input level, that the circuit will withstand before producing an output state change.

**The formula given is for the typical characteristics only.

V_{DD} 0 16 V_{OH}

 $\overline{\mathbf{Q}}$

8 ¢ VSS

O OPEN

СД

FIGURE 1 - OUTPUT SOURCE CURRENT TEST CIRCUIT

FIGURE 2 - OUTPUT SINK CURRENT TEST CIRCUIT




FIGURE 3 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS




FIGURE 4 - AC TEST CIRCUIT




FIGURE 5 - AC TEST WAVEFORMS




FIGURE 6 - POWER DISSIPATION CHARACTERISTICS




FIGURE 7 $- C_X$ versus PULSE WIDTH @ $V_{DD} = 5.0 \text{ V}$




FIGURE 8 - C_X versus PULSE WIDTH @ V_{DD} = 10 V





FIGURE 9 - C_X versus PULSE WIDTH @ V_{DD} = 15 V



MC14529AL MC14529CL MC14529CP

Advance Information

DUAL 4-CHANNEL ANALOG DATA SELECTOR


The MC14529 analog data selector is a dual 4-channel or single 8-channel device depending on the input coding. It is constructed with complementary MOS (CMOS) enhancement mode devices in a single monolithic structure. Applications include various one-offour or one-of-eight data selector functions.

- Low Quiescent Power Dissipation
- 10-MHz Operation (typical)
- 3-State Outputs
- Linear "On" Resistance
- "On" Resistance 140 ohms typical @ 15 V

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL 4-CHANNEL ANALOG DATA SELECTOR OR 8-CHANNEL ANALOG **DATA SELECTOR**



CASE 620

PLASTIC PACKAGE **CASE 648**

MAXIMUM RATINGS (Voltages referenced to V_{SS} , Pin 8)

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	MC14529AL MC14529CL/CP	v _{DD}	+ 18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	S	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	ı	10	mAdc
Operating Temperature F	Range — MC14529AL MC14529CL/CP	Тд	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	οС

$s\tau_X$	STY	В	Α	Z	w
1	1	0	0	X0	YO
1	1	0	1	X1	Y1
1	1	1	0	X2	Y2
1	1	1	1	х3	Y3
1	0	0	0	×	0
1	0	0	1	×	1
1	0	1	0	×	2
1	0	1	1	×	.3
0	1	0	0	Y	0
0	1	0	1	Y	1
0	1	1	0	Y	2
0	1	1	1	Y	3
0	0	4	4	Hi	gh
U	١٠	φ	φ	Impe	dance

Dual 4-Channel Mode 2 Outputs


Single 8-Channel Mode

(Z and W tied together)


φ = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V in and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

This is advance information and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.



		Vss	V _{DD}	N	//C14529AI +25 ⁰ C	-	MC	14529CL/ +25°C	CP	
Characteristic	Symbol	Vdc	Vdc	Min	Тур	Max	Min	Тур	Max	Unit
Quiescent Dissipation	PD	_	5.0	_	0.1	-		0.1	_	μW
and the		-	10	-	0.25	-	-	0.25	-	
			15		0.4	_		0.4		
"ON" Resistance (V _C = V _{DD} , R _L = 10 kΩ)	RON									ohms
(V _{in} = +5.0 Vdc)	1	-5.0	5.0	-	220	-	-	220	-	
$(V_{in} = -5.0 \text{ Vdc})$				-	220	-	-	220	_	
(V _{in} = ±0.25 Vdc)	1	Ì		-	340	-	-	340	-	
(V _{in} = +7.5 Vdc)	i	-7.5	7.5	-	160	-	-	160	-	
(V _{in} = -7.5 Vdc)	1			-	160	-	-	160	-	
(V _{in} = ±0.25 Vdc)	1	1		-	260	-	-	260	_	
(V _{in} = +10 Vdc)	ı	0	10	-	180	-	-	180	-	
(V _{in} = +0.25 Vdc)	- [ĺ		- 1	260	-	-	260	-	
(V _{in} = +5.6 Vdc)				-	260	_	-	260	-	
(V _{in} = +15 Vdc)	1	0	15	_	140	-	-	140	-	
(V _{in} = +0.25 Vdc)	Ì			-	140	_	-	140	-	
(V _{in} = +9.3 Vdc)		i		-	180	-	-	180	-	
△"ON" Resistance	△RON									ohms
Between any 2 of 4 circuits in a				1		1			1	
common package	1	i	l	1	ł	ł				1
$(V_C = V_{DD}, V_{in} = \pm 5.0 \text{ Vdc})$		-5.0	5.0	-	15	-	_	15	-	
$(V_C = V_{DD}, V_{in} = \pm 7.5 \text{ Vdc})$	1	-7.5	7.5	-	10	-	-	10	-	ĺ



LOGIC DIAGRAM

V_{DD} = Pin 16 V_{SS} = Pin 8

MC14530AL MC14530CL MC14530CP

DUAL 5-INPUT MAJORITY LOGIC GATE

The MC14530 dual five-input majority logic gate is constructed with P-channel and N-channel enhancement mode devices in a single monolithic structure. Combinational and sequential logic expressions are easily implemented with the majority logic gate, often resulting in fewer components than obtainable with the more basic gates. This device can also provide numerous logic functions by using the W and some of the logic (A thru E) inputs as control inputs.

- Single Supply Operation Positive or Negative
- Quiescent Power Dissipation = 50 nW/package typical
- Input Impedance = 10^{12} ohms typical
- High Fanout -> 50
- Diode Protection on Inputs
- Noise Immunity = 45% of VDD typical

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL 5-INPUT MAJORITY LOGIC GATE





L SUFFIX CERAMIC PACKAGE **CASE 620**

P SUFFIX PLASTIC PACKAGE **CASE 648**

Rati	ng	Symbol	Value	Unit
DC Supply Voltage	MC14530AL MC14530CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	ŀ	10	mAdd
Operating Temperature	Range – MC14530AL MC14530CL/CP	ТД	- 55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C

LOGIC TABLE

INPUTS		OUTPUTS	3
Inputs A B C D E	M ₅	W	Z
For all combinations of inputs where three	0	0	1
or more inputs are logical "0".	0	1	0
For all combinations of inputs where three	1	0	0
or more inputs are logical "1".	1	1	1

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, it is recommended that Vin or V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must be tied to an appropriate logic level (e.g., VSS or VDD).

BLOCK DIAGRAM 10 A_A Вд CA M₅A DΔ ЕΔ * Z = M5 O W = (ABC+ABD+ABE+ACD+ ACE+ADE+BCD+BCE+ BDE+CDE) ♥ W AΒ Вв 110 СВ M_{5B} .oz_B 12 O D_{B} 130 14 0 w_{B} *M₅ is a logical "1" if any three or more inputs are logical "1". ⊙ ≡ Exclusive NOR ≡ Exclusive OR TRUTH TABLE W М5 z 0 0

o 0


V_{DD} = Pin 16 VSS = Pin 8

See Mechanical Data Section for package dimensions.

]	ŀ				М	C14530	AL			İ	_	MC.	145300	L/CP			
			VDD	-55	o°C		+25°C		+12	5°C	-4	0°C		+25°C		+85	°C	1
Characteristic	Figure	Symbol		Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level		V _{out}	5.0 10 15		0.01 0.01	-	0 0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	- -	0 0	0.01 0.01	-	0.05 0.05	Vdd
"1" Level			5.0 10 15	4.99 9.99 –	- -	4.99 9.99 -	5.0 10 15	-	4.95 9.95 –	- - -	4.99 9.99	-	4.99 9.99	5.0 10 15	- - -	4.95 9.95	-	
Noise Immunity* (Vout ≥3.5 Vdc) (Vout ≥7.0 Vdc) (Vout ≥10.5 Vdc)		V _{NL}	5.0 10 15	1.25 2.5	-	1.25 2.5	2.25 4.50 6.75	-	1.15 2.4	-	1.25 2.5	-	1.25 2.5	2.25 4.50 6.75	-	1.15 2.4	-	Vdd
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		VNH	5.0 10 15	1.15 2.4 -	- - -	1.25 2.5 –	2.25 4.50 6.75	- -	1.25 2.5 —	-	1.15 2.4 —	-	1.25 2.5 —	2.25 4.50 6.75	=	1.25 2.5 —	-	Vdi
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)		ЮН	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50	-1.5 -1.0 -3.0	-	-0.35 -0.35 -	-	-0.24 -0.24	-	-0.20 -0.20 -	-1.5 -1.0 -3.0	-	-0.16 -0.16	-	mAd
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)		lOL	5.0 10 15	0.50 1.1	- - -	0.40 0.90	0.65 1.6 6.0	-	0.28 0.62 -	-	0.24 0.60		0.20 0.50 —	0.65 1.6 6.0	=	0.16 0.41	_	mAd
Input Current		lin	_	_	_	_	10	_	-	-		_	_	10		-	-	pAdd
Input Capactiance (V _{in} = 0)		Cin	-	-	-	-	5.0	-	-	-	-	-	-	5.0	_		-	pF
Quiescent Dissipation	1,2	PD	5.0 10 15	-	-	-	0.05 0.1 0.3	0.25 1.0	-	- -	-	-	=	0.05 0.1 0.3	2.5 10	_	-	μW
Output Rise and Fall Time** (CL = 15 pF)		t _r ,t _f	13				0.5		_	-				0.3				ns
t _r ,t _f = (2.5 ns/pF) C _L + 57 ns t _r ,t _f = (1.13 ns/pF) C _L + 28 ns t _r ,t _f = (0.88 ns/pF) C _L + 16.8 ns			5.0 10 15	-	- - -	-	95 45 30	175 75 —	- - -	- - -	-	-	-	95 45 30	200 110	- -	-	
Turn-On Delay Time** (C _L = 15 pF) A,C,W at V _{DD} , B,E at Gnd D = Pulse Generator		^t PHL					400	200						400	1200			ns
tpHL = (1.6 ns/pF) C _L + 375 ns tpHL = (0.5 ns/pF) C _L + 172 ns tpHL = (0.36 ns/pF) C _L + 105 ns			5.0 10 15	1 1 1	-	-	400 180 110	800 360 —	-	-	-		_ _ _	400 180 110	1200 540 -	- -	- - -	
Turn-Off Delay Time** (C ₁ = 15 pF) A.C.W at V_{DD} , B.E at Gnd D = Pulse Generator t_{PH} = (1.5 ns/pF) C ₁ + 298 ns t_{PH} = (0.5 ns/pF) C ₁ + 123 ns t_{PH} = (0.4 ns/pF) C ₁ + 84 ns		ФLН	5.0 10 15	1.1		1 1	320 130 90	640 260		-	1 -	1 1 1	1 1	320 130 90	960 390	- -	_	ns
Turn-On Delay Time**		tPHL													 			ns
(C _L = 15 pF) A,B,C,D,E = Pulse Generator W at V _{DD} t _{PHL} = (1.4 ns/pF) C _L + 229 ns			5.0	_	_	_	250	500	_	_	_	_	_	250	750	_	_	
tpHL = (0.54 ns/pF) C _L + 102 ns tpHL = (0.36 ns/pF) C _L + 85 ns			10 15	_	_	_	110 90	220 -	_	_	-	-	-	110 90	330	-	_	
Turn-Off Delay Time** (C _L = 15 pF) A,B,C,D,E = Pulse Generator W at V _{DD} tp _{LH} = (1.4 ns/pF) C _L +179 ns		ФLН	5.0	-	_	_	200	400	_	_	_	_	_	200	600	_	_	ns
tp _{LH} = (0.5 ns/pF) C _L + 83 ns tp _{LH} = (0.4 ns/pF) C _L + 59 ns			10 15	-	-	-	90 65	180	_	_	_	-	_	90 65	270		-	
Turn-On, Turn-Off Delay Time** (CL = 15 pF) A,B,C,D,E at Gnd W = Pulse Generator		tPHL, tPLH																ns
$t_{PHL},t_{PLH} = (1.3 \text{ ns/pF}) \text{ C}_{L} + 155 \text{ ns}$ $t_{PHL},t_{PLH} = (0.56 \text{ ns/pF}) \text{ C}_{L} + 67 \text{ ns}$ $t_{PHL},t_{PLH} = (0.36 \text{ ns/pF}) \text{ C}_{L} + 50 \text{ ns}$			5.0 10 15	-		- -	175 75 55	350 150 -	-	-	-	-	-	175 75 55	525 225 —		- -	


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change. Standard Family Noise Margin spec is met for any one input variable tested at a time.
**The formula given is for the typical characteristics only.

FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




SEQUENTIAL LOGIC APPLICATIONS


COINCIDENT FLIP-FLOP











The flip-flop changes state only when all "1's" or all "0's" are entered. This configuration may be extended by cascading Mg gates to cover n-inputs where all inputs must be "1's" or "0's" before the output will change. As an example, this configuration is useful for controlling an n-stage up/down counter that is to cycle from a minimum to maximum count and back again without flipping over (from all "1's" to all "0's".)


Ę

BASIC COMBINATIONAL FUNCTIONS w E 5-Input Majority Gates w ٥. 3-Input Majority Gates w AB 3-Input OR Gate 3-Input NOR Gate w $\stackrel{ m \acute{A}ND_3}{}$ NAND3 ВС 3-Input NAND Gate 3-Input AND Gate DOUBLING THE WEIGHT OF INPUT VARIABLE A BY TYING IT TO ANY TWO INPUTS W-A A B C (AB+AC+AD+BCD) W CORRELATION OF MULTIPLE SAMPLES WITH A TEST BIT w To SO. Z ⊶ Correlation of 60%, 80%, 100% S1 S2 S3 S4 BCDE The gate will have a "1" output if the test bit To matches or correlates with 3, 4 or 5 of the sample bits SO-S4. To-Z ← Correlation of 75%, 100%. В SOw Τo Τo To --S0 --S1 --S2 --Z — Correlation of 100% BCDE

5-INPUT MAJORITY LOGIC GATE APPLICATIONS

Each package labeled M₅ is a single majority logic gate using five inputs, A thru E, and one output Z.

 Majority Logic Gate Array yielding the symetric function of 1 thru 7 variables true, out of 7 input variables (X1...X7)



MC14531AL MC14531CL MC14531CP

12-BIT PARITY TREE

The MC14531 12-bit parity tree is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The circuit consists of 12 data-bit inputs (D0 thru D11), an even or odd parity selection input (W) and an output (Q). The parity selection input can be considered as an additional bit. Words of less than 13 bits can generate an even or odd parity output if the remaining inputs are selected to contain an even or odd number of ones, respectively. Words of greater than 12-bits can be accommodated by cascading other MC14531 devices by using the W input. Applications include checking or including a redundant (parity) bit to a word for error detection/correction systems, controller for remote digital sensors or switches (digital event detection/correction), or as a multiple input summer without carries.

- Noise Immunity = 45% of V_{DD} typical
- High Fanout > 50
- Buffered Outputs Compatible With HTL and Low Power TTL
- Quiescent Power Dissipation 25 nW typical
- Variable Word Length
- Static Operation from dc to 5.0 MHz typical

McMOS

(LOW-POWER COMPLEMENTARY MOS)

12-BIT PARITY TREE





L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648

$\textbf{MAXIMUM RATINGS} \ (\text{Voltages referenced to V}_{SS}, \, \text{Pin 8})$

Rat	ing	Symbol	Value	Unit
DÇ Supply Voltage	-MC14531A L -MC14531CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inpu	ıts	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per F	Pin	1	10	mAdc
Operating Temperature	Range -MC14531A L -MC14531CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature R	ange	T _{stg}	-65 to +150	°C

LOGIC DIAGRAM DO D1 60 D2 5.0 D3 40 3 0 **D4** D5 15 O D11 11 C V_{DD} = Pin 16 VSS = Pin 8 Odd/Even W 10 O Q = D0 + D1 + D2 + + D11 + W

TRUTH TABLE

L				INP	UTS				OUTPUT
w	D11	D10		D2	D1	DO	(0	CIMAL CTAL) IVALENT	α•
0	0	0		0	0	0	0	(0)	0
0	0	0		0	0	1	1	(1)	1
0	0	0		0	1	0	2	(2)	1
0	0	0		0	11	1	3	(3)	0
0	0	0		1	0	0	4	(4)	1
0	0	0		1	0	1	5	(5)	0
0	0	0	~-	1	1	0	6	(6)	0
0	0	0		1	1	1	7	(7)	1
1	_	- 1		- 1	1	-1		1	1
1	- 1	- 1	- + -	1 :	- 1	- 1		1	1
1	- 1	- 1		1	- 1	- 1	L	I	- 1
1	1	1		0	0	0	8184	(17770)	0
11	1	1		0	0	1	8185	(17771)	1
1	1	1		0	1	0		(17772)	1
1	1	1		0	1	1	8187	(17773)	0
1	1	1		1	0	0	8188	(17774)	1
1	1	1		1	0	1		(17775)	0
1	1	1		1	1	0		(17776)	0
1	1	1		1	_1	1	8191	(17777)	1

*0 = Even Parity Note. May redefine to suit application by 1 = Odd Parity manipulating W and/or other available D's.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

				L		M	IC14531A	L					M	C14531CL	CP			
			VDD	-5	5°C		+25°C		+12	5°C	-40	oC.		+25°C		+8	5°C	l
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level	-	V _{out}	5.0 10 15	-	0.01 0.01	-	0 0 0	0.01 0.01	=	0.05 0.05	-	0.01	-	0 0	0.01 0.01	-	0.05 0.05	Vde
"1" Level			5.0 10 15	4.99 9.99 —	_ _ _	4.99 9.99 	5.0 10 15	- -	4.95 9.95 –		4.99 9.99	-	4.99 9.99 -	5.0 10 15	-	4.95 9.95 -	-	Vdc
Noise Immunity* $(V_{\text{out}} \ge 3.5 \text{ Vdc})$ $(V_{\text{out}} \ge 7.0 \text{ Vdc})$ $(V_{\text{out}} \ge 10.5 \text{ Vdc})$	-	V _{NL}	5.0 10 15	1.5 3.0 –		1.5 3.0	2.25 4.50 6.75	-	1.4 2.9 –	1 1 1	1.5 3.0		1.5 3.0	2.25 4.50 6.75	- - -	1.4 2.9 —	1 1 1	Vdc
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$ $(V_{out} \le 4.5 \text{ Vdc})$		V _{NH}	5.0 10 15	1.4 2.9 —	-	1.5 3.0 –	2.25 4.50 6.75		1.5 3.0	1 1 1	1.4 2.9 –		1.5 3.0 –	2.25 4.50 6.75	-	1.5 3.0 —	1 1 1	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)		'он	5.0 10 15	-0.62 -0.62 -	- - -	-0.5 -0.5 -	-1.8 -1.0 -3.9	- - -	-0.35 -0.35 -	-	-0.23 -0.23	-	-0.2 -0.2 -	-1. 8 -1.0 -3.9	-	-0.16 -0.16 -	1 1 1	mAd
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)		lOL	5.0 10 15	0.5 1.1 –	-	0.4 0.9	0.78 2.0 7.8	- - -	0.28 0.65 	-	0.23 0.6 -	-	0.2 0.5 –	0.78 2.0 7.8	-	0.16 0.40 —	-	
Input Current Input Capacitance Vin = 0		I _{in} C _{in}	-	-	-	-	10 5.0	-		-	-	-	-	5.0	-	-	-	pAd pF
Quiescent Dissipation** (C _L = 15 pF, f = 0 Hz) P _D = (0.8 mW/MHz) f + 0.000025 mW P _D = (3.3 mW/MHz) f + 0.00010 mW P _D = (7.5 mW/MHz) f + 0.00023 mW	1	PD	5.0 10 15	_	0.025 0.10	-	0.000025 0.00010 0.00023	0.025 0.10	-	1.5	-	0.25 1.0	-	0.000025 0.00010 0.00023	0.25 1.0	- - -	3.5 14 –	mW
Output Rise Time** $(C_{\perp} = 15 \text{pF})$ $t_{r} = (3.0 \text{ns/pF}) C_{\perp} + 25 \text{ns}$ $t_{r} = (1.5 \text{ns/pF}) C_{\perp} + 12 \text{ns}$ $t_{r} = (1.1 \text{ns/pF}) C_{\perp} + 8.0 \text{ns}$	2	t _r	5.0 10 15	_ _ _	-		70 35 25	175 75 –	-	1 -			-	70 35 25	200 110 -	-	- - -	ns
Output Fall Time** $(C_L = 15 pF)$ $t_f = (1.5 ns/pF) C_L + 47 ns$ $t_f = (0.78 ns/pF) C_L + 23 ns$ $t_f = (0.59 ns/pF) C_L + 16 ns$	2	ŧf	5.0 10 15	_	-	-	70 35 25	175 75 —	-	1 1 1	1 1	1 1 1	-	70 35 25	200 110	-	-	ns
Turn-Off Delay Time (D's) ** (CL = 15 pF) tp_LH = (0.95 ns/pF) CL + 335 ns tp_LH = (0.50 ns/pF) CL + 130 ns tp_LH = (0.35 ns/pF) CL + 95 ns	2	t₽LH	5.0 10 15	- - -	-	-	350 140 100	880 350	- -	1 1 1		- - -	-	350 140 100	1320 525 –	-	- - -	ns
Turn-On Delay Time (D's)** (C _L = 15 pF) tp _{HL} = (0.6 ns/pF) C _L + 430 ns tp _{HL} = (0.5 ns/pF) C _L + 165 ns tp _{HL} = (0.25 ns/pF) C _L + 115 ns	2	₹PHL	5.0 10 10	- - -	_ _ _	- -	440 175 120	880 350 —	- - -	111		1 1 1	- - -	440 175 120	1320 525 –	-	- - -	ns
Turn-Off Delay Time (W)** (C _L = 15 pF) tp _{LH} = (0.9 ns/pF) C _L + 195 ns tp _{LH} = (0.6 ns/pF) C _L + 75 ns tp _{LH} = (0.35 ns/pF) C _L + 55 ns	2	tPLH	5.0 10 15	_ _	_ _	-	210 85 60	500 200 –		-	_ _ _		_	210 85 60	750 300		-	ns
Turn-On Delay Time (W)** (C _L = 15 pF) tpH _L = (0.6 ns/pF) C _L + 240 ns tpH _L = (0.4 ns/pF) C _L + 95 ns tpH _L = (0.25 ns/pF) C _L + 65 ns	2	[†] PHL	5.0 10 15	-	-	-	250 100 70	500 200	-	-		-	-	250 100 70	750 300	-	-	ns

^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

FIGURE 1 - DYNAMIC POWER DISSIPATION SIGNAL WAVEFORM





FIGURE 2 - DYNAMIC SIGNAL WAVEFORMS



MC14532AL MC14532CL MC14532CP

Advance Information

8-BIT PRIORITY ENCODER

The MC14532AL/CL/CP is constructed with complementary MOS (CMOS) enhancement mode devices. The primary function of a priority encoder is to provide a binary address for the active input with the highest priority. Eight data inputs (D0 thru D7) and an enable input (E_{in}) are provided. Five outputs are available, three are address outputs (Q0 thru Q2), one group select (GS) and one enable output (E_{out}).

- Quiescent Power Dissipation = 0.025 μW/package typical @ 5.0 Vdc
- Noise immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Low Input Capacitance − 5.0 pF typical

MAXIMUM RATINGS (Voltage referenced to V_{SS} , Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage MC14532AL MC14532CL/CP	v_{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range—MC14532AL —MC14532CL/CP	TA	-55 to +125 -40 to +85	°С
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE

				NPUT		OUTPUT							
Ein	D7	D6	D5	D4	D3	D2	D1	D0	GS	Q2	Q1	Ω0	Eout
0 1	X 0	X O	X 0	X 0	X 0	X 0	X 0	X 0	0	0	0	0	0
1 1 1	1 0 0 0	X 1 0	X X 1 0	X X X	× × ×	X X X	× × ×	×××	1 1 1	1 1 1	1 1 0 0	1 0 1 0	0 0 0
1 1 1	0 0 0	0 0 0	0 0 0	0 0 0	1 0 0	X 1 0	X X 1 0	X X X	1 1 1	0 0 0	1 1 0 0	1 0 1 0	0 0 0


X = Don't Care

This is advance information and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

McMOS

(LOW-POWER COMPLEMENTARY MOS)


8-BIT PRIORITY ENCODER



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or V_{DD})

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

7

						MC14532AL						N	C14532CL/	CP			
	1	VDD	-4	55°C		+25°C		+12	5°C	-40)°C		+25°C		+8	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level" "1" Level	V _{out}	5.0 10 15 5.0	- - - 4.99	0.01 0.01 -	- - - 4.99	0.0 0.0 0.0 5.0	0.01 0.01 - -	- - 4.95	0.05 0.05 -	- - 4.99	0.01 0.01 - -	4.99	0.0 0.0 0.0 5.0	0.01 0.01 -	- - 4.95	0.05 0.05 - -	Vdc
		10 15	9.99	_	9.99	10 15	_	9.95	-	9.99	-	9.99	10 15	-	9.95	-	
Noise Immunity* $(V_{out} \geqslant 3.5 Vdc)$ $(V_{out} \geqslant 7.0 Vdc)$ $(V_{out} \geqslant 10.5 Vdc)$	V _{NL}	5.0 10 15	1.5 3.0 —	-	1.5 3.0 –	2.25 4.50 6.75	- - -	1.4 2.9 —		1.5 3.0 —	- - -	1.5 3.0	2.25 4.50 6.75	=	1.4 2.9 —	-	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)	VNH	5.0 10 15	1.4 2.9 -	- - -	1.5 3.0 -	2.25 4.50 6.75	- -	1.5 3.0 —	- - -	1.4 2.9 —	- - -	1.5 3.0 —	2.25 4.50 6.75	- - -	1.5 3.0 —	1 1 1	Vdc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	ЮН	5.0 10 15	-0.62 -0.62 -	- - -	-0.5 -0.5 -	-1.5 -1.0 -3.6	-	-0.35 -0.35 -		-0.23 -0.23 	- - -	-0.2 -0.2 -	-1.5 -1.0 -3.6	- - -	-0.16 -0.16 -	- - -	mAdc
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	lor	5.0 10 15	0.5 1.1 —	- - -	0.4 0.9 —	0.8 1.2 7.8	-	0.28 0.65 		0.23 0.6 -	- -	0.2 0.5 —	0.8 1.2 7.8	- - -	0.16 0.4 —		mAdc
Input Current	lin	_	_	-	_	10	_	-	_	_	-	_	10	_		-	pAdc
Input Capacitance (V _{in} = 0)	Cin	-	-	-	-	5.0	-	-	-	-	-	-	5.0	-	-	-	pF
Quiescent Dissipation $ \begin{array}{ll} \text{Quiescent Dissipation} \\ \text{(C}_L = 15 \text{pF}, f_0 = 0) \\ \text{P}_D = (4.3 \text{mW/MHz}) f_0 + 0.000025 \text{mW} \\ \text{P}_D = (19 \text{mW/MHz}) f_0 + 0.00005 \text{mW} \\ \text{P}_D = (46.5 \text{mW/MHz}) f_0 + 0.00035 \text{mW} \end{array} $	PD	5.0 10 15	-	0.0025 0.01	-	0.000025 0.00005 0.00035	0.0025 0.01	_ _ _	0.15 0.6	-	0.025 0.10 —		0.000025 0.00005 0.00035	0.025 0.10 —	-	0.35 1.4 —	mW
Output Rise and Fall Time** (C _L = 15 pF) t _r , t _f = (4.5 ns/pF) C _L + 32.5 ns t _r , t _f = (1.0 ns/pF) C _L + 20 ns t _r , t _f = (0.4 ns/pF) C _L + 14 ns	t _r , tf	5.0 10 15	-	- - -	_ _ _	100 35 20	175 75 –	-		-	- -	-	100 35 20	200 110	- - -		ns
Propagation Delay Time** (C_ = 15 pF) E _{in} to E _{out} tpHL, tpLH = (2.8 ns/pF) C _L + 108 ns tpHL, tpLH = (0.6 ns/pF) C _L + 71 ns tpHL, tpLH = (0.25 ns/pF) C _L + 56 ns	tPHL [,] tPLH	5.0 10 15	-	- - -	_ _ _	150 80 60	225 120 –	-		- - -	-		150 80 60	375 200 -	 - -	-	ns
Propagation Delay Time** (C_ = 15 pF) E _{in} to GS tpHL, tp_H = (2.8 ns/pF) C_L +78 ns tpHL, tp_H = (0.5 ns/pF) C_L +51 ns tpHL, tp_H = (0.25 ns/pF) C_L +41 ns	tРНL, tPLH	5.0 10 15	-	-	- - -	120 60 45	180 90 —	-	- -	-	_ _ _		120 60 45	300 150 —	- - -	-	ns
Propagation Delay Time** (C _L = 15 pF) E _{in} to Q _n tp _{HL} , tp _{LH} = (2.8 ns/pF) C _L + 183 ns tp _{HL} , tp _{LH} = (0.5 ns/pF) C _L + 101 ns tp _{HL} , tp _{LH} = (0.25 ns/pF) C _L + 76 ns	tPHL,	5.0 10 15	_		-	225 110 80	340 165 —	_ _ _	- - -	-		-	225 110 80	550 275 —	- - -	-	ns
Propagation Delay Time** (CL = 15 pF) D _n to O _n tpHL, tpLH (2.8 ns/pF) CL + 208 ns tpHL, tpLH (0.6 ns/pF) CL + 111 ns tpHL, tpLH (0.25 ns/pF) CL + 86 ns	tPHL, tPLH	5.0 10 15	- - -	- - -	- - -	250 120 90	375 180 –	_ _ _	-	-			250 140 90	620 300 —		-	ns
Propagation Delay Time** (C _L = 15 pF) D _n to GS tpHL, tpLH = (2.8 ns/pF) C _L + 183 ns tpHL, tpLH = (0.6 ns/pF) C _L + 91 ns tpHL, tpLH = (0.25 ns/pF) C _L + 66 ns	tPHL, tPLH	5.0 10 15	-	- - -	- - -	225 100 70	340 150 —	_	1 - 1	-	-		225 100 70	550 250 	- - -	-	ns

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

^{**}The formula given is for the typical characteristics only.





FIGURE 1 - TYPICAL SINK AND SOURCE CURRENT CHARACTERISTICS


FIGURE 2 - TYPICAL POWER DISSIPATION TEST CIRCUIT




LOGIC EQUATIONS

$$\begin{split} E_{\text{out}} &= E_{\text{in}} \bullet \overrightarrow{D0} \bullet \overrightarrow{D1} \bullet \overrightarrow{D2} \bullet \overrightarrow{D3} \bullet \overrightarrow{D4} \bullet \overrightarrow{D5} \bullet \overrightarrow{D6} \bullet \overrightarrow{D7} \\ & Q0 = E_{\text{in}} \bullet (D1 \bullet \overrightarrow{D2} \bullet \overrightarrow{D4} \bullet \overrightarrow{D6} + D3 \bullet \overrightarrow{D4} \bullet \overrightarrow{D6} + D5 \bullet \overrightarrow{D6} + D7) \\ & Q1 = E_{\text{in}} \bullet (D2 \bullet \overrightarrow{D4} \bullet \overrightarrow{D5} + D3 \bullet \overrightarrow{D4} \bullet \overrightarrow{D5} + D6 + D7) \\ & Q2 = E_{\text{in}} \bullet (D4 + D5 + D6 + D7) \\ & Q3 = E_{\text{in}} \bullet (D4 + D5 + D6 + D7) \\ & Q5 = E_{\text{in}} \bullet (D0 + D1 + D2 + D3 + D4 + D5 + D6 + D7) \end{split}$$

7



LOGIC DIAGRAM (Positive Logic)



APPLICATIONS INFORMATION


DIGITAL TO ANALOG CONVERSION

The digital eight-bit word to be converted is applied to the inputs of the MC14512 with the most significant bit at X7 and the least significant bit at X0. A clock input of up to 2.5 MHz (at V_{DD} = 10 V) is applied to the MC14520. A compromise between I_{bias} for the MC1710 and ΔR between N and P-channel outputs gives a value of R of 33 k ohms. In order to filter out the switching frequencies, RC should be about 1.0 ms (if R = 33 k ohms, $C \approx 0.03 \, \mu F$). The analog 3.0 dB bandwidth would then be dc to 1.0 kHz.

ANALOG TO DIGITAL CONVERSION

An analog signal is applied to the analog input of the MC1710. A digital eight-bit word known to represent a digitized level less than the analog input is applied to the MC14512 as in the D to A conversion. The word is incremented at rates sufficient to allow steady state to be reached between incrementations (i.e. 3.0 ms). The output of the MC1710 will change when the digital input represents the first digitized level above the analog input. This word is the digital representation of the analog word.

DIGITAL TO ANALOG AND ANALOG TO DIGITAL CONVERTER



Advance Information

DUAL 4-CHANNEL DATA SELECTOR/MULTIPLEXER

The MC14539 data selector/multiplexer is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The circuit consists of two sections of four inputs each. One input from each section is selected by the address inputs A and B. A "high" on the Strobe input will cause the output to remain "low".

This device finds primary application in signal multiplexing functions. It permits multiplexing from N-lines to I-line, and can also-perform parallel-to-serial conversion. The Strobe input allows cascading of n-lines to n-lines.

- Quiescent Power Dissipation = 30 nW/package typical
- Noise Immunity = 45% of V_{DD} typical
- High Fanout − > 50
- Input Impedance = 10^{12} ohms typical

MAXIMUM RATINGS (Voltages referenced to V_{SS} , Pin 8)

Ratio	ng	Symbol	Value	Unit
DC Supply Voltage	-MC14539AL -MC14539CL/CP	VDD	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	-	10	mAdc
Operating Temperature	Range -MC14539AL -MC14539CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	⊤stg	-65 to +150	°C

TRUTH TABLE


1		RESS	D	ATA II	NPUTS			
1	INP	UTS	Х3	X2	X1	X0		OUTPUTS
I	В	Α	Y3	Y2	Y1	Y0	ST,ST'	Z, W
	Х	X	X	Х	х	Х	1	0
1	0	0	×	Х	X	0	0	0
1	0	0	×	Х	X	1	0	1
1	0	1	×	X	0	X	0	0
1	0	1	×	×	1	×	0	1
I	1	0	X	0	Х	×	0	0
1	1	0	×	1	/ X	х	0	1
١	1	1	0	×	×	х	0	0
1	1	1	1	×	Х	Х	0	1


X = Don't Care

McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL 4-CHANNEL DATA SELECTOR/MULTIPLEXER





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} or V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either v_{SS} or $v_{DD})$

This is advance information on a new introduction and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

	l		1	L		M	C14539AL						MC	14539CL	/CP			1
			VDD	-55			+25°C		+12		-	°C	_	+25°C	T		5°C	ļ
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	Vout	5.0 10		0.01 0.01	-	0	0.01	_	0.05	_	0.01	_	0	0.01	_	0.05 0.05	Vdc
		1	15	_	-	_	0	0.01	_	- 0.05	_	0.01	_	0	0.01	-	-	
"1" Level	1		5.0	4.99	_	4.99	5.0	_	4.95	_	4.99	_	4.99	5.0	_	4.95	-	1
			10 15	9.99	-	9.99	10 15	-	9.95	-	9.99	-	9.99	10 15	-	9.95	-	
Noise Immunity*	-		13		_	<u> </u>	15	-		+	 - -	-	 -	13	┼	<u>├</u>		
(V _{out} ≥ 3.5 Vdc)	-	VNL	5.0	1.5	-	1.5	2.25	_	1.4	-	1.5	-	1.5	2.25	_	1.4	-	Vdc
(V _{out} ≥ 7.0 Vdc)			10	3.0		3.0	4.50	-	2.9	-	3.0	-	3.0	4.50	-	2.9	-	
(V _{out} ≥ 10.5 Vdc)	}	-	15 5.0	1.4	=	1.5	6.75 2.25	 	1.5	-	1.4	=	1.5	6.75 2.25	-			Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc)	_	VNH	10	2.9	_	3.0	4.50	_	3.0	-	2.9	_	3.0	4.50	_	1.5 3.0	_	Vac
(V _{out} ≤4.5 Vdc)			15	_	_		6.75		_				_	6.75	-	-	-	
Output Drive Current				0.00			4.7				0.00							
(V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc)		¹он	5.0 10	-0.62 -0.62	_	-0.5 -0.5	-1.7 -0.95	_	-0.35 -0.35	_	-0.23 -0.23	_	-0.2 -0.2	-1.7 -0.15	_	-0.16 -0.16	_	mAde
(V _{OH} = 13.5 Vdc)			15	-	-	-	-3.6		_	_	-		-	-3.6		-	_	<u> </u>
(VOL = 0.4 Vdc) Sink	-	IOL	5.0	0.5	-	0.4	0.9	-	0.28	-	0.23	-	0.2	0.9	-	0.16	-	mAdd
(V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)			10 15	1.1	-	0.9	2.3 9.0	_	0.65	-	0.6	_	0.5	2.3 9.0		0.4	-	
Input Current	-	lin	-		-	_	10	-	<u> </u>	 	-	-	-	10	-	-	_	pAde
Input Capacitance	-	Cin	-	-	_	_	5	_	_	-	-	 -		5	<u> </u>	-	-	pF
(V _{in} = 0)															L			
Quiescent Dissipation**†	1	PD																mW
$(C_L = 15 pF, f = 0 MHz)$ $P_D = (2.5 mW/MHz) f + 0.0003 mW$			5.0	-	l –	_	0.00003	0.025	_	_	_	_	_	0.00003	0.25		_	
$P_D = (10 \text{ mW/MHz}) f + 0.00010 \text{ mW}$			10	-	-	-	0.00010	0.1	-	-	-	-	-	0.00010	1.0	-	-	
$P_D = (27 \text{ mW/MHz}) \text{ f} + 0.00025 \text{ mW}$			15	-	-	_	0.00025	-			_	-		0.00025	<u> </u>	_	_	
Output Rise Time** (C _L = 15 pF)	2	t _r					}	}	ĺ					i				ns
t _r = (3.0 ns/pF) C _L + 35 ns			5.0	-	_	-	80	175	-	-	_		-	80	200		-	l
$t_r = (1.5 \text{ ns/pF}) C_L + 17 \text{ ns}$			10	-	-	-	40	75	-	-	-	-	-	40	110	-	-	ŀ
t _r = (1.0 ns/pF) C _L + 15 ns Output Fall Time**	2		15				30	_			_			30		_	-	
(C _L = 15 pF)	2	tf					ĺ							ł	l			ns
$t_f = (1.5 \text{ ns/pF}) C_1 + 57 \text{ ns}$			5.0	-	-	-	80	175	-	-	-	- 1	-	80	200	-	-	
$t_f = (0.7 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_f = (0.5 \text{ ns/pF}) C_L + 23 \text{ ns}$	ļ		10 15	_	_	-	40 30	75	_	_	-	-	-	40 30	110	-	-	j
Turn-On Delay Time**	2	†PHL	13		<u> </u>	<u> </u>	30	- -	<u> </u>	- -		_		30	 - -	-		ns
X, Y, Input to Output	1	PHL					ļ	Į.							1			113
(C _L = 15 pF)	i						400		l	1				400				
tpHL = (1.6 ns/pF) CL + 156 ns tpHL = (0.6 ns/pF) CL + 66 ns			5.0 10	_	_	_	180 75	360 150	_	_	_	_	_	180 75	540 225	_	_	
tpHL = (0.45 ns/pF) CL + 53 ns			15		-	-	60	-	-	-	-	-	-	60	-	-	-	
Turn-Off Delay Time**	2	tP L H																ns
X, Y Input to Output (C _L = 15 pF)							i	ļ		,								i
$tp_{IH} = (1.6 \text{ ns/pF}) C_{I} + 126 \text{ ns}$			5.0	-	-	_	150	300	-	_		_	_	150	450	_	_	
tp_H = (0.6 ns/pF) C_ + 56 ns			10	_	_	-	65	130	_	_	-	-	_ :	65	195	-	-	
tpLH=(0.45 ns/pF) CL + 43 ns Turn-On Delay Time**	2	tPHL	15	- -	<u> </u>	- -	50	- -	-	-	- -			50	 -	<u> </u>		ns
A Input to Output	'	THL				ĺ				1				1	١			113
(CL = 15 pF)			E C		_	_	215	420						215	645			
tpHL = (1.5 ns/pF) CL + 192 ns tpHL = (0.6 ns/pF) CL + 86 ns			5.0 10	_	_	_	215 95	430 190	_	_		_	_	215 95	645 285		_	
$t_{PHL} = (0.45 \text{ ns/pF}) C_{L} + 63 \text{ ns}$			15	-	-	_	70		-	_	-	-	-	70			-	
Turn-Off Delay Time**	2	^t PLH																ns
A Input to Output (C _L = 15 pF)															1			
tplH = (1.5 ns/pF) CL + 147 ns			5.0	-	-	-	170	340	-	-	-	-	-	170	510	-	-	
tp լ н = (0.6 ns/pF) C լ + 71 ns			10	-	-	_	80	160	-	-		_	-	80	240	-	-	
tpLH = (0.45 ns/pF) C _L + 58 ns Turn-On Delay Time**	2	10	15		<u> </u>	 -	65			_	-	_		65	-			ns
ST Input to Output		tPHL :						1							1			ns
(CL = 15 pF)				1		1				1								
tpHL = (1.5 ns/pF) CL + 68 ns tpHL = (0.7 ns/pF) CL + 35 ns			5.0	_	_		90 4 5	180 90	_	_	-	_	_	90 45	270 135	_	_	
tpHL = (0.5 ns/pF) CL + 35 ns tpHL = (0.5 ns/pF) CL + 32 ns	1		15	_	_		40	-	_	_	_	_	_	40	- 35	_	_	
Turn-Off Delay Time**	2	^t PLH								_								ns
tpLH = (1.5 ns/pF) CL + 68 ns			5.0	- 1	-	-	90	180	-	-	-	- 1	-	90	270	-	-	
tpLH = (0.7 ns/pF) C _L + 35 ns tpLH = (0.5 ns/pF) C _L + 32 ns			10 15	_	-	- 1	45 40	90	_	_	-	_	_	45 40	135	_	_	
*FLM (0.5 115/p) / OL : 52 115	L			L	L		an ideal ""	L		L	L							

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

1For dissipation at different external load capacitances refer to corresponding formula:

$$P_D(C_L) = P_D + 2 \times 10^{-3} (C_L - 15 \, pF) V_{DD}^2 f$$

FIGURE 1 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM






FIGURE 2 - AC TEST CIRCUIT AND WAVEFORMS



Input Connections for $t_{\rm f}$, $t_{\rm f}$, $t_{\rm PLH}$, $t_{\rm PHL}$

TEST	STROBE	Α	X0
1	Gnd		P. G
2	P. G.	Gnd	V_{DD}
3	Gnd	P. G.	VDD

LOGIC DIAGRAM



MC14543AL MC14543CL MC14543CP

Advance Information

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER for LIQUID CRYSTALS

The MC14543 BCD-to-seven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit provides the functions of a 4-bit storage latch and an 8421 BCD ·to-seven segment decoder and driver. The device has the capability to invert the logic levels of the output combinations. The phase (Ph) blanking (BI), and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display. The outputs of the circuit are connected directly to the segments of the LC readout. For other types of readouts, such as light-emitting diode (LED), incandescent, gas discharge, and fluorescent readouts, connection diagrams are given on this data

Applications include instrument (e.g., counter, DVM etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Logic Circuit Quiescent Power Dissipation = 25nW/package typical
- Latch Storage of Code
- Blanking Input
- Readout Blanking on All Illegal Input Combinations
- Direct LED (Common Anode or Cathode) Driving Capability
- Pin-for-Pin Replacement for CD4056A (with Pin 7 Tied to VSS).

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage -MC14543AL MC14543CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin, All Data Inputs	1	10	mAdc
Operating Temperature Range MC14543AL MC14543CL/CP	TA	-55 to +125 -40 to +85	оС
Storage Temperature Range	T _{stg}	-65 to +150	°С
Maximum Continuous Output Drive Current (Source or Sink) per Output	I _{OHmax}	10	mAdc
Maximum Continuous Output Power* (Source or Sink) per Output	P _{OHmax} P _{OLmax}	70	mW

^{*}POHmax = IOH (VOH - VDD) and POLmax = IOL(VOL - VSS)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended than Vin and Vout be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).


This is advance information and specifications are subject to change without notice

McMOS

(LOW-POWER COMPLEMENTARY MOS)


BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

> for LIQUID CRYSTALS



L SUFFIX CERAMIC PACKAGE CASE 620

P SUFFIX PLASTIC PACKAGE CASE 648



DISPLAY											
	1	2	3	4	5	5	7	8	3		
0	1	2	3	4	5	6	7	8	9		

					т	RU	тн	T	ABI	E					
Ī			INPUT	s		Г				οu.	TPL	JTS			
Ī	LD	Ві	Ph.	D	С	В	Α	а	ь	с	d	е	f	g	Display
Ī	х	1	0	×	х	х	×	0	0	0	0	0	0	0	Blank
ſ	1	0	0	0	0	0	0	1	1	1	1	1	1	0	0
١	1	0	0	0	0	0	1	0	1	1	0	0	0	0	1
ı	1	0	0	0	0	1	0	1	1	0	1	1	0	1	2
١	1	0	0	0	0	1	1	1	1	1	1	0	0	1	3
t	1	0	0	0	1	0	0	0	1	1	0	0	1	1	4
١	1	0	0	0	1	0	1	1	0	1	1	0	1	1	5
ı	1	0	0	0	1	1	0	1	0	1	1	1	1	1	6
١	1	0	0	0	1	1	1	1	1	1	0	0	0	0	7
ı	1	0	0	1	0	0	0	1	1	1	1	1	1	1	8
ı	1	0	0	1	0	0	1	1	1	1	1	0	1	1	9
١	1	0	0	1	0	1	0	0	0	0	0	0	0	0	Blank
ı	1	0	0	1	0	1	1	0	0	0	0	0	0	0	Blank
t	1	0	0	1	1	0	0	0	0	0	0	0	0	0	Blank
١	1	0	0	1	1	0	1	0	0	0	0	0	0	0	Blank
1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	Blank
1	1	0	0	1	1	1	1	0	0	0	0	0	0	0	Blank
t	0	0	0	Х	×	×	×				•				••
Ī	1	1	1			t			ver	Display as above					
l	_						_	A	bov	e					

- Above Combinations

- Above Combinations for figure frystal readouts, apply a square wave to Ph For common cathode LED readouts, select Ph = 0. For common anode LED readouts, select Ph = 1. Depends on the BCD code applied during the 1 to 0 transition of LD.

ELECTRICA	L CHAD	ACTEDICT	00

İ			١.,				MC14543	AL					^	MC14543CL	./CP			Į
			VDD		°C		-25°C			5°C		0°C		+25°C		+85]
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Ur
Output Voltage "0" Level		Vout	5.0	_	0.01	_	0	0.01	-	0.05	_	0.01	1	0	0.01	_	0.05	Vo
		·out	10	-	0.01	-	0	0.01	-	0.05		0.01	_	0	0.01	~	0.05	
		1	15	-	-	-	0	-	-	- '	-	-	-	0	-	-	-	1
"1" Level		i	5.0	4.99	-	4.99	5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95	-	l
			10	9.99	-	9.99	10	-	9.95	-	9.99	-	9.99	10	-	9.95	-	1
Noise Immunity*			15		-	├	15			-			-	15		<u> </u>	 -	├
(V _{out} ≥ 3.5 Vdc)		VNL	5.0	1.5	ا _	1.5	2.25	_	1.4	_	1.5	_	1.5	2.25	-	1.4	_	Vd
(V _{out} ≥ 7.0 Vdc)		- INL	10	3.0	_	3.0	4.50	_	2.9	_	3.0	_	3.0	4.50	_	2.9	_	
(V _{out} ≥ 10.5 Vdc).			15	-	-	-	6.75		- 1		-	-	-	6.75	-	-	-	l
(V _{out} ≤ 1.5 Vdc)		VNH	5.0	1.4	_	1.5	2.25	- 1	1.5	-	1.4	-	1.5	2.25	-	1.5		Vdi
(V _{out} ≤ 3.0 Vdc)			10	2.9	-	3.0	4.50	-	3.0	-	2.9	-	3.0	4.50	-	3.0	-	
(V _{out} ≤ 4.5 Vdc)			15	-	-		6.75		-		-	-		6.75	-		-	
Output Drive Current																		
(VOH = 2.5 Vdc) Source	1	ЮН	5.0	-0.62	-	-0.50	-1.9	-	-0.35	-	-0.23		-0.20	-1.9	-	-0.16		mA
(V _{OH} = 9.5 Vdc) (V _{OH} = 0.5 Vdc)			10 10	-0.62	_	-0.50 -	-1.0 -9.7	_	-0.35	-	-0.23	-	-0.20	-1.0 9.7	_	-0.16	-	
(VOH = 13.5 Vdc)			15	_	_	_	-3.9	_	_	_		_	_	-3.9		_	_	1
(VOL = 0.4 Vdc) Sink	2	IOL	5.0	0.50		0.40	0.78		0.28	_	0.23	_	0.20	0.78	_	0.16	_	mA
(VOL = 0.5 Vdc)	-	00	10	1.1		0.90	2.0	-	0.65	-	0.60	-	0.50	2.0		0.40	_	
(VOL = 9.5 Vdc)		Ì	10	-	1	-	11.4	-	-	-	-	-	-	11.4	-	- 1	~~	l
(V _{OL} = 1.5 Vdc)		ĺ	15	-	-	-	7.8	-	-	-	-	- 1	-	7.8	-		-	
Input Current	-	lin	-	-	-	-	10	~~	-	-		-	_	10	-	-	-	pAc
Input Capacitance	-	Cin		-		-	5.0	-	-	-	-	_	_	5.0	-	-	-	рF
Quiescent Dissipation**†	_	PD		-					_	-		-			 			m
(C _L = 15 pF, f = 0 MHz)	3	"		l											l			
P _D ≈ (4.8 mW/MHz) f + 0.000025 mW			5.0	-	0.025	-	0.000025	0.025		1.5	-	0.25	-	0.000025	0.25	-	3.5	1
P _D = (19 mW/MHz) f + 0.00010 mW			10	-	0.10	-	0.00010	0.10	-	6.0	-	1.0	-	0.00010	1.0		14	l
P _D = (43 mW/MHz) f + 0.00023 mW			15	-	-		0.00023			-	-	-	-	0.00023	_			<u> </u>
Output Rise Time**	4a	tr	1	l	1	1		İ		l					ļ			ns
(CL = 15 pF) t _r = (3.0 ns/pF) C _L + 25ns			5.0	_	_	_	70	175	_	l _		_	_	70	200			1
t _r = (1.5 ns/pF) C _L + 12ns		١	10		- 1	l –	35	75	-	-	۱ ـ	-		35	110	_	_	1
t _r = (1.1 ns/pF) C _L + 8.0ns			15	_	-	_	25	_	-	-	-	- 1	-	25	-	-		ĺ
Output Fall Time**	4a	tf								—				-				ns
(C _L = 15 pF)						l									l	1		
t _f = (1.5 ns/pF) C _L + 47ns			5.0	-	-	-	70	175	-	-		-	-	70	200	-	-	1
t _f = (0.75 ns/pF) C _L + 24ns		1	10	-	-	-	35	75	-	_	-	-	-	35	110	-	-	l
t _f = (0.55 ns/pG) C _L + 17ns			15	~			25							25			-	
Turn-Off Delay Time**	4a	^t PLH		l	l	l		ĺ					l		i	i		ns
(C _L = 15 pF) tp _{LH} = (1.65 ns/pF) C _L + 525 ns			5.0	İ		_	550	1100		l _			_	550	1650	l		l
tp ₁ H = (0.65 ns/pF) C _L + 210 ns			10	_		_	220	440	_	_	_	_	-	220	660	_	_	
tpLH = (0.49 ns/pF) CL + 158 ns			15		_	_	165	1		_	_		-	165	-	-	_	
Turn-On delay Time**	4a	†PHL								1					†			ns
(C _L = 15pF)		THE					l			ŀ			l	1				'"
tPHL = (1.65 ns/pF) CL + 450 ns			5.0	-	-	-	475	1100	-	-	-	-	-	475	1650	-	-	1
tpHL = (0.65 ns/pF) CL + 180 ns			10	-	-	-	190	440		-	-	-		190	660		-	
tpHL = (0.49 ns/pF) CL + 138 ns			15		-		145	-	_		-	-	-	145	-		-	L
Minimum Setup Time	4ь	^t setup																ns
			5.0	-			40	80	-	-	~		-	40	120	-	~	l
			10	-	-	-	15	30	_	-	-	_	_	15	45	-	-	
			15	<u> </u>	-		10	<u> </u>	_	<u> </u>	_	_		10			_	-
Minimum Hold Time	4b	thold	5.0	_		l	-40	0	1	1_					0.0			ns
			10	_	_	_	-40	0	_	_	_	_	_	-40 -15	80 30	-	-	1
			15	_	_	_	-10	-	_	_	_	_	_	-15	30		Ī.	1
Minimum Latch Disable	4c	PWLD	··-			 		<u> </u>	-	\vdash		-	-		 	 		ns
Pulse Width (Strobing Data)	70		i	1	ļ	1		1	1	1				1	1			1 "
			5.0	-	-		125	250	-	-		-	-	125	375	-	-	1
			10	-			50	100	-	-		-	-	50	150	-		l
1	l '	1	15	-	- 1	-	40	1	-	- 1	-	-	I -	40	-	-		I

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1:" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.


The formula given is for the typical characteristics only.


The formula given is for the typical characteristics only.

The formula given is for the typical characteristics only.


The formula given is for the typical characteristics only.

The formula given is for the typica





CONNECTIONS TO VARIOUS DISPLAY READOUTS



LOGIC DIAGRAM




FIGURE 3 – DYNAMIC POWER DISIPATION SIGNAL WAVEFORMS





FIGURE 4 - DYNAMIC SIGNAL WAVEFORMS



SUCCESSIVE APPROXIMATION REGISTERS

MC14549AL MC14559CL MC14559CP

Advance Information

SUCCESSIVE APPROXIMATION REGISTERS

The MC14549 and MC14559 successive approximation registers are 8-bit registers providing all the digital control and storage necessary for successive approximation analog-to-digital conversion systems. These parts differ in only one control input. The Master Reset (MR) on the MC14549 is required in the cascaded mode when greater than 8 bits are desired. The Feed Forward (FF) of the MC14559 is used for register shortening where End-of-Conversion (EOC) is required after less than eight cycles.

Applications for the MC14549 and MC14559 include finding square roots, division, ring counters, serial-to-parallel conversion, and analog-to-digital conversion.

- Totally Synchronous Operation
- All Outputs Buffered
- Single Supply Operation
- Serial Output
- Retriggerable
- Compatible with a Variety of Digital and Analog Systems such as the MC1408 8-Bit D/A Converter
- All Control Inputs Positive-Edge Triggered

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratir	ng	Symbol	Value	Unit			
DC Supply Voltage	AL Version CL,CP Version	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc			
Input Voltage, All Input	S	V _{in}	V _{DD} to -0.5	-0.5 Vdc			
DC Current Drain per Pi	n	1	10	mAdc			
Operating Temperature	Range AL Version CL,CP Version	ТА	-55 to +125 -40 to +85	°C			
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C			

		MC14	1549		TRUTH TA	BL	.ES
sc	SC(t-1)	MR	MR (t-1)	Clock	Action		sc
×	×	×	×	ユ	None		X
×	×	1	×	7	Reset		1
1	0	0	0	5	Start Conversion		×
1	×	0	1	_	Start Conversion		0
1	1	0	0	۲	Continue Conversion		0
0	×	0	×		Continue Previous Operation		1

sc	SC(t-1)	EOC	Clock	Action
×	×	Х	_	None
1	0	0		Start Conversion
×	1	0		Continue Conversion
0	0	0		Continue Conversion
0	×	1		Retain Conversion Result
1	×	1	7-	Start Conversion

MC14559


X = Don't Care


t-1 = Stage at Previous Clock

McMOS

(LOW-POWER COMPLIMENTARY MOS)

SUCCESSIVE APPROXIMATION REGISTERS





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that Vin and Vout be constrained to the range VSS ≤ $(V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$ Unused inputs must always be tied to an ap-

propriate logic voltage level (e.g., either Vos or VDD).

This is advance information on a new introduction and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

	ļ		MC14549AL/MC14559AL MC14549CL,CP/MC14559CL,CP											4			
		V _{DD}	-55	°C		+25 °C		+12	5°C	-4	0°C		+25°C		+8	o°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	Vout	5.0	_	0.01	-	0	0.01	_	0.05		0.01		0	0.01	~	0.05	Vdc
		10	-	0.01	-	0	0.01		0.05	-	0.01	-	0	0.01	-	0.05	1
	1	15		_	~	0				-			0				L
"1" Level	1	5.0	4.99	-	4.99	5.0	-	4.95	-	4.99	-	4.99	5.0	-	4.95	-	Vdc
	1	10	9.99	-	9.99	10	-	9.95	-	9.99	-	9.99	10	-	9.95	-	
		15				15							15				-
Noise Immunity*	VNL	!	l														Vdc
(V _{out} ≥ 3.5 Vdc)		5.0	1.5	-	1.5	2.25	-	1.4	-	1.5	-	1.5	2.25	-	1.4	_	İ
(V _{out} ≥ 7.0 Vdc)		10 15	3.0	_	3.0	4.50 6.75	-	2.9		3.0	_	3.0	4.50 6.75	_	2.9	_	
(V _{out} ≥ 10.5 Vdc)	<u> </u>	15				6.75							6.75	 			Vdc
(), (15)/4-)	VNH				1.5	2.25		15		1.4	_	1.5	2.25	_	1.5	_	Vac
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$		5.0 10	1.4 2.9	_	1.5 3.0	2.25 4.50	_	1.5 3.0	_	1.4 2.9	_	3.0	4.50	_	3.0	_	Ì
(Vout ≤ 4.5 Vdc)		15	2.5	_	3.0	6.75		3.0		2.5	_	3.0	6.75		3.0		1
Output Drive Current	lau		 			0.70							0.70	 			mAdc
(VOH = 2.5 Vdc) Source	Іон	5.0	-0.62	_	-0.50	-1.7	_	-0.35	_	-0.23	_	-0.20	-1.7	_	-0.16		"""
(V _{OH} = 9.5 Vdc)		10	-0.62	_	-0.50	-0.9	_	-0.35		-0.23	_	-0.20	-0.9	-	-0.16		
(VOH = 13.5 Vdc)		15	-	_	-	-3.5		-	_	-	_	_	-3.5	-	_		i
311	^I OL																mAdc
(VOI = 0.4 Vdc) Sink	100	5.0	1.0	_	0.80	1.56	-	0.56	-	0.46		0.40	1.56	_	0.32	-	l
(VOL = 0.5 Vdc) (Q Outputs)	1	10	2.2	-	1.80	4.0		1.30	_	1.20	_	1.0	4.0		0.80	_	}
(VOL = 1.5 Vdc)		15	-	_	-	15.6	-	-		-	-	-	15.6	-	-	-	1
	IOL																mAdc
(VOL = 0.4 Vdc) Sink	"-	5.0	0.50	-	0.40	0.78	-	0.28		0.23	-	0.20	0.78	-	0.16	_	1
(VOL = 0.5 Vdc) (All other Outputs)		10	1.1	-	0.90	2.0	-	0.65	-	0.60	-	0.50	2.0	-	0.40	-	1
(V _{OL} = 1.5 Vdc)	L	15	-		-	7.8		-	-		-	-	7.8	-		-	
Input Current	l _{in}	-	_	-	-	10	_	-	-		-		10	-	_	_	pAdc
Input Capacitance (V _{in} = 0 Vdc)	Cin	-	-	-	-	5.0	-	_	_		-		5.0	-		-	pF
Quiescent Dissipation	Po																mW
$(C_L = 15 pF, f = 0 Hz)$	٠ ·	1	١	1		i		1		1			}	}			1
		5.0	-	0.5	-	0.10	0.5	- 1	300	-	0.5	-	0.10	0.5	-	7.0	ĺ
		10	-	2.0	-	0.50	2.0	-	120	-	2.0	-	0.50	2.0	-	28	1
	<u> </u>	15				2.0					L		2.0				<u> </u>
Dynamic Power Dissipation	PD	1															mW
(C _L = 15 pF) (Typical)		5.0	1					PD = (3.0 mW/M	Hz) f + 0.	1 mW						
4	[10							12 mW/Mi								1
	ĺ	15	l						27 mW/Mł								1
Output Rise Time**	tr	 		· · · · ·		T		Γ		Γ	<u></u>	·			1		ns
(C ₁ = 15 pF)	"	1	i	ĺ	Ì	1				1			1		l		1
t _r = (3.0 ns/pF) C _L + 25 ns	1	5.0	_	-	-	70	175		-	_		-	70	200	-	-	1
$t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$		10	-	-	-	35	75	-		-	-	_	35	110	-	-	
$t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$		15	-	l -	-	25	-	-	-	-		-	25	-		-	L
Output Fall Time**	tf	l													T		ns
(C _L = 15 pF)				1	1	1							1	1			1
t _f = (1.5 ns/pF) C _L + 47 ns		5.0	-	-	-	70	175		-	-		-	70	200	-	-	1
$t_f = (0.75 \text{ ns/pF}) C_L + 24 \text{ ns}$		10	-	-	-	35	75	_	-	-	-	-	35	110	-	-	1
$t_f = (0.55 \text{ ns/pF}) C_1 + 17 \text{ ns}$	1	15	_	l _	_	25	_			_	-		25	-	1 -	i	1


(Continued on next page)

FLECTRICAL CHARACTERISTICS (continued)


					MC14	549AL/MC1	4559AL					MC14549C	L,CP/MC14	559CL,CP	,		
		VDD	-9	55°C		+25°C		+12	5°C	-4	0°C		+25°C		+85	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Clock Turn-Off, Turn-On Delay Time**	tPLH.																ns
(C _L = 15 pF) To Q Output	tPHL										1			İ			
tp_H,tpHL = (1.8 ns/pF) CL + 423 ns		5.0	-	- 1	-	450	700	-		-	-	-	450	1100	-	l	
tpLH,tpHL = (0.8 ns/pF) CL + 168 ns		10	_		-	180	250		-	-	-	-	180	450	-	-	
tp_H,tpHL = (0.6 ns/pF) CL + 126 ns		15	-	-	-	135	-	-	-	_	-	-	135		-	-	
Clock Turn-Off, Turn-On Delay Time**	tPLH,																ns
(C _L = 15 pF) (To Serial Out)	tPHL								1				}			1	
$tp_{LH},tp_{HL} = (1.75 \text{ ns/pF}) C_L +$	1	ļ ·									ì		1	1			
424 ns	1	5.0	-	-		450	700	-		-	-	-	450	1100	-	-	
$tp_{LH}, tp_{HL} = (0.70 \text{ ns/pF}) C_L +$]	l											j			1	
169 ns	i	10	-	-	-	180	250	-	-	_	-	-	180	450	-	-	
tpLH,tpHL = (0.53 ns/pF) CL +	1													1		1	
127 ns		15				135							135		 -		
Clock Turn-Off, Turn-On Delay Time**	tPLH,	•											[1	ns
(C _L = 15 pF) (To EOC)	tPHL	l									l			ì			
tPLH, tPHL = (1.75 ns/pF) CL +	1														ľ	1	
224 ns	1	5.0	-	-	-	250	350	-	-	-	_	-	250	750	-	-	
tPLH,tPHL = (0.70 ns/pF) CL + 89 ns	1	10	_		_	100	150		_		_		100	000	_		
tp_H,tpHL = (0.53 ns/pF) C _L +	1	10	_	-		100	150		_	-	_	-	100	300	_		i
72 ns		15	_	_	_	80	_	_		_	_	_	80	_	_		
SC,D, and MR Setup Time	· · · ·							 				 	1 30	 		 	ns
(C ₁ = 15 pF)	tsetup	l	l										1		1	1	115
(OL - 13 pi)		5.0		!		125	175	_		_	_		125	300	_	_	i
	1	10	_	_	_	50	75	_			_	_	50	150	_	_	
		15	-		_	40	_	-	_ :		-	_	40	_	-	-	
Minimum Clock Pulse Width	PWC												1			T	ns
(CL = 15 pF)	"]		1								ĺ	1			j	
-	1	5.0		_	_	350	500	_	-		-	-	350	600	_	_	
	1	10	-		-	135	200		-	-	-	-	135	300	-	-	
		15		-		100_	_						100	<u> </u>			
Minimum Pulse Width	PW																ns
(CL = 15 pF) (D,SC,FF or MR)	ļ	1						l					Į.	l	ŀ		
	1	5.0	-	-	-	250	375		-	-		-	250	750	-	-	i
	Ì	10		-	-	100	150	-	- '	-	-	-	100	300	-	- 1	
		15		-	-	80		-			_		80	-	-	-	1
Maximum Clock Rise and Fall Time	t _r ,t _f															1	μs
		5.0	-		-	_	15	-		-	-		-	15	-	-	
		10	-	_	_	_	5.0						<u> </u>	5.0	-	-	ĺ
Maximum Clock Pulse Frequency	PRF	T											T		T	1	MH;
(C _L = 15 pF)			1					1	1		l		1	1		1	
- ·		5.0		-	1.0	1.5	-	-	- !	_	-	0.8	1.5	-	-	-	
	1	10	-	-	2.0	3.0		-		-	_	1.5	3.0	_	-	-	1
	ı	15	l _	_	l	4.0	-	i		_	1		4.0	_	i _		l

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.
**The formula given is for the typical characteristics only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TIMING DIAGRAM



– Don't care condition

Inh - Indicates Serial Out is inhibited low.

• — Q8 is ninth-bit of serial information available from 8-bit register. Note: Pin 10 = V_{SS}

OPERATING CHARACTERISTICS

Both the MC14549 and MC14559 can be operated in either the "free run" or "strobed operation" mode for conversion schemes with any number of bits. Reliable cascading and/or recirculating operation can be achieved if the End of Convert (EOC) output is used as the controlling function, since with EOC = 0 (and with SC = 1 for MC14549 but either 1 or 0 for MC14559) no stable state exists under continual clocked operation. The MC14559 will automatically recirculate after EOC = 1 during externally strobed operation, provided SC = 1.

All data and control inputs for these devices are triggered into the circuit on the positive edge of the clock pulse. Operation of the various terminals is as follows:

 $\mathbf{C} = \mathbf{Clock} - \mathbf{A}$ positive-going transition of the Clock is required for data on any input to be strobed into the circuit,

SC = Start Convert — A conversion sequence is initiated on the positive-going transition of the SC input on succeeding clock cycles.

D = Data In — Data on this input (usually from a comparator in A/D applications) is also entered into the circuit on a positive-going transition of the clock. This input is Schmitt triggered and synchronized to allow fast response and guaranteed equality of serial and parallel data.

MR = Master Reset (MC14549 only) — Resets all output to 0 on positive-going transitions of the clock. If removed while SC = 0, the circuit will remain reset until SC = 1. This allows easy cascading of circuits.

FF = Feed Forward (MC14559 only) — Provides register shortening by removing unwanted bits from a system.

For operation with less than 8 bits, tie the output following the least significant bit of the circuit to EOC. E.g., for a 6-bit conversion, tie Q6 to FF; the part will

respond as shown in the timing diagram less two bit times. Note that Q6 and Q7 will still operate and must be disregarded.


For 8-bit operation, FF is tied to VSS.

For applications with more than 8 but less than 16 bits, use the basic connections shown in Figure 1. The FF input of the MC14559 is used to shorten the setup. Tying FF directly to the least significant bit used in the MC14559 allows EOC to provide the cascading signal, and results in smooth transition of serial information from the MC14559 to the MC14549. The Serial Out (Sout) inhibit structure of the MC14559 remains inactive one cycle after EOC goes high, while Sout of the MC14549 remains inhibited until the second clock cycle of its operation.

 $\mathbf{Q}_{\mathbf{n}}=\mathbf{Data}$ Outputs — After a conversion is initiated the O's on succeeding cycles go high and are then conditionally reset dependent upon the state of the D input. Once conditionally reset they remain in the proper state until the circuit is either reset or reinitiated.

EOC = End of Convert — This output goes high on the negative-going transition of the clock following FF = 1 (for the MC14559) or the conditional reset of Q7. This allows settling of the digital circuitry prior to the End of Conversion indication. Therefore either level or edge triggering can indicate complete conversion.

S_{out} = **Serial Out** — Transmits conversion in serial fashion. Serial data occurs during the clock period when the corresponding parallel data bit is conditionally reset. Serial Out is inhibited on the initial period of a cycle, when the circuit is reset, and on the second cycle after EOC goes high. This provides efficient operation when cascaded.



MC14554AL MC14554CL MC14554CP

Advance Information

2-BIT BY 2-BIT PARALLEL BINARY MULTIPLIER

The MC14554 2 x 2-bit parallel binary multiplier is constructed with complementary MOS (CMOS) enhancement mode devices. The multiplier can perform the multiplication of two binary numbers and simultaneously add two other binary numbers to the product. The MC14554 has two multiplicand inputs (X0 and X1), two multiplier inputs (Y0 and Y1), five cascading or adding inputs (K0, K1, M0, M1, and M2), and five sum and carry outputs (S0, S1, S2, C1 [S3], and C0). The basic multiplier can be expanded into a straight-forward m-bit by n-bit parallel multiplier without additional logic elements.

Application areas include arithmetic processing (multiplying/adding, obtaining square roots, polynomial evaluation, obtaining reciprocals, and dividing), Fast Fourier Transform processing, digital filtering, communications (convolution and correlation), and process and machine controls.

- Diode Protection on All Inputs
- Buffered Outputs Compatible with HTL and Low Power TTL
- Low Quiescent Power Dissipation 25 nW typical
- Straightforward m-Bit By n-Bit Expansion
- No Additional Logic Elements Needed for Expansion
- Multiplies and Adds Simultaneously
- Positive Logic Design


MAXIMUM RATINGS (Voltages referenced to Vos. Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage — MC14554AL — MC14554CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range - MC14554AL - MC14554CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°c

McMOS

(LOW-POWER COMPLEMENTARY MOS)

2-BIT BY 2-BIT PARALLEL BINARY MULTIPLIER



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

EQUATIONS

ΧO S0 -0 1 1 130-X 1 Y0 15 0-10 Y 1 κo 52 120-100 K 1 M0 C1[S3] -0.6 М1 30 М2 CO -04

BLOCK DIAGRAM

V_{DD} = Pin 16 V_{SS} = Pin 8 $S = (X \times Y) + K + M$ Where:

x Means Arithmetic Times.

+ Means Arithmetic Plus.

S = S3 S2 S1 S0, X = X1X0, Y = Y1Y0, K = K1 K0, M = M1 M0 (Binary Numbers).

Example:

Given: X = 2(10), Y = 3(11)

K = 1(01), M = 2(10)

Then: $S = (2 \times 3) + 1 + 2 = 9$ $S = (10 \times 11) + 01 + 10 = 1001$

Note: C0 connected to M2 for this size multiplier.

See general expansion diagram for other size multipliers.

This is advance information on a new introduction and specifications are subject to change without notice.

								AC 14554A	L					м	C14554CL/	CP			
				VDD	-55	°C		+25°C		+1:	25°C	-4	0°C		+25°C		+8	5°C	1
Charac	teristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Un
Output Voltage	"O" Level	_	V _{out}	5.0 10 15	-	0.01 0.01 —		0 0	0.01 0.01	=	0.05 0.05 -	-	0.01 0.01 —		0 0 0	0.01 0.01 —	-	0.05 0.05 —	Vo
	"1" Level	-		5.0 10 15	4.99 9.99 —	-	4.99 9.99 —	5.0 10 15	- - -	4.95 9.95	- -	4.99 9.99 -	- -	4.99 9.99	5.0 10 15	- - -	4.95 9.95 —	1 1	Vo
Noise Immunity* $(V_{out} \geqslant 3.5 \text{ Vdc})$ $(V_{out} \geqslant 7.0 \text{ Vdc})$ $(V_{out} \geqslant 10.5 \text{ Vdc})$			VNL	5.0 10 15	1.5 3.0 —		1.5 3.0 —	2.25 4.50 6.75		1.4 2.9	- - -	1.5 3.0 -		1.5 3.0 –	2.25 4.50 6.75	-	1.4 2.9 —	-	Vo
$(V_{out} \le 1.5 \text{ Vdc})$ $(V_{out} \le 3.0 \text{ Vdc})$ $(V_{out} \le 4.5 \text{ Vdc})$			VNH	5.0 10 15	1.4 2.9 		1.5 3.0 —	2.25 4.50 6.75	- - -	1.5 3.0	-	1.4 2.9 —	_ 	1.5 3.0 —	2.25 4.50 6.75	- - -	1.5 3.0 —	- - -	V
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	-	ЮН	5.0 10 15	-0.62 -0.62 -		-0.50 -0.50 -	-1.7 -0.9 -3.5		-0.35 -0.35 -	- - -	-0.23 -0.23 -		-0.20 -0.20 -	-1.7 -0.9 -3.5	- - -	-0.16 -0.16		mAd
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	-	loL	5.0 10 15	0.50 1.1	- - -	0.40 0.90	0.78 2.0 7.8	<u>-</u> -	0.28 0.65 —	- -	0.23 0.60	-	0.20 0.50 –	0.78 2.0 7.8	- - -	0.16 0.40 	- - -	mAi
Input Current			lin	-	-	-	_	10	-	-	-	-	-	-	10	_	-	_	pAc
Input Capacitance (Vin	= 0 Vdc)		Cin	-	-	-	-	5.0	_	-	_	-	-	-	5.0	-	-	-	ρF
Quiescent Dissipation		-	Pa	5.0 10 15	-	0.025 0.10 -	-	0.000025 0.00010 0.00023	0.025 0.10	-	1.5 6.0 —	-	0.25 1.0	- - -	0.000025 0.00010 0.00023	0.25 1.0	-	3.5 14 -	m۷
Total Power Dissipation (Dynamic plus Quies (C _L = 15 pF)		1	PT	5.0 10 15				PT = (7.	.5 mW/N	lHz) f +	0.00002 0.00010 0.00023 n	mW		L	•		1	· · ·	m۱

(Continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

				Γ			AC14554A	L					М	C14554CL/	CP			
			VDD	-58	5°C		+25°C		+13	25°C	-4	0°C		+25°C		+6	6°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Rise Time**	2	t _r																ns
$(C_L = 15 \text{ pF})$ $t_r = (3.0 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$			5.0 10 15	-	- - -	-	70 35 25	175 75 –	- - -	- -	-	-	- - -	70 35 25	200 110 —	- - -	- - -	
Output Fall Time **	2	tf		1							 -							ns
$(C_{L} = 15 \text{ pF})$ $t_{f} = (1.5 \text{ ns/pF}) C_{L} + 47 \text{ ns}$ $t_{f} = (0.75 \text{ ns/pF}) C_{L} + 24 \text{ ns}$ $t_{f} = (0.55 \text{ ns/pF}) C_{L} + 17 \text{ ns}$		·	5.0 10 15	- - -	- - -	 	70 35 25	175 75 —		- - -	- - -	- - -	- -	70 35 25	200 110 –	- - -	- - -	
Turn-Off Delay Time (K0 to C0)** (C ₁ = 15 pF)	2	tPLH .																ns
$^{\text{tPLH}} = (1.7 \text{ ns/pF}) \text{ C}_{\perp} + 175 \text{ ns}$ $^{\text{tpLH}} = (0.67 \text{ ns/pF}) \text{ C}_{\perp} + 70 \text{ ns}$ $^{\text{tpLH}} = (0.50 \text{ ns/pF}) \text{ C}_{\perp} + 52 \text{ ns}$			5.0 10 15	-	- - -	- -	200 80 60	430 170	- - -	- - -	-	-	- - -	200 80 60	645 255 —	- - -	-	
Turn-On Delay Time (K0 to C0)**	2	†PHL																ns
$(C_L = 15 pF)$ $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 190 \text{ ns}$ $t_{PHL} = (0.67 \text{ ns/pF}) C_L + 75 \text{ ns}$ $t_{PHL} = (0.50 \text{ ns/pF}) C_L + 57 \text{ ns}$			5.0 10 15	-	- -	- - -	215 85 65	430 170 –	_ _ _	-	-	-	- - -	215 85 65	645 255 —	- - -		
Turn-Off Delay Time (M0 to S2)** (C ₁ = 15 pF)	2	tPLH																ns
$t_{PLH} = (1.7 \text{ ns/pF}) C_{L} + 525 \text{ ns}$ $t_{PLH} = (0.67 \text{ ns/pF}) C_{L} + 210 \text{ ns}$ $t_{PLH} = (0.50 \text{ ns/pF}) C_{L} + 157 \text{ ns}$			5.0 10 15	-	-	_ _ _	550 220 165	1250 500 -	-	- - -	-	-	- - -	550 220 165	1875 750 	-	- - -	
Turn-On Delay Time (M0 to S2)** (C _L = 15 pF)	2	tPHL																ns
$t_{PHL} = (1.7 \text{ ns/pF}) C_{L} + 600 \text{ ns}$ $t_{PHL} = (0.67 \text{ ns/pF}) C_{L} + 240 \text{ ns}$ $t_{PHL} = (0.50 \text{ ns/pF}) C_{L} + 182 \text{ ns}$			5.0 10 15		- - -	- - -	625 250 190	1250 500 -		- - -	- - -	-	-	625 250 190	1875 750 	- -	- - -	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change for an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

†For dissipation at different external load capacitance (C_L) refer to corresponding formula:

 $P_T(C_L) = P_T + \frac{5}{2} \times 10^{-3} (C_L - 15 pF) V_{DD}^2 f$

Where: PT in mW, CL in pF, VDD in Vdc, and f in MHz.

FIGURE 1 - DYNAMIC POWER DISSIPATION SIGNAL WAVEFORMS







FIGURE 2 - DYNAMIC SIGNAL WAVEFORMS



LOGIC DIAGRAM






-,

EXPANSION DIAGRAM

m-Bit by n-Bit Parallel Binary Multiplier (Top View)



```
S = (X \times Y) + K + M Where:
                                             x means Arithmetic Times.
+ means Arithmetic Plus.
```

S = S(m + n-1) S(m + n-2) - - - S2 S1 S0

X = X(m-1) X (m-2) - - - X2 X1 X0, Y = Y(n-1) Y(n-2) - - - Y2 Y1 Y0

K = K(m-1) K(m-2) - - - K2 K1 K0 and M = M(n-1) M(n-2) - - - M2 M1 M0(Binary Numbers).

Number of output binary digits = m + nNumber of packages = $m \times n/4$ (For m or n or both odd select next highest even number.)

MC14555AL MC14555CL MC14555CP MC14556AL MC14556CL MC14556CP

Advance Information

DUAL BINARY TO 1-OF-4 DECODER/DEMULTIPLEXER


The MC14555 and MC14556 are constructed with complementary MOS (CMOS) enhancement mode devices. Each Decoder/Demultiplexer has two select inputs (A and B), an active low Enable input (E), and four mutually exclusive outputs (Q0, Q1, Q2, Q3). The MC14555 (active high outputs) has the selected output go to the "high" state, and the MC14556 (active low outputs) has the selected output go to the "low" state. Expanded decoding such as binary-tohexadecimal (1-of-16), etc., can be achieved by using other MC14555 or MC14556 devices.

Applications include code conversion, address decoding, memory selection control, and demultiplexing (using the Enable input as a data input) in digital data transmission systems.

- Diode Protection on All Inputs
- Noise Immunity = 45% of V_{DD} Typical
- High Fanout − > 50
- Buffered Outputs Compatible With HTL and Low-Power TTL
- Active High or Active Low Outputs
- Low Quiescent Power Dissipation 25 nW Typical
- Expandable

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 8)


Rating	Symbol	Value	Unit
DC Supply Voltage — MC14555AL/556AL — MC14555CL,CP/556CL,CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range— MC14555AL/556AL MC14555CL,CP/556CL,CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°c



McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL BINARY TO 1-OF-4 DECODER/DEMULTIPLEXER



	_		TRU	πн	TAI	BLE	i				
	INP	UTS	;		וטכ	PU	TS		TUC	PU	TS
	ENABLE	SEL	ECT		MC1	45	55		MC1	45	56
	Ē	В	Α	QЗ	Q2	Q1	QΟ	QЗ	Q2	QΊ	QΟ
1	0	0	0	0	٥	0	1	1	1	1	0
	0	0	1	0	0	1	0	1	1	0	1 1
ı	0	1	0	0	1	0	0	1	0	1	1
1	0	1	1	1	0	0	0	0	1	1	1
ı	1	x	×	٥	٥	0	0	1	1	1	1

X = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin Vout be constrained to the range VSS \leq (V_{in} or V_{out}) \leq V_{DD} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

	i]	1		M	C1455	SAL, MC1	4556A				MC14	555CL	/CP, MC14	556CL	/CP		1
	i	İ	VDD	-55	5°C		+25°C		+12	5°C	-40	°C		+25°C		+85	°c	7
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Uni
Output Voltage "0" Level	-	Vout	5.0 10 15	-	0.01 0.01	-	0 0	0.01 0.01	-	0.05 0.05	-	0.01 0.01	-	0	0.01	-	0.05 0.05	Vd
"1" Level	-		5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95	-	4.99 9.99	-	4.95 9.99	5.0 10 15	-	4.95 9.95	-	Vd
Noise Immunity* (V _{Out} ≥ 3.5 Vdc) (V _{Out} ≥ 7.0 Vdc) (V _{Out} ≥ 10.5 Vdc)	-	VNL	5.0 10 15	1.5 3.0 —		1.5 3.0 —	2.25 4.50 6.75	-	1.4 2.9 –	- - -	1.5 3.0 —	- - -	1.5 3.0	2.25 4.50 6.75	- - -	1.4 2.9 —	- - -	Vd
(V _{OU} t ≤ 1.5 Vdc) (V _{OU} t ≤ 3.0 Vdc) (V _{OU} t ≤ 4.5 Vdc)		VNH	5.0 10 15	1.4 2.9 –	_ _ _	1.5 3.0 –	2.25 4.50 6.75	-	1.5 3.0 –	- - -	1.4 2.9 —	- - -	1.5 3.0 —	2.25 4.50 6.75	_ _ _	1.5 3.0 —	-	Va
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)		ЮН	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50 -	-1.7 -0.9 -3.5	- - -	-0.35 -0.35 -	- - -	-0.23 -0.23 	- - -	-0.20 -0.20 	-1.7 -0.9 -3.5	_ _ _	-0.16 -0.16 	-	mA
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)		lor	5.0 10 15	0.50 1.1 –	-	0.40 0.90 —	0.78 2.0 7.8	-	0.28 0.65 –	- - -	0.23 0.60	-	0.20 0.50 —	0.78 2.0 7.8	- - -	0.16 0.40 —	-	mA
Input Current	_	lin	-	_	_	-	10	_	-	_	_	-	-	10	-	-	-	pΑ
Input Capacitance, Vin = 0 Vdc	-	Cin	-	-	_		5	-	-	-	-	-	-	5	-	-	-	p
Quiescent Dissipation **† (C _L = 15 pF, f = 0 Hz) PD = (2.5 mW/MHz) f + 0.000025 mW PD = (10 mW/MHz) f + 0.00010 mW PD = (23 mW/MHz) f + 0.00023 mW	1	PD	5.0 10 15		0.025 0.10 –	- - -	0.000025 0.00010 0.00023	0.025 0.10	- -	1.5 6.0 —	-	0.25 1.0 —	- -	0.000025 0.00010 0.00023	0.25 1.0 —		3.5 1.4	ml
Output Rise Time**	2,3	tr																n
$(C_L = 15 \text{ pF})$ $t_r = (3.0 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (1.1 \text{ ns/pF}) C_L + 8.0 \text{ ns}$			5.0 10 15	- - -	- - -	- - -	70 35 25	175 75 —	-	-	- - -	- - -	- - -	70 35 25	200 110 —	-	111	
Output Fall Time**	2,3	tf																n
$(C_L = 15 \text{ pF})$ $t_f = (1.5 \text{ ns/pF}) C_L + 47 \text{ ns}$ $t_f = (0.75 \text{ ns/pF}) C_L + 24 \text{ ns}$ $t_f = (0.55 \text{ ns/pF}) C_L + 17 \text{ ns}$			5.0 10 15	-		-	70 35 25	175 75 –	-	- -		-	-	70 35 25	200 110 –	-	_ _ _	
							AC 14555 A	L					MC	14555CL/0	P			
Turn-Off, Turn-On Delay Time** (CL = 15 pF)	2	tPLH,																n
tpLH,tpHL = (1.75 ns/pF) CL + 174 ns tpLH,tpHL = (0.70 ns/pF) CL + 69 ns tpLH,tpHL = (0.53 ns/pF) CL + 52 ns			5.0 10 15	-	-	-	200 80 60	400 160			1 - 1	-	-	200 80 60	600 240 —	- - -		
A CHARLE (See Sep.) - E . OE III	1					N	AC14556A						MC	14556CL/	CP.			Ь
Turn-Off, Turn-On Delay Time (C _L = 15 pF)	3	tPLH, tPHL																n
tp_H,tpHL = (1.75 ns/pF) CL + 199 ns tp_H,tpHL = (0.70 ns/pF) CL + 79 ns tp_H,tpHL = (0.53 ns/pF) CL + 60 ns			5.0 10 15	-	-	-	225 90 68	450 180	1 -	1 1 1	-		-	225 90 68	675 270	-	-	

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The formula given is for the typical characteristics only.

1For dissipation at different external Load Capacitance (C_L) refer to corresponding formula:

P_D (C_L) = P_D × 2 x 10⁻³ (C_L - 15 pF) V_{DD} ff

where: P_D in mW, C_L in pF, V_{DD} in Vdc, and f in MHz.

LOGIC DIAGRAM

(1/2 of Dual)




FIGURE 1 - DYNAMIC POWER DISSIPATION SIGNAL WAVEFORMS




FIGURE 2 – DYNAMIC SIGNAL WAVEFORMS (MC14555)





FIGURE 3 – DYNAMIC SIGNAL WAVEFORMS (MC14556)



7

MC14570AL MC14570CL MC14570CP

QUAD 2-INPUT "OR" GATE

The MC14570 quad 2-input OR gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

- Quiescent Power Dissipation = 6.0 nW/package typical @ V_{DD} = 5.0 V
- Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14570AL) = 3.0 Vdc to 16 Vdc (MC14570CL/CP)
- Single Supply Operation Positive or Negative
- High Fanout > 50
- Input Impedance = 10^{12} ohms typical
- Logic Swing Independent of Fanout

McMOS

(LOW-POWER COMPLEMENTARY MOS)

QUAD 2-INPUT "OR" GATE







L SUFFIX P SUFFIX
CERAMIC PACKAGE PLASTIC PACKAGE
CASE 632 CASE 646

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 7)

Rat	ting	Symbol	Value	Unit
DC Supply Voltage	- MC14570AL - MC14570CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inpu	ts	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per P	in	ı	10	mAdc
Operating Temperature	Range - MC14570AL - MC14570CL/CP	TA	-55 to +125 -40 to +85	°c
Storage Temperature R	ange	T _{stg}	-65 to +150	°c



LOGIC DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

				├		N	C14570A						M	14570CL/	CP			1
		1	VDD	-5	5°C	<u> </u>	+25°C		+1	25°C	-4	°C		+25°C		+1	85°C	-
Characterist		Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	U
Output Voltage	"O" Level	Vout	5.0 10 15	-	0.01 0.01	=	0 0 0	0.01 0.01 —	-	0.05 0.05 —	- -	0.01 0.01	-	0	0.01 0.01 —	-	0.05 0.05 —	V
	"1" Level		5.0 10 15	4.99 9.99	-	4.99 9.99	5.0 10 15		4.95 9.95	-	4.99 9.99	-	4.99 9.99	5.0 10 15	-	4.95 9.95	-	V
Noise Immunity* $(V_{\text{out}} \leq 1.5 \text{ Vdc})$ $(V_{\text{out}} \leq 3.0 \text{ Vdc})$ $(V_{\text{out}} \leq 4.5 \text{ Vdc})$		V _{NL}	5.0 10 15	1.5 3.0	- - -	1.5	2.25 4.50 6.75	_	1.4 2.9	-	1.5 3.0	-	1.5 3.0	2.25 4.50 6.75	- - -	1.4 2.9	-	V
(V _{out} ≥ 3.5 Vdc) (V _{out} ≥ 7.0 Vdc) (V _{out} ≥ 10.5 Vdc)		∨ин	5.0 10 15	1.4 2.9	-	1.5 3.0 –	2.25 4.50 6.75	-	1.5 3.0 —	-	1.4 2.9	- - -	1.5 3.0 —	2.25 4.50 6.75	 - -	1.5 3.0 -	-	
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	ЮН	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50 -	-1.7 -0.9 -3.5	- - -	-0.35 -0.35 -	-	-0.23 -0.23 -	-	-0.20 -0.20 -	-1.7 -0.9 -3.5	-	-0.16 -0.16 -	_ _ _	m
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	†OL	5.0 10 15	0.50 1.1 —	-	0.40 0.90	0.78 2.0 7.8	-	0.28 0.65	-	0.23 0.60	- - -	0.20 0.50	0.78 2.0 7.8	-	0.16 0.40	-	m
nput Current		lin	_	-	-	-	10	-	-	-	_	-	_	10	-	-	-	p.
nput Capacitance (Vin =	0 Vdc)	Cin	_	-	-	-	5.0	-		_	_	-	_	5.0	-	-	_	١,
Quiescent Dissipation Per (C _L = 15 pF, f = 0 Hz)	Package	Pa	5.0 10 15	- - -	0.00025 0.001 -	- - -	0.000006 0.000028 0.0001	0.00025 0.001 —	-	0.015 0.06 –	- - -	0.0025 0.01 –	_ _ _	0.000006 0.000028 0.0001	0.0025 0.01 -	- - -	0.075 0.3 —	"
Power Dissipation**† Dynamic Per Gate Plus (C _L = 15 pF)	Quiescent	PD	5.0 10 15				P _D = 2	0.7 mW/M 2.8 mW/M 5.0 mW/M	Hz + 0.	000028	3 mW							n
Output Rise Time ** (C _L = 15 pF) t _r = (4.4 ns/pF) C _L + 2 t _r = (2.1 ns/pF) C _L + 1 t _r = (1.53 ns/pF) C _L +	1 ns	tr	5.0 10 15	-	- - -	- -	90 42 30	175 75 –	- -			_ _ _	-	90 42 30	200 110	-		'
Output Fall Time** (C _L = 15 pF)		tf																
$t_f = (2.4 \text{ ns/pF}) C_L + 3$ $t_f = (1.1 \text{ ns/pF}) C_L + 1$ $t_f = (0.8 \text{ ns/pF}) C_L + 1$	4 ns		5.0 10 15	- - -	-	-	70 30 22	175 75 -	-	-	-	-	-	70 30 22	200 110 -	-	_ _	
Furn-Off Delay Time** (CL = 15 pF) tpLH = (2.1 ns/pF) CL tpLH = (0.9 ns/pF) CL tpLH = (0.67 ns/pF) C	+ 32 ns	ŧРLН	5.0 10 15	- - -		-	100 45 30	200 90 -		1 1 1	- - -	-	-	100 45 30	300 135			
Turn-On Delay Time** (CL = 15 pF) tpHL = (1.6 ns/pF) CL tpHL = (0.65 ns/pF) C tpHL = (0.42 ns/pF) C	L + 35 ns	tPHL.	5.0 10 15	-	-	-	110 45 30	220 90	1 1	-	-	1 1	-	110 45 30	330 135	1 1	-	,

^{*}DC Noise Margin (V_{N.H.}, V_{N.L}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output stage change.
**The formula given is for the typical characteristics only.

*For dissipation at different external load capacitance (C_L) refer to corresponding formula:

 $P_T(C_L) = P_D + 1 \times 10^{-3} (C_L - 15 pF) V_{DD}^2 f$

Where: PT in mW (Per Gate), CL in pF, VDD in Vdc, and f in MHz.

FIGURE 1 – CURRENT AND VOLTAGE TRANSFER CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – TYPICAL VOLTAGE AND CURRENT TRANSFER CHARACTERISTICS




FIGURE 3 – TYPICAL VOLTAGE TRANSFER CHARACTERISTICS versus TEMPERATURE




FIGURE 4 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORM





FIGURE 5 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



٠,

MC14581AL MC14581CL

4-BIT ARITHMETIC LOGIC UNIT

The MC14581 is a CMOS 4-bit ALU logic unit capable of providing 16 functions of two Boolean variables and 16 binary arithmetic operations on two 4-bit words. The level of the mode control input determines whether the output function is logic or arithmetic. The desired logic function is selected by applying the appropriate binary word to the select inputs (S0 thru S3) with the mode control input high, while the desired arithmetic operation is selected by applying a low voltage to the mode control input, the required level to carry in, and the appropriate word to the select inputs. The word inputs and function outputs can be operated with either active high or active low data.

Carry propagate (\overline{P}) and carry generate (\overline{G}) outputs are provided to allow a full look-ahead carry scheme for fast simultaneous carry generation for the four bits in the package. Fast arithmetic operations on long words are obtainable by using the MC14582 as a second order look-ahead block. An inverted ripple carry input (C_n) and a ripple carry output (C_{n+4}) are included for ripple through operation.

When the device is in the subtract mode (LHHL), comparison of two 4-bit words present at the \overline{A} and \overline{B} inputs is provided using the A = B output. It assumes a high-level state when indicating equality. Also, when the ALU is in the subtract mode the C_{n+4} output can be used to indicate relative magnitude as shown in this table:

Data Level	Cn	C _{n + 4}	Magnitude
	Н	Н	A≤B
Active	L	н	A < B
High	н	L	A > B
	L	L	A≥B
	L	L	A ≤ B
Active	н	L	A < B
Low	L	н	A > B
	н	Н	A≥B

FEATURES:

- Functional Flexibility
- Low Quiescent Power Dissipation
- High Noise Immunity = 45% of V_{DD} typical
- Diode Protection on All Inputs
- Low Input Capacitance − 5.0 pF typical
- All Outputs Buffered


MAXIMUM RATINGS (Voltages referenced to Vos. Pin 12)


Rating	9	Symbol	Value	Unit
DC Supply Voltage	-MC14581AL -MC14581CL	V_{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs		Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin		ı	10	mAdc
Operating Temperature R	ange - MC14581AL - MC14581CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ran	nge	T _{stg}	-65 to +150	°C

McMOS

(LOW-POWER COMPLEMENTARY MOS)

4-BIT ARITHMETIC LOGIC UNIT





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or $V_{DD})$

See Mechanical Data Section for package dimensions.

		1	1	1	<u> </u>		N	AC 14581A	L			l			MC14581C	L]
		1	1	VDD	-55	°C		+25°C		+12	5°C	-40	o°C		+25°C		+8!	5°C	1
Characteris	tic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"O" Level	-	V _{out}	5.0 10 15	-	0.01 0.01 —	-	0 0 0	0.01 0.01 -	-	0.05 0.05 —	-	0.01 0.01	- - -	0 0	0.01 0.01	1 1	0.05 0.05 —	Vdc
(V _{in} = V _{DD} V _{SS})	"1" Level			5.0 10 15	4.99 9.99 —	- - -	4.99 9.99 –	5.0 10 15	- - -	4.95 9.95 —	- - -	4.99 9.99 —	 - -	4.99 9.99	5.0 10 15	- - -	4.95 9.95 —	-	Vdc
Noise Immunity* (Vout ≥3.5 Vdc) (Vout ≥7.0 Vdc) (Vout ≥10.5 Vdc)		-	V _{NL}	5.0 10 15	1.5 3.0 —	_	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9 		1.5 3.0 —	-	1.5 3.0	2.25 4.50 6.75	_	1.4 2.9 –	=	Vdc
(V _{out} ≤1.5 Vdc) (V _{out} ≤3.0 Vdc) (V _{out} ≤4.5 Vdc)			VNH	5.0 10 15	1.4 2.9 —	-	1.5 3.0 —	2.25 4.50 6.75	- -	1.5 3.0 	-	1.4 2.9	-	1.5 3.0	2.25 4.50 6.75	-	1.5 3.0 —		Vdc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	1	ГОН	5.0 10 15	-0.62 -0.62	-	-0.50 -0.50 	-1.3 -0.9 -3.0	_ _ _	-0.35 -0.35 	- - -	-0.23 -0.23	-	-0.20 -0.20	-1.3 -0.9 -3.0	-	-0.16 -0.16	-	mAdc
${V_{OL} = 0.4 \text{ Vdc}}$ ${V_{OL} = 0.5 \text{ Vdc}}$ ${V_{OL} = 1.5 \text{ Vdc}}$	Sink	2	lor	5.0 10 15	0.50 1.1 —	- -	0.40 0.90	0.6 1.6 6.0	-	0.28 0.65 -	- - -	0.23 0.60	- -	0.20 0.50 —	0.6 1.6 6.0	- - -	0.16 0.40 -	- - -	
Input Current		_	lin	-	-	-	_	10	-	-	-	_	_		10	-		-	pAdc
Input Capacitance (V _{in} = 0)		-	Cin	_	-	-	-	5.0	-	-	-	-	-	-	5.0	-	-		pF
Quiescent Power Dissipat $(C_L = 15 \text{ pF, f} = 0 \text{ Hz})$ $P_D = (2.0 \text{ mW/MHz}) \text{ f}$ $P_D = (9.0 \text{ mW/MHz}) \text{ f}$ $P_D = (20 \text{ mW/MHz}) \text{ f}$	+ 0.00025 mW + 0.001 mW	4	PD	5.0 10 15	-	0.025 0.1	-	0.00025 0.001 0.004	0.025 0.1 -	- - -	1.5 6.0 —	-	0.25 1.0 —	-	0.00025 0.001 0.004	0.25 1.0 —	1 1 1	3.5 14 —	mW
Output Rise and Fall Tim (C _L = 15 pF) t _r ,t _f = (2.9 ns/pF) C _L + t _r ,t _f = (1.5 ns/pF) C _L + t _r ,t _f = (1.0 ns/pF) C _L +	+ 57 ns + 12.5 ns	3	t _r ,t _f	5.0 10 15	-	-	- - -	100 35 25	175 75 -	_ _ _		-	- - -	- - -	100 35 25	200 110 —	1 1 1	<u>-</u> -	ns


(Continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

	1		Γ			N	C14581A	L			L			AC14581C	L			1
	l		VDD	-55	ос		+25°C		+12	5°C	-40	o°C		+25°C		+8	5°C]
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Sum _{in} to Sum _{out} Delay Time** (C _L = 15 pF) tp_H,tpHL = (1.8 ns/pF) C _L + 623 ns tp_H,tpHL = (0.8 ns/pF) C _L + 213 ns tp_H,tpHL = (0.6 ns/pF) C _L + 151 ns	3	tPLH, tPHL	5.0 10 15	- - -		-	650 225 160	1000 350	-	-	-	- -	-	650 225 160	2000 700	- - -		ns
Sum _{in} to P Delay Time** (C _L = 15 pF) tp_H,tp _H L = (1.8 ns/pF) C _L + 403 ns tp_H,tp _H L = (0.8 ns/pF) C _L ++138 ns tp_H,tp _H L = (0.6 ns/pF) C _L + 101 ns	3	tPLH, tPHL	5.0 10 15		=		430 150 110	650 225 	-	-	- -	- - -	-	430 150 110	1300 450	- - -		ns
Sum _{in} to G Delay Time** (C _L = 15 pF) tpLH,tpHL = (1.8 ns/pF) C _L + 403 ns tpLH,tpHL = (0.8 ns/pF) C _L + 138 ns tpLH,tpHL = (0.6 ns/pF) C _L + 101 ns	3	tPLH, tPHL	5.0 10 15	-	_ _ _	_ _ _	430 150 110	650 225 —	-	-	-	- - -	-	430 150 110	1300 450 	- - -	- - -	ns
Sum _{in} to C _{n+4} Delay Time** (C _L = 15 pF) tp_H,tpH _L = (1.8 ns/pF) C _L + 533 ns tp_H,tpH _L = (0.8 ns/pF) C _L + 178 ns tp_H,tpH _L = (0.6 ns/pF) C _L + 131 ns	3	tPLH, tPHL	5.0 10 15	- - -	-	-	560 190 140	1000 350 -		-	_	-	-	560 190 140	1700 600	- - -	- -	ns
C _n to Sum _{out} Delay Time** (C _L = 15 pF) tp_H,tpHL = (1.8 ns/pF) C _L + 298 ns tp_H,tpHL = (0.8 ns/pF) C _L + 103 ns tp_H,tpHL = (0.6 ns/pF) C _L + 76 ns	3	tPLH, tPHL	5.0 10 15	1 1 1	- - -	- - -	325 115 85	450 160		-	=	- - -	- - -	325 115 85	1000 350	- - -	-	ns
C _n to C _{n+4} Delay Time** (C _L = 15 pF) tp_H,tpHL = (1.8 ns/pF) C _L + 223 ns tp_H,tpHL = (0.8 ns/pF) C _L + 78 ns tp_H,tpH _L = (0.6 ns/pF) C _L + 56 ns	3	tPLH, tPHL	5.0 10 15	- - -	=		250 90 65	375 135 –			_ _ _	-	- -	250 90 65	750 270	- - -	- 1 - 1	ns
Sum _{in} to "A = B" Delay Time** (C _L = 15 pF) tp_H,tpHL = (1.8 ns/pF) C _L + 873 ns tp_H,tpHL = (0.8 ns/pF) C _L + 288 ns tp_H,tpHL = (0.6 ns/pF) C _L + 216 ns	3	tPLH, tPHL	5.0 10 15	-		-	900 300 225	1500 500 		- - -	=		-	900 300 225	3000 1000 —	- - -	-	ns
Sum _{in} to Sum _{out} Delay Time** (Logic Mode) (C _L = 15 pc 1.8 ns/pF) C _L + 523 ns tp_H,tpHL = (0.8 ns/pF) C _L + 173 ns tp_H,tpH _L = (0.6 ns/pF) C _L + 126 ns	3	tPLH- tPHL	5.0 10 15	- - -	-	_ _ _	550 185 135	1000 350		-	-	- - -	- - -	550 185 135	1700 600		1 1 1	ns


^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

^{**}The formula given is for the typical characteristics only.



(Logic Mode)

FIGURE 5 - AC TEST SETUP REFERENCE TABLE AC PATHS DC DATA INPUTS WAVEFORM TEST INPUTS OUTPUTS TO VSS TO VDD MODE Sum_{in} to Sum_{out} Delay Time Remaining A's ÃO Any F All B's Add #1 c_n Sum_{in} to P Delay Time Remaining A's ÃO \overline{P} All B's #1 Add c_{n} Sum_{in} to G Delay Time All A's Βo C_{n+y} Remaining B's Add #1 C_n Sum_{in} to C_{n+4} Delay Time All A's Бo Ğ Remaining B's Add #2 C_n C_n to Sum_{out} Delay Time Any F All A's All B's Add #1 C_n C_n to C_{n+4} Delay Time All A's All B's Add #1 C_n Cn+4 Sumin to A = B All B's ÃO c_n Delay Time Remaining A's Sum_{in} to Sum_{out} Delay Time Exclusive Any F All B's All A's м



TRUTH TABLE INPUTS/OUTPUTS ACTIVE LOW INPUTS/OUTPUTS ACTIVE HIGH FUNCTION LOGIC ARITHMETIC* LOGIC ARITHMETIC* SELECT **FUNCTION** FUNCTION **FUNCTION FUNCTION** S3|S2|S1|S0 (MC = H) $(MC = L, C_n = L)$ (MC = H)(MC = L, \overline{C}_n = H) Ā L L A minus 1 L ΑB $\overline{\Delta + R}$ L A+B L Н AB minus 1 Ā+B L L н L AB minus 1 ĀΒ A+B Logic "1" Logic ''0'' L L Н Н minus 1 minus 1 н L A+B A plus (A+B) AΒ A plus AB L н L н AB plus (A+B) B (A+B) plus AB A ⊕ B а ⊕ в L н Н L A minus B minus 1 A minus B minus 1 н н A+B н A+B ΑĒ AB minus 1 ĀΒ Ā+B н L L L A plus (A+B) A plus AB н L L А ⊕ В A plus B A (+) B A plus B н (A+B) plus AB н В AB plus (A+B) R н L L н Н A+B A+B ΑВ AB minus 1 Logic "1" н н Logic "0" A plus A A plus A L L н н L н ΑĒ AB plus A A+B (A+B) plus A н L ΑВ AB plus A A+B (A+B) plus A н н н н Α A minus 1 Α *Expressed as two's complement

7

MC14582AL MC14582CL MC14582CP

LOOK-AHEAD CARRY BLOCK


The MC14582 is a CMOS look-ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table shown below.

- High Speed Operation 115 ns typical (from Data-in to Carry-out)
- Expandable to any Number of Bits
- Noise Immunity = 45% of V_{DD} typical
- · All Buffered Outputs
- Low Power Dissipation
- Diode Protection on All Inputs

McMOS

(LOW-POWER COMPLEMENTARY MOS)

LOOK-AHEAD CARRY BLOCK




MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage — MC14582A L — MC14582CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range — MC14582A L — MC14582CL/CP	ТА	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

PIN DESIGNATIONS

THE DESIGNATIONS											
DESIGNATION	PIN NO's	FUNCTION									
G0,G1,G2,G3	3,1,14,5	Active-Low Carry-Generate Inputs									
P0,P1,P2,P3	4,2,15,6	Active-Low Carry-Propagate Inputs									
Cn	13	Carry Input									
C _{n+x} , C _{n+y} C _{n+z}	12,11,9	Carry Outputs									
Ğ	10	Active-Low Group Carry-Generate Output									
P	7	Active-Low Group Carry-Propagate Output									

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or V_{DD}).

See Mechanical Data Section for package dimensions.


							AC14582A	L					М	C14582CL	/CP			
	1		V _{DD}	-5	5°C		+25°C		+125	5°C	-40	o°c		+25°C		+8!	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level (V _{in} = V _{DD} , V _{SS})		V _{out}	5.0 10 15	_	0.01 0.01 		0 0 0	0.01 0.01 		0.05 0.05 	-	0.01 0.01	-	0 0	0.01 0.01 	-	0.05 0.05 -	Vdc
"1" Level			5.0 10 15	4.99 9.99 	_	4.99 9.99 –	5.0 10 15		4.95 9.95 	-	4.99 9.99	_ _ _	4.99 9.99 	5.0 10 15	-	4.95 9.95 	=	
Noise Immunity* {V _{out} ≥ 3.5 Vdc} {V _{out} ≥ 7.0 Vdc} {V _{out} ≥ 10.5 Vdc}		V _{NL}	5.0 10 15	1.5 3.0 —	- - -	1.5 3.0 —	2.25 4.50 6.75	-	1.4 2.9 —	-	1.5 3.0		1.5 3.0 	2.25 4.50 6.75	-	1.4 2.9 	-	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		V _{NH}	5.0 10 15	1.4 2.9 —		1.5 3.0 —	2.25 4.50 6.75	-	1.5 3.0 		1.4 2.9 -	- - -	1.5 3.0 —	2.25 4.50 6.75	- -	1.5 3.0		Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	1	ЮН	5.0 10 15	-0.62 -0.62 -	-	-0.50 -0.50 	-1.3 -0.9 -3.0		-0.35 -0.35 		-0.23 -0.23 -		-0.20 -0.20 	-1.3 -0.9 -3.0	-	-0.16 -0.16 	_	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	2	lor	5.0 10 15	0.50 1.1 		0.40 0.90 -	0.6 1.6 6.0	-	0.28 0.65 	-	-0.23 0.60 	- - -	0.20 0.50 	0.6 1.6 6.0	-	0.16 0.40 –	-	mAdc
Input Current		lin		_			10		_		_	_		10				pAdc
Input Capacitance (V _{in} = 0)		Cin	-		-	-	5.0	-			-	-	-	5.0	-	-	-	pF
Quiescent Dissipation** (C _L = 15 pF, f = 0 Hz) P _D = (2.5 mW/MHz) f + 0.00005 mW P _D = (11 mW/MHz) f + 0.0001 mW P _D = (25 mW/MHz) f + 0.0003 mW	4	PD	5.0 10 15	- - -	0.0025 0.01 —		0.00005 0.0001 0.0003	0.0025 0.01 —	Mana Mana Mana Mana Mana Mana Mana Mana	0.15 0.6	-	0.025 0.1 —	 - -	0.00005 0.0001 0.0003	0.025 0.1		0.75 3.0	mW
Output Rise and Fall Time* * (C _L = 15 pF) t _r ,t _f = (2.9 ns/pF) C _L + 57 ns t _r ,t _f = (1.5 ns/pF) C _L + 12.5 ns t _r ,t _f = (1.0 ns/pF) C _L + 10 ns	3	t _r ,t _f	5.0 10 15	- - -	 - -	- - -	100 35 25	175 75 -	-	-		_	- 1	100 35 25	200 110		1 1 1	ns
Turn-On, Turn-Off Delay Time** (C _L = 15 pF) tpHL,tp _L H = (1.8 ns/pF) C _L + 253 ns tpHL,tp _L H = (0.8 ns/pF) C _L + 103 ns tpHL,tp _L H = (0.6 ns/pF) C _L + 81 ns	3	tPLH, tPHL	5.0 10 15	 - -	- - -		280 115 90	375 150 –	- - -		- - -	-	1 1 -	280 115 90	750 300 -	- - -	-	ns


^{*}DC Noise Margin (VNH, VNL) is defined as the maximum voltage change from an ideal "1" to "0" input level before producing an output state change.

LOGIC EQUATIONS


 $\begin{array}{lll} C_{n+x} = G0 + P0 \bullet C_n \\ C_{n+y} = G1 + P1 \bullet G0 + P1 \bullet P0 \bullet C_n \\ C_{n+y} = G2 + P2 \bullet G1 + P2 \bullet P1 \bullet G0 + P2 \bullet P1 \bullet P0 \bullet C_n \\ \hline G = G3 + P3 \bullet G2 + P3 \bullet P2 \bullet G1 + P3 \bullet P2 \bullet P1 \bullet G0 \\ \hline P = P3 \bullet P2 \bullet P1 \bullet P0 \end{array}$

^{**}The formula given is for the typical characteristics only.







TYPICAL APPLICATIONS



MC14582




32.Bit ALU Two Level Look Ahead Over 16.Bit Groups



MC14582

Combined two-level look-ahead and ripple-carry ALU



64-Bit ALU, Full-Carry Look-Ahead in Three Levels.

A and B inputs and F outputs are not shown (MC14581).

7

MC14583AL MC14583CL MC14583CP

Advance Information


DUAL SCHMITT TRIGGER

The MC14583 is a dual Schmitt trigger constructed with complementary P-channel and N-channel MOS devices on a monolithic silicon substrate. Each Schmitt trigger is functionally independent except for a common 3-state input and an internally-connected Exclusive OR output for use in line receiver applications. Trigger level are adjustable through the positive, negative, and common terminals with the use of external resistors. Applications include the speed-up of a slow waveform edge in interface receivers, level detectors, etc.

- Quiescent Power Dissipation = 25 nW/package Typical
- Schmitt Trigger Input Noise Immunity = 60% of VDD Typical
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14583AL)
 3.0 Vdc to 16 Vdc (MC14583CL/CP)
- Single Supply Operation

MAXIMUM RATINGS (Voltages referenced to Vsc. Pin 8


Rating	Symbol	Value	Unit
DC Supply Voltage — MC14583AL — MC14583CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc ,
Operating Temperature Range - MC14583AL - MC14583CL/CP	TA	-55 to +125 -40 to +85	°c
Storage Temperature Range	T _{stg}	-65 to +150	°C




McMOS

(LOW-POWER COMPLEMENTARY MOS)

DUAL SCHMITT TRIGGER





			NUIN	IADL			
- 1	NPUT	S		0	UTPU1	rs	
Α	В	Dis	A _{out}	Aout	Bout	Bout	\oplus
0	0	0	0	R	0	R	0
0	0	1	0	1	0	1	0
0	1	0	0	R	1	R	1
0	1	1	0	1	1	0	1
1	0	0	1	R	0	R	1
1	0	1	1	0	0	1	1
1	1	0	1	R	1	R	0
1	1	1	1	0	1	0	0

R = High resistance at output

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

This is advance information on a new introduction and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

		1	1					MC14583AL							C14583CL/C	P.			1
		İ	l	VDΩ	-59	5°C		+25°C		+12	5°C	-44	0°C		+25°C		+8	5°C	1
Characteristic		Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level	-	Vout	5.0	-	0.01	-	0.00	0.01	_	0.05	-	0.01	-	0.00	0.01	_	0.05	Vdd
		į	1	10	-	0.01	-	0.00	0.01		0.05	-	0.01	-	0.00	0.01	-	0.05	l
		l	j	15	-	- 1	-	0.00	-	-	-	-	-	-	0.00	-	-	-	l
	"1" Level	1	Į.	5.0 10	4.99 9.99		4.99 9.99	5.00 10.0	-	4.95 9.95	-	4.99 9.99	_	4.99 9.99	5.00 10.0	_	4.95	_	Į.
		}	1	15	9.99		9.99	15.0	_	9.95		9.99	_	9.99	15.0	_	9.95	_	1
Noise Immunity* (A and B Inputs)			 			 			 						10.0				
(V _{Out} ≥ 3.5 Vdc)		1	VNL	5.0	2.0	-	2.0	3.5	-	1.9	_	2.0	_	2.0	3.5	_	1.9	_	Vde
(Vout ≥ 7.0 Vdc)			""	10	4.0	-	4.0	7.0	-	3.9	_ :	4.0	_	4.0	7.0	-	3.9	-	l
(Vout ≥ 10.5 Vdc)		-	Í	15	-	-	i -	10.5	-	-	-	-	-	-	10.5	-	-		i
(V _{out} ≤ 1.5 Vdc)		1	VNH	5.0	1.9	_	2.0	3.5	-	2.0	-	1.9	_	2.0	3.5	_	2.0	-	Vdc
(V _{out} ≤3.0 Vdc)		_	1 ''''	10	3.9	-	4.0	7.0		4.0		3.9	-	4.0	7.0	- 1	4.0	_	1
(V _{out} ≤4.5 Vdc)		-	1	15	-	-	-	10.5	-	-	-	-	-	-	10.5		-	-	ĺ
Noise Immunity* (3-State Input)																			
(V _{out} ≥ 3.5 Vdc)		l	VNL	5.0	1.5	-	1.5	2.25	***	1.4		1.5	-	1.5	2.25	-	1.4	-	Vdc
(V _{out} ≥ 7.0 Vdc)		-	ļ	10	3.0	-	3.0	4.50	-	2.9	-	3.0	- 1	3.0	4.50	-	3.0	-	ļ
(V _{out} ≥ 10.5 Vdc)		1	1	15	-	-	~	6.75	-	-	-	-	-	-	6.75	-	-	-	Į.
(V _{out} ≤ 1.5 Vdc)			VNH	5.0	0.9	-	1.0	2.0	-	0.9	-	0.9	-	.1.0	2.0	-	1.0		Vdc
(V _{out} ≤ 3.0 Vdc)		_	l	10	0.9	-	1.0	2.0	-	0.9	-	0.9	-	1.0	2.0	-	1.0	-	1
(V _{out} ≤ 4.5 Vdc)				15	-	_	-	2.0	-			-	_	_	2.0		-	_	
Output Drive Current (VOH = 2.5 Vdc)	Source	1	1	5.0	-0.62	_	-0.5	-1,5	_	-0.35	_	-0.23		-0.2	-1.5	_	-0.16	_	mAdi
(VOH = 9.5 Vdc)	Source	' '	1он	10	-0.62	_	-0.5	-1.0	_	-0.35	_	-0.23	_	-0.2	-1.0	_	-0.16	_	mad
(V _{OH} = 13.5 Vdc)		1	1	15	-0.02		-0.5	-3.5	_	-0.55	_	-0.25	_	-0.2	-3.6		-0.10	_	1
(V _{OL} = 0.4 Vdc)	Sink	1	IOL	5.0	0.5	_	0.4	0.8	_	0.28	_	0.23		0.2	0.8	_	0.16	_	mAdo
(VOL = 0.5 Vdc)	UIIIK	('	.05	10	1.1	-	0.9	1.2	_	0.65	_	0.6		0.5	1.2	_	0.4		11170
(VOL = 1.5 Vdc)		l		15	-	-	-	7.8	_	-	- 1	-	-	-	7.8	- 1	-		İ
Input Current		 	lin	-				10							10				pAd
Input Capacitance			Cin	_			_	5.0	-		-	-	-	_	5.0				ρF
$(V_{in} = 0)$		l	l			Ì				ŀ		ł	1		1				l
Quiescent Dissipation		2	PD					·											mW
(C _L = 15 pF, f = 0 MHz)		1	1			1	l			i	İ	İ			1				1
P _D = (2.25 mW/MHz) f + 0.00000		1	İ	5.0	-	0.0025	-	0.0000025		-	0.015	-	0.0025	_	0.0000025	0.0025	-	0.025	1
$P_D = (9.0 \text{ mW/MHz}) f + 0.00001 \text{ m}$		1	1	10 15	-	0.001	-	0.00001	0.001	1 -	0.06	-	0.01	-	0.00001	0.01	-	0.14	ĺ
P _D = (20.3 mW/MHz) f + 0.0001 r	T) VV	!		15				0.0001					-		0.0001				-
Output Rise and Fall Times** (Ct = 15 pF)		4	tritf						1	1	1								ns
t _r ,t _f = (4.8 ns/pF) C ₁ + 28 ns		J		5.0		_	_	100	300	_		_		_	100	350	_	_	ļ
t _r ,t _f = (1.5 ns/pF) C ₁ + 12.5 ns		1		10	_	_	-	35	100		_	_	_	_	35	150	_	_	1
t _r ,t _f = (0.8 ns/pF) C _L + 8.0 ns		1		15	_	_	_	20		_	_	_	_	_	20	_	_	_	l

(Continued on next page)

ELECTRICAL CHARACTERISTICS (continued)

							MC14583AL						М	C14583CL/0	P			
	- 1	1	VDD	-5!	5°C		+25°C		+12	5°C	-4	0°C		+25°C		+8	5°C	1
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Turn-On, Turn-Off Delay Times**	4	tPHL,																ns
Ain, Bin to Aout, Bout	- 1	tPLH			l									ļ			[1
tpHL, tpLH = (3.0 ns/pF) CL + 555 ns	l		5.0	- 1	- 1	- 1	600	900	-	-	-	-	-	600	1500	-	-	l
tPHL, tPLH ≈ (0.93 ns/pF) CL + 186 ns	- 1	i l	10	-	-	~	200	300	_	_		-	~	200	500	-		ı
tpHL, tpLH = (0.5 ns/pF) CL + 127.5 ns			15	- 1	-	- 1	135] -	-	-	-	- 1	-	135	-	- 1	-	1
Turn-On, Turn-Off Delay Times**	4	tPHL.																ns
Ain, Bin to Aout, Bout	1	tPLH.			1	1		1	1	1	1			}	}		1	1
tpHL, tpLH = (3.0 ns/pF) CL + 1005 ns	- 1		5.0	-	_	- 1	1050	1600	-	-	-	-	_	1050	2600	_ '	_	1
tpHL, tpLH = (0.93 ns/pF) CL + 337 ns	- 1	1	10	-	-	-	350	525		_	-	-	_	350	750	_	_	1
tpHL, tpLH = (0.5 ns/pF) CL + 242.5 ns			15	-	_	-	240	-	-		-	-	-	240	-	-	-	
Turn-On, Turn-Off Delay Times**	1 4	tPHL,															 	ns
Ain, Bin to Exclusive OR	1	tPLH							i	1	l			l		l	l	l
tpHL, tpLH = (3.0 ns/pF) CL + 655 ns	1		5.0	-	-	-	700	1050		-	~	-	-	700	1750	- 1	_	l
tpHL, tpLH = (0.93 ns/pF) CL + 236 ns	1		10		-	-	250	375	_		_	-	_	250	625	- 1	- 1	1
tpHL, tpLH = (0.5 ns/pF) CL + 142.5 ns	ì		15	- 1	-	- 1	150	-	_	-	-	- '	-	150	- 1	_ '	l –	1
3-State Enable Delay	- 5	ton											<u> </u>	<u> </u>				ns
	1	-011	5.0	_	_	_	560	840	_	-		_	~	560	1400	- 1	_	1
	- 1		1Q	~	_	-	200	300		_	_	_	_	200	500	- 1	۱ –	1
	i		15	_	_	_	120	-	_	_	_	_	_	120	-	-	-	l
3-State Disable Delay	5	toff						 			 	 		 				ns
		0	5.0	_	_	_	170	250	_	_				170	425	_	_	ļ
	1		10	_	-	_	60	90	_		_	_	_	60	150		_	1
			15	_	-	-	35	_	_	_	_		-	35	-	-	_	i
Positive Threshold Voltage	3	Vp						 			 				 		·	Vdc
(R1, R2 = 5.0 kΩ)	1		5.0	-	-	_	3.25		-	_	_	- 1	-	3.25		_	***	i
	1 .		10	-	_		5.9	_	_	-	_	-	ا -	5.9	_	_		1
		Ì	15	-	-	-	8.5	-	-	-	-	-	_	8.5	- '	-	-	1
Negative Threshold Voltage	3	VN																Vdc
$(R1, R2 = 5.0 k\Omega)$) .	"	5.0	-	~	- '	1.75	_	-	-	-	-		1.75	-	-	-	
	1	1	10	-	-	-	4.1	_	_	-	-			4.1	- '	_	-	1
			15	-	-	-	6.5	-	-	-	-	-	-	6.5	- :		-	1
Hysteresis Voltage		VH																Vdc
$(R1, R2 = 5.0 k\Omega)$	1		5.0	-	-	1.0	1.5	2.2	-	-	-	-	0.6	1.5	3.7		-	1
	i		10	-		1.2	1.8	2.7		-			0.72	1.8	4.5	-	-	Į.
			15	- 1	-		2.0	-	-	-	-	-	-	2.0	-	-	-	L
Threshold Voltage Variation		ΔV_T																Vdc
A to B (R1, R2 = 5.0 kΩ)	ı		5.0	-	-	-	0.1	-	-	-	-	-	- 1	0.1	-	-	-	I
	ì		10	-	-	-	0.15	-	-	-	-		-	0.15	-	-	-	1
	1		15	- 1	-	- 1	0.20	- 1	-	1 –	-	-	-	0.20	- 1	-	-	1

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change. When testing the A and B inputs, connect Positive A, Negative A, and Common A together, and also connect Positive B, Negative B, and Common B together.
**The formula given is for the typical characteristics only.

FIGURE 1 – TYPICAL OUTPUT SOURCE AND SINK CHARACTERISTICS TEST CIRCUIT




FIGURE 2 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS




FIGURE 3 - TYPICAL THRESHOLD POINTS







FIGURE 4 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS






Note: Dashed lines indicate high output resistance.

FIGURE 5 - 3-STATE SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH POSITION
^t on HL	1
ton LH	2
toff HL	2
^t off LH	1

*Metal film, \pm 1%, 1/4 W or greater C $_{L}$ = 15 pF, which includes test circuit capacitance.



 V_{OL} and V_{OH} refer to the levels present as a result of the 1 k ohm load resistors.

7

MC14585AL MC14585CL MC14585CP

Advance Information

4-BIT MAGNITUDE COMPARATOR

The MC14585 4-Bit Magnitude Comparator is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit has eight comparing inputs (A3, B3, A2, B2, A1, B1, A0, B0), three cascading inputs (A<B, A=B, and A>B), and three outputs (A<B, A=B, and A>B). This device compares two 4-bit words (A and B) and determines whether they are "less than", "equal to", or "greater than" by a high level on the appropriate output. For words greater than 4-bits, units can be cascaded by connecting outputs (A<B), and (A=B) to the corresponding inputs of the next significant comparator, (input A>B is connected to a high). Inputs (A<B), (A=B), and (A>B) on the least significant (first) comparator are connected to a low, a high, and a high, respectively.

Applications include logic in CPU's, correction and/or detection of instrumentation conditions, comparator in testers, converters, and controls.

- Diode Protection on All Inputs
- Noise Immunity = 45% of VDD typical
- High Fanout >50
- Buffered Outputs Compatable with HTL and Low Power TTL
- Low Quiescent Power Dissipation 25 nW typical
- Expandable
- Applicable to Binary or 8421-BCD Code

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Ratir	ng .	Symbol	Value	Unit
	C14585AL C14585CL/CP	V _{DD}	+18 to -0.5 +16 to -0.5	Vđc
Input Voltage, All Input	s	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n	ı	10	mAdc
Operating Temperature	Range-MC14585AL - MC14585CL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	nge	T _{stg}	-65 to +150	°C

TRUTH TABLE

		11	NPUTS				,	OUTPUT	c
	COMP	ARING		CA	SCADI	NG		JUIPUI	3
A3, B3	A2, B2	A1, B1	A0, B0	A <b< td=""><td>A=B</td><td>A>B</td><td>A < B</td><td>A=B</td><td>A>B</td></b<>	A=B	A>B	A < B	A=B	A>B
A3>B3	×	×	×	X	X	1	0	0	1
A3=B3	A2>B2	×	×	×	X	1	0	0	1
A3=B3	A2=B2	A1>B1	×	×	×	1	0	0	1
A3=B3	A2=B2	A1=B1	A0>B0	X	Х	1	0	0	1
A3=B3	A2=B2	A1=B1	A0=B0	0	0	1	0	0	1
A3=B3	A2=B2	A1=B1	A0=B0	0	1	0	0	1	0
A3=B3	A2=B2	A1=B1	A0=B0	1	0	0	1	0	0
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>×</td><td>Х</td><td>Х</td><td>1</td><td>0</td><td>0</td></b0<>	×	Х	Х	1	0	0
A3=B3	A2=B2	A1 <b1< td=""><td>×</td><td>×</td><td>х</td><td>X</td><td>1</td><td>0</td><td>0</td></b1<>	×	×	х	X	1	0	0
A3=B3	A2 < B2	×	×	×	X	×	1	0	0
A3 <b3< td=""><td>×</td><td>×</td><td>X</td><td>×</td><td>X</td><td>×</td><td>1</td><td>0</td><td>0</td></b3<>	×	×	X	×	X	×	1	0	0


X = Don't Care

This is advance information and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.


McMOS

(LOW POWER COMPLEMENTARY MOS)

4-BIT MAGNITUDE COMPARATOR







V_{DD} = Pin 16 V_{SS} = Pin 8

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

				L			MC14585AL						N	/C14585CL/	CP T			
		1	V_{DD}		°C		+25°C		+12	5°C	-40	o°C		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	Vout	5.0 10 15	-	0.01 0.01 —	-	0 0 0	0.01 0.01 —	-	0.05 0.05 	-	0.01 0.01 -	-	0 0 0	0.01 0.01		0.05 0.05 —	Vdc
"1" Level			5.0 10 15	4.99 9.99 –	_ _ _	4.99 9.99 –	5.0 10 15	- - -	4.95 9.95 –	-	4.99 9.99 -	_	4.99 9.99 –	5.0 10 15	_	4.95 9.95 -	_	
Noise Immunity* V _{Out} ≥3.5 Vdc V _{Out} ≥7.0 Vdc V _{Out} ≥10.5 Vdc		VNL	5.0 10 15	1.5 3.0 –		1.5 3.0 -	2.25 4.50 6.75	- - -	1.4 2.9 –		1.5 3.0 –	_ _ _	1.5 3.0	2.25 4.50 6.75	-	1.4 2.9 -		Vdc
V _{out} ≤1.5 Vdc V _{out} ≤3.0 Vdc V _{out} ≤4.5 Vdc		VNH	5.0 10 15	1.4 2.9 —		1.5 3.0 –	2.25 4.50 6.75	- - -	1.5 3.0 –	- - -	1.4 2.9 —	-	1.5 5.0 —	2.25 4.50 6.75		1.5 3.0 –	-	Vdc
Output Drive Current V _{OH} = 2.5 Vdc Source V _{OH} = 9.5 Vdc V _{OH} = 13.5 Vdc	-	Іон	5.0 10 15	-0.62 -0.62 -		-0.50 -0.50 	-1.7 -0.9 -3.5	- - -	-0.35 -0.35 -	- - -	-0.23 -0.23 -	_ _ _	-0.20 -0.20 	-1.7 -0.9 -3.5	-	-0.16 -0.16 -	_	mAdc
V _{OL} = 0.4 Vdc Sink V _{OL} = 0.5 Vdc V _{OL} = 1.5 Vdc		IOL	5.0 10 15	0.50 1.1 	- - -	0.40 0.50 –	0.78 2.0 7.8	- -	0.28 0.65 -	-	0.23 0.60 —	- - -	0.20 0.50	0.78 2.0 7.8	 	0.16 0.40 —	- -	mAdc
Input Current	-	lin	-	-	-	-	10	-	-	-	-	-	-	10	-	-		pAdc
Input Capacitance, V _{in} = 0 Vdc	-	Cin	-	-	-	-	5	-	-	-	-	-	-	5	-	-	-	pF
Outescent Dissipation**1 (CL = 15 pF, f = 0 Hz) PD = (2.0 mW/MHz) f+ 0.000025 mW PD = (8.0 mW/MHz) f+ 0.00010 mW PD = (18 mW/MHz) f+ 0.00023 mW	1	PD	5.0 10 15	1 1 1	0.025 0.10 ~	-	0.000025 0.00010 0.00023	0.025 0.10 —	-	1.5 6.0		0.25 1.0 —	-	0.000025 0.00010 0.00023	0.25 1.0 –	-	3.5 14 —	mW
Output Rise Time** (C _L = 15 pF) t _r = (3.0 ns/pF) C _L + 25 ns t _r = (1.5 ns/pF) C _L + 12 ns t _r = (1.1 ns/pF) C _L + 8.0 ns	2	t _r	5.0 10 15			-	70 35 25	175 75 –	-	_ _ _	- - -	_	- :	70 35 25	200 110 -			ns
Output Fall Time** (C _L = 15 pF) t _f = (1.5 ns/pF) C _L + 47 ns t _f = (0.75 ns/pF) C _L + 24 ns t _f = (0.55 ns/pF) C _L + 17 ns	2	tf	5.0 10 15		_	-	70 35 25	175 75	-	- - -	-	-	-	70 35 25	200 110	1 -		nş
Turn-Off Delay Time** (C _L = 15 pF) tp _{LH} = (1.9 ns/pF) C _L + 347 ns tp _{LH} = (0.75 ns/pF) C _L + 139 ns tp _{LH} = (0.56 ns/pF) C _L + 102 ns	2	^t PLH	5.0 10 15		-		375 150 110	750 300 –	-			-	-	375 150 110	1125 450		- - -	ns
Turn-On Delay Time** (C _L = 15 pF) tpHL = (1.9 ns/pF) C _L + 247 ns tpHL = (0.75 ns/pF) C _L + 99 ns tpHL = (0.56 ns/pF) C _L + 72 ns	2	^t PHL	5.0 10 15		-	1 1 1	275 110 80	750 300 –	-	_	-		1 1	275 110 80	1125 450 	_	_	ns

^{**}The formula given is for the typical characteristics only.

1 For dissipation at different external load capacitances (C_L) refer to corresponding formula:

1 P_D (C_L) = P_D + 10⁻³ (C_L - 15 pF) V_{DD} or V_{DD}, and f in MHz.

All outputs connected to respective C_L loads.

FIGURE 1 – DYNAMIC POWER DISSIPATION SIGNAL WAVEFORMS




FIGURE 2 - DYNAMIC SIGNAL WAVEFORMS





FIGURE 3 - CASCADING COMPARATORS



LOGIC DIAGRAM

7

MCM14505AL MCM14505CL

64-BIT RANDOM ACCESS READ-WRITE MEMORY

The MCM14505 64-bit random access read-write memory is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Fully decoded on the chip, this memory is organized as 64 one-bit words (64 X 1). Medium speed operation and micropower supply requirements make this device useful for scratch pad or buffer memory applications where power must be conserved or where battery operation is required.

When used with a battery backup, the MCM14505 can be utilized as an alterable read-only memory, allowing the battery to retain information in the memory when the system is powered down, and allowing the battery to charge when power is applied. The micropower requirements of this memory allow quiescent battery operation for great lengths of time without significant discharging.

- Quiescent Power Dissipation = $0.3 \mu W/package$ typical at $V_{DD} = 10 \text{ Vdc}$
- Noise Immunity = 45% of V_{DD} typical
- Supply Voltage Range = 3.0Vdc to 18 Vdc (MCM14505AL)
 4.5Vdc to 16 Vdc (MCM14505CL)
- Single Read/Write Control Line
- Wired-OR Output Capability (3-State Output) for Memory Expansion
- Access Time = 180 ns typical at V_{DD} = 10 Vdc
- Write Cycle Time = 275 ns typical at V_{DD} = 10 Vdc
- Fully Buffered Low Capacitance Inputs
- Guaranteed Fanout of One Low-Power TTL Gate at V_{DD} = 5.0 Vdc (MCM14505AL)

McMOS

(LOW-POWER COMPLEMENTARY MOS)

64-BIT RANDOM ACCESS READ-WRITE MEMORY




L SUFFIX CERAMIC PACKAGE CASE 632

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$).

Unused inputs must always be tied to an appropriate logic voltage level (e.i. either V_{SS} or V_{DD})

MAXIMUM RATINGS (Voltages referenced to V_{SS}, Pin 7)

Rat	ing	Symbol	Value	Unit
DC Supply Voltage	MCM14505A L MCM14505CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Input	is .	Vin	V _{DD} to -0.5	Vdc
DC Current Drain per Pi	n		10	mAdc
Operating Temperature I	Range — MCM14505AL — MCM14505CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Ra	inge	T _{stg}	-65 to +150	°C



See Mechanical Data Section for package dimensions.

				MCM14505AL MCM14505CL														
			VDD	-59	5°C		+25°C		+12	5°C	-40	o°C		+25°C		+8	5°C	
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	-	Vout	5.0 10 15	-	0.01 0.01 -	-	0 0 0	0.01 0.01	1 1 1	0.05 0.05	-	0.01 0.01 -	-	0 0 0	0.01 0.01 	-	0.05 0.05 	Vdc
"1" Level			5.0 10 15	4.99 9.99 		4.99 9.99	5.0 10 15	1 - 1	4.95 9.95 -	-	4.99 9.99 –	-	4.99 9.99 –	5.0 10 15	-	4.95 9.95	-	Vdc
Noise Immunity *	-	VNL	5.0 10 15	1.5 3.0 -	-	1.5 3.0 –	2.25 4.5 6.75	-	1.4 2.9 —	-	1.5 3.0 	-	1.5 3.0 —	2.25 4.5 6.75	_	1.4 2.9 –	-	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc) (V _{out} ≤ 4.5 Vdc)		V _{NH}	5.0 10 15	1.4 2.9 —	-	1.5 3.0	2.25 4.5 6.75	-	1.5 3.0 —		1.4 2.9 —	-	1.5 3.0 -	2.25 4.5 6.75	-	1.5 3.0 —	_	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 9.5 Vdc) (VOH = 14 Vdc)		ЮН	5.0 10 15	-0.62 -0.50 -		-0.5 -0.4 -	-1.2 -0.75 -2.0	-	-0.35 -0.30 -	-	-0.23 -0.19	-	-0.2 -0.16 -	-1.2 -0.75 -2.0	-	-0.16 -0.13	-	mAd
$(V_{OL} = 0.3 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$		lor	5.0 10	0.30 0.90	-	0.25 0.75	0.35 1.2	-	0.18 0.50	-	- 0.6	-	0.15 0.5	0.35 1.2	-	0.10 0.4	-	mAd
(V _{OL} = 1.5 Vdc)			15	-	-	-	4.5	-	-	-	-		-	4.5	_	-	-	<u> </u>
Input Current	-	lin	-	-	-	-	0.01	100		-			~	0.01	100	-		nAdı
Input Capacitance Address, Data Input Strobe CE1	-	C _{in}	-	-	-	-	4.0	-	1	-	-	-		4.0				ρF
(V _{in} = 0) Read/Write Input, CE2, V _{out}			-	-	-	-	6.0	-	-		-		-	6.0	-	-	-	
Quiescent Dissipation	_	PD	5.0 10 15	-	0.025 0.8 0.001	-	0.00015 0.0003 -	0.025 0.10	1 1 1	1.5 6.0	-	0.25	- - -	0.00015 0.0003 0.001	0.25 1.0	-	7.5 30 -	mW

SWITCHING TIMES ($C_L = 15 \text{ pF}$, t_f , $t_f = 20 \text{ ns}$)

Min Strobe Down Time	1,2	tST L	5.0		l	400	100	-	-	- 1		-	500	100	-	-	-	ns
			10		ĺ	100	50	-	•	-	-	-	125	50	-	- 1	-	ì
			15				75	~	-	-		-	-	75	_	-		
Address Setup Time	1,2	t _{setup(A)}	5.0	-	-	-	-100	0	-	- 1	-	-	-	-100	0	- 1	-	ns
	1		10	-	-	-	-40	0	-	- 1	-	-	- 1	-40	0	-	-	
			15	-	-	-	-25	-	-			-		-25		-		İ
Data Setup Time	2	t _{setup} (D)	5.0	-	-	-	-75	0		***	-	-	-	-75	0	-	-	ns
			10		-		-15	0		-	-	-	-	-15	0	-	-	
	ŀ		15	-	-		-5.0	-	-					-5.0	-	-		1
Read Setup Time	1	t _{setup} (R)	5.0				-175	0		-	-	-	-	-175	0	-	-	ns
	ļ		10		-	-	-60	0		-	-	-		-60	0	-		Ì
			15	-	-		-40		-	~			-	-40		-	-	
Write Setup Time	2	t _{setup} (W)	5.0	-			80	275			-	~		80	400	-	_	ns
		actop.	10	-	-	- 1	25	75	- 1				-	25	100	-	-	
			15			-	11	-	-	-	-	-	-	11	-	-	-	
Address Release Time	1,2	trel(A)	5.0	-	-	-	15	50	-	-	-	-		15	75	_	-	ns
	1 1	TOTAL	10		-	1	10	15		- 1		-		10	25	-		
			15	-	-	-	5.0	-	-	-	-		-	5.0	-	- 1	-	
Data Hold Time	2	thold(D)	5.0	_	_	-	10	35		_	_	-		10	50	_		ns
		-noid(D)	10	-	-	-	5.0	10	_	-		-	_	5.0	15	_	_	1118
	ł		15		-	-	2.5				-	-	-	2.5			_	
Read Release Time	1	t _{rei(R)}	5.0		_	_	-90	0	_				_	-90	0		_	ns
	'	(rei(H)	10	_	_	_	-25	0	- 1	_			_	-25	ő	_		'''
	l l	1	15		-	_	-10	_	-	_	_	_	-	-10	-	-	_	
Write Release Time	2	t _{rel(W)}	5.0		-	_	5.0	0	_	_		_	-	5.0	0		_	ns
	1 *	reitvv	10	_	_	_	10	0	_	'	1	i	1	10	0			1113
	İ		15	-			30	-	- '	_			_	30	-	-		
Read Cycle Time	1	t _{cyc(R)}	5.0	-	-	-	500	650	-	-		-		500	750	_	_	ns
	1 '	'cyc(H)	10		_		200	300	-	l .		_	_	200	400		_	'''
	ļ		15	_	-	_	150	-			_	_	_	150	-	_	_	
Write Cycle Time	2	t _{cvc(W)}	5.0	_	_	_	440	600	_	_		_	-	440	700	_	_	ns
	1 *	(CYC(W)	10	-	_	_	275	400			_	~	_	275	550	_	_	1"
	l		15	8-16	-	_	200	_	- 1	_	_	_	_	200	-		_	
Read Access Time	1,4		5.0		_	<u> </u>	400	550	_	-	<u> </u>	_	-	400	650			ns
	1 '.4	tacc(R)	10	_	_	_	180	270	Ĩ. :	_	_	_	_	180	350	_	_	l ns
	1	1	15		_		110	1		_		_	i -	110	350		_	1
0		ł		ļ	 	 		400			 	 	 				- -	+-
Output Disable Delay		t _{d is}	5.0			-	200	160	_	i	_	-	-	200	600	-	-	ns
(10% Output Change Into	1		10	_	_	l	80	160	- '		_	-	-	80	200	-	~	1
1.0 k ohm Load)	i		15		l	-	6Q	_		-	-		- '	60	-	-		i

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change, that the circuit will withstand before producing an output state change.

FIGURE 1 - READ CYCLE TIMING DIAGRAM







FIGURE 2 - WRITE CYCLE TIMING DIAGRAM









7

FIGURE 7 – TYPICAL POWER DISSIPATION CHARACTERISTICS



fST, STROBE FREQUENCY (kHz)



7

OPERATING CHARACTERISTICS

In considering the operation of the MCM14505 CMOS memory, refer to the functional circuit diagram of Figure 8 and timing diagrams shown in Figures 1 and 2. The basic memory cell is a cross-coupled flip-flop consisting of two inverter gates and two P-channel devices for read/write control. The push-pull cell provides high speed as well as low power.

During a read cycle, when the strobe line is high the write selection drivers are disabled and the data from the selected row is available on columns 1b, 2b, 3b, and 4b. The A4 and A5 address bits are decoded to select output data from one of the four columns. The output data is available on the data output pin only when the strobe and read/write lines are high simultaneously and after the read access time, tacc(R), has occurred (see Figure 1). Note that the output is initially disabled and always goes to the logic "O" state (low voltage) before data is valid. The output is in the highimpedance state (disabled) when the strobe line or the R/W line is in the low state. The memory is strobed for reading or writing only when the strobe, CE1, and CE2 are high simultaneously. The R/W line can be a dc voltage during a read or write cycle and need not be pulsed, as shown in the timing diagrams. For this case the R/W line should be a logic "1" (high) for reading and a logic "0" for writing.

When the strobe line is high, the column read/write inhibit gates and the row decoder inhibit gates are disabled, the selected

row is in the low state, and the unselected 15 rows retain their logic "1" level due to the row capacitance that exists when the row decoder inhibit gates are disabled. This capacitive storage mechanism requires a maximum strobe width (see Figure 3) equal to the junction reverse bias RC time constant. When the strobe is returned to a logic "0" the rows are forced to VDD by the row decoder inhibit gates (pullup devices). Similarly the column read/write inhibit gates (pulldown devices) force the column lines to a logic "0" state.

Two column lines are associated with each memory cell in order to write into the cell. The write selection drivers are enabled when the R/W line is a logic "0" and the strobe line is a logic "1". The input data is written into the column selected by the column decoder. For instance, if a "1" is to be written in the memory cell associated with row 1 and column 1, then row 1 would be enabled (logic "0") while column 1b is forced high and column 1a is forced low by the write selection drivers. If a logic "0" is to be written into the cell, then column 1a is forced high and 1b is forced low. The data that is retained in the memory cell is the data that was present on the data input pin at the moment the strobe goes low when R/W is low, or when R/W goes high when the strobe is high.

APPLICATIONS INFORMATION

Figure 9 shows a 256-word by n-bit static RAM memory system. The outputs of four MCM14505 devices are tied together to form 256 words by 1 bit. Additional bits are attained by paralleling the inputs in groups of four. Memories of larger words can be attained by decoding the most significant bits of the address and ANDing them with the strobe input.

Fan-in and fan-out of the memory is limited only by speed requirements. The extremely low input and output leakage current (100 nA maximum) keep the output voltage levels from changing significantly as more outputs are tied together. With the output levels independent of fan-out, most of the power supply range is available as logic swing, regardless of the number of units wired together. As a result, high noise immunity is maintained under all conditions.

Power dissipation is 0.1 μ W per bit at a 1.0-kHz rate for a 5.0-volt power supply, while the static power dissipation is 2.0 nW per bit. This low power allows non-volatile information storage when the memory is powered by a small standby battery.

Figure 10 shows an optional standby power supply circuit for making a CMOS memory "non-volatile". When the usual power fails, a battery is used to sustain operation or maintain stored information. While normal power supply voltage is present, the battery is trickle-charged through a resistor which sets the charging rate. V_B is the sustaining voltage, and V⁺ is the ordinary voltage from a power supply. V_{DD} connects to the power pin on the memory. Low-leakage diodes are recommended to conserve battery power.

The memory system shown in Figure 9 can be interfaced directly with the other devices in the McMOS family. No external components are required.

At the inputs to the CMOS memory, TTL devices can interface directly if an open-collector logic gate such as the MC7407 is used as shown in Figure 11. Driver circuits are not required since the input capacitance is low (4.0 to 6.0 pF). The address, data, and read/write inputs do not need to be fast since they can be changed for the duration when the strobe pulse is low, tSTL (see Figures 1 and 2). For high-speed operation, a push-pull driver should be used if more than five strobe inputs must be driven at one time. One circuit of the type shown in Figure 11 can be used for every ten strobe inputs.

Figures 12, 13, and 14 show methods of interfacing the memory output to TTL logic at various memory voltages. If a VDD of 5.0 volts is used for slow-speed, low-power applications, one transistor and one resistor must be used (Figure 12). The MCM14505AL will drive one low-power TTL gate directly.

If a VDD of 10 volts is used, the output of the memory device can fan out to two low-power TTL gates (Figure 13a) or to a discrete transistor (Figure 13b). The discrete transistor circuit provides higher speed and/or high fan-out. A pulldown resistor at the base of the transistor is not needed for fast turn-off because of the push-pull output of the memory. Turn-on time of the transistor is much faster in Figure 13b since the voltage rise is only 0.75 volt. The low output capacitance of the MCM14505 means that several outputs can be wire-ORed without significantly degrading performance. The read access time is increased by only 20 ns typically for 16 outputs tied together when Figure 13b

Five low-power TTL gates can be driven from the memory output if a V_{DD} of 15 volts is used (Figure 14a). Figure 14b shows the interface if a discrete transistor is used. The 1.0 kilohm resistor in the base is required to insure that not more than 10 mA flows through the output as listed in the maximum ratings. If a 2.0 kilohm collector resistor is used (fan-out = 3), the turn-on time of the transistor is only slightly faster than in the circuit shown in Figure 13b due to the lower output impedance when $V_{DD} = 15$ volts. The voltage at the memory data output has to rise to only 1.3 volts to insure driving a fan-out of three TTL devices.

If a 510-ohm collector resistor is used, 20 TTL loads may be driven. The read access time is increased about 20 ns when four memory outputs are tied together since the output voltage must rise to 3.7 volts before the transistor can sink the full I_{OL} for a fan-out of 20 TTL devices. Almost any NPN transistor with a minimum beta of 15 can be used for the interface shown in Figures 12, 13, and 14.

The high source current from the push-pull output stage of the MCM14505 makes for a simpler interface circuit since a low source current memory requires a differential comparator to achieve high-speed operation.






FIGURE 9 - CMOS 256-WORD BY n-BIT STATIC READ/WRITE MEMORY

FIGURE 10 – STAND BY BATTERY CIRCUIT

FIGURE 11 - TTL TO-CMOS INTERFACE

FIGURE 12 - CMOS-TO-TTL INTERFACE FOR $\mbox{V}_{\mbox{\scriptsize DD}}$ = 5.0 $\mbox{\scriptsize V}$








FIGURE 13 – CMOS-TO-TTL INTERFACE FOR VDD = 10 V





FIGURE 14 - CMOS-TO-TTL INTERFACE FOR V_{DD} = 15 V



MCM14524AL MCM14524CL

Advance Information

1024-BIT READ ONLY MEMORY

The MCM14524 is a complementary MOS mask programmable Read Only Memory (ROM). This device is ordered as a factory special with its unique pattern specified by the user.

This ROM is organized in a 256 x 4-bit pattern. The contents of a specified address (< A0, A1, A2, A3, A4, A5, A6, A7 >) will appear at the four data outputs (B0, B1, B2, B3) following the negative going edge of the clock. When the clock goes high, the data present at the outputs will be latched. The memory Enable may be taken low asynchronously, forcing the data outputs low and resetting the output latches. This device finds application wherever low power or high noise immunity is a design consideration.

- Diode Protection on All Inputs
- Noise Immunity = 45% of V_{DD} typical
- Quiescent Power Dissipation 11 nW/package typical
- Single Supply Operation Either Positive or Negative
- Memory Enable Allows Expansion
- Output Latches Provide a Useful Storage Register

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage MCM14524AL MCM14524CL	V _{DD}	+18 to -0.5 +16 to -0.5	Vdc
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature — MCM14524A L Range — MCM14524CL	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TRUTH TABLE

CLOCK	ENABLE	В0	B1	B2	В3		
V _{DD} —	V _{SS} 1	<address></address>	(Address)	< Address>	(Address)		
v _{ss} v	DD 1	OUTPUT DATA LATCHES					
X	0	0	0	0	0		

X = Don't Care

*Indicates contents of specified Address will appear at outputs as stated above.

This is advance information and specifications are subject to change without notice. See Mechanical Data Section for package dimensions.

McMOS

(LOW-POWER COMPLEMENTARY MOS)

1024-BIT READ ONLY MEMORY



CERAMIC PACKAGE CASE 620

PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high-current mode may occur if V_{in} or V_{out} is not constrained to the range $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

ELECTRICAL CHARACTERISTICS

		\	MC	1		
Characteristic	Symbol	Aqc ADD	Min	+25°C	Max	Unit
Output Voltage "O" Level	V _{out}	5.0	_	0	0.01	Vdc
	000	10	-	0	0.01	
	1	15	-	0	0.01	
"1" Level	İ	5.0	4.99	5.0	-	
		10	9.99	10	-	
		15	14.99	15		
Noise Immunity*	VNL	5.0	1.5	2.25	_	Vdc
(V _{out} ≥ 3.5 Vdc)		10	3.0	4.50	_	1
(V _{out} ≥7.0 Vdc)		15	4.5	6.75	_	
(V _{out} ≥10.5 Vdc)	- V	5.0	1.5	2.25	_	Vdc
(V _{out} ≤ 1.5 Vdc) (V _{out} ≤ 3.0 Vdc)	V _{NH}	10	3.0	4.50	_	l vac
(V _{out} ≤ 4.5 Vdc)		15	4.5	6.75	_	1
	ЮН		+	1	 	mAdo
Dutput Drive Current Source (VOH = 2.5 Vdc)	.0#	5.0	1 _	-0.6	_	
(V _{OH} = 9.5 Vdc)		10	_	-0.33	i –	
(V _{OH} = 13.5 Vdc)	1	15	_	-1.5	_	İ
(V _{OL} = 0.4 Vdc) I _{Sink}	lor	5.0	_	0.21	-	mAdo
(V _{OL} = 0.5 Vdc)	,01	10	_	0.57	_	1
(V _{OL} = 1.5 Vdc)		15	-	2.6		1
nput Current	lin	_	-	10	_	pAdc
Input Capacitance (All Inputs)	C _{in}		-	5.0	_	pF
(V _{in} = 0)	-111				1	"
Quiescent Dissipation	PD					μW
201000011 Distribution		5.0	_	0.011	50	
	ì	10	-	0.031	200	1
		15	_	0.066	-	
Clock Read Access Delay	taccC					ns
(C _L = 15 pF)		5.0	-	1800	-	
		10	-	825	-	
		15	_	530		
Enable Access Delay	t _{accEn}		İ		1	ns
(C _L = 15 pF)		5.0	-	265	_	1
		10 15	_	100 70	_	1
		15	 	1 70		ļ
Output Rise and Fall Time	t _r ,t _f	5.0	_	170	_	ns
$(C_L = 15 pF)$		10	_	75	_	
		15	_	55	_	
Minimum Clock Pulse Width**	PWCH	5.0		130	_	ns
William Clock False Width	· ••CH	10	_	60		""
	i	15	_	60	_	i
	PWCL	5.0	_	1600	_	
	, wcl	10		755	_	
		15	_	500	_	1
Maximum Clock Pulse Width [†]	PWCL	5.0		6.5	_	ms
		10	1	1.5	_	
		15		0.15	_	
Address Setup Time	t _{setup} A	5.0	1 -	0	_	ns
	Ydniae	10	_	o	_	
	l l	15	_	0		
Clock to Enable Setup Time	t _{setupC}	5.0	_	1750	_	ns
·		10	-	800	-	
		15	_	515	-	
Clock to Enable Hold Time	tholdC	5.0	-	0	-	ns
		10	_	0	-	
		15		0		
Address Hold Time	thold _A	5.0	-	0	-	ns
	^	10	-	0	-	1
		15		0		
Typical Dynamic Power Dissipation	PD					mW
(CL = 15 pF, All Outputs)			1			
		5.0		5 mW/MHz) f		
		10		mW/MHz) f (N		
	1	15	1 Po = (200	mW/MHz) f (BALL-1 - 0.00	OOEE mW

^{*}DC Noise Margin (V_{NH}, V_{NL}) is defined as the maximum voltage change from an ideal "1" or "0" input level before producing an output state change.

**The clock can remain high indefinitely with the data remaining latched.

†If clock stays low too long, the dynamically stored data will leak off and will have to be recalled.

FIGURE 1 – OUTPUT DRIVE CURRENT TEST CIRCUIT







FIGURE 2 — SWITCHING TIME TEST CIRCUIT (Refer to timing diagram)



MEMORY READ CYCLE TIMING DIAGRAMS



BLOCK DIAGRAM



CUSTOM PROGRAMMING

By the programming of a single photomask for the MCM14524, the customer may specify the content of the memory.

Address Inputs:

Words are numbered 0 through 255 and are addressed using sequential addressing of Address leads A0 through A7 with A0 as the least significant digit.

Logic "0" is defined as a "low" Address input (V_{1L}). Logic "1" is defined as a "high" Address input (V_{1H}).

	ADDRESS								
WORD		Α7	Α6	A5	A4	А3	A2	A1	A0
Word	0	0	0	0	0	0	0	0	0
Word	1	0	0	0	0	0	0	0	1
Word	2	0	0	0	0	0	0	1	0
Word	3	0	0	0	0	0	0	1	1
1	1	- 1	1	1	1	1	1	1	- 1
1	1	- 1	ı	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1 1	1
ı	1	ı	1	1	1	1	1	1	1
1	1	- 1	1	1	1	1	1	1	1
Word	255	1	1	1	1	1	1	1	1

Two methods may be used to transmit the custom memory pattern to Motorola.

METHOD A: PUNCHED COMPUTER CARDS

A binary coded decimal equivalent of each desired output may be punched in standard computer cards (four cards are required for all 256 words) in numerical (word number) order. 64 words per card are punched in columns 12 thru 75 using the Binary to Hexadecimal conversion table below. Columns 77 and 78 are used to number the cards, which must be in numerical order. Please use characters as shown in the table when punching computer cards.

BINARY TO HEXA- DECIMAL CON- VERSION TABLE							
BINARY WORD DESIRED	CARD CHARACTER						
0 0 0 0	0						
0 0 0 1	1						
0 0 1 0	2						
0 0 1 1	3						
0 1 0 0	4						
0 1 0 1	5						
0 1 1 0	6						
0 1 1 1	7						
1 0 0 0	8						
1 0 0 1	9						
1 0 1 0	A						
1 0 1 1	B						
1 1 0 0	C						
1 1 0 1	D						
1 1 1 0	E						
1 1 1 1	F						

ROM SAMPLE WORD PROGRAMMING FOR PUNCHED CARD

	ADDRESS INPUTS									MPLE OUTP			
WORD NUMBER	Α7	Α6	A5	A4	А3	A2	A1	Α0	В3	В2	В1	во	CARD CHARACTER
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1	0	0	1	1	3
2	0	0	0	0	0	0	1	0	0	0	1	1	3
3	0	0	0	0	0	0	1	1	0	0	0	0	0
1	1	- 1	ı	- 1	- 1	1	- 1	1	1	1	1	ł	1
'	1	- 1	- 1	1	1	1	- 1	1	1	1	1	1	1
1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	1	ı	ı	1	- 1	1
1 1	1	- 1	- 1	1	- 1	- 1	- 1	1	- 1	1	1	- 1	1
1 1	1	4	- 1	1	1	1	ı	1	1	1	ı	- 1	1
255	1	1	1	1	1	1	1	1	1	0	1	0	Α

Shown in columns 12 - 15 on card below

WORD NUMBER

METHOD B: TRUTH TABLE

Use of the truth table presents a simple and direct way to input the memory pattern desired to Motorola. When filling out the table please use a "1" for a high, and a "0" for a low.

CUSTOM PROGRAM for the MCM14524AL/CL Read Only Memory

BIT

BIT

	BIT						
WORD	3	2		0			
0	1		_	П			
1	\vdash						
2			T				
3	T		<u> </u>	М			
4				П			
5	1		Г				
6	1		\vdash	М			
7				П			
8							
9				П			
10	\vdash	<u> </u>		М			
11							
12	$\overline{}$			П			
13				П			
14							
15							
16	Π		Г	П			
17				П			
18							
19	Г						
20							
21							
22							
23							
24	1						
25							
26	Г						
27	Г						
28							
29							
30							
31	T						
32				П			
33							
34			Г				
35							
36							
37							
38	Г						
39							
40				П			
41	Г			П			
42	1	Г		Н			
43				\dashv			
44	Г			H			
45	\vdash	Г		\vdash			
46			Т	\vdash			
47				\vdash			
48		П		П			
49				\Box			
50	Г		П	П			

WORD	3	2	1	0	1	WORD	3	2	1	0
51						102				
52						103			Г	
53						104				
54						105				Г
55					1	106				
56				П		107				
57		\vdash	Г	\vdash		108			Г	Г
58			Г	\vdash		109			Т	
59	Г		Г			110		Т		Г
60			_	\vdash		111			Н	
61	\vdash	\vdash	\vdash	_		112		_	\vdash	
62	Т	\vdash	\vdash			113			_	<u> </u>
63	_	_	_	-		114				
64	_	\vdash	\vdash			115		-	Г	
65	┢	\vdash	Н	_		116			\vdash	
66	H	\vdash	\vdash	 		117				
67	_	_	_			118			_	_
68	_	_	\vdash	_		119		_	_	_
69	-	-	┢	 		120	\vdash		Н	\vdash
70	\vdash		┢┈	-		121	Н	_	Н	┢
71	 	┝	\vdash	-	1	122			\vdash	\vdash
72	-	\vdash	┢	 		123			_	-
73	┝	-	⊢	 		124	-		H	┢
74	⊢	-	⊢	 		125	\vdash	-	H	┝
75	⊢	-	-	⊢		126	Н	-	-	<u> </u>
76	├-	├	\vdash	⊢		127	-	_	-	-
77	⊢	\vdash	⊢	-		128	Н	_	Н	⊢
78	├	-	├	_		129	Н		H	-
78 79	├	-	-	_		130	-		<u> </u>	-
	├	├-	\vdash	-		131	-	_	-	├-
80	├	<u> </u>	⊢			132	-		-	-
81	┡—	-	├	_			-	-	<u> </u>	<u> </u>
82	ļ	<u> </u>	<u> </u>	<u> </u>		133	\vdash		_	<u> </u>
83	<u> </u>	<u> </u>	⊢			134			Н	-
84	<u> </u>	<u> </u>	ļ	<u> </u>		135	H		L	_
85	<u> </u>	┞-	<u> </u>	<u> </u>		136			Ш	_
86	<u> </u>	<u> </u>	┡-	_		137	\vdash		ш	<u> </u>
87	\vdash		L			138			\Box	_
88	_	L	_			139				<u> </u>
89	<u> </u>	L_	<u> </u>	_		140	_			<u> </u>
90	_	<u> </u>	<u> </u>	_		141	_		<u> </u>	_
91	L		L_			142	Щ		Ш	_
92	<u> </u>	_	L_			143	Ш			_
93	<u> </u>		L			144	Ш		L_	_
94			L			145				_
95		L				146	لـــا			L
96						147				L
97						148				
98						149				Ĺ
99						150				
100						151				
101			L			152	Ш			_
			L							L

	BIT						
WORD	3	2	1	0			
153							
154							
155							
156			_				
157	Н			_			
158		_		_			
159		_	_	_			
160	-		-	┢			
161	\vdash			Н			
162	\vdash	\vdash		_			
163	Н		_	_			
164	\vdash	\vdash		_			
165	\vdash		Н	\vdash			
166	Н	-	_	-			
167	-	-		\vdash			
168	-		-	-			
169	Н	\vdash	-	-			
170	-		-	-			
171	-	-	-	-			
172		-		-			
173	-	-	\vdash	\vdash			
174	Н			-			
175	-	-		-			
176				-			
177	-			_			
178	\vdash		-				
179	-			-			
180		_		-			
181	-	-	-	Н			
182	_	_		-			
183	-	_	_	_			
	_	-	\vdash	-			
184	Н	-	-	-			
185	\vdash			<u> </u>			
186							
187				\vdash			
188	L			-			
189	L.,	L					
190	Ш						
191	L	Щ	Ш	Щ			
192	L.	Ш					
193	Ш	Ш					
194							
195							
196							
197							
198							
199							
200							
201							
202							
203							

BIT

·	BIT							
WORD	3	3 2 1						
204	۲	۲	ŀ	⊢∸				
205	⊢	┝	-	├─				
205	├	\vdash	⊢	-				
	⊢	-	<u> </u>	├—				
207		<u> </u>	\vdash	<u> </u>				
208	_	<u> </u>	ļ	<u> </u>				
209	<u> </u>	_	L_	_				
210		<u> </u>	<u> </u>	_				
211		<u> </u>	_	_				
212								
213	<u> </u>		L					
214								
215		L						
216								
217								
218								
219								
220								
221								
222								
223		Г						
224								
225								
226			Г					
227	<u> </u>	_	<u> </u>					
228		┪	\vdash					
229	\vdash	-	\vdash	\vdash				
230	\vdash	\vdash	<u> </u>					
231		 	-	-				
232	1	⊢	\vdash	-				
233	├	-	-					
234	├─	\vdash	⊢	-				
	├	-	\vdash	-				
235	├—	┞	├-	\vdash				
236	├	-	┡	_				
237	<u> </u>	\vdash	⊢-	ш				
238	\vdash	<u> </u>	<u> </u>	\vdash				
239	<u> </u>	<u> </u>	Ш	L.				
240	L_	L_	<u> </u>	L.,				
241			_					
242	<u> </u>	<u></u>	_					
243								
244								
245								
246								
247								
248								
249								
250								
251		Т	Т					
252	Т		\vdash					
253	\vdash	\vdash	\vdash					
254		\vdash	\vdash	\vdash				
255	-	<u> </u>	\vdash					
		L						

Technology Overview

5 Family Data

6 Mechanical Data

7 Data Sheets