
SPECIAL FUNCTION ANALOG AND DIGITAL GIRGUITS

National





Edge Index by Function

Here is the new Special Function Analog and Digital Circuits data book. It contains detailed information for specifying and applying special amplifiers, buffers, clock drivers and analog switches.

For information regarding newer devices introduced since the printing of this handbook, or for further information on the listed parts, please contact our local representative, distributor or regional office.

Amplifiers

Buffers

Sample and Hold Amplifiers

Comparators

Analog Switches

Mos Clock Drivers

Digital Drivers

Power Supplies

Physical Dimensions

2

3

4

5

6

7

8

9

Manufactured under one or more of the following U.S. patents: 3083782, 3189758, 3231797, 3303356, 3337871, 3333071, 3381071, 3308525, 342642, 3421025, 3426423, 3440458, 3518750, 3595897, 3557431, 3560755, 3596218, 3571630, 3575698, 3579059, 3593069, 3597640, 3607469, 3617859, 3631312, 3633052, 3638131, 3648071, 3551565, 3693248.

National does not assume any responsibility for use of any circuity described; no circuit patent incenses are implied; and National reserves the right, at any time without notice, to change said circuity.






Ordering Information

For available packages, consult each data sheet. Then refer to the package drawings in the back of the catalog.

The ordering information for National devices covered in this catalog is as follows:



DEVICE FAMILY

AH - Hybrid Analog Switch

AM - Monolithic Analog Switch

DH - Hybrid Digital Driver

LH - Hybrid Linear Circuit

MH - Clock Driver

PSM — Power Supply Module

SHM - Sample and Hold Module

DEVICE NUMBER

4, 5, or 6 digit number.

Suffix Indicators:

A - Improved Electrical Specification

 $C-{\sf Reduced\ Temperature\ Range}$

PACKAGE

D - Glass/Metal Dual-In-Line Package

F - Flat Package

G - TO-8 (12 lead) Metal Can

H - TO-5 (multi-lead) Metal Can

J - Glass/Glass Dual-In-Line Package

N - Molded Dual-In-Line Package



Table of Contents

Edge Index by Function	i
	iii
Alpha-Numerical Index	vii
Military Hybrid Op Amp Selection Guide	ix
Industrial Hybrid Op Amp Selection Guide	x
Commerical Hybrid Op Amp Selection Guide	xi
FET Op Amp Cross Reference Guide	xii
Analog Switch Cross Reference Guide	xiii
Application Note Guide	xiv
··	
AMPLIFIERS – SECTION 1	
LH0001 Low Power Op Amp	1-1
LH0001A/LH0001AC Micropower Op Amp	1-4
LH0003/LH0003C Wide Bandwidth Op Amp	1-7
LH0004/LH0004C High Voltage Op Amp	1-9
LH0005/LH0005A Wide Band Op Amp	1-12
LH0005C Wide Band Op Amp	1-15
LH0020/LH0020C High Gain Instrumentation Amp	1-17
LH0021/LH0021C 1.0 Amp Power Op Amp	1-19
LH0022/LH0022C High Performance FET Op Amp	1-26
<u>g</u>	1-20
LH0024/LH0024C High Slew Rate Bipolar Op Amp	1-35
LH0032/LH0032C High Slew Rate FET Op Amp	
LH0036/LH0036C Low Power Instrumentation Amp	1-41
LH0041/LH0041C 0.2 Amp Power Op Amp	1-19
LH0042/LH0042C Low Cost FET Op Amp	1-26
LH0045/LH0045C Two Wire Transmitter	1-49
LH0052/LH0052C Precision FET Op Amp	1-26
LH0061/LH0061C 0.5 Amp Wide Band Op Amp	1-60
LH0062/LH0062C High Speed FET Op Amp	1-63
LH740A/LM740AC FET Op Amp	1-69
LH2101A/LH2201A/LH2301A Dual LM101A	1-71
LH2108/LH2208/LH2308 Dual LM108	1-73
LH2108A/LH2208A/LH2308A Dual LM108A	1-73
LH24250/LH24250C Dual LM4250	1-75
BUFFERS – SECTION 2	
LH0002/LH0002C Current Booster	2-1
LH0033/LH0033C Fast FET Buffer	2-4
LH0063/LH0063C Damn Fast FET Buffer	2-4
SAMPLE AND HOLD AMPLIFIERS — SECTION 3	
	3-1
LH0043/LH0043C Fast Sample And Hold	
SHM6401 Complete Sample And Hold	
orange to the complete camping rate from the control of the contro	- · •
COMPARATORS – SECTION 4	
LH2111/LH2211/LH2311 Dual LM111	4-1
LIIZITI/LIIZZTI/LIIZOTI Dudi Livitti	

ANALOG SWITCHES – SECTION 5	
AH0014/AH0014C DPDT MOS FET Switch	
AH0015/AH0015C Quad SPST MOS FET Switch	-1
AH0019/AH0019C Dual DPST MOS FET Switch	- 1
AH0120 Series JFET Switches	-4
AH2114/AH2114C DPST JFET Switch	-11
AH5009 Series Low Cost JFET Switches	-13
AM1000 High Speed JFET Switch	-20
7 Million Figure Opera of E. Common First Common Figure 1	-20
AM1002 High Speed JFET Switch	-20
AM2009/AM2009C Six Channel MOS Multiplexer	-22
AM3705/AM3705C Eight Channel MOS Multiplexer	-24
MM450/MM550 Dual Differential MOS FET Switch	-27
MM451/MM551 Four Channel MOS FET Switch	-27
MM452/MM552 Four Transistor MOS FET Package	-27
MM454/MM554 Four Channel MOS FET Commutator	-31
MM455/MM555 Three Transistor MOS FET Package	-27
MM4504/MM5504 Six Channel MOS Multiplexer	-22
MOS CLOCK DRIVERS – SECTION 6	
MH0007/MH0007C DC Coupled MOS Clock Driver	- 1
MH0009/MH0009C DC Coupled Two Phase Clock Driver	-3
MH0012/MH0012C High Speed Clock Driver6-	-5
MH0013/MH0013C Two Phase Clock Driver	-7
MH0025/MH0025C Low Cost Two Phase Clock Driver	-11
MH0026/MH0026C 5 MHz Two Phase Clock Driver	-14
MH7803/MH8803 Two Phase Oscillator/Clock Driver	-23
MH8808 Dual High Speed Clock Driver	-27
DIGITAL DRIVERS – SECTION 7	
DH0006/DH0006C 1.5 Amp Relay/Lamp Driver	
DH0008/DH0008C 3 Amp Relay/Lamp Driver	
DH0011/DH0011C 40V, 250 mA Driver	
	-10
DH0017C 50V, 500 mA Driver	-10
DH0018C 100V, 500 mA Driver	-10
DH0028C Hammer Driver	-13
DH0034/DH0034C High Speed Dual Level Translator	-15
DH0035/DH0035C Pin Diode Driver	-18
DH3467C Quad PNP Core Driver 7-2	-20
DH3725C Quad NPN Core Driver	-22
DH6376C Quad NPN Core Driver	-24
POWER SUPPLIES – SECTION 8	
PSM6501 ±15V, 100 mA Power Supply 8-	- 1
PUNCHE LA PUNCHUNA DESTINA	
PHYSICAL DIMENSIONS — SECTION 9	- 1



Alpha-Numerical Index

AH0014/AH0014C DPDT MOS FET Switch	5-1
AH0015/AH0015C Quad SPST MOS FET Switch	5-1
AH0019/AH0019C Dual DPST MOS FET Switch	5-1
AH0120 Series JFET Switches	5-4
AH2114/AH2114C DPST JFET Switch	5-11
AH5009 Series Low Cost JFET Switches	5-13
AM1000 High Speed JFET Switch	5-20
AM1001 High Speed JFET Switch	5-20
AM1002 High Speed JFET Switch	5-20
AM2009/AM2009C Six Channel MOS Multiplexer	5-22
AM3705/AM3705C Eight Channel MOS Multiplexer	5-24
DH0006/DH0006C 1.5 Amp Relay/Lamp Driver	7-1
DH0008/DH0008C 3 Amp Relay/Lamp Driver	7-4
DH0011/DH0011C 40V, 250 mA Driver	7-7
DH0016C 70V, 250 mA Driver	
DH0017C 50V, 500 mA Driver	7-10
DH0018C 100V, 500 mA Driver	7-10
DH0028C Hammer Driver	7-13
DH0034/DH0034C High Speed Dual Level Translator	7-15
DH0035/DH0035C Pin Diode Driver	7-18
DH3467C Quad PNP Core Driver	7-20
DH3725 Quad NPN Core Driver	7-22
DH6376 Quad NPN Core Driver	7-24
LH0001 Low Power Op Amp	1-1
LH0001A/LH0001AC Micropower Op Amp	1-4
LH0002/LH0002C Current Booster	2-1
LH0003/LH0003C Wide Bandwidth Op Amp	1-7
LH0004/LH0004C High Voltage Op Amp	1-9
LH0005/LH0005A Wide Band Op Amp	1-12
LH0005C Wide Band Op Amp	1-15
LH0020/LH0020C High Gain Instrumentation Amp	1-17
LH0021/LH0021C 1.0 Amp Power Amp	1-19
LH0022/LH0022C High Performance FET Op Amp	1-26
LH0023/LH0023C Precision Sample And Hold	3-1
LH0024/LH0024C High Slew Rate Bipolar Op Amp.	1-33
LH0032/LH0032C High Slew Rate FET Op Amp.	1-36
LH0033/LH0033C Fast FET Buffer	2-4
LH0036/LH0036C Low Power Instrumentation Amp	1-41
LH0041/LH0041C 0.2 Amp Power Op Amp	1-19
LH0042/LH0042C Low Cost FET Op Amp.	1-26
LH0043/LH0043C Fast Sample And Hold	3-1
LH0045/LH0045C Two Wire Transmitter	1-49
LH0052/LH0052C Precision FET Op Amp	1-26
LH0053/LH0053C Very Fast Sample and Hold	
LH0061/LH0061C 0.5 Amp Wide Band Op Amp	1-60
LH0062/LH0062C High Speed FET Op Amp	
LH0063/LH0063C Damn Fast FET Buffer	
LH740A/LH740AC FET Op Amp	
LH2101A/LH2201A/LH2301A Dual LM101A	1-71
Elizion Verizzon Verizzon Duar Emilion C	. , ,

LH2108/LH2208/LH2308 Dual LM108	1-73
LH2108A/LH2208A/LH2308A Dual LM108A	1-73
LH2110/LH2210/LH2310 Dual LM110	2-15
LH2111/LH2211/LH2311 Dual LM111	4-1
LH24250/LH24250C Dual LM4250	1-75
MH0007/MH0007C DC Coupled MOS Clock Driver	6-1
MH0009/MH0009C DC Coupled Two Phase Clock Driver	6-3
MH0012/MH0012C High Speed Clock Driver	6-5
MH0013/MH0013C Two Phase Clock Driver	6-7
MH0025/MH0025C Low Cost Two Phase Clock Driver	6-11
MH0026/MH0026C 5 MHz Two Phase Clock Driver	6-14
MH7803/MH8803 Two Phase Oscillator/Clock Driver	6-23
MH8808 Dual High Speed Clock Driver	6-27
MM450/MM550 Dual Differential MOS FET Switch	5-27
MM451/MM551 Four Channel MOS FET Switch	5-27
MM452/MM552 Four Transistor MOS FET Package	5-27
MM454/MM554 Four Channel MOS FET Commutator	5-31
MM455/MM555 Three Transistor MOS FET Package	5-27
MM4504/MM5504 Six Channel MOS Multiplexer	5-22
PSM6501 ±15V, 100 mA Power Supply	8-1
SHM6401 Complete Sample And Hold	2 15

Military Hybrid Op Amp Selection Guide

MULITARY	TEMPERATURE	RANGE:	-55°C to +125°C	

	Device	Input Offset Voltage Max (mV)	Input Offset Voltage Drift Typ (μV/ °C)	Input Offset Current Max (nA)	Input Bias Current Max (nA)	Voltage Gain Min (Volts/V)	Bandwidth A _V = 1 Typ (MHz)	Slew Rate $A_{V} = 1$ TYP $(V/\mu s)$	Output Current (mA)	Supply \ Min (V)	Voltage Max (V)	Common Mode Range (V)	Differential Input Voltage (V)	Supply Current Max (mW)	Compensation Components	Package Type
LH00	001	1	4	20	100	25,000	1	.25	±5	±5	±20	±V _s	±7	.5	2	TO-5
LH00	001A	2.5	3	20	100	25,000	1	.25	±5	±5	±20	±V _s	±7	.5	2	TO-5 DIP F.P.
LH00	002	30	(Note 2)	10×10^{3}	10 ⁴	.95	50	100	±100	±5	±22	±V _s	(Note 2)	100	0	TO-5 DIP
LH00	003	3	4	200	2000	15	30 (Note 1)	30 (Note 1)	±50	±5	±20	$\pm V_{\varsigma}$	±7	30	2	TO-5
LH00	004	1	4	20	100	30	1	.25	±15	±5	±45	±V _s	± 7	1.5	2	TO-5
LH00	005	10	20	20	50	2	30 (Note 1)	20 (Note 1)	±50	±9	±20	$\pm V_s$	±15	90	3	TO-5
LH00	020	2.5	10	50	250	100,000	1	.25	±40	±5	±22	±V _s	±30	50	2	TO-5
LH00	021	3	3	100	300	100,000	1	3	±1000	±5	±18	$\pm V_s$	±30	35	0	TO-3
LH00	022	4	5	.002	.01	100,000	1	3	±10	±5	±22	$\pm V_s$	±30	35	0	TO-5 DIP F.P.
LH00	024	4	20	3×10^{3}	20×10^3	4000	50	400	±100	±9	±18	±V _s	±5	252	1	TO-5
LH00	032	5	25	.01	.02	1000	50	500	±100	±5	±18	±V _s	±30	200	2	TO-8
LH00)33	10	(Note 3)	(Note 3)	.1	.97 (Note 3)	100	1500	±100	±5	±20	±V _s	(Note 3)	220	0	TO-8 8 PIN J
LH00	041	3	3	100	300	100,000	1	3	±200	±5	±18	±V _s	±30	35	0	TO-8 8 PIN J
LH00	042	20	5	.005	.025	50,000	1	3	±10	±5	±22	±V _s	±30	35	0	TO-5 DIP F.P.
LH00	052	.5	2	.0001	.001	100,000	1	3	±10	±5	±22	±V _s	±30	25	0	TO-5 DIP
LH00	061	4	5	100	300	50,000	15	70	±500	±5	±18	±V _s	(Note 4)	100	1	TO-3
LH00	062	5	5	.001	.025	50,000	15	70	±6	±5	±20	±V _s	±30	80	0	TO-5 DIP
LH00	063	25	(Note 1)	(Note 3)	.2	.96 (Note 3)	150	6000	±400	±5	±18	$\pm V_s$	(Note 3)	500	0	TO-3
LH21	101A	3	15	20	100	50k	1	.5	7.5	±3	±22	±12	±30	3	1	DIP F.P.
LH21	108	3	15	.4	3	50k	1	.3	1	±2	±20	±14	(Note 4)	.6	1	DIP F.P.
LH21	A80	1	5	.4	3	80k	1	.3	1	±2	±20	±14	(Note 4)	.6	1	DIP F.P.
LH21	110	6	12		10	.999	20	30	1	±5	±18	±10	•	5.5	0	DIP F.P.
LH24	1250	4		5	15	10 0 k	.25	.16	.75	±1	±18	±12	±15	.03 set	0	DIP F.P.

Note 1: Specified for A_V = 10. Note 2: Current booster. *Not specified. Note 3: Voltage follower.

Note 4: Inputs have shunt-diode protection; current must be limited.

INDUSTRIAL TEMPERATURE RANGE: -25°C to +85°C

Device	Input Offset Voltage Max (mV)	Input Offset Voltage Drift Typ (μV/°C)	Input Offset Current Max (nA)	Input Bias Current Max (nA)	Voltage Gain Min (Volts/V)	Bandwidth A _V = 1 Typ (MHz)	Slew Rate A _V = 1 Typ (V/μs)	Output Current (mA)	Supply Min (V)	Voltage Max (V)	Common Mode Range (V)	Differential Input Voltage (V)	Supply Current Max (mW)	Compensation Components	Package Types
LH0001AC	5	3	60	200	.25	1	.25	±5	±5	±20	±V _s	±7	1.3	2	TO-5 DIP F.P
LH0002C	30	(Note 2)	10 x 10 ³	104	.95 (Note 2)	50	100	±100	±5	±22	±V _s	(Note 2)	100	0	TO-5 DIP
LH0003C	3	4	200	2000	15,000	30 (Note 1)	30 (Note 1)	+50	±5	±20	± V s	±7	30	2	TO-5
LH0004C	1.5	4	45	120	30,000	1	.25	±15	±5	±45	+ V ,	± 7	1.5	2	TO-5
LH0005C	10	25	25	100	2000	30 (Note 1)	20 - (Note 1)	±50	÷9	±20	±V _s	±15	90	3	TO-5
LH0020C	6	10	200	500	50,000	1	.25	±100	±5	±18	±V _s	±30	50	2	TO-5
LH0021C	6	5	200	500	100,000	1	3	±1000	±5	±18	±V,	±30	40	0	TO-3
LH0022C	6	5	.005	.025	75,000	1	3	:10	±5	±22	±V _s	±30	24	0	TO-5 DIP F.P
LH0024C	8	25	5 x 10 ³	22×10^{3}	3500	50	400	± 100	±9	±18	±V _s	±5	252	1	TO-5
LH032C	15	25	.02	.5	700	50	500	±100	±5	±20	±V,	±30	220	2	TO-8
LH0033C	20	(Note 3)	(Note 3)	.15	.96 (Note 3)	100	1500	±100	±5	±20	$\pm V_s$	(Note 3)	240	0	TO-8 8 PIN J
LH0041C	6	5	200	500	100,000	1	3	±200	± 5	±18	±V _s	±30	40	0	TO-8 8 PIN J
LH0042C	20	10	.01	.05	25,000	1	3	±10	±5	±22	±V _s	±30	28	0	TO-5 DIP F.P
LH0052C	1	5	.0002	.005	75,000	1	3	± 10	±5	±22	±V _s	±30	30	0	TO-5 DIP
LH0061C	10	5	200	200	25,000	15	70	±500	±5	±18	±V _s	(Note 4)	150	1	TO-3
LH0062C	15	10	.002	.065	25,000	15	70	±6	±5	±20	±V,	±30	120	0	TO-5 DIP
LH0063C	50	(Note 3)	(Note 3)	.2	.96 (Note 3)	150	6000	±400	±5	±18	±V _s	(Note 3)	500	0	TO-3
LH2201A	2	15	20	75	25k	1	.5	5	±3	±22	±12	±30	3	1	DIP F.P.
LH2208	2	15	.2	2	50k	1	.3	1	±2	±20	±14	(Note 4)	.4	1	DIP F.P.
LH2208A	.5	5	.2	2	80k	1	.3	1	±2	±20	±14	(Note 4)	.4	1	DIP F.P.
LH2210	4	*	•	3	.999	9 20	30	1	±5	±18	±10	•	5.5	0	DIP F.P.

Note 1: Specified for $A_V = -10$.

Note 2: Current booster.

Note 3: Voltage follower.

Note 4: Inputs have shunt-diode protection; current must be limited.

Commercial Hybrid Op Amp Selection Guide

COMMERCIAL TEMPERATURE RANGE: 0°C < TA < +70°C

Device	Input Offset Voltage† Max (mV)	Input Offset Voltage Drift Max (µV/°C)	Input Offset Current† Max (nA)	Input Bias Current† Max (nA)	Voltage Gain† (Volts/V)	Bandwidth A _V = 1 Typ (MHz)	Slew Rate A _V = 1 Typ (V/µs)	Output Current Max (mA)	Supply Min Typ (V)	Voltage Max Typ (V)	Common Mode Range (V)	Differential Input Voltage (V)	Supply Current† Max (mA)	Compensation Components	Package Types
LH2301A	7.5	30	50	250	25k	1	.5	5	±3	±18	±12	±30	3	1.	DIP F.P.
LH2308	7.5	30	1	7	25k	1	.3	1	±2	±18	±14	(Note 1)	.8	1	DIP F.P.
LH2308A	.5	5	1	7	80k	1	.3	1	±2	±20	±14	(Note 1)	.8	1	DIP F.P.
LH2310	7.5		*	7	.999	20	30	1	±5	± 18	±10	*	5.5	0	DIP F.P.
LH24250C	6	•	10	30	75k	.25	.16	.75	±1	±18	±12	±15	.03 set	0	DIP F.P.

*Not specified.

†Guaranteed at +25°C.

Note 1: Inputs have shunt-diode protection; current must be limited.

DEVICE NO.	PACKAGE	NEAREST NATIONAL EQUIVALENT	DEVICE NO.	PACKAGE	NEAREST NATIONAL EQUIVALENT	DEVICE NO.	PACKAGE	NEAREST NATIONAL EQUIVALENT	DEVICE NO.	PACKAGE	NEAREST NATION EQUIVALENT
Analog Devices			Fairchild			Siliconix			Zeltex		
AD503-(J. K)	TO-5	LH0042C pin for pin	U587740312			L120A	TO-5	LH0042	ZA801-(D1, E1)	DIP	LH0042C
AD503-(S)	TO-5	LH0042 pin for pin	(μA740)	TO-5	LH0042 pin for pin	L120C	TO-5	LH0042C	ZA801-(M1, M2)		LH0042C
AD506-(J, K)	TO-5	LH0022C pin for pin	U5B7740393			L137AA	TO-5	LH0022	ZA801-(M3)	DIP	LH0022C
D506-(S)	TO-5	LH0022C* pin for pin	(µA740C)	TO-5	LH0042C pin for pin	L137CA	TO-5	LH0022C	ZA801-(T1)	TO-8	LH0042C
AD511	MOD	LH0042C							ZA802-(M1, M2)		LH0022C
D513-(J, K)	TO-5	LH0042C* pin for pin				I			ZA803-(M1)	MOD	LH0052C
AD513-(S)	TO-5 TO-5	LH0042* pin for pin LH0022C* pin for pin				1	onductor (Amelco	o)	ZA804-(M1, M2) ZA903-(M1, M2)		LH0042C LH0052C
AD516-(J, K) AD516-(S)	TO-5	LH0022° pin for pin	Intech			2404BG	TO-8	LH0042C	133	MOD	LH0022C
DP517	MOD	LH0042C		1400	1.1100400	2405BG	TO-8	LH0042C	133-03	MOD	LH0052C
1501-(A, B, C,)	TO-8	LH0022C	A100	MOD MOD	LH 00 42C LH 00 42C	2709BG	TO-8	LH0042C	133-04	MOD	LH0022C
0-(J, K,)	TO-8	LH0042C	A101 A102	MOD	LH0042C	2809BG 2740BE	TO-8	LH0042C	134	MOD	LH0042C
1-(J, K, L)	MOD	LH0052C	A102	MOD	LH0022C	2740BE 2841BE	TO-5 TO-5	LH0042C	134D	MOD	LH0042C
2-(J, K, L)	MOD	LH0052C	A122	MOD	LH0052	2841BE 2741BF	TO-5	LH0042C LH0042C	135	MOD	LH0062C
3-(J)	MOD	LH0022C	A123	MOD	LH0052	2741BH	TO-8	LH0042C	1		
4-(J, K)	MOD	LH0062C	A125	MOD	LH0052C	1 27711317		21100420			
5-(J, K)	MOD	LH0062C	A130	MOD	LH 00 62C						
42-(A, B, C)	MOD	LH0042C	A131	MOD	LH0062C	Teledyne Nexus	Philirick				
46-(J, K) 49-(J, K)	MOD MOD	LH0022C LH0062C	A136	MOD	LH0062C	QFT	MOD	LH0042C	1		
49·(J, N)	WIGE	E110082C	A137 A148-(A, B, C)	MOD MOD	LH0062C LH0042C	QFT	MOD	LH0042C			
These amps use	feedforward co	impensation to boost slew	A148-(A, B, C)	MOD	LH0042C	QFT-2B	MOD	LH0052C			
		np see LH0062/LH0062C	A1027	MOD	LH0022C	QFT-5	MOD	LH0042C			
			A1027		21100220	QFT-5	MOD	LH0042C	1		
		ļ				Q25AH	TO-8	LH0042C			
						PP25A	MOD	LH0042C	1		
Bell and Howell			Intersil			1003 100301	MOD MOD	LH0052C LH0052C	i		
						100501	MOD	LH0042C	1		
20-008	MOD	LH0042C	ICH8500 ICH8500A	TO-5 TO-5	LH0052 pin for pin LH0052 pin for pin	1008	MOD	LH0042C			
20-108 20-208	MOD TO:8	LH0042C LH0022	ICH8500A	TO-5	LH0052C pin for pin	1009	MOD	LH0042C	1		
20-208 20-248	TO-8	LH0022C	ICL8007C	TO-5	LH0042C pin for pin	100901	MOD	LH0042C			
0 240	10 0	21100220	ICL8007M	TO-5	LH0042 pin for pin	100902	MOD	LH0042C	1		
			ICL8007AM	TO-5	LH0042 pin for pin	1011	MOD	LH0062C	1		
			ICL8007AC	TO-5	LH0042C pin for pin	101101	MOD	LH0062C	į.		
						101102	MOD	LH0062C	1		
Burr-Brown						1019 1021	MOD MOD	LH0032C LH0022C	1		
307/12C	MOD	LH0042C				1023	MOD	LH0052C	1		
308/12C	MOD	LH0042C	OEI			102301	MOD	LH0052C			
3312/12C	MOD	LH0042C				1025	MOD	LH0032C			
3313/12C	MOD	LH0042C	9714	MOD	LH0042C	1408	MOD	LH0052C			
3341/15C	MOD	LH 00 32C	97 1 5 9716	MOD MOD	LH0062C LH0042C	140801	MOD	LH0052C			
342/15C	MOD	LH0032C	9717	MOD	LH0042C	140802	MOD	LH0052C			
348/03	MOD	LH0052C	9718	MOD	LH0062C	140810 1402	TO-8 TO-8	LH0052C			
349/03 350/03	MOD MOD	LH0 0 26C LH0 04 2C	9720	MOD	LH0032C	1402	TO-8	LH0042C LH0042C			
3400-(A, B)	MOD	LH0042C LH0032C	9721	MOD	LH0042C	140201	TO-8	LH0042C	1		
3401-(A, B)	MOD	LH0062C	9723	MOD	LH0032C	1407	TO-8	LH0042C			
3402-{A, B)	MOD	LH0062C	_			140701	TO-8	LH0042C			
3403-(A, B)	MOD	LH0042C	Signetics			1414	MOD	LH0062C	I		
3420-(J, K, L)	MOD	LH0052C	SU536T	TO-5	LH0042C pin for pin	141410	DIP	LH0062C	1		
3421-(J, K, L)	MOD	LH0052C	SU740C	TO-5	LH0042C pin for pin	1421	TO-5	LH0042C			
						1			1		

Analog Switch Cross Reference Guide

DEVICE NUMBER	FUNCTION	NATIONAL FUNCTIONAL EQUIVALENT	DEVICE NUMBER	FUNCTION	NATIONAL FUNCTIONAL EQUIVALENT	DEVICE NUMBER	FUNCTION	NATIONAL FUNCTIONAL EQUIVALENT
Dixon			Siliconix (Con't)			Teledyne Semicor	nductor (Amelco)	
DAS2114	SPDT 100 phm	AH2114 (pin for pin)	DG125	Obsolete - see DG501	AM3705	2107BE	SPST - 100 ohm	1/2 AH0126
DAS2126	SPDT - 50 ohm	AH0162	DG126 thru	TTL Compatible - JFET	AH0126 thru	2110BE	SPST - 500 ohm	1/2 AH0126
DAS2128	Q ad SPST - 50 ohm	2-AH0152	DG164 Series	Analog Voltage Switches	AH0164 Series	2114BF	SPDT - 100 ohm	AH2114 (pin for pin)
DAS2132	Frual SPST — 50 ohm	AH0152			(pin for pin — see note 1)	2126BG	SPDT - 500 ohm	AH0162
DAS2133	Dual SPST - 50 ohm	AH0152	DG169	Obsolete – see DG173	AH0014	2127BG	DPST - 500 ohm	AH0152
DAS2136	Dual SPST - 50 ohm	AH0152	DG171	SPST - 100 ahm	AM1000	2128BG	Quad SPST — 500 ohm	2-AH0152
DAS2137	Dual SPST – 50 ohm	AH0152	DG172	4CH MUX — 400 ohm	AH0015	2130BG	Dual SPST 50 ohm	AH0152 AH0146
			DG173 DG175	DPDT 400 ohm SPDT 200 ohm	AH0014 1/2 AH0015	2137BF 2138BE	SPDT – 200 ohm Dual SPST – 500 ohm	NS8035 (p.n for pin)
			DG175	Dual SPST = 30 ohm	AH0133	2139BE	Dual SPST - 500 ohin	AH0152
Fairchild			DG182	Dual SPST — 80 ohm	AH0134	2141BF/BH	Dual SPST – 500 ohm	AH0152
A3F3700 (xxx)	4CH MOS Switch	MM450 Series	DG184	Dual DPST - 30 ohm	AH0129	2145BE	Dual SPST - 50 ohm	AH0152
A313701 (xxx)	6CH MOS MUX	AM2009	DG185	Dual DPST - 80 ohm	AH0126	2147BE	Dual SPST — 500 ohm	AH0152
A6J3705 (xxx)	8CH MOS MUX	AM3705 (pin for pin)	DG187	SPDT - 30 ohm	AH0144			
A6J3708 (xxx)	8CH MOS MUX	AM3705 (pin for pin)	DG188	SPDT - 80 ahm	AH0143			
HAG3001 (1xx)	4PST (Obsolete)	AH0015	DG190	Dual SPST - 30 ohm	2-AH0144	Texas Instrument		
HAG3002 (xxx)	SPDT – 400 ohm	AH0014, AH0019	DG191	Dual SPDT — 80 ohm	2-AH0143	TMS6000	10CH MOS MUX	AM3705
			DG400 Series	Dual SPDT — 80 ohm	See note 2	TMS6000	6CH MOS MUX	AM2009
General Instrument			DG501	8CH MUX 200 ohm	AM3705	TMS6002	6CH MOS MUX	AM2009 AM2009
			DG502 DG503	Dual 4CH MUX - 200 chm 8CH MUX - 400 chm	2-AH0015 AM3705	TMS6009	6CH MOS MUX	AM2009 (pin for pin)
MEM2009	6CH MOS MUX	AM2009 (pin for pin)	DG503 DG506	8CH MUX = 400 ohm	AM3705 AM3705	111100000	oon med mex	AMEGOS IPAT TOT PATT
MEM2017	6CH MOS MUX	AM2009 (pin for pin)	DG500	8CH MUX = 400 ohm	AM3705			
MEM3705 NC450	8CH MUX with Decode Dual SPST - 500 ohm	AM3705 (pin for pin) AH0152	DG510	8CH MUX - 400 ohm	AM3705			
NC450 NC451	Dual SPST – 100 ohm	AH0132 AH0134	DG511	Dual 4CH MUX - 400 ohm	2-AH0015			
NC2114	SPDT - 100 ohm	AH2114 (pin for pin)	G114 thru	Multiple P MOS Transistors	MM450 thru MM454 Series			
NC2126	SPDT - 50 ohm	AH0162	G124 Series		and AM2009			
NC2137	SPDT – 20 ohm	AH0146	G125 thru	Multiple J-FET Transistors	AH5009 thru			
		J	G135 Series		AH5024 Series			
			SI3001	DPST - 500 ohm	1/2-AH0019			
Intersil			\$13002	SPDT - 500 ohm	1/2-AH0015			
IH5001	SPST - 30 ohm	1/2 AH0133	\$13705	8CH MUX – 400 ohm	AM3705 (pin for pin)			
IH5001	SPST - 50 ohm	1/2 AH0153 1/2 AH0152						
IH5002	Dual SPST - 30 ohm	AH0133						
IH5004	Dual SPST 50 ohm	AH0152	Teledyne - Crystale	onics	ľ			
H5009 thru	TTL Compatible - JFET	AH5009 thru	CAG6	SPST - 100 ohm	1/2-AH0134	Note 1: These de	vices have additional letter desi-	gnations after part numbers.
IH5024 Series	Analog Current Switches	AH5024 Series (pin for pin)	CAG7	SPDT - 100 ohm	AH0143		's corresponding pkg and temp	
DG126 thru	TTL Compatible - JFET	AH0126 thru	CAG10	SPST - 500 ohm	AM1000			
DG164 Series	Analog Voltage Switches	AH0164 Series	CAG13	Dual SPST 500 ohm	AH0134, 1/2 AH0015	Intersil		
		(pin for pin — see note 1)	CAG14	SPST - 500 ohm	AM1000	Silicon		National
G114 thru	Multiple P-MOS Transistors	MM450 thru MM454 Series	CAG20 CAG21	Dual SPST – 500 ohm Dual DPST – 50 ohm	AH0134, 1/2 AH0015	Designati		Designations
G124 Series		and AM2009	CAG21 CAG22	Dual DPST = 50 ohm Dual DPST = 300 ohm	AH0154 AH0154, AH0019		"A" = Military temperature r	
		i	CAG23	Dual DPST 500 ohm	AH0019 AH0019		"B" = Industrial temperature	
			CAG24	Dual SPST - 300 ohm	AH0134, 1/2 AH0015		"∟' = Flatpack "P" = Dual-In-Line	= Letter "F"
Siliconix			CAG27	Dual SPST - 100 ohm	AH0134	Letter	- Dual-m-Line	= Letter "D"
DG110	Dual SPST - 400 ohm	1/2 AH0015	CAG30	SPST - 600 ohm	1/4 AH0015	Examp	lac -	
OGM111	Dual SPST - 400 ohm	1/2 AH0015	CAG513	Dual SPST - 500 ohm	1/2 AH0015			
OG112	Dual SPST - 400 ohm	1/2 AH0015	CDA1	SPST 100 ohm	1/2 AH0134	DG129		= AH0129F (pin for pin
DG116	Obsolete - see DG172	1/2 AH0015	CDA2	Dual SPST – 300 ohm	1/2 AH0015	DG134	Br	= AH0134CD (pin for p
OG118	Obsolete - see DG172	AH0015	CDA4	SPST — 100 ohm	1/2 AH0134			
DG120	Obsolete - see DG502	AH0015	CDA5	SPST - 200 ohm	1/2 AH0134		ries used to denote industrial te	
DG121 DGM122	Obsolete – see DG502 Dual 2CH MUX – 400Ω	2-AH0015	CDA6 CDA11	SPST 100 ohm SPST 100 ohm	1/2 AH0134 1/2 AH0134	Coding v	vas changed to use "100" series	and letter "B"
DGM122 DGM123	Obsolete – see DG501	AH0015 AM3705	CDA11	SPST - 100 onm SPST - 50 ohm	AM1000	E ar	mple: DG426 = DG1268 = AH	I0126C
/QIV 123	Opposets - Ses DODOL	AW3703	CDATO	51 51 = 50 UIIII	AWTOO	Exal	mpre. DG420 = DG1200 = An	01200.



Application Note Guide

Many of the products included within this catalog are described in one or more of the following application notes. Copies are available through your local National Sales Office.

AN-13	NH0002 Current Amplifier	9/68
AN-18	MOS Clock Driver	3/69
AN-28	High-Speed MOS Commutators	2/70
AN-33	Analog-Signal Commutation	2/70
AN-34	How to Bias the Monolithic JFET Dual	3/70
AN-38	MOS Analog Switches	4/70
AN-48	Applications for a New Ultra-High Speed Buffer	8/71
AN-49	Pin Diode Drivers	8/71
AN-53	High Speed Analog Switches	9/71
AN-63	New Design Techniques for FET Operational Amplifiers	3/72
AN-75	Applications for a High Speed FET Operational Amplifier	12/7
AN-76	Applying Modern Clock Drivers to MOS Memories	2/73
MB-5	MOS Clock Savers	1971
MB-9	MOS Clock Drivers	1971



Amplifiers

LH0001* low power operational amplifier

general description


The LH0001 is a general purpose operational amplifier designed for extremely low quiescent power. Typical NO-load dissipation at $25^{\circ}\mathrm{C}$ is 2 milliwatts at $V_S=\pm15$ volts, and 0.5 milliwatts at $V_S=\pm5$ volts. Even with this low power dissipation, the LH0001 will deliver ±10 volts into a 2K load with ±15 volt supplies, and typical short circuit currents of 20 to 30 milliamps. Additional features are:

- Operation from ±5V to ±20V
- Very low offset voltage: typically 200 μ V at 25°C, 600 μ V at -55°C to 125°C

- Very low input offset current: typically 3 nA at 25°C. 6 nA at −55°C
- Low noise: typically 3 µV rms.
- Frequency compensation with 2 small capacitors
- Output may be clamped at any desired level
- Output is continuously short circuit proof

The LH0001 is ideally suited for space borne applications or where battery operated equipment requires extremely low power dissipation.

schematic and connection diagrams




COMPENSATION INPUT 2 BIAS INPUT 4 S BIAS COMPENSATION

TOP VIEW


Note: Pin 7 must be grounded or connected to a voltage at least 5 volts more negative than the positive supply (Pin 9). Pin 7 may be connected to the negative supply however the standby current will be increased. A resistor may be inserted in series with Pin 7 up to a maximum of $100~\mathrm{k}\Omega$ per volt for the voltage difference between Pin 3 and Pin 9.

Order Number LH0001H


typical applications




Voltage Comparator for Driving MOS Circuits



Integrator with Bias Current Compensation



External Current Limiting Method



Supply Voltage ±20V Power Dissipation (see Curve) 400 mW Differential Input Voltage ±7V Input Voltage Equal to supply Short Circuit Duration (Note 1) Continuous -55°C to +125°C Operating Temperature Range -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering 10 sec.) 300°C


electrical characteristics (Note 2)

PARAMETER	TEMP (°C)	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	25 -55 to 125	$R_s \le 5K$ $R_s \le 5K$		0.2 0.6	1.0 2.0	mV mV
Input Offset Current	25 to 125 -55				20 100	nA nA
Input Bias Current	25 to 125 -55				100 300	nA nA
Supply Current (+)	25 125 -55	$V_S = \pm 20V$ $V_S = \pm 20V$ $V_S = \pm 20V$		90 70 100	125 100 150	μΑ μΑ μΑ
Supply Current (-)	25 125 –55	$V_S = \pm 20V$ $V_S = \pm 20V$ $V_S = \pm 20V$		60 45 75	90 75 125	μΑ μΑ μΑ
Voltage Gain	-55 to 25 125	$R_L = 100 \text{ K}\Omega, V_S = \pm 15 \text{V}, V_{OUT} = \pm 10 \text{V}$ $R_L = 100 \text{ K}\Omega, V_S = \pm 15 \text{V}, V_{OUT} = \pm 10 \text{V}$	25 10	60 30		V/mV V/mV
V _{оит}	25 -55 125	V _S = ±15V, R _L = 2K V _S = ±15V, R _L = 2K V _S = ±15V, R _L = 2K	10 9 11	11.5 10.5 12.5		V V V
Common Mode Rejection Ratio	-55 to 125	$V_S = \pm 15V$, $V_{IN} = \pm 10V$, $R_S \le 5K$	70	90		dB
Power Supply Rejection Ratio	-55 to 125	$V_S = \pm 15V$, $\triangle V = 5V$ to 20V, $R_S = \leq 5K$	70	90		dB
Input Resistance	25		0.5	1.5		MΩ
Average Temperature Coefficient of Offset Voltage	-55 to 125	R _S ≤5K		4		μV/°C
Average Temperature Coefficient of Bias Current	-55 to 125			0.4		μ A /°C
Equivalent Input Noise Voltage	25	$R_S = 1K$, $f = 5$ Hz to 1000 Hz, $V_S = \pm 15V$		3.0		μV rms


Note 1: Based on maximum short circuit current of 50 mA, device may be operated at any combination of supply voltages, and temperature to be within rated power dissipation (see Curus).

Note 2: These specifications apply for Pin 7 grounded, for $\pm 5 V \le V_S \le \pm 20 V$, with Capacitor C1 = 39 pF from Pin 1 to Pin 10, and C2 = 22 pF from Pin 5 to ground, unless otherwise specified.

guaranteed performance



typical performance characteristics





Amplifiers

LH0001A/LH0001AC micropower operational amplifier

general description

The LH0001A/LH0001AC is a micropower, high performance integrated circuit operational amplifier designed to have a no load power dissipation of less than 0.5 mW at $V_S = \pm 5V$ and less than 2 mW at $V_S = \pm 20V$. Open loop gain is greater than 50k and input bias current is typically 20 nA.

features


- 1.0 mV Typical low offset voltage
- 5 nA Typical low offset current
- 3 μVrms Typical low noise
- Simple frequency compensation
- Moderate bandwidth and slewrate

Output short circuit proof


The LH0001A/LH0001AC may be substituted directly for the LH0001/LH0001C. Low power consumption, high open loop gain, and excellent input characteristics make the LH0001A an ideal amplifier for many low power applications such as battery powered instrument or transducer amplifiers.

The LH0001A is specified for operation over the -55°C to +125°C military temperature range. The LH0001AC is specified for operation over the 0°C to +85°C temperature range.

schematic diagram*




typical application*



Integrator with Bias Compensation

connection diagrams




Order Number LH0001AH or LH0001ACH See Package 11

Flat Package

Order Number LH0001AF or LH0001ACF See Package 3

TOP VIEW

Cavity Dual-In-Line Package



Order Number LH0001AD or LH0001ACD See Package 1

^{*}Pin shown for TO-5 package


Supply Voltage ±20V Power Dissipation (See curve) 400 mW Differential Input Voltage ±7V Input Voltage ±Vc Short Circuit Duration Continuous Operating Temperature Range LH0001A -55°C to 125°C LH0001AC -25°C to 85°C Storage Temperature Range -65° C to 150° C Lead Temperature (Soldering, 10 sec) 300°C


electrical characteristics (Note 1)


DA DAMETEDO	CONDITIONS	L	H0001	Α	L	.H0001	AC .	UNITS
PARAMETERS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 1k$, $T_A = 25^{\circ}C$		1.0	2.5 4.0		2.0	5.0 7.0	mV mV
Input Bias Current	$T_A = 25^{\circ}C$		20	100 300		20	200 300	nA nA
Input Offset Current	T _A = 25°C		5	20 100		20	60 100	nA nA
Supply Current	$V_S = \pm 20V, T_A = 25^{\circ}C$ $V_S = \pm 20V$		80	125 150		80	125 150	μA nA
Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = 10V$, $R_L = 100k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $V_{OUT} = 10V$, $R_L = 100k$	25 25 10	60 60 30		25 25 10	60 60		V/mV V/mV
Output Voltage	$V_S = \pm 15V$, $R_L = 2k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 2k$	10 9	11.5		10 9	11.5		V V
Common Mode Rejection Ratio	$V_S = \pm 15V, V_{1N} = 10V, R_S = 1k$	70	90		70	90		db
Power Supply Rejection Ratio	$V_S = \pm 15V$, $R_S = 1k$, $V_S = \pm 5V$ to $\pm 20V$	70	90		70	90		db
Equivalent Input Noise Voltage	V _S = ±15V, R _S = 1k, T _A = 25°C f = 500 Hz to 5 kHz		3.0			3.0		μVrms
Average Temperature Coefficient of Offset Voltage	$R_S \le 1k$		3.0			3.0		μV/°C
Average Temperature Coefficient of Bias Current			0.3			0.3		nA/°C

Note 1: The specifications apply for $\pm 5V < V_{\rm S} < 20V$, with output compensation capacitor, $C_1 = 39$ pF, input compensation capacitor, $C_2 = 22$ pF, -55 C to 125° C for the LH0001A and -25° C to 185° C for the LH0001AC unless otherwise specified.

typical applications








TTL/DTL Compatible Comparator

Voltage Follower

External Output Current Limiting

typical performance characteristics





Amplifiers

LH0003/LH0003C* wide bandwidth operational amplifier

general description

The LH0003/LH0003C is a general purpose operational amplifier which features: slewing rate up to 70 volts/ μ sec, a gain bandwidth of up to 30 MHz, and high output currents. Other features are:

Very low offset voltage

Typically 0.4 mV

Large output swing

> ±10V into 100 Ω

oad


■ High CMRR


Typically > 90 dB

 Good large signal frequency response 50 kHz to 400 kHz depending on compensa-

The LH0003 is specified for operation over the -55°C to $+125^{\circ}\text{C}$ military temperature range. The LH0003C is specified for operation over the 0°C to $+85^{\circ}\text{C}$ temperature range.

schematic and connection diagrams






Order Number LH0003H or LH0003CH See Package 11


Circuit Gain	C, pF	C ₂ pF	Slew Rate $R_L > 200\Omega$, V_{IBSEC}	Full Output Frequency R ₁ 200Ω V _{0 U.1} 10 V
<i>≟</i> 40	0	0	70	400
≥ 10	5	30	30	350
2.5	15	30	15	250 kHz
≥ 2	50	50	5	100
≥ 1	90	90	2	50 '

Typical Compensation

typical applications



Unity Gain Follower



^{*}Previously called NH0003/NH0003C

Supply Voltage ±20V Power Dissipation See curve Differential Input Voltage ±7V Input Voltage Equal to supply Load Current 120 mA Operating Temperature Range LH0003 -55°C to +125°C LH0003C 0°C to+85°C -65°C to +150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)


electrical characteristics (Notes 1 & 2)


DADAMETED	CONDITIONS	MIN	TYP	MAX	UNITS
PARAMETER		WIIIV			
Input Offset Voltage	R _S < 1k		0.4	3.0	mV
Input Offset Current			0.02	0.2	μΑ
Input Bias Current			0.4	2.0	μΑ
Supply Current	V _S - ±20V	1	1.2	3	mA
Voltage Gain	R _L = 100k, V _S = ±15V, V _{OUT} = +10V	20	70		V/mV
Voltage Gain	$R_L = 2k$, $V_S = \pm 15V$, $V_{OUT} = \pm 10V$	15	40	:	V/mV
Output Voltage Swing	V _S ·±15, R _L = 100Ω	±10	±12		v
Input Resistance		1	100		kΩ
Average Temperature Coefficient of Offset Voltage	R _S < 5k		4		μ V / C
Average Temperature Coefficient of Bias Current			8		nA/°C
CMRR	$R_S < 1k$, $V_S = \pm V$, $V_{1N} = \pm 10V$	70	90		dB
PSRR	$R_S < 1k$, $V_S = \pm 15V$, $\Delta V = 5V$ to $20V$	70	90		dB
Equivalent Input Noise Voltage	$R_S = 1K$, f = 10 kHz to 100 kHz $V_S = \pm 15V$ dc		1.8		μVrmš


Note 1. These specifications apply for Pin 7 grounded, for $\pm 5 \text{V} < \text{V}_{\text{S}} < \pm 20 \text{V}$, with capacitor $\text{C}_1 = 90 \text{ pF}$ from Pin 1 to Pin 10 and $\text{C}_2 = 90 \text{ pF}$ from Pin 5 to ground, over the specified operating temperature range, unless otherwise specified.

Note 2. Typical values are for t_{AMBIENT} = 25°C unless otherwise specified.

typical performance







112

Amplifiers

LH0004/LH0004C* high voltage operational amplifier general description

The LH0004/LH0004C is a general purpose operational amplifier designed to operate from supply voltages up to ± 40 V. The device dissipates extremely low quiescent power, typically 8 mW at 25° C and $V_{S} = \pm 40$ V. Additional features include:

- Capable of operation over the range of ±5V to ±40V.
- Large output voltage typically ± 35 V for the LH0004 and ± 33 V for the LH0004C into a 2 K Ω load with ± 40 V supplies
- Low input offset current typically 20 nA for the LH0004 and 45 nA for the LH0004C
- Low input offset voltage typically 0.3 mV
- Frequency compensation with two small capacitors.

■ Low power consumption 8 mW at ±40V


The LH0004's high gain and wide range of operating voltages make it ideal for applications requiring large output swing and low power dissipation.

The LH0004 is specified for operation over the -55°C to +125°C military temperature range. The LH0004C is specified for operation over the 0°C to +85°C temperature range.

applications

- Precision high voltage power supply.
- Resolver excitation.
- Wideband high voltage amplifier.
- Transducer power supply.

schematic and connection diagrams






Note: Pin 7 must be grounded or connected to a ortigage at least 5 volts more negative than the positive supply (Pin 9). Pin 7 may be connected to the negative supply, Nowever, the standby current will be increased. A resistor may be inserted in serious with Pin 7 to 9 in 9. The value of the resistor standby obtains a maximum of 100 KΩ per volt of potential between Pin 3 and Pin 9.


Order Number LH0004H or LH0004CH See Package 11

typical applications


Voltage Follower




Input Offset Voltage Adjust



External Current Limiting Method



High Compliance Current Source



^{*}Previously called NH0004/NH0004C


±45V Supply Voltage, Continuous ±60V Supply Voltage, Transient (≤0.1 sec, no load) 400 mW Power Dissipation (See curve) ±7V Differential Input Voltage Equal to supply Input Voltage 3 sec Short Circuit Duration Operating Temperature Range LH0004 -55° C to $+125^{\circ}$ C 0°C to 85°C LH0004C -65°C to +150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)


electrical characteristics (Note 1)


			LH000	4	Ŀ			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 5k$, $T_A = 25^{\circ}C$ $R_S \le 5k$		0.3	1.0 2.0		0.3	1.5 3.0	
Input Bias Current	T _A = 25°C = -55°C		20	100 300		30	120 300	nA nA
Input Offset Current	$T_A = 25^{\circ}C$ $= -55^{\circ}C$		3	20 100		10	45 150	nA nA
Positive Supply Current	$V_S = \pm 40V, T_A = 25^{\circ}C$ $V_S = \pm 40V$		110	150 175		110	150 175	μ Α μ Α
Negative Supply Current	$V_S = \pm 40V, T_A = 25^{\circ}C$ $V_S = \pm 40V$		80	100 135		80	100 135	μ Α μ Α
Voltage Gain	$V_S = \pm 40V, R_L = 100k, T_A = 25^{\circ}C$ $V_{OUT} = \pm 30V$	30	60		30	60		V/mV
	$V_S = \pm 40V, R_L = 100k$ $V_{OUT} = \pm 30V$	10			10			V/mV
Output Voltage	$V_S = \pm 40V, R_L = 2k$ $V_S = \pm 40V, R_L = 4k$	±30 ±34	±35 ±36		±30 ±33	±33 ±35		V V
CMRR	$V_S = \pm 40V$, $R_S \le 5k$ $V_{IN} = \pm 33V$	70	90		70	90		dB
PSRR	$V_{S} = \pm 40V, R_{S} \le 5k$ $\Delta V = 20V \text{ to } 40V$	70	90		70	90		dB
Average Temperature Coefficient Offset Voltage	$R_S \le 5k$		4.0			4.0		μV/°C
Average Temperature Coefficient of Offset Current			0.4		-	0.4		μΑ/°C
Equivalent Input Noise Voltage	$R_S = 1k$, $V_S = \pm 40V$ f = 500 Hz to 5 kHz, $T_A = 25^{\circ}C$		3.0			3.0		μVrms


Note 1: These specifications apply for $\pm 5V \le V_S \le \pm 40V$, Pin 7 grounded, with capacitors C1 = 39 pF between Pin 1 and Pin 10, C2 = 22 pF between Pin 5 and ground, -55° C to 125°C for the LH0004, and 0°C to **85**°C for the LH0004C unless otherwise specified.


typical performance














Voltage Gain

10 20 30

TA = 25°C

TA = -55°C

T_A = 125°C

SUPPLY VOLTAGE (±V)


= 100k TO MINUS SOURCE


100


80

70

VOLTAGE GAIN (4B) 90









Amplifiers

LH0005/LH0005A* operational amplifier general description


The LH0005/LH0005A is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current, both of which exhibit excellent temperature tracking. In addition, the device features:


- Very high output current capability: ±50 mA into a 100 ohm load
- Low standby power dissipation: typically 60 mW at ±12V
- High input resistance: typically 2M at 25°C

- Full operating range: -55°C to +125°C
- Good high frequency response: unity gain at 30 MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200 pF capacitor between pins 9 and 10, and a 200 ohm resistor in series with a 75 pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.

schematic and connection diagrams







Order Number LH0005H or LH0005AH See Package 11

typical applications


Voltage Follower



Offset Balancing Circuit




External Current Limiting



*V₁ = Average forward voltage drop of diodes D₁ to D₄ at approx. 1 mA.

For continuous short circuit protection (V_S = ±12 V_r -55°C \leq T_A \leq +100°C) $R_{LIM} \geq$ 50 Ω

Integrator with Bias Current Compensation



Supply Voltage
Power Dissipation (see Curve)
Differential Input Voltage
Input Voltage

±20V 400 mW ±15V Equal to supply voltages

Peak Load Current
Storage Temperature Range

±100 mA -65°C to +150°C

Operating Temperature Range Lead Temperature (Soldering, 10 sec) -55°C to +125°C


300°C


electrical characteristics (Note 1)

		ı	_H000	5	L	H000!	5 A	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage 25°C -55°C, 125°C	$R_{\rm S} \le 20 \text{ k}\Omega$ $R_{\rm S} \le 20 \text{ k}\Omega$		5	10 10		1	3 4	mV mV
Input Offset Current 25°C to 125°C –55°C			10 25	20 75		2 10	5 25	nA nA
Input Bias Current 25°C to 125°C –55°C			15 100	50 250		8 60	25 125	nA nA
Large Signal Voltage Gain -55°C to 25°C 125°C	R _L = 10K, R2 = 3K, V _{OUT} = ±5V	2 1.5	4		4 3	5.5 5		V/mV V/mV
Output Voltage Swing -55°C to 125°C 25°C to 125°C -55°C	$R_{\perp} = 10 \text{ k}\Omega$ $R_{\perp} = 100\Omega$ $R_{\perp} = 100\Omega$	-10 -5 -4		+6 +5 +4	-10 -5 -4		+6 +5 +4	V V V
Input Resistance 25°C		1	2		1	2		МΩ
Common Mode Rejection Ratio 25°C	$V_{IN} = \pm 4V$, RS $\leq 20 \text{ k}\Omega$	55	60		60	66		dB
Power Supply Rejection Ratio 25°C		55	60		60	66		dB
Supply Current (+) -55°C to 125°C			3	5		3	5	mA
Supply Current (-) -55°C to 125°C			2	4		2	4	mA
Average Temperature Coefficient of Input Offset Voltage –55°C to 125°C	$R_{S} \leq 20 \text{ k}\Omega$		20			10		uV/°C
Output Resistance 25° C			70			70		Ω


Note 1: These specifications apply for pin 6 grounded, V_S = ±12V, with Resistor R₁ = 200 Ω in series with Capacitor C₁ = 75 pF from pin 4 to ground, and C₂ = 200 pF between pins 9 and 10 unless otherwise specified.

guaranteed performance characteristics





typical performance characteristics



Amplifiers

LH0005C* operational amplifier

general description


The LH0005C is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current both of which exhibit excellent temperature tracking. In addition, the device features:


- Very high output current capability: ±40 mA into a 100 ohm load
- Low standby power dissipation: typically 60 mW at ±12V
- High input resistance: typically 2M at 25°C

- Operating range: 0° to 70°C
- Good high frequency response: unity gain at 30 MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200 pF capacitor between pins 9 and 10, and a 200 ohm resistor in series with a 75 pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.

schematic and connection diagrams







Order Number LH0005CH See Package 11

typical applications






Offset Balancing Circuit




*Previously called NH0005C

External Current Limiting



Integrator With Bias Current Compensation



Supply Voltage
Power Dissipation (see Curve)
Differential Input Voltage
Input Voltage
Peak Load Current
Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 10 sec)


±20V 400 mW ±15V Equal to supply voltages ±100 mA -55°C to +125°C 0°C to 85°C 300°C

electrical characteristics

			LH0005C		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
			(Note 2)		
Input Offset Voltage	$R_S \leq 20~k\Omega$		3	10	mV
Input Offset Current			5	25	nA
Input Bias Current			20	100	nA
Large Signal Voltage Gain	R _L = 10K, R2 = 3K, V _{OUT} = ±5V	2	5		V/mV
Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 100\Omega$	-10 -4	±6	+6 +4	v v
Input Resistance	T _A = 25°C	0.5	2		МΩ
Common Mode Rejection Ratio	$V_{IN} = \pm 4V$, $R_S \le 20 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$	50	60		dB
Power Supply Rejection Ratio	$T_A = 25^{\circ}C$	50	60		dB
Supply Current (+)			3	5	mA
Supply Current (-)			2	4	mA

Note 1: These specifications apply for pin 6 grounded, $V_S = \pm 12V$, with Resistor R1 = 200Ω in series with Capacitor C1 = 75 pF from pin 4 to ground, and C2 = 200 pF between pins 9 and 10, over the temperature range of 0° C to $+85^{\circ}$ C unless otherwise specified.

Note 2: Typical values are for 25°C only.



Maximum Power Dissipation



Amplifers

LH0020/LH0020C* high gain instrumentation operational amplifier

general description


The LH0020/LH0020C is a general purpose operational amplifier designed to source and sink 50 mA output currents. In addition to its high output capability, the LH0020/LH0020C exhibits excellent open loop gain, typically in excess of 100 dB. The parameters of the LH0020 are guaranteed over the temperature range of -55°C to $+125^{\circ}\text{C}$ and $\pm15\text{V} \leq \text{V}_{\text{S}} \leq \pm22\text{V}$, while those of the LH0020C are guaranteed over the temperature range of 0°C to 85°C and $\pm5\text{V} \leq \text{V}_{\text{S}} \leq \pm18\text{V}$. Additional features include:


 Low offset voltage typically 1.0 mV at 25°C over the entire common mode voltage range.

- Low offset current typically 10 nA at 25°C for the LH0020 and 30 nA for the LH0020C.
- Offset voltage is adjustable to zero with a single potentiometer.
- ±14V, 50 mA output capability.

Output current capability, excellent input characteristics, and large open loop gain make the LH0020/LH0020C suitable for application in a wide variety of applications from precision dc power supplies to precision medium power comparator.

schematic and connection diagrams







Order Number LH0020G or LH0020CG See Package 6

typical applications

Offset Adjustment



Unity Gain Frequency Compensation



^{*}Previously called NH0020/NH0020C


±22V Supply Voltage Power Dissipation 1.5W ±30V Differential Input Voltage ±15V Input Voltage (Note 1) Output Short Circuit Duration Continuous Operating Temperature Range LH0020 -55°C to +125°C 0°C to 85°C LH0020C -65°C to +150°C Storage Temperature 300°C Lead Temperature (Soldering, 10 sec)

electrical characteristics

0.0.0.445750	CONDITIONS		LH0020)			LH002	0C		UNITS
PARAMETER	CONDITIONS	TEMP [°] C	MIN	TYP	MAX	TEMP C	MIN	TYP	MAX	01113
Input Offset Voltage	R _S ≤ 10k	25 -55 to +125		1.0 2.0	2.5 4.0	25 0 to 85		1.0 3.0	6.0 7.5	0
Input Offset Current		25 -55 to +125		10	50 100	25 0 to 85		30	200 300	nA nA
Input Bias Current	,	25 -55 to +125		60	250 500	25 0 to 85		200	500 800	nA nA
Supply Current	V _S = ±15V	25		3.5	5.0	25		3.6	6.0	mA
Input Resistance		25	0.6	1.0	1	25	0.3	1.0		MΩ
Large Signal Voltage Gain	$V_S = \pm 15V$, $R_L = 300\Omega$, $V_O = \pm 10V$ $V_S = \pm 15V$, $R_L = 300\Omega$, $V_O = \pm 10V$		100 50	300		25 0 to 85	50 30	150		V/mV V∈mV
Output Voltage Swing	V _S = ±15V, R _L = 300Ω	25 -55 to +125	14 2 14 0	14.5		25 0 to 85	14.0 13.5	14.2	•	V V
Output Short Circuit Current	V _S = ±15V R _L = 002	25		100	130	25	25	120	140	mA
Input Voltage Range	V _S = ±15V	-55 to +125	± 12			0 to 85	±12			V V
Common Mode Rejection Ratio	R _S ≤ 10k	-55 to +125	90	96		0 to 85	90	96		dB
Power Supply Rejection Ratio	R _S ≤ 10k	-55 to +125	90	96		0 to 85	90	96		dB

Note 1: For supply voltages less than $\pm 15 \text{V}$, the absolute maximum input voltage is equal to the supply voltage.

Note 2: These specifications apply for $\pm 5 \text{V} \leq \text{V}_S \leq \pm 22 \text{V}$ for the LH0020, $\pm 5 \text{V} \leq \text{V}_S \leq \pm 18 \text{V}$ for the LH0020C, pin 9 grounded, and a 5000 pF capacitor between pins 2 and 3, unless otherwise specified.





Amplifiers

LH0021/LH0021C 1.0 amp power operational amplifier LH0041/LH0041C 0.2 amp power operational amplifier

general description

The LH0021/LH0021C and LH0041/LH0041C are general purpose operational amplifiers capable of delivering large output currents not usually associated with conventional IC Op Amps. The LH0021 will provide output currents in excess of one ampere at voltage levels of ±12V; the LH0041 delivers currents of 200 mA at voltage levels closely approaching the available power supplies. In addition, both the inputs and outputs are protected against overload. The devices are compensated with a single external capacitor and are free of any unusual oscillation or latch-up problems.

features

 Output current 1.0 Amp (LH0021) 0.2 Amp (LH0041)

■ Output voltage swing $\pm 12V$ into 10Ω (LH0021)

 $\pm 14V$ into 100Ω (LH0041) ■ Wide full power bandwidth 15 kHz

100 mW at ±15V Low standby power

 Low input offset voltage and current

1 mV and 20 nA

High slew rate

3.0V/us

High open loop gain


100 dB

The excellent input characteristics and high output capability of the LH0021 make it an ideal choice for power applications such as DC servos. capstan drivers, deflection yoke drivers, and programmable power supplies.

The LH0041 is particularly suited for applications such as torque driver for internal guidance systems. diddle voke driver for alpha-numeric CRT displays. cable drivers, and programmable power supplies for automatic test equipment.

The LH0021 is supplied in a 8 pin TO-3 package rated at 20 watts with suitable heatsink. The LH0041 is supplied in both 12 pin TO-8 (2.5 watts with clip on heatsink) and a power 8 pin ceramic DIP (2 watts with suitable heatsink). The LH0021 and LH0041 are guaranteed over the temperature range of -55°C to +125°C while the LH0021C and LH0041C are guaranteed from -25°C to +85°C

schematic and connection diagrams




 $^{+}R_{SC}$ external on TO-8 and TO-3 packages. R_{SC} internal on "J" package. Offset Null connections available only on TO-8 "G" package.

TO-3 Package




Order Number LH0021K or LH0021CK See Package 14

TO-8 Package



Order Number LH0041G or LH0041CG See Package 6

Ceramic DIP



Order Number LH0041CJ See Package 12

Supply Voltage ±18V Power Dissipation See curves Differential Input Voltage ±30V ±15V Input Voltage (Note 1) Peak Output Current (Note 2) LH0021/LH0021C 2.0 Amps LH0041/LH0041C 0.5 Amps Continuous Output Short Circuit Duration (Note 3) Operating Temperature Range LH0021/LH0041 -55°C to +125°C LH0021C/LH0041C -25°C to +85°C -65° C to $+150^{\circ}$ C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

dc electrical characteristics for LH0021/LH0021C (Note 4)

			LH0021	LIM	ITS	LH0021C		UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S < 10 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$ $R_S \le 10 \text{ k}\Omega$		1.0	3.0 5.0		3.0	6.0 7.5	mV mV
Voltage Drift with Temperature	$R_S < 10 \text{ k}\Omega$		3	25		5	30	μV/"C
Offset Voltage Drift with Time			5			5		μV/week
Offset Voltage Change with Output Power			5	15		5	20	μV/watt
Input Offset Current	T _C = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature			0.1	1.0		0.2	10	nA/°C
Offset Current Drift with Time			2			2		nA/week
Input Bias Current	$T_C = 25^{\circ}C$		100	300 1.0		200	500 1.0	nΑ μΑ
Input Resistance	T _C = 25°C	0.3	1.0	1	0.3	1.0		MΩ
Input Capacitance			3			3		ρF
Common Mode Rejection Ratio	R_{S} < 10 kΩ, ΔV_{CM} = ±10V	70	90		70	90		₫B
Input Voltage Range	V _S = +15V	+12			12			V
Power Supply Rejection Ratio	$R_{S} \le 10 \text{ k}\Omega$, $\Delta V_{S} = \pm 10 \text{V}$	80	96		70	90		dB
Voltage Gain	$V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 1 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$, $V_S = \pm 15V$, $V_O = \pm 10V$ $R_V = 100\Omega$.	100 25	200		100	200		V/mV V/mV
		1	14		+13	+ 14		V/mV
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 100\Omega$ $V_S = \pm 15V$, $R_L = 10\Omega$	†13.5 †11.0	±12		+13	±12		v
Output Short Circuit Current	V _S = ±15V, T _C = 25"C,R _{SC} = 0.5Ω	0.8	1.2	1.6	0.8	1.2	1.6	Amps
Power Supply Current	$V_S = \pm 15V$, $V_{OUT} = 0$	1	2.5	35		3.0	4.0	mA
Power Consumption	$V_S = \pm 15V, V_{OUT} = 0$	1	75	105		90	120	mW

ac electrical characteristics for LH0021/LH0021C (T_A = 25°C, V_S = ±15V, C_C = 3000 pF)

Slew Rate	$A_V = +1$, $R_L = 100\Omega$	1.5	3.0		1.0	3.0		V/µs
Power Bandwidth	R _L = 100Ω		40			40		kHz
Small Signal Transient Response			0.3	1.0		0.3	1.5	μs
Small Signal Overshoot			5	20		10	30	%
Settling Time (0.1%)	$\Delta V_{IN} = 10V, A_{V} = +1$	ļ	4			4		μs
Overload Recovery Time			3			3		μs
Harmonic Distortion	f = 1 kHz, P _O = 0.5W	}	0.2	1		0.2		%
Input Noise Voltage	$R_S = 50\Omega$, B.W. = 10 Hz to 10 kHz		5			5		μV/rms
Input Noise Current	B.W. = 10 Hz to 10 kHz		0 05			0.05		nA/rms

dc electrical characteristics for LH0041/LH0041C (Note 4)

242445752	CONDITIONS			LIN	IITS			
PARAMETER	CONDITIONS	MIN	LH0041	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ $R_S \le 10 \text{ k}\Omega$		1.0	3.0 5.0		3.0	6.0 7.5	mV mV
Voltage Drift with Temperature	$R_S \le 10 \text{ k}\Omega$		3			5		μV/°C
Offset Voltage Drift with Time			5			5		μV/week
Offset Voltage Change with Output Power			15		1	15		μV/watt
Offset Voltage Adjustment Range	(Note 5)		20			20		mV
Input Offset Current	T _A = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature			0.1	1.0		0.2	1.0	nA/°C
Offset Current Drift with Time			2	1	į	2		nA/week
Input Bias Current	$T_A = 25^{\circ}C$		100	300 1.0		200	500 1.0	nΑ μΑ
Input Resistance	T _A = 25°C	0.3	1.0		0.3	1.0		МΩ
Input Capacitance			3	l		3		pF
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\Delta V_{CM} = \pm 10 \text{V}$	70	90	1	70	90		dB
Input Voltage Range	V _S = ±15V	112			±12			v
Power Supply Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\Delta V_S = \pm 10 \text{V}$	80	96	1	70	90	}	dB
Voltage Gain	$V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 1 k\Omega$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 100\Omega$	100 25	200		100	200		V/mV V/mV
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 100\Omega$	±13.0	14.0		±13.0	±14.0		v
Output Short Circuit Current	$V_S = \pm 15V, T_A - 25^{\circ}C$ (Note 6)		200	300		200	300	mA
Power Supply Current	$V_S = \pm 15V, V_{OUT} = 0$	1	2.5	3.5		3.0	4.0	mA
Power Consumption	$V_S = \pm 15V, V_{OUT} = 0$		75	105		90	120	mW

ac electrical characteristics for LH0041/LH0041C ($T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $C_C = 3000$ pF)

			· · · · · · · · · · · · · · · · · · ·		,	,			
	Slew Rate	$A_V = +1, R_L = 100\Omega$	1.5	3.0	1	1.0	3.0	[V/μs
	Power Bandwidth	R _L = 10052		40		l	40	I	kHz
	Small Signal Transient Response			0.3	1.0		0.3	1.5	μs
l	Small Signal Overshoot		ŀ	5	20		10	30	%
	Settling Time (0.1%)	$\Delta V_{IN} = 10V, A_{V} = +1$	Ì	4			4		μs
	Overload Recovery Time		ļ	3		ĺ	3		μs
1	Harmonic Distortion	f = 1 kHz, P _O = 0.5W	l	0.2			0.2	ļ	%
ĺ	Input Noise Voltage	R_S = 50 Ω , B.W. = 10 Hz to 10 kHz	ĺ	5		1	5]	μV/rms
	Input Noise Current	B.W. = 10 Hz to 10 kHz		0.05			0.05	1	nA/rms

Note 1: Rating applies for supply voltages above ±15V. For supplies less than ±15V, rating is equal to supply voltage.

Note 2: Rating applies for LH0041G and LH0021K with R_{SC} = 0Ω .


Note 3: Rating applies as long as package power rating is not exceeded.

Note 4: Specifications apply for $\pm 5\text{V} \leq \text{V}_S \pm 18\text{V}$, and $-55^{\circ}\text{C} \leq \text{T}_C = \leq 125^{\circ}\text{C}$ for LH0021K and LH0041G, and $-25^{\circ}\text{C} \leq 125^{\circ}\text{C}$


T_C ≤ +85°C for LH0021CK, LH0041CG and LH0041CJ unless otherwise specified. Typical values are for 25°C only.


Note 5: TO-8 "G" packages only.


Note 6: Rating applies for "J" DIP package and for TO-8 "G" package with R_{SC} = 3.3 ohms.





typical performance characteristics (con't)














typical applications









35 WATT (rms) Audio Amplifier


typical applications (con't)




Dual Tracking One Amp Power Supply




CRT Deflection Yoke Driver




Two Way Intercom



Programmable High Current Source/Sink




Power Comparator




DC Servo Amplifier .


auxiliary circuits




LH0021 Unity Gain Circuit with **Short Circuit Limiting**




LH0041G Unity Gain with **Short Circuit Limiting**




LH0041/LH0021 Offset Voltage Null Circuit (LH0041CJ Pin Connections Shown)*





LH0041G Offset Voltage Null Circuit *





Operation from Single Supplies





Operation from Non-Symmetrical Supplies

^{*}For additional offset null circuit techniques see National Linear Applications Handbook.



Amplifiers

LH0022/LH0022C* high performance FET op amp LH0042/LH0042C low cost FET op amp LH0052/LH0052C precision FET op amp

general description

The LH0022/LH0042/LH0052 are a family of FET input operational amplifiers with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers 200 microvolts maximum offset and 5 $\mu V/^{\circ}C$ offset drift. Input offset current is less than 100 femtoamps at room temperature and 100 pA maximum at 125°C. The LH0022 and LH0042 are not internally nulled but offer comparable matching characteristics. All devices in the family are internally compensated and are free of latch-up and unusual oscillation problems. The devices may be offset nulled with a single 10k trimpot with neglible effect in CMRR.

The LH0022, LH0042 and LH0052 are specified for operation over the -55°C to +125°C military temperature range. The LH0022C, LH0042C and LH0052C are specified for operation over the -25°C to +85°C temperature range.

features

■ Low input offset current – 100 femtoamps max. (LH0052)

- Low input offset drift $-5\mu V/^{\circ}C$ max (LH0052)
- Low input offset voltage 100 microvolts-typ.
- High open loop gain 100 dB typ.
- Excellent slew rate − 3.0 V/µs tvp.
- Internal 6 dB/octave frequency compensation
- Pin compatible with standard IC op amps (TO-5 package)

The LH0022/LH0042/LH0052 family of IC op amps are intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets. The LH0052 is particularly suited for long term high accuracy integrators and high accuracy sample and hold buffer amplifiers. The LH0022 and LH0042 provide low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.

Special electrical parameter selection and custom built circuits are available on special request.


For additional application information and information on other National operational amplifiers. see Available Linear Applications Literature.

schematic and connection diagrams **Dual-In-Line Package** Metal Can Package Flat-Package



INVERT





*Previously Called NH0022/NH0022C

absolute maximum ratings

Supply Voltage ±22V Power Dissipation (see graph) 500 mW Input Voltage (Note 1) ±15V Differential Input Voltage (Note 2) ±30V Voltage Between Offset Null and V ±0.5V Short Circuit Duration Continuous Operating Temperature Range LH0022, LH0042, LH0052 -55°C to +125°C LH0022C, LH0042C, LH0052C -25°C to +85°C Storage Temperature Range -65° C to $+150^{\circ}$ C Lead Temperature (Soldering, 10 sec) 300°C

dc electrical characteristics For LH0022/LH0022C (Note 3)

					LIN	NITS				
PAR	AMETER	CONDITIONS		LH0022			LH00220		UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
Input Offset V	oltage	$R_S < 100 \text{ k}\Omega$; $T_A = 25^{\circ}\text{C}$		2.0	4.0		3.5	6.0	mV	
		$R_S \le 100 \text{ k}\Omega$			5.0			10.0	mV	
Temperature (Input Offse		$R_S \le 100 \text{ k}\Omega$		5	10		5	15	μV/°C	
Offset Voltage	Drift with Time			3			4		μV/week	
Input Offset C	urrent	T _A = 25°C		0.2	2.0		1.0	5.0	pΑ	
					200			200	pA	
Temperature (Input Offse			Dou	ibles every	10°C	Dou	bles every	10°€		
Offset Current	Drift with Time			0.1			0.1		pA/week	
Input Bias Cui	rent	T _A - 25°C		5	10		10	25	pΑ	
					10			22	nΑ	
Temperature (Input Bias			Doubles every 10°C		Doubles every 10°C		10°C			
Differential In	put Resistance			10 ¹²			10 ¹²		Ω	
Common Mod	e Input Resistance			10 ¹²			1012		Ω	
Input Capacit	ance			4.0			4.0		pF	
Input Voltage	Range	V _S = ±15V	±12	±13.5		±12	±13.5		v	
Common Mod	e Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10V$	80	90		70	90		dB	
Supply Voltag	e Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\pm 5V \le V_S \le \pm 15V$	80	90		70	90		dB	
Large Signal V	oltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $T_A = 25^{\circ}C$, $V_S = \pm 15V$	100	200		75	160		V/mV	
		$R_L = 2 k\Omega, V_{OUT} - \pm 10V,$ $V_S = \pm 15V$	50			50			V/mV	
Output Volta	ge Swing	$R_L = 1 \text{ k}\Omega, T_A = 25^{\circ}\text{C},$ $V_S = \pm 15V$	+10	±12.5		±10	±12		v	
		$R_{L} = 2 k\Omega, V_{S} = \pm 15V$	±10			±10			v	
Output Curre	nt Swing	V _{OUT} = ±10V, T _A = 25°C	±10	±15		±10	+15		m A	
Output Resist	ance			75			75		Ω	
Output Short	Circuit Current			25			25		mA	
Supply Currer	nt .	V _S = ±15V		2.0	2.5		2.4	2.8	mA	
Power Consur	nption	V _S = ±15V			75			85	mW	

dc electrical characteristics for LH0042/LH0042C

 $(T_A = 25^{\circ}C, V_S = \pm 15V; \text{ unless otherwise specified})$

				LIN	IITS			
PARAMETER	CONDITIONS		LH0042			LH0042C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$; ±5V $\le V_S \le 20V$		5.0	20		6.0	20	mV
Temperature Coefficient of Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$		5			10		μV/°C
Offset Voltage Drift with Time			7			10		μV/week
Input Offset Current			1	5		2	10	pΑ
Temperature Coefficient of Input Offset Current		Dou	ubles every	10°C	Dou	bles every	10°C	
Offset Current Drift with Time			0.1			0.1		pA/week
Input Bias Current			10	25		15	50	pΑ
Temperature Coefficient of Input Bias Current		Doubles every 10°C		Doubles every 10°C				
Differential Input Resistance			1012			10 ¹²		Ω
Common Mode Input Resistance			10 ¹²			10 ¹²		Ω
Input Capacitance			4.0	1		4.0		pF
Input Voltage Range		±12	±13.5		±12	±13.5	l	v
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{iN} = \pm 10 \text{V}$	70	86		70	80		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, ±5V $\le V_S \le \pm 15V$	70	86		70	80		d₿
Large Signal Voltage Gain	$R_L = 1 k\Omega$, $V_{OUT} = \pm 10V$	50	150		25	100		V/mV
Output Voltage Swing	$R_{\rm t}$ = 1 k Ω	±10	±12.5		±10	±12		V
Output Current Swing	V _{OUT} = ±10V	±10	±15		±10	±15		mA
Output Resistance			75			75	'	Ω
Output Short Circuit Current			20			20		mA
Supply Current			2.5	3.5		2.8	4.0	mA
Power Consumption				105			120	mW

dc electrical characteristics For LH0052/LH0052C (Note 3)

		LIMITS						
PARAMETER	CONDITIONS	ļ	LH0052			LH0052		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 100 \text{ k}\Omega; V_S = \pm 15V,$ $T_A = 25^{\circ}C$		0.1	0.5		0.2	1.0	mV
	$R_{\rm S}$ $<$ 100 k Ω , $V_{\rm S}$ = *15V		ĺ	10			1.5	mV
Temperature Coefficient of Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$		2	5		5	10	μV/°C
Offset Voltage Drift with Time			2			4		μV/week
Input Offset Current	T _A = 25°C		0.01	0.1		0.02	0.2	pΑ
				100			100	pА
Temperature Coefficient of Input Offset Current		Dou	ibles every	10°C	Do	ubles every	10°C	
Offset Current Drift with Time		l	<0.1			<0.1		pA/week
Input Bias Current	T _A = 25°C,	į	0.5	1.0		1.0	5.0	pA
		}		500			500	pΑ
Temperature Coefficient of Input Bias Current		Doubles every 10°C		ry 10°C Doubles every 10°C			10°C	
Differential Input Resistance			10 ¹²			10 ¹²		Ω
Common Mode Input Resistance			1012			10 ¹²		Ω
Input Capacitance			4.0			4.0		pF
Input Voltage Range	V _S = ±15V	±12	±13.5		±12	±13.5		v
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{V}$	80	90		76	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\pm 5V \le V_S \le \pm 15V$	80	90		76	90		dB
Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $V_S = \pm 15V$, $T_A = 25^{\circ}C$	100	200		75	160		V/mV
	$R_L = 2 k\Omega, V_{OUT} = \pm 10V,$ $V_S = \pm 15V$	50			50			V/mV
Output Voltage Swing	$R_L = 1 k\Omega$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$	±10	±12.5		±10	±12		v
	$R_L = 2 k\Omega$, $V_S = \pm 15V$	±10			±10			v
Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	±15		±10	±15		mA
Output Resistance			75			75		Ω
Output Short Circuit Current			25			25		mA
Supply Current	V _S = ±15V		3.0	3.5		3.0	3.8	mA
Power Consumption	V _S = ±15V			10.5			114	mW

ac electrical characteristics For all amplifiers ($T_A = 25^{\circ}C$, $V_S = \pm 15V$)


				LIM	ITS				
PARAMETER	CONDITIONS	Lt	LH0022/42/52			0022C/42C	UNITS		
		MIN	TYP	MAX	MIN	TYP	MAX		
Slew Rate	Voltage Follower	1.5	3.0		1.0	3.0		V/μs	
Large Signal Bandwidth	Voltage Follower		40			40		kHz	
Small Signal Bandwidth			1.0			1.0		MHz	
Rise Time			0.3	1.5		0.3	1.5	μs	
Overshoot			10	30		15	40	%	
Settling Time (0.1 %)	∆V _{IN} = 10V	l	4.5			4.5		μς	
Overload Recovery			4.0			4.0		μς	
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ Hz}$	1	150			150		nV/√Hz	
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 100 \text{ Hz}$		55			55		nV/√Hz	
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 1 \text{ kHz}$	1	35			35		nV/√Hz	
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ kHz}$	Ì	30			30		nV/√Hz	
Input Noise Voltage	BW = 10 Hz to 10 kHz, $R_S = 10 \text{ k}\Omega$		12			12		μVrms	
Input Noise Current	BW = 10 Hz to 10 kHz		<.1			<.1		pArms	


Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage,

Note 2: Rating applies for minimum source resistance of 10 k $\Omega_{\rm c}$ for source resistances less than 10 k $\Omega_{\rm c}$ maximum differential input voltage is ±5V.

Note 3: Unless otherwise specified, these specifications apply for $\pm 5V \le V_S \le \pm 20V$ and $\pm 5^{\circ}C \le T_A \le \pm 125^{\circ}C$ for the LH0022, LH0042 and LH0052 and $\pm 25^{\circ}C \le T_A \le \pm 125^{\circ}C$ for the LH0022C, LH0042C and LH0052C. Typical values are given for


auxiliary circuits (shown for TO-5 pin out)






Offset Null

Protecting Inputs From ± 150V Transients



Boosting Output Drive to ±100 mA


typical applications




Precision Voltage Comparator

typical applications (con't) Picoamp Amplifier for pH Meters Precision Subtractor for Automatic Test Gear and Radiation Detectors Sensitive Low Cost "VTVM" **Ultra Low Level Current Source** $V_{OUT} = \frac{1}{C1R1} \int -V_1 dt + V_2$ True Instrumentation Amplifier Precision Integrator *Polystyrene dielectric. Precision Sample and Hold Re-Zeroing Amplifier

typical performance characteristics







Amplifiers

LH0024/LH0024C high slew rate operational amplifier

general description

The LH0024/LH0024C is a very wide bandwidth, high slew rate operational amplifier intended to fulfill a wide variety of high speed applications such as buffers to A to D and D to A converters and high speed comparators. The device exhibits useful gain in excess of 50 MHz making it possible to use in video applications requiring higher gain accuracy than is usually associated with such amplifiers.

features


- Very high slew rate $-500 \text{ V}/\mu\text{s}$ at Av = +1
- Wide small signal bandwidth 70 MHz
- Wide large signal bandwidth 15 MHz
- High output swing ±12V into 1K

- Offset null with single pot
- Low input offset 2 mV
- Pin compatible with standard IC op amps


The LH0024/LH0024C's combination of wide bandwidth and high slew rate make it an ideal choice for a variety of high speed applications including active filters, oscillators, and comparators as well as many high speed general purpose applications.

The LH0024 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C, whereas the LH0024C is guaranteed -25° C to $+85^{\circ}$ C.

schematic and connection diagrams




Metal Can Package



Note: For heat sink use Thermalloy 2230-5 series. Order Number LH0024H or LH0024CH See Package 9

typical applications


TTL Compatible Comparator



118PUT 0 118 1 100

Offset Null

Video Amplifier



absolute maximum ratings

Supply Voltage ±18V Equal to Supply Input Voltage Differential Input Voltage ±5V 600 mW Power Dissipation Operating Temperature Range LH0024 -55°C to +125°C LH0024C -25°C to +85°C $-65^{\circ}C$ to $+150^{\circ}C$ Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

dc electrical characteristics (Note 1)

242445752	CONDITIONS	ı	_H0024			LH0024C		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S = 50\Omega$, $T_A = 25^{\circ}C$ $R_S = 50\Omega$		2.0	4.0 6.0		5.0	8.0 10.0	mV mV
Average Temperature Coefficient of Input Offset Voltage	$V_S = \pm 15V$, $R_S = 50\Omega$ -55°C to 125°C		20			25		μV/°C
Input Offset Current	$T_A = 25^{\circ}C$		2.0	5.0 10.0		4.0	15.0 20.0	μA μA
Input Bias Current	$T_A = 25^{\circ}C$		15	30 40		18	40 50	μA μA
Supply Current			12.5	13.5		12.5	13.5	mA
Large Signal Voltage Gain	$V_S = \pm 15V$, $R_L = 1k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 1k$	4 3	5		3 2.5	4		V/mV V/mV
Input Voltage Range	$V_S = \pm 15V$	±12	±13		±12	±13		٧
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 1k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 1k$	±12 ±10	±13		±10 ±10	±13		V V
Slew Rate	$V_S = \pm 15V$, $R_L = 1k$, $C_1 = C_2 = 30 \text{ pF}$ $A_V = +1$, $T_A = 25^{\circ}\text{C}$	400	500		250	400		V/μs
Common Mode Rejection Ratio	$V_S = \pm 15V$, $\Delta V_{IN} = \pm 10V$ $R_S = 50\Omega$		60			60		dB
Power Supply Rejection Ratio	$\pm 5V \le V_S \le \pm 18V$ R _S = 50Ω		60			60		dB


Note 1: These specifications apply for $\pm 5V \le V_{\mbox{S}} \le \pm 18V$ and -55°C to +125°C for the LH0024 and -25°C to +85°C for the LH0024C.

frequency compensation

TABLE I


CLOSED LOOP GAIN	C ₁	C ₂	C3
100	0	0	0
20	0	0	0
10	0	20 pF	1 pF
1	30 pF	30 pF	3 pF


Frequency Compensation Circuit





1


typical performance characteristics




















applications information

1. Layout Considerations

The LH0024/LH0024C, like most high speed circuitry, is sensitive to layout and stray capacitance. Power supplies should be by-passed as near the device as is practicable with at least .01 μ F disc type capacitors. Compensating capacitors should also be placed as close to device as possible.

2. Compensation Recommendations

Compensation schemes recommended in Table 1 work well under typical conditions. However, poor layout and long lead lengths can degrade the performance of the LH0024 or cause the device to oscillate. Slight adjustments in the values for C1, C2, and C3 may be necessary for a given layout. In particular, when operating at a gain of

-1, C3 may require adjustment in order to perfectly cancel the input capacitance of the device. When operating the LH0024/LH0024C at a gain of +1, the value of R1 should be at least 1K ohm.

The case of the LH0024 is electrically isolated from the circuit; hence, it may be advantageous to drive the case in order to minimize stray capacitances.

3. Heat Sinking

The LH0024/LH0024C is specified for operation without the use of an explicit heat sink. However, internal power dissipation does cause a significant temperature rise. Improved offset voltage drift can be obtained by limiting the temperature rise with a clip-on heat sink such as the Thermalloy 2228B or equivalent.



Amplifiers

LH0032/LH0032C ultra fast FET operational amplifier

500 V/us

70 MHz

 $10^{12}\Omega$

general description

The LH0032/LH0032C is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.

features

■ High slew rate High bandwidth

■ High input impedance

Low input bias current

20 pA max

Offset null with single pot


Low input offset voltage

2 mV max


No compensation for gains above 50

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A's, buffers in data acquisition systems, and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 is guaranteed over the temperature range -55°C to +125°C and the LH0032C is guaranteed from -25°C to +85°C.

schematic and connection diagrams




Metal Can Package




Order Number LH0032G or LH0032CG See Package 6

typical applications

1 MHz Function Generator





Note: All diodes must be low stored charge, high speed.

Decounte gower supplies at each amp with 0.014F ceramic discs.

1

absolute maximum ratings

Supply Voltage ±18V ±Vs Input Voltage Differential Input Voltage ±30V Power Dissipation See curve -55°C to +125°C Operating Temperature Range LH0032 -25°C to +85°C LH0032C -65° C to $+150^{\circ}$ C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)

dc electrical characteristics (Note 1)

DADAMETED	CONDITIONS		LH0032			LH0032	С	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$V_S = \pm 15V$, $R_S \le 100k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_S \le 100k$		2	5 10		5	15 20	mV mV
Average Offset Voltage Drift	R _S ≤ 100k		25			25		μV/°C
Input Bias Current	T _A = 25°C		10	100		25	200	pА
				50			15.0	n A
Input Offset Current	T _A = 25°C		5	25		10	50	pΑ
				25			5	nA
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $f = 1 \text{ kHz}$ $R_L = 1 \text{ k}\Omega$, $T_A = 25^{\circ}\text{ C}$	60	70		60	70		dB
	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $f = 1 \text{ kHz}$ $R_L = 1 \text{ k}\Omega$	57			57			dB
Input Voltage Range	V _S = ±15V	±10	±12		±10	±12		v
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 1 \text{ k}\Omega$	±10	±13.5		±10	±13		v
Power Supply Rejection Ratio	$V_S = \pm 15V, \Delta V_S = \pm 10V$	50	60		50	60		dB
Common Mode Rejection Ratio	V _S = ±15V, ∆V _{IN} = 10V	50	60		50	60		dB
Supply Current	V _S = ±15V, T _A = 25°C		18	20		20	22	mA


ac electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Slew Rate	$A_V = +1, \Delta V_{1N} = 20V$	350	500		V/μs
Settling Time to 1% of Final Value	$A_V = -1$, $\triangle V_{IN} = 20V$		100		ns
Settling Time to 0.1% of Final Value	$A_V = -1$, $\triangle V_{IN} = 20V$		300		ns
Small Signal Rise Time	$A_V = +1$, $\triangle V_{1N} = 1V$		8	20	ns
Small Signal Delay Time	$A_V = +1$, $\triangle V_{1N} = 1V$		10	25	ns


Note 1: These specifications apply for $\pm 5V \le V_S \le \pm 18V$ and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0032 and $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0032C.

Note 2: These specifications apply for $V_S = \pm 15 V$, $R_L = 1 \ k\Omega$ and $T_A = 25^{\circ} C$.


typical performance characteristics



auxiliary circuits




Output Short Circuit Protection




typical applications (con't)


Unity Gain Amplifier




10X Buffer Amplifier



100X Buffer Amplifier




High Impedance, High Speed Comparator




typical applications (con't)

High Speed Sample and Hold



Current Mode Multiplexer



applications information

Power Supply Decoupling

The LH0032/LH0032C like most high speed circuits is sensitive to layout and stray capacitance. Power supplies should be by-passed as near to Pins 10 and 12 as practicable with low inductance capacitors such as 0.01 µF disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

Input Capacitance

The input capacitance to the LH0032/LH0032C is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the noninverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

Heat Sinking

While the LH0032/LH0032C is specified for operation without any explicit head sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small head sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.



Amplifiers

LH0036/LH0036C instrumentation amplifier general description

The LH0036/LH0036C is a true micro power instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300 M Ω input impedance and excellent 100 dB common mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000. Power supply operating range is between $\pm 1V$ and $\pm 18V$. Input bias current and output bandwidth are both externally adjustable or can be set by internally set values. The LH0036 is specified for operation over the $-55^{\circ}\mathrm{C}$ to $+125^{\circ}\mathrm{C}$ temperature range and the

LH0036C is specified for operation over the -25°C to +85°C temperature range.

features

 High input impedance
 300 MΩ

 ■ High CMRR
 100 dB


 ■ Single resistor gain adjust
 1 to 1000

 ■ Low power
 90μW


 ■ Wide supply range
 ±1V to ±18V

- Adjustable input bias current
- Adjustable output bandwidth
- Guard drive output

equivalent circuit and connection diagrams



TO-8 Metal Can Package



Order Number LH0036 or LH0036C See Package 6

absolute maximum ratings

±18V Short Circuit Duration Continuous Supply Voltage Differential Input Voltage ±30V Operating Temperature Range LH0036 -55°C to +125°C Input Voltage Range $\pm V_{S}$ LH0036C -25°C to +85°C Shield Drive Voltage ±۷s -65°C to +150°C CMRR Preset Voltage ±Vs Storage Temperature Range ±Vs Lead Temperature, Soldering 10 seconds 300°C CMRR Trim Voltage Power Dissipation (Note 3) 1.5W


electrical characteristics (Notes 1 and 2)

		LIMITS						Ì
PARAMETER	CONDITIONS		LH0036			LH0036C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage (V_{tOS})	$R_S = 1.0k\Omega$, $T_A = 25^{\circ}C$ $R_S = 1.0k\Omega$		0.5	1.0 2.0		1.0	2.0 3.0	mV mV
Output Offset Voltage (V _{OOS})	$R_S = 1.0k\Omega$, $T_A = 25^{\circ}C$ $R_S = 1.0k\Omega$		2.0	5.0 6.0		5.0	10 12	mV mV
Input Offset Voltage Tempco ($\Delta V_{IOS}/\Delta T$)	$R_S \leq 1.0k\Omega$		10			10		μV/°C
Output Offset Voltage Tempco ($\Delta V_{OOS}/\Delta T$)			15			15		μV/°C
Overall Offset Referred to Input (V _{OS})	$A_{V} = 1.0$ $A_{V} = 10$ $A_{V}^{*} = 100$ $A_{V}^{*} = 1000$		2.5 0.7 0.52 0.502			6.0 1.5 1.05 1.005		mV mV mV mV
Input Bias Current (I _B)	T _A = 25°C		40	100 150		50	125 200	nA nA
Input Offset Current (I _{OS})	T _A = 25°C		10	40 80		20	50 100	nA nA
Small Signal Bandwidth	$A_V = 1.0, R_L = 10k\Omega$ $A_V = 10, R_L = 10k\Omega$ $A_V = 100, R_L = 10k\Omega$ $A_V = 1000, R_L = 10k\Omega$		350 35 3.5 350			350 35 3.5 350		kHz kHz kHz Hz
Full Power Bandwidth	$V_{1N} = \pm 10V, R_{L} = 10k,$ $A_{V} = 1$		5.0			5.0		kHz
Input Voltage Range	Differential Common Mode	±10 ±10	±12 ±12		±10 ±10	±12 ±12		v v
Gain Nonlinearity			0.03			0.03		%
Deviation From Gain Equation Formula	A _V = 1 to 1000		±0.3	±1.0		±1.0	±3.0	%
PSRR	$\pm 5.0 \text{V} \le \text{V}_{\text{S}} \le \pm 15 \text{V},$ $A_{\text{V}} = 1.0$		1.0	2.5		1.0	5.0	mV/V
	$\pm 5.0 \text{V} \le \text{V}_{\text{S}} \le \pm 15 \text{V},$ $A_{\text{V}} = 100$		0.05	0.25		0.10	0.50	mV/V
CMRR	$A_V = 1.0$ DC to $A_V = 10$ 100 Hz $A_V = 100$ $\Delta R_S = 1.0k$		1.0 0.1 10	2.5 0,25 25		2.5 0.25 25	5.0 0.50 50	mV/V mV/V μV/V
Output Voltage	$V_S = \pm 15V, R_L = 10k\Omega, V_S = \pm 1.5V, R_L = 100k\Omega$	±10 ±0.6	±13.5 ±0.8		±10 ±0.6	±13.5 ±0.8		V V
Output Resistance			0.5			0.5		Ω
Supply Current			300	400		400	600	μΑ
Equivalent Input Noise Voltage			20			20		μV/p-p
Slew Rate	$\Delta V_{IN} = \pm 10V,$ $R_{\perp} = 10k\Omega, A_{V} \approx 1.0$		0.3			0,3		V/μs
Settling Time	To $\pm 10 \text{ mV}$, R _L = $10 \text{k}\Omega$, $\Delta V_{\text{OUT}} = 1.0V$ $A_{\text{V}} = 1.0$ $A_{\text{V}} = 100$		3.8 180			3.8 180		μs μs


Note 1: Unless otherwise specified, all specifications apply for $V_S = \pm 15V$, Pins 1, 3, and 9 grounded, $-25^{\circ}C$ to $\pm 85^{\circ}C$ for the LH0036C and $\pm 50^{\circ}C$ to $\pm 125^{\circ}C$ for the LH0036.


Note 2: All typical values are for $T_A = 25^{\circ}C$.

Note 3: The maximum junction temperature is 150° C. For operation at elevated temperature derate the G package on a thermal resistance of 90° C/W, above 25° C.



typical applications







*A_{DW} AND R_B are optional bandwidth and input bias current controlling resistors.

Instrumentation Amplifier with Logic Controlled Shut-Down


Pre MUX Signal Conditioning




Isolation Amplifier for Medical Telemetry




Thermocouple Amplifier with Cold Junction Compensation



Process Control Interface





High Pass Filter

applications information

THEORY OF OPERATION




FIGURE 1. Simplified LH0036

The LH0036 is a 2 stage amplifier with a high input impedance gain stage comprised of A_1 and A_2 and a differential to single-ended unity gain stage, A_3 . Operational amplifier, A_1 , receives differential input signal, e_1 , and amplifies it by a factor equal to $(R1 + R_G)/R_G$.

 A_1 also receives input e_2 via A_2 and $R2,\,e_2$ is seen as an inverting signal with a gain of $R1/R_G,\,A_1$ also receives the common mode signal e_{CM} and processes it with a gain of $\pm 1,\,$

Hence:

$$V_1 = \frac{R1 + R_G}{R_G} e_1 - \frac{R1}{R_G} e_2 + e_{CM}$$
 (1)

By similar analysis V2 is seen to be:

$$V_2 = \frac{R2 + R_G}{R_G} e_2 - \frac{R2}{R_G} e_1 + e_{CM}$$
 (2)

For R1 = R2:

$$V_2 - V_1 = \left[\left(\frac{2R1}{R_G} \right) + 1 \right] (e_2 - e_1)$$
 (3)

Also, for R3 = R5 = R4 = R6, the gain of $A_3 = 1$, and

$$e_0 = (1)(V_2 - V_1) = (e_2 - e_1) \left[1 + \left(\frac{2R1}{R_G} \right) \right]$$
 (4)

As can be seen for identically matched resistors, e_{CM} is cancelled out, and the differential gain is dictated by equation (4).

For the LH0036, equation (4) reduces to:

$$A_{VCL} = \frac{e_0}{e_2 - e_1} = 1 + \frac{50k}{R_G}$$
 (5a)

The closed loop gain may be set to any value from 1 (R_G = ∞) to 1000 (R_G \cong 50 Ω). Equation (5a) re-arranged in more convenient form may be used to select R_G for a desired gain:

$$R_G = \frac{50k}{A_{VCL} - 1} \tag{5b}$$

USE OF BANDWIDTH CONTROL (pin 1)

In the standard configuration, pin 1 of the LH0036 is simply grounded. The amplifier's slew rate in this configuration is typically $0.3V/\mu s$ and small

signal bandwidth 350 kHz for $A_{VCL}=1$. In some applications, particularly at low frequency, it may be desirable to limit bandwidth in order to minimize the overall noise bandwidth of the device. A resistor R_{BW} may be placed between pin 1 and ground to accomplish this purpose. Figure 2 shows typical small signal bandwidth versus R_{BW} .




FIGURE 2. Bandwidth vs RRW

It also should be noted that large signal bandwidth and slew rate may be adjusted down by use of R_{BW} . Figure 3 is plot of slew rate versus R_{BW} .




FIGURE 3. Output Slew Rate vs RRW

CMRR CONSIDERATIONS

Use of Pin 9, CMRR Preset

Pin 9 should be grounded for nominal operation. An internal factory trimmed resistor, R6, will yield a CMRR in excess of 80 dB (for $A_{VCL} = 100$). Should a higher CMRR be desired, pin 9 should be left open and the procedure, in this section followed.

DC Off-set Voltage and Common Mode Rejection Adjustments

Off-set may be nulled using the circuit shown in Figure 4.




FIGURE 4. VOS Adjustment Circuit

Pin 8 is also used to improve the common mode rejection ratio as shown in Figure 5. Null is

achieved by alternately applying $\pm 10V$ (for V^+ & V^- = 15V) to the inputs and adjusting R1 for minimum change at the output.




FIGURE 5. CMRR Adjustment Circuit

The circuits of Figure 4 and 5 may be combined as shown in Figure 6 to accomplish both V_{OS} and CMRR null. However, the V_{OS} and CMRR adjustment are interactive and several iterations are required. The procedure for null should start with the inputs grounded.

FIGURE 6. Combined CMRR, VOS Adjustment Circuit

R2 is adjusted for V_{OS} null. An input of +10V is then applied and R1 is adjusted for CMRR null. The procedure is then repeated until the optimum is achieved.

A circuit which overcomes adjustment interaction is shown in Figure 7. In this case, R2 is adjusted first for output null of the LH0036. R1 is then adjusted for output null with +10V input. It is always a good idea to check CMRR null with a -10V input. The optimum null achievable will yield the highest CMRR over the amplifiers common mode range.




FIGURE 7. Improved VOS, CMRR Nulling Circuit

AC CMRR Considerations

The ac CMRR may be improved using the circuit of Figure 8.




FIGURE 8. Improved AC CMRR Circuit

After adjusting R1 for best dc CMRR as before, R2 should be adjusted for minimum peak-to-peak voltage at the output while applying an ac common mode signal of the maximum amplitude and frequency of interest.

INPUT BIAS CURRENT CONTROL

Under nominal operating conditions (pin 3 grounded), the LH0036 requires input currents of 40 nA. The input current may be reduced by inserting a resistor (R_B) between 3 and ground or, alternatively, between 3 and V $\bar{}$. For R_B returned to ground, the input bias current may be predicted by:

$$I_{BIAS} \cong \frac{V^{+} - 0.5}{4 \times 10^{8} + 800 R_{B}}$$
 (6a)

or

$$R_{B} = \frac{V^{+} - 0.5 - (4 \times 10^{8}) (I_{BIAS})}{800 I_{BIAS}}$$
 (6b)

Where:

IBIAS = Input Bias Current (nA)

R_B = External Resistor connected between pin 3 and ground (Ohms)

V⁺ = Positive Supply Voltage (Volts)

Figure 9 is a plot of input bias current versus R_B.




FIGURE 9. Input Bias Current as a Function of RB

As indicated above, $R_{\rm B}$ may be returned to the negative supply voltage. Input bias current may then be predicted by:

$$I_{BIAS} \cong \frac{(V^+ - V^-) - 0.5}{4 \times 10^8 + 800 R_B}$$

or

$$R_B \cong \frac{(V^+ - V^-) - 0.5 - (4 \times 10^8)(I_{BIAS})}{800 I_{BIAS}}$$
 (8)

Where:

IBIAS = Input Bias Current (nA)

R_B = External resistor connected between pin 3 and V⁻ (Ohms)

V⁺ = Positive Supply Voltage (Volts)

V = Negative Supply Voltage (Volts)




FIGURE 10. Input Bias Current as a Function of RB

Figure 10 is a plot of input bias current versus R_B returned to V^- it should be noted that bandwidth is affected by changes in $R_B\,.$ Figure 11 is a plot of bandwidth versus $R_B\,.$




FIGURE 11. Unity Gain Bandwidth as a Function of RR

BIAS CURRENT RETURN PATH CONSIDERATIONS

The LH0036 exhibits input bias currents typically in the 40 nA region in each input. This current must flow through $R_{\rm ISO}$ as shown in Figure 12.




FIGURE 12, Bias Current Return Path

In a typical application, V_S = ±15V, I_{B1} \cong I_{B2} \cong 40 nA, the total current, I_T, would flow through R_{ISO} causing a voltage rise at point A. For values of R_{ISO} \geq 150 M Ω , the voltage at point A exceeds the +12V common range of the device. Clearly, for R_{ISO} = ∞ , the LH0036 would be driven to positive saturation.

The implication is that a finite impedance must be supplied between the input and power supply ground. The value of the resistor is dictated by the maximum input bias current, and the common mode voltage. Under worst case conditions:

$$R_{ISO} \leq \frac{V_{CMR} - V_{CM}}{I_{T}}$$
 (9)

Where:

V_{CMR} = Common Mode Range (10V for the LH0036)

 V_{CM} = Common Mode Voltage

$$I_T = I_{B1} + I_{B2}$$

In applications in which the signal source is floating, such as a thermocouple, one end of the source may be grounded directly or through a resistor.

GUARD OUTPUT

Pin 2 of the LH0036 is provided as a guard drive pin in those stringent applications which require very low leakage and minimum input capacitance. Pin 2 will always be biased at the input common mode voltage. The source impedance looking into pin 2 is approximately 15 k Ω . Proper use of the quard/shield pin is shown in Figure 13.




FIGURE 13. Use of Guard

For applications requiring a lower source impedance than 15 $k\Omega$, a unity gain buffer, such as the LH0002 may be inserted between pin 2 and the input shields as shown in Figure 14.




FIGURE 14. Guard Pin With Buffer

definition of terms

Bandwidth: The frequency at which the voltage gain is reduced to 0.707 of the low frequency (dc) value.

Closed Loop Gain, A_{VCL}: The ratio of the output voltage swing to the input voltage swing determined by $A_{VCL} = 1 + (50k/R_G)$. Where: $R_G = Gain Set Resistor$.

Common Mode Rejection Ratio: The ratio of input voltage range to the peak-to-peak change in offset voltage over this range.

Gain Equation Accuracy: The deviation of the actual closed loop gain from the predicted closed loop gain, $A_{VCL} = 1 + (50k/R_G)$ for the specified closed loop gain.

Input Bias Current: The current flowing at pin 5 and 6 under the specified operating conditions.

Input Offset Current: The difference between the input bias current at pins 5 and 6; i.e. $I_{OS} = I_{15} - I_{6}I$.

Input Stage Offset Voltage, V_{IOS} : The voltage which must be applied to the input pins to force the output to zero volts for A_{VCL} = 100.

Output Stage Offset Voltage, V_{OOS} : The voltage which must be applied to the input of the output stage to produce zero output voltage. It can be measured by measuring the overall offset at unity gain and subtracting V_{IOS} .

$$V_{OOS} = \left[V_{OS} \middle| A_{VCL} = 1 \right] - \left[V_{OS} \middle| A_{VCL} = 1000 \right]$$

Overall Offset Voltage:

$$V_{OS} = V_{IOS} + \frac{V_{OOS}}{A_{VCL}}$$

Power Supply Rejection Ratio: The ratio of the change in offset voltage, $V_{\rm OS}$, to the change in supply voltage producing it.

Resistor, R_B : An optional resistor placed between pin 3 of the LH0036 and ground (or V^-) to reduce the input bias current.

Resistor, R_{BW} : An optional resistor placed between pin 1 of the LH0036 and ground (or V^-) to reduce the bandwidth of the output stage.

Resistor, R_G : A gain setting resistor connected between pins 4 and 7 of the LH0036 in order to program the gain from 1 to 1000.

Settling Time: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.



Amplifiers

LH0045/LH0045C two wire transmitter

general description

The LH0045/LH0045C Two Wire Transmitters are linear integrated circuits designed to convert the voltage from a sensor to a current, and send it through to a receiver, utilizing the same simple twisted pair as the supply voltage.

The LH0045 and LH0045C contain an internal reference designed to power the sensor bridge, a sensitive input amplifier, and an output current source. The output current scale can be adjusted to match the industry standards of 4.0 mA to 20 mA or 10 mA to 50 mA.

Designed for use with various sensors, the LH0045/ LH0045C will interface with thermocouples, strain gauges, or thermistors. The use of the power supply leads as the signal output eliminates two or three extra wires in remote signal applications. Also, current output minimizes susceptibility to voltage noise spikes and eliminates line drop problems.


features


-	High sensitivity	$>$ 10 μ A/ μ V
	Low input offset voltage	1.0 mV
	Low input bias current	2.0 nA
•	Single supply operation	10V to 50V
-	Programmable bridge reference (LH0045G)	5.0V to 30V

- Non-interactive span and null adjust
- Over compensation capability
- Supply reversal protection

The LH0045/LH0045C is intended to fulfill a wide variety of process control, instrumentation, and data acquisition applications. The LH0045 is guaranteed over the temperature range of -55° C to +125°C; whereas the LH0045C is guaranteed from -25° C to +85°C.


equivalent schematic and connection diagrams





*NOTE: PIN 5 IS SHORTED TO PIN 6 TO OBTAIN A NOMINAL +5.1V, V_{REF} . Left open V_{REF} * +10V the case is isolated from the circuit for both to-3 and to-8

Order Number LH0045G or LH0045CG See Package 6



Order Number LH0045K or LH0045CK See Package 14 1

absolute maximum ratings

+50V Supply Voltage (L1 to common) Input Current ±20 mA 0V to V_{REF} Input Voltage (Either Input to Common) ±20 V Differential Input Voltage Output Current (Either L1 or L2) 50 mA Reference Output Current 5.0 mA Power Dissipation 1.5W LH0045G LH0045K 3.0W

Operating Temperature Range
LH0045 -55°C to +125°C

Storage Temperature Range -65° C to $+150^{\circ}$ C Lead Temperature (Soldering, 10 seconds) 300° C

electrical characteristics (Note 1)


LH0045C


	l			LIN	IITS			
PARAMETER	CONDITIONS		LH0045			LH0045C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage (V _{OS})	I _S = 4.0 mA, T _A = 25°C I _S = 4.0 mA		0.7	2.0 3.0		2.0	7.5 10	mV mV
Offset Voltage Temperature Coefficient (ΔV _{OS} /ΔT)	I _S = 4.0 mA		3.0			6.0		μV/°C
Input Bias Current (I _B)	T _A = 25°C		0.8	2.0 3.0		1.5	7.0 10	nA nA
Input Offset Current (I _{OS})	T _A = 25°C		0.05	0.2 0.4		0.2	1.0 1.5	nA nA
Open Loop Transconductance (g _{MOL})	$\Delta I_S = 4.0 \text{ mA to } 20 \text{ mA}$ $\Delta I_S = 10 \text{ mA to } 50 \text{ mA}$	10 ⁶ 2×10 ⁶	10 ⁷ 2x10 ⁷		10 ⁶ 2×10 ⁶	10 ⁷ 2×10 ⁷		Ծդ Ծդ
Supply Voltage Range (V _S)	LH0045G pins 5 and 6 open	9.0 15		50 50	9.0 15		50 50	v v
Input Voltage Range (V _{IN})	LH0045G pins 5 and 6 open	1.0 1.0		3.3 7.6	1.0 1.0		3.3 7.6	v v
Open Loop Output Impedance (R _{OUT})	$V_S = 10V \text{ to } 45V, I_S = 4.0 \text{ mA},$ $T_A = 25^{\circ}\text{C}$		1.0			1.0		МΩ
Common Mode Rejection Ratio (CMRR)	$\Delta V_{IN} = 1.0V$ to 3.3V, $I_S = 12 \text{ mA}$	0.1	0.05		0.1	0.05		mV/V
Power Supply Rejection Ratio (PSRR)	ΔV_S = 10V to 45V, I_S = 12 mA	0.1	0.01		0.1	0.01		mV/V
Open Loop Supply Current (I _{SOL})	V _S = 50V		2.0	3.0		2.0	3.0	mA
Reference Voltage Load Regulation (ΔV _{REF} /ΔI _{REF})	$\Delta I_{REF} = 0 \text{ mA to } 2.0 \text{ mA},$ $T_A = 25^{\circ}\text{C}$		0.05	0.2		0.05	0.2	%
Reference Voltage Line Regulation ($\Delta V_{REF}/\Delta V_{S}$)	$\Delta V_S = 10V \text{ to } 45V,$ $T_A = 25^{\circ}C$		0.3	0.5		0.3	0.5	mV/V
Reference Voltage Temperature Coefficient ($\Delta V_{REF}/\Delta T$)	I _{REF} = 2.0 mA		0.004			0.004		%/°C
Reference Voltage (V _{REF})	$I_{REF} = 2.0 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_{REF} = 2.0 \text{ mA}, T_A = 25^{\circ}\text{C},$ LH0045G pins 5 and 6 open	4.3 8.6	5.1 10.3	5.9 12	4.3 8.6	5.1 10.3	5.9 12	v v
Resistor R9	I _S = 12 mA, T _A = 25°C	95	100	105	95	100	105	Ω
Average Temperature Coefficient of R9 (TCR ₉)	I _S = 12 mA		50	300		50	300	PPM/°C
Resistor R5	I _S = 1.0 mA, T _A = 25°C	950	1000	1050	950	1000	1050	Ω
Average Temperature Coefficient of R5 (TCR ₅)	I _S = 1.0 mA		50	300		50	300	PPM/°C
Input Resistance (R _{IN})	T _A = 25°C		50			50		MΩ


 -25° C to $+85^{\circ}$ C


Note 1: Unless otherwise specified, these specifications apply for $\pm 10V \le V_S \le \pm 50V$, pin 5 shorted to pin 6 on the LH0045G, over the temperature range $\pm -55^{\circ}$ C to $\pm 125^{\circ}$ C for the LH0045 and $\pm 25^{\circ}$ C for the LH0045C.


typical performance characteristics



















Open Loop
















typical applications*




FOR 1 μ A FULL SCALE, R_{IN} = V_{IN}/1 μ A = SOURCE IMPEDANCE @ PIN 11 e.g., V_{IN} (FULL SCALE) = 10 m V, R_{IN} = 10k BRIDGE IMPEDANCE = 0.8k, R = 10k - 0.8k = 9.2k


Thermocouple Input Transmitter



Resistance Bridge Input Transmitter




Electronic Temperature Sensor



^{*}Pin numbers refer to 'G' package. All voltages indicated by () are measured with respect to common, pin 3.

typical applications* (con't)



*Pin numbers refer to 'G' package. All voltages indicated by () are measured with respect to common, pin 3.

Instrumentation Amplifier Transmitter

applications information

CIRCUIT DESCRIPTION AND OPERATION

A simplified schematic of the LH0045/LH0045C is shown in Figure 1. Differential amplifier, A_2 converts very low level signals to an output current via transistor Q1. Reference voltage diode D1 is used to supply voltage for operation of A_2 and to bias an external bridge. Current source $\rm I_1$ minimizes fluctuation in the bridge reference voltage due to changes in $\rm V_S$.

In normal operation, the LH0045/LH0045C is used in conjunction with an external bridge comprised of $R_{\rm B1}$ through $R_{\rm B4}$. The bridge resistors in conjunction with bridge return resistor, R5, bias A_2 in its linear region and sense the input signal; e.g. $R_{\rm B4}$ might be a strain sensitive resistor in a strain gauge bridge. $R_{\rm T}$ is adjusted to purposely unbalance the bridge for 4.0 mA output (null) for zero signal input. This is accomplished by forcing 2.5µA more through $R_{\rm B3}$ than $R_{\rm B4}$.

The $2.5\mu A$ imbalance causes a voltage rise of $(2.5\mu A) \times (100\Omega)$ or $250\mu V$ at the top of $R_{B3}.$ Terminal L2 may be viewed as the output of an op amp whose closed loop gain is approximately R_F/R_{B3} = 1600.

The $250\mu V$ rise at the top of R_{B3} causes a voltage drop of (1600) x (250 μV) or -0.4V across R9. An output current, I_{S} , equal to 0.4V/R9 or 4.0 mA is thus established in Q1. If R_{B4} is now decreased by 1.0Ω (due to application of a strain force), a -1.0 mV change in input voltage will result. This causes L2 to drop to -2.0V. The output current would then be $2.0V/100\Omega$ or 20 mA (Full Scale). If R_{B3} is a resistor of the same material as R_{B4} but not subjected to the strain, temperature drift effects will be equal in the two legs and will cancel.

In actual practice the loading effects of R_{B2} on the gain (span) and R_{F} on output current must be taken into account.




FIGURE 1. LH0045 Simplified Schematic

THERMAL CONSIDERATIONS

The power output transistor of the LH0045 is thermally isolated from the signal amplifier, A2. Nevertheless, a change in the power dissipation will cause a change in the temperature of the package and thus may cause amplifier drift. These temperature excursions may be minimized by careful heat sinking to hold the case temperature equal to the ambient. With the TO-8 (G) package this is best accomplished by a clip-on heat sink such as the Thermalloy #2240A or the Wakefield #215-CB. The 8 lead TO-3 is particularly convenient for heat sinking, in that it may be bolted directly to many commercial aluminum heat sink extrusions, or to the chassis. In both packages the case is electrically isolated from the circuit.

In addition, the power change can be minimized by operating the device from relatively high supply voltages in series with a relatively high load resistance. When the signal forces the supply current higher, the voltage across the device will be reduced and the internal power dissipation kept nearly equal to the low current, high voltage condition.

For example, take the case of a 4.0 mA to 20 mA transmitter with a 24V supply and a 100Ω load resistance. The power at 4.0 mA is (23.6V) x (4.0 mA) = 94.4 mW while at full scale the power is (22V) x (20 mA) = 440 mW. The net change in power is 345 mW. This change in power will cause a change in temperature and thus a change in offset voltage of A_2 .

If the optimum load resistance of 800Ω (from Figure 2) is used, the power at null is [24V (4.0 mA) x (800Ω)] (4.0 mA) = 83 mW. The power at full scale is [24V - (20 mA) x (800Ω)] (20 mA) = 160 mW. The net change is 77 mW. This change is significantly less than without the resistor.

If the supply voltage is increased to 48V and the load resistance chosen to be the optimum value from Figure 2 (1.95k), then the power at null is $[48V - (4.0 \text{ mA}) \times (1.95k)]$ (4.0 mA) = 160.8




FIGURE 2. Optimum Load Resistance vs Supply Voltage

mW and the power at full scale is $[48 - (20) \times (1.95k)]$ (20 mA) = 180 mW for a net change of 19.2 mW.

Note that the optimized load resistance is actually the sum of the line resistance, receiver resistances and added external load resistance. However, in many applications the line resistance and receiver resistances are negligible compared to the added external load resistance and thus may be omitted in calculations.

AUXILIARY PINS

The LH0045 has several auxiliary pins designed to provide the user with enhanced flexibility and performance. The following is a discussion of possible uses for these pins.

Programmable V_{REF} — Pins 5 and 6 (LH0045G Only)

The LH0045G provides pins 5 and 6 to allow the user to program the value of the reference voltage. The factory trimmed 10V value is obtained by leaving 5 and 6 open. A short between 5 and 6 will program the reference to a nominal 5.1V (equivalent to the fixed value used in the LH0045K).

A resistor or pot may be placed between pin 5 and common (pin 3) to obtain reference voltages between 10V and 30V or between pin 5 and pin 7 for reference voltages below 10V. Increased reference voltage might be useful to extend the positive common mode range or to accommodate transducers requiring higher supply voltage. A plot of resistance between pin 5 and pin 3 versus V_{BEE} is given in the typical electrical characteristics section. V_{REF} may be adjusted about its nominal value by arranging a pot from V_{REF} to common and feeding a resistor from the wiper into pin 5 so that it may either inject or extract current. Lastly, pin 5 may be used as a nominal 1.7V reference point, if care is taken not to unduly load it with either dc current or capacitance. Obviously, higher supply voltages must be used to obtain the higher reference values. The minimum supply voltage to reference voltage differential is about 4.0V.

Bridge Return

An applications resistor is provided in the LH0045 with a nominal value of 1.0 k Ω . The primary application for the resistor is to maintain the minimum common mode input voltage (1.0V) required by the signal amplifier, A_2 . A typical input application might utilize a strain gauge or thermistor bridge where the resistance of the sensor is 100Ω . Since only 1.0 mA may be drawn from V_{REF} , the 1.0 k Ω bridge return resistor is used to bias A_2 in its linear region as shown in Figure 3.




FIGURE 3. Use of Bridge Return

Over Compensation — Pin 8 (LH0045G), Pin 6 (LH0045K)

Over compensation of the signal amplifier, A_2 may be desirable in dc applications where the noise-bandwidth must be minimized. A capacitor should be placed between pin 8 (pin 6 on the LH0045K) and pin 3, common.

Typically,

$$f_{3db} = \frac{1}{2 \pi R (C_1 + C_{EXT})}$$

where:

 $R = 400 M\Omega$

C1 = Internal Compensation Capacitor = 100 pF

 C_{EXT} = External (over-compensation) Capacitor

Input Guard - Pins 9 and 12 (LH0045G)

Pins 9 and 12 have no internal connection whatever and thus need not be used. In some critical low current applications there may be an advantage to running a guard conductor between the inputs and the adjacent pins to intercept stray leakage currents. Pins 9 and 12 may be connected to this guard to simplify the PC board layout and allow the guard to continue under the device. (See AN-63 for further discussion of guarding techniques.)

NULL AND SPAN ADJUSTMENTS

Most applications of the LH0045 will require potentiometers to trim the initial tolerances of the sensor, the external resistors and the LH0045 itself. The preferred adjustment procedure is to stimulate the sensor, alternating between two known values, such as zero and full scale. The span and null are adjusted by monitoring the output current on a chart recorder, meter, or oscilloscope. A full scale stimulus is applied to the sensor and the span potentiometer adjusted for the desired full scale. Then, to adjust the null, apply a zero percent signal to the sensor and adjust the null potentiometer for the desired zero percent current indication.

If it is impractical to cycle the sensor during the calibration procedure, the signal may be simulated electrically with two cautions: 1) the calibration

signal must be floating and 2) the calibration thus achieved does not account for sensor inaccuracies and/or errors in the signal generator.

SENSOR SELECTION

Generally it is easiest to use an insulated sensor. If it is necessary to use a grounded sensor, the power supply must be isolated from chassis ground to avoid extraneous circulating currents.

DESIGN EXAMPLE

There are numerous circuit configurations that may be utilized with the LH0045. The following is intended as a general design example which may be extended to specific cases.

Circuit Requirements

Output Characteristics

- a. 0% = 4.0 mA (NULL)
- b. 100% = 20 mA (SPAN = 16 mA)
- c. Supply Voltage = 24V

Input (Sensor) Characteristics

- a. $V_{IN} = 100 \text{ mV}$ (Full Scale)
- b. V_{IN} = 0 mV (Zero Scale)
- c. Source Impedance $< 1.0\Omega$

General Characteristics

- a. $0^{\circ}C \leq T_A \leq +75^{\circ}C$
- b. Overall Accuracy < 0.5%




FIGURE 4. Design Example Circuit

Selection of RF

Input bias current to the LH0045C is guaranteed less than 10 nA. Furthermore, the change in I_B over the temperature range of interest is typically under 1.0 nA. If I_2 $_{SPAN}$ is selected to be 1.0 μA (1000 Δ I_B) errors due to Δ I_B/Δ T will be less than 0.1%. For SPAN = 16 mA.

$$V_{SPAN} = \Delta V_1 = -(16 \text{ mA})(R9) = -1.6V$$

where R9 = Internal Current Set Resistor = 100Ω For $I_{2 \; SPAN}$ = $1.0\mu A$,

$$R_F = \frac{V_{SPAN}}{I_{2 SPAN}} = \frac{-1.6V}{1.0\mu A} = 1.6M$$

$$R_E = 1.6 M\Omega$$

Selection of R_{B1} and R_{B2}

The minimum input common mode voltage, V_{MIN} required at the pin 10 input of A_2 is 1.0V. Furthermore, the maximum open loop supply current (I_{SOL}) drawn by the LH0045 is 3.0 mA. That leaves $I_{MIN} = 4.0$ mA - 3.0 mA = 1.0 mA left to bias the bridge at null. Hence:

$$R_{B2} \ge \frac{V_{MIN}}{I_{MIN}} = \frac{1.0V}{1.0 \text{ mA}} = 1.0 \text{ k}\Omega$$

And,

$$\frac{V_{REF} R_{B2}}{R_{B1} + R_{B2}} = 1.0V$$

$$R_{B1} = R_{B2} \frac{V_{REF} - 1.0V}{1.0V}$$

$$= 1.0k (5.1 - 1.0)$$

$$R_{B1} \cong 4.0 \, k\Omega$$


Alternatively, an LM113, 1.22V reference diode, or an op amp such as the LM103 may be used to bias the signal amplifier, A_2 as shown in Figure 5. These techniques have the advantage of lowering the impedance seen at pin 10.

Selection of Ros

 R_{OS} is selected to provide the null current of 4.0 mA, $V_{1~NULL}$ = 4.0 mA x 100Ω = 0.4V. From previous calculations we know that V_{MIN} = 1.0V. The voltage pin 11, V_{2} is:

$$V_2 = V_{MIN} + V_{OS} \cong V_{MIN}$$

for
$$V_{IN} = 0V$$



Hence, the current required to generate the null voltage, I_{2 NULL} is:

$$I_{2 \text{ NULL}} = \frac{V_{\text{MIN}} - V_{1 \text{ NULL}}}{R_{\text{F}}}$$
$$= \frac{1.0V - (-0.4V)}{1.6 \text{ M}\Omega} = 0.875\mu\text{A}$$

This current must be provided by R_{OS} from V_{RFF} ; hence:

$$R_{OS} = \frac{V_{REF} - V_{MIN}}{I_{2 \, NULL}}$$

The nominal value for $V_{\rm REF}$ is 5.1V, therefore the nominal value for $R_{\rm OS}$ is:

$$\frac{5.1V - 1.0V}{0.875\mu\text{A}} \quad \text{or} \quad R_{\text{OS}} = 4.6 \text{ M}\Omega$$

It should be noted however, that the variation of V_{REF} may be as high as 5.9V or as low as 4.3V. Furthermore, the tolerances of R9 (100 Ω), R_{B1} , R_{B2} , and the input V_{OS} of A_2 would predict values for R_{OS} as low as 3.98M and as high as 5.43M. The implication is that in the specific case, R_{OS} should be implemented with a pot, of appropriate value, in order to accommodate the tolerances of V_{REF} , R_{OS} , R_{B1} , R_{B2} , etc.

Selection of R

SPAN is required to be 16 mA. From feedback theory and the gain equation we know:

$$I_{SPAN} = V_{IN} - \frac{R_F}{R} \times \frac{1}{R9}$$

where:

R = total impedance in signal path between pin 10 and pin 11

R9 = Current setting resistor = 100Ω

V_{IN} = Full scale input voltage = 100 mV




FIGURE 5. Alternate Biasing Techniques

$$\therefore R = \frac{(V_{1N}) (R_F)}{(I_{SPAN}) (R9)}$$

$$R = \frac{(100 \text{ mV}) (1.6 \text{ M}\Omega)}{(16 \text{ mA}) (100\Omega)}$$

$$R = 100 \text{ k}\Omega$$

As before, uncertainties in device parameters might dictate that R_{F} be made a pot of appropriate value

Summary of the Steps to Determine External Resistor Values

- Select I_{FULL} SCALE = I_{NULL} + I_{SPAN} for the desired application. (I_{NULL} is frequently 4.0 mA and I_{FULL} SCALE is frequently 20 mA.)
- 2. Select I $_{2~SPAN}$ so that it is large compared to ΔI_{B} . 1000 ΔI_{B} is a good value.
- 3. Determine $V_{SPAN} = \Delta V_2 = (I_{SPAN})(R9)$.
- 4. Determine R_F = (V_{SPAN}/I_{2 SPAN})
- 5. Select

$$\begin{split} R_{B2} & \geq \frac{V_{MIN}}{I_{MIN}} \\ R_{B2} & \geq \frac{1 \text{ VOLT}}{I_{NIII} + I_{SOI}} \end{split}$$

Where:

 V_{MIN} = minimum common mode input voltage

I_{MIN} = minimum available bridge current

I_{SOL} = maximum open loop supply

6. Determine

$$R_{B1} = R_{B2} \frac{V_{REF} - V_{MIN}}{V_{MIN}}$$

- 7. Determine V_{2 NULL} = I_{NULL} R9
- 8. Determine

$$I_{2 \text{ NULL}} = \frac{V_{\text{MIN}} - V_{2 \text{ NULL}}}{R_{\text{E}}}$$

9. Determine

$$R_{OS} = \frac{V_{REF} - V_{MIN}}{I_{2 \, NULL}}$$

10. Determine

$$R = \frac{(V_{IN}) (R_F)}{(I_{SPAN}) (R9)}$$

Where:

V_{IN} = Sensor full scale output voltage

ERROR BUDGET ANALYSIS

Errors Due to Change in V_{REF} (△V_{REF})

There are several factors which could cause a change in V_{REF} . First, as the ambient temperature changes, a V_{REF} drift of ± 0.2 mV/°C might be expected. Secondly, supply voltage variations could cause a 0.5 mV/V change in V_{REF} . Lastly, self-heating due to power dissipation variations can cause drift of the reference.

An overall expression for change in V_{REE} is:

$$\Delta V_{REF} = \underbrace{\left[(\theta) (\Delta P_{DISS}) + \Delta T_{A} \right]}_{\text{Thermal Effects}} \underbrace{\frac{\Delta V_{REF}}{\Delta T}}_{\text{Supply Voltage Effects}}$$

Where:

 θ = Thermal resistance, either junction-to-ambient to junction to case

 ΔP_{DISS} = Change in avg. power dissipation

 ΔT_A = Change in ambient temperature

 $\frac{\Delta V_{REF}}{\Delta T} = \frac{\text{Reference voltage drift}}{(\text{in mV/}^{\circ}\text{C})}$

 $\frac{\Delta V_{REF}}{\Delta V_{S}} = \text{Line regulation of } V_{REF}$

Several steps may be taken to minimize the bracketed terms in the equation above. For example, operating the LH0045G with a heat-sink reduces the thermal resistance from $\theta_{JA}=83^{\circ}\text{C/W}$ to $\theta_{JC}=60^{\circ}\text{C/W}.$ For the LH0045K (TO-3) $\theta_{JA}=40^{\circ}\text{C/W}$ may be reduced to $\theta_{JC}=25^{\circ}\text{C/W}$ by using a heat sink. The ΔP_{DISS} term may be significantly reduced using the power minimization technique described under "Thermal Considerations." For the design example, ΔP_{DISS} is reduced from 384 mW to 77 mW (R $_{L}=800\Omega.$) Evaluating the LH0045G with a heat-sink and R $_{L}=800\Omega$ yields.

$$\Delta V_{REF} = \left(\frac{60^{\circ}C}{W} (0.077W) + 75^{\circ}C\right) \left(\frac{0.2 \text{ mV}}{^{\circ}C}\right) + \frac{0.5 \text{ mV}}{V} (16V)$$

 $\Delta V_{REF} = 24 \text{ mV}$

The LH0045K (TO-3) under the same operating conditions would exhibit a $\Delta V_{REF}\cong$ 23 mV.

applications information (con't)

An expression for error in the output current due to ΔV_{REF} is:

$$\frac{\Delta I_{S}}{I_{SPAN}}$$
 (%) = 100 $\frac{(K) (R_{OS})(\Delta V_{REF}) - (1-K)(\Delta V_{REF})(R_{F})}{(R_{S})(I_{SPAN})}$

Where:

 ΔV_{REF} = Total change in V_{REF}

$$K = \frac{R_{B2}}{R_{B1} + R_{B2}}$$

R9 = Current set resistor

I_{SPAN} = Change in output current from 0% to 100%

For example, $\Delta V_{REF}=24$ mV, K = 0.2, R9 = $100\Omega,\,I_{SPAN}=16$ mA. Hence, a 0.12% worst case error might be expected in output currents due to ΔV_{REF} effects.

Error Due to VOS Drift

One of the primary causes of error in I_S is caused by V_{OS} drift. Drift may be induced either by self heating of the device or ambient temperature changes. The input offset voltage drift, $\Delta V_{OS}/\Delta T$, is nominally $3.3\mu V/^{\circ} C$ per millivolt of initial offset. An expression for the total temperature dependent drift is:

$$\Delta V_{OS} = [(\theta)(\Delta P_{DISS}) + \Delta T_{A}] \frac{\Delta V_{OS}}{\Delta T}$$

Where:

 θ = Thermal resistance either junction-to-ambient or junction-to-case

 ΔP_{DISS} = Change in average power dissipation

 ΔT_{Δ} = Change in ambient temperature

The bracketed term may be minimized by heat sinking and using the power minimization technique described under "Thermal Considerations." For the LH0045G design example, $\Delta V_{OS}=0.352~\text{mV}$ under ambient conditions and 0.263 mV using a heat-sink and $R_L=800\Omega.$ Comparable V_{OS} for the LH0045K would be 0.254 mV.

The error in output current due to ΔV_{OS} is:

$$\frac{\Delta I_{S}}{I_{SPAN}} \text{ (in \%) = } 100 \text{ x} \frac{\Delta V_{OS}}{V_{IN (FULL SCALE)}}$$
$$= 100 \text{ x} \frac{R_{F}}{(R)(R9)(I_{SPAN})}$$

For the design example, ΔV_{OS} = 0.263 mV, V_{IN} (Full Scale) = 100 mV. Hence, 0.26 mV $\dot{\tau}$ 100 mV or 0.26% worst case error could be expected in output current effects.

Errors Due to Changes in R9

The temperature coefficient of R9 (TCR) will produce errors in the output current. Changes in R9 may be caused by self-heating of the device or by ambient temperature changes.

$$\frac{\Delta I_{S}}{I_{SPAN}} \text{ (in \%) = 100 } \frac{\Delta R9}{\Delta T} \text{ (θ P_{DISS} + ΔT_{A})}$$

Where:

 θ = Thermal resistance either from junction-to-ambient or junction-to-case

 ΔP_{DISS} = Change in average power dissipation

ΔT_A = Change in ambient temperature

$$\frac{\Delta R9}{\Delta T} = TCR \text{ of } R9$$

Using the LH0045G design example, $\Delta R9/\Delta T = 0.03\%/^{\circ}C$, hence a 3.2% worst case error in output current might be expected for operation without a heat sink over the temperature range.

Heat sinking the device and using R_{\perp} = $800\Omega,$ reduces $\Delta I_{S}/I_{SPAN}$ to 2.3%. Comparable error for the LH0045K would also be about 2.3%.

The error analysis indicates that the internal current set resistor, R9 is inadequate to satisfy high accuracy design criterion. In these instances, an external 100Ω resistor should be substituted for R9.

Obviously, the TCR of the resistor should be low. Metal film or wire-wound resistors are the best choice offering TCR's less than 10 ppm/°C versus 50 ppm/°C typical drift for R9.

External Causes of Error

The components external to the LH0045 are also critical in determining errors. Specifically, the composition of resistors $R_{\rm B1}$, $R_{\rm OS}$, $R_{\rm F}$, R, etc. in the design example will influence both drift and long term stability.

In particular, resistors and potentiometers of wire wound construction are recommended. Also, metal-film resistors with low TCR ($\leq 10~\text{ppm/}^{\circ}\text{C}$) may be used for fixed resistor applications.

applications information (con't)

Error Analysis Summary

The overall errors attributable to the LH0045 may be minimized using heat sinking, and utilization of an external load resistor. Although R_L reduces the compliance of the circuit, its use is generally advisable in precision applications. External components should be selected for low TCR and long-term stability.

The design example errors, using an external 100Ω wire wound resistor for R9 equal:

$$\frac{\Delta I_{S}}{I_{SPAN}} = \underbrace{0.12\%}_{\Delta V_{REF}} + \underbrace{0.26\%}_{\Delta V_{OS}} + \underbrace{0.08\%}_{\Delta R9} = 0.46\%$$

SOCKETS AND HEAT SINKS

Mounting sockets, test sockets, and heat sinks are available for the G package and K package.

The following or their equivalents are recommended:

Sockets:

G-12 lead TO-8: Barnes Corp. #MGX-12

Textool #212-100-323

K - 8 lead TO-3: Keystone Elec. (N.Y.) #4626

or #4627

Heat Sinks

G - 12 lead TO-8: Thermalloy #2240A

Wakefield #215-CB

K - 8 lead TO-3: IERC #LAIC 3B4V

definition of terms

Input Offset Voltage, V_{OS}: The voltage which must be applied between the input terminals through equal resistances to obtain 4.0 mA of supply (output) current.

Input Bias Current, I_B : The average of the two input currents,

Input Offset Current, **I_{OS}**: The difference in the current into the two input terminals when the supply (output) current is 4.0 mA.

Input Resistance, R_{IN} : The ratio of the change in input voltage to the change in input current at either input with the other input connected to 1.0 Vdc.

Open Loop Transconductance, gMOL: The ratio of the supply (output) current SPAN to the input voltage required to produce that SPAN.

Open Loop Output Resistance, R_{OUT}: The ratio of a specified supply (output) voltage change to the resulting change in supply (output) current at the specified current level.

Common Mode Rejection Ratio, CMRR: The ratio of the change in input offset voltage to the peak-to-peak input voltage range.

Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in supply (output) yoltage producing it.

Input Voltage Range, V_{IN}: The range of voltages on the input terminals for which the device operates within specifications.

Open Loop Supply Current, I_S : The supply current required with the signal amplifier A_2 biased off (inverting input positive, non-inverting input negative) and no load on the V_{REF} terminal.

This represents a measure of the minimum low end signal current.

Reference Voltage Line Regulation, $\Delta V_{REF}/\Delta V_S$: The ratio of the change in V_{REF} to the peak-to-peak change in supply (output) voltage producing it.

Reference Voltage Load Regulation, $\Delta V_{REF}/\Delta I_{REF}$: The change in V_{REF} for a stipulated change in I_{REF} .



Amplifers

LH0061/LH0061C 0.5 amp wide band operational amplifier

general description

The LH0061/LH0061C is a wide band, high speed, operational amplifier capable of supplying currents in excess of 0.5 ampere at voltage levels of $\pm 12V$. Output short circuit protection is set by external resistors, and compensation is accomplished with a single external capacitor. With a suitable heat sink the device is rated at 20 Watts.


The wide bandwidth and high output power capabilities of the LH0061/LH0061C make it ideal for such applications as AC servos, deflection yoke drivers, capstan drivers, and audio amplifiers. The

LH0061 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C; whereas, the LH0061C is guaranteed from -25° C to $+85^{\circ}$ C.


features

 Output current 	0.5 Amp
 Wide large signal bandwidth 	1 MHz
High slew rate	75 V /μs
Low standby power	240 mW
 Low input current 	300 nA Max

schematic and connection diagrams



TO-3 Package



Order Numbers:

LH0061K (-55°C to +125°C) LH0061CK (-25°C to +85°C) See Package 14

Supply Voltage ±18V Power Dissipation See Curve Differential Input Current (Note 2) ±10 mA Input Voltage (Note 3) ±15V Peak Output Current 2A Output Short Circuit Duration (Note 4) Continuous -55°C to +125°C Operating Temperature Range LH0061 LH0061C -25°C to +85°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec) -65°C to +150°C 300°C

dc electrical characteristics (Note 1)

		LIMITS						
PARAMETER	CONDITIONS		LH0061		LH0061 LH0061C UNITS		UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $R_S \le 10 \text{ k}\Omega$, $V_S = \pm 15\text{V}$		1.0	4.0 6.0		3.0	10 15	mV mV
Voltage Drift with Temperature	$R_S < 10 \text{ k}\Omega$		5			5		μ V /°C
Offset Voltage Change with Output Power			5			5		μV/watt
Input Offset Current	T _C = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature		:	1			1		nA/°C
Input Bias Current	T _C = 25°C		100	300 1.0		200	500 1.0	nΑ μΑ
Input Resistance	T _C = 25°C	0.3	1.0		0.3	1.0		МΩ
Input Capacitance			3			3		pF
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\Delta V_{CM} = \pm 10V$	70	90		60	80		dB
Input Voltage Range	V _S = ±15V	±11			±11			V
Power Supply Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\Delta V_S = \pm 10 \text{ V}$	70	80		50	70		dB
Voltage Gain	$V_{S} = \pm 15V$, $V_{O} = \pm 10V$ $R_{L} = 1 \text{ k}\Omega$, $T_{C} = 25^{\circ}\text{C}$ $V_{S} = \pm 15V$, $V_{O} = \pm 10V$ $R_{L} = 20\Omega$	50 5	100		25 2.5	50		V/mV V/mV
Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 20\Omega$	±10	±12		±10	±12		v
Output Short Circuit Current	V _S = ±15V, T _C = 25°C, R _{SC} = 1.0Ω		600			600		mA
Power Supply Current	V _S = ±15V, V _{OUT} = 0		7	10		10	15	mA
Power Consumption	V _S = ±15V, V _{OUT} = 0		210	300		300	450	mW

ac electrical characteristics $(T_c = 25^{\circ}C, V_S = \pm 15V, C_C = 3000 pF)$

							_	
Slew Rate	A_V = +1, R_L = 100 Ω	50	70		50	70		V/μs
Power Bandwidth	$R_L = 100\Omega$		1			1		MHz
Small Signal Transient Response			30			30		ns
Small Signal Overshoot			5	20		10	30	%
Settling Time (0.1%)	∆V _{IN} = 10V, A _V = +1		0.8			0.8		μς
Overload Recovery Time			1			1		μs
Harmonic Distortion	f = 1 kHz, P _O = 0.5W		0.2			0.2		%


Note 1: Specifications apply for $\pm 5V \le V_S \le \pm 18V$, $C_C = 3000$ pF, and $-55^{\circ}C \le T_C \le +125^{\circ}C$ for the LH0061K and $-25^{\circ}C \le T_C \le +85^{\circ}C$ for the LH0061CK. Typical values are for $T_C = 25^{\circ}C$.


Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential voltage in excess of 1V is applied between the inputs without limiting resistors.


Note 3: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 4: Rating applies as long as package power rating is not exceeded.


typical performance characteristics








typical applications





AC Servo Amplifier



Amplifiers

LH0062/LH0062C high speed FET op amp

general description

The LH0062/LH0062C is a precision, high speed FET input operational amplifier with more than an order of magnitude improvement in slew rate and bandwidth over conventional FET IC op amps. In addition it features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio or open loop gain. The device has internal unity gain frequency compensation, thus assuring stability in all normal applications. This considerably simplifies its application, since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over 120 V/ μ s and almost double the bandwidth. (See LB-2, LB-14, and LB-17 for discussions of the application of feed-forward techniques). Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under $1 \mu s$. In addition it is free of latch-up and may be simply offset nulled with negligible effect on offset drift or CMRR.


The LH0062 is designed for applications requiring wide bandwidth, high slew rate and fast settling time while at the same time demanding the high input impedance and low input currents characteristic of FET inputs. Thus it is particularly suited for such applications as video amplifiers, sample/ hold circuits, high speed integrators, and buffers for A/D conversion and multiplex system. The LH0062 is specified for the full military temperature range of -55° to +125°C while the LH0062C is specified to operate over a -25°C to +85°C temperature range.

features


•	High slew rate	70 V/μs
	Wide bandwidth	15 MHz
	Settling time (0.1%)	1μs
18	Low input offset voltage	2 mV
•	Low input offset current	1 pA
	Wide supply range	±5V to ±20V
	Internal 6 dB/octave frequency c	ompensation

Pin compatible with std IC op amps (TO-5 pkg)

schematic and connection diagrams*




*Pin Numbers Shown for TO-5 Package



Order Number LH0062H or LH0062CH See Package 9

Dual-In-Line Package



Order Number LH0062D or LH0062CD See Package 1

1-63

Supply Voltage
Power Dissipation (see graph)
Input Voltage (Note 1)
Differential Input Voltage (Note 2)
Short Circuit Duration

±20V 500 mW ±15V ±30V Continuous Operating Temperature LH0062, LH0062C, Storage Temperature Range Lead Temperature (Soldering, 10 sec)

~55°C to +125°C -25°C to +85°C -65°C to +150°C 300°C

dc electrical characteristics (Note 3)

		LIMITS						
PARAMETER	CONDITIONS	LH0062				LH0062C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S < 100 \text{ k}\Omega; T_A = 25^{\circ}\text{C}$		2	5		10	15	mV
	$R_S \le 100 \text{ k}\Omega$			7	1	ŀ	20	mV
Temperature Coefficient of Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$		5	25		10	35	μV/°C
Offset Voltage Drift with Time			4		İ	5		μV/week
Input Offset Current	T _A = 25°C		0.2	2		1	5	pA
				2	1	}	0.2	nA
Temperature Coefficient of Input Offset Current		Doub	oles every	10°C	Dou	bles every	10°C [
Offset Current Drift with Time			0.1			0.1		pA/week
Imput Bias Current	T _A = 25°C	1	5	10	1	10	65	pΑ
				10	1		2	nA
Temperature Coefficient of Input Bias Current		Doul	oles every	10°C I	Dou	bles every	10°C I	
Differential Input Resistance			10 ¹²		ĺ	10 ¹²		Ω
Common Mode Input Resistance			10 ¹²			10 ¹²		Ω
Input Capacitance			4			4		pF
Input Voltage Range	V _S = ±15V	±10	±12		±10	±12		v
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{V}$	80	90		70	90	l	dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, ±5V $\le V_S \le \pm 15\text{V}$	80	90		70	90		dB
Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $T_A = 25^{\circ}C$, $V_S = \pm 15V$	50	200		25	160		V/mV
	$R_L = 2 k\Omega, V_{OUT} = \pm 10V,$ $V_S = \pm 15V$	25			25			V/mV
Output Voltage Swing	$R_L = 2 k\Omega, T_A = 25^{\circ}C,$ $V_S = \pm 15V$	±12	±13		±12	±13		v
	$R_L = 2 k\Omega$, $V_S = \pm 15V$	±10			±10			v
Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	±15		±10	±15		mA
Output Resistance			75			75		Ω
Output Short Circuit Current	T _A = 25°C		25			25		mA
Supply Current	V _S = ±15V		5	8		7	12	mA
Power Consumption	V _S = ±15V			240		1	360	mW

ac electrical characteristics ($T_A = 25^{\circ}C$, $V_S = \pm 15V$)


		LIMITS] [
PARAMETER	CONDITIONS		LH0062 LH0062C				UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	Voltage Follower	50	70		50	70		V/μs
Large Signal Bandwidth	Voltage Follower		2	1		2		MHz
Small Signal Bandwidth			15		ĺ	15		MHz
Rise Time			25		ļ	25	İ	ns
Overshoot			10			15		%
Settling Time (0.1%)	∆V _{IN} = 10V		1			1		μs
Overload Recovery			09			0.9		μς
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ Hz}$		150			150	1	nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_0 = 100 \text{ Hz}$		55		1	55	ŀ	nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 1 \text{ kHz}$		35			35		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ kHz}$		30			30	[nV/√Hz
Input Noise Voltage	BW = 10 Hz to 10 kHz, R_S = 10 k Ω		12			12		μVrms
Input Noise Current	BW = 10 Hz to 10 kHz		<.1			<.1		pArms


Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: Flating applies for minimum source resistance of 10 k Ω , for source resistances less than 10 k Ω , maximum differential input voltage is ±5V.

Note 3: Unless otherwise specified, these specifications apply for :5V \leq V_S \leq :20V and -55° C \leq T_A \leq +125° C for the LH0062 and -25° C \leq T_A \leq +85° C for LH0062C. Typical values are given for T_A = 25° C. Power supplies should be bypassed with 0.1 μ C earning capacitors.


typical performance characteristics





auxiliary circuits (con't)


Isolating Large Capacitive Loads



Overcompensation




Boosting Output Drive to ±100 mA




typical applications*


Fast Voltage Follower




Fast Summing Amplifier




Differential Amplifier




High Speed Subtractor




Wide Range AC Voltmeter




Fast Precision Voltage Comparator



Video DC Restoring Amplifier




High Speed Positive Peak Detector



^{*}Pin numbers shown for TO-5 package


typical applications* (con't)


Precision Integrator



*Pin numbers shown for TO-5 package

Precision Wide Range Current to Period Converter







Amplifiers

LH740A/LH740AC FET input operational amplifier

general description

The LH740A/LH740AC is a FET input, general purpose operational amplifier with high input impedance, closely matched input characteristics, and good slew rates. Input offset voltage is typically 10.0 mV at 25°C, while input bias current is less than 100 pA at 25°C. Offset current is typically less than 40 pA at 25°C. Other important design features include:


- Internal 6 dB/octave frequency compensation
- Unity gain slew rate in excess of 6 V/µs
- Unity gain bandwidth of 1 MHz
- Input offset is adjustable with a single 10k pot
- Pin compatible with LM741, LM709, LM101A, and µA740
- Excellent offset current match over temperature, typically 100 pA

- Output is continuously short-circuit proof
- Excellent open loop gain, typically in excess of 100 dB
- Guaranteed over the full military temperature range

The LH740A/LH740AC is intended to fulfill a wide variety of applications requiring extremely low bias currents such as integrators, sample and hold amplifiers, and general purpose operational amplifier applications.

The LH740A is specified for operation over the -55°C to $+125^{\circ}\text{C}$ military temperature range. The LH740AC is specified for operation over the 0°C to $+85^{\circ}\text{C}$ temperature range.


connection diagram




TOP VIEW
Order Number LH740AH or LH740ACH
See Package 9

typical applications


Integrator



Transient Response



Offset Null



 Supply Voltage
 ±22V

 Maximum Power Dissipation
 500 mW

 Differential Input Voltage
 ±55V

 Input Voltage
 ±15V

 Short Circuit Duration
 Continuous

 Operating Temperature Range
 LH740A
 −55°C to +125°C

 Storage Temperature Range
 −65°C to +150°C
 −65°C to +150°C


 Lead Temperature (soldering, 10 sec.)
 300°C


electrical characteristics (Note 1) (V_S = ±15V, T_A = 25°C unless otherwise noted)

	1		LH740A		LH740AC			J
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	R _S ≤ 100 kΩ		10	15		10	20	m∨
Input Offset Current		1	40	100	1	60	150	pA
Input Current (either input)		1	100	200	1	100	500	pA
Input Resistance		Ì	1,000,000	l	i	1,000,000	1	MΩ
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{OUT} = +10V$	50,000	100,000	1	50,000	100,000	l	V/V
Output Resistance			75		l	75	1	Ω
Output Short-Circuit Current		Ì	20	1	1	20	1	mA
Common Mode Rejection Ratio		80			80	1	1	d₿
Supply Voltage Rejection Ratio		80		1	80			dB
Supply Current	1		3.0	4.0	l	3.0	4.0	mA
Slew Rate		-	6.0	1	1	6.0	1	V/μs
Unity Gain Bandwidth		1	1.0	l		1.0	ĺ	MHz
Transient Response (Unity Gain) Risetime Overshoot	$C_{L} \le 100 \text{ pF}, R_{L} = 2 \text{ k}\Omega, V_{1N} = 100 \text{ mV}$		110 10	20		300 10		ns %
(These specifications apply	or -55°C < T _A < 125°C for the LH740A	and 0°C <	T _A < 85°	Cfort	he LH740	AC unless	otherw	ise noted.)
Input Voltage Range	1	±12		ı	±12	1	I	V
Common Mode Rejection Ratio		80	Ì		80		ļ	dB
Supply Voltage Rejection Ratio	1	80		1	80		l	dB
Large Signal Voltage Gain		40,000	İ	1	40,000		1	V/V
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		v v
Input Offset Voltage			15	20		30		mV
Input Offset Current	Į.	1	100	500		60	500	pΑ
Input Current (either input)	1		2.5	4.0		1.1	5.0	пA
Offset Voltage Drift	R _S < 100K	1	5.0	Į .	1	5.0	1	μV/°C

Note 1: For supply voltages less than ±10V, the absolute maximum input voltage is equal to the supply voltage.

typical performance characteristics







Amplifiers

LH2101A/LH2201A/LH2301A dual high performance op amp general description

The LH2101A series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles. For additional information, see the LM101A data sheet and National's Linear Application Handbook.


The LH2101A is specified for operation over the -55°C to +125°C military temperature range. The LH2201A is specified for operation over the -25°C to +85°C temperature range. The LH2301A is specified for operation over the 0°C to +70°C temperature range.

features

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics
- Offsets quaranteed over entire common mode and supply voltage ranges
- Slew rate of $10V/\mu s$ as a summing amplifier


Single Pole Compensation

connection diagram



auxiliary circuits


Inverting Amplifier with Balancing Circuit



C_S = 30 pF

C2 = 10 C1


Alternate Balancing Circuit



Feedforward Compensation

C2 = 1 2πfo R2

fo = 3 MHz



 Supply Voltage
 + 22V

 Power Disspation (Note 1)
 500 mW

 Differential Input Voltage
 + 30V

 Input Voltage (Note 2)
 + 15V

 Output Short Circuit Duration
 Continuous

Operating Temperature Range LH2101A LH2201A LH2301A

Storage Temperature Range

Lead Temperature (Soldering, 10 sec)

-55 °C to 125 °C -25 °C to 85 °C 0 °C to 70 °C -65 °C to 150 °C 300 °C

electrical characteristics each side (Note 3)

		LIMITS				
PARAMETER	CONDITIONS	LH2101A	LH2201A	LH2301A	UNITS	
Input Offset Voltage	$T_A = 25^{\circ}C, R_S \le 50 \text{ k}\Omega$	2.0	2.0	7.5	mV Max	
Input Offset Current	T _A = 25°C	10	10	50	nA Max	
Input Bias Current	T _A = 25°C	75	75	250	nA Max	
Input Resistance	T _A = 25°C	1.5	1.5	0.5	MΩ Min	
Supply Current	T _A = 25°C, V _S = ±20V	30	3.3	3.0	mA Max	
Large Signal Voltage Gain	$T_A = 25^{\circ}C, V_S = \pm 15V$ $V_{OUT} = \pm 10V, R_L \ge 2 k\Omega$	50	50	25	V/mV Min	
Input Offset Voltage	R _S ≤ 50 kΩ	3.0	3.0	10	mV Max	
Average Temperature Coefficient of Input Offset Voltage		15	15	30	μV/°C Max	
Input Offset Current		20	20	70	nA Max	
Average Temperature Coefficient of Input Offset Current	$25^{\circ}C \le T_{A} < 125^{\circ}C -55^{\circ}C \le T_{A} \le 25^{\circ}C$	0.1 0.2	0.1 0.2	0.3 0.6	nA/°C Max nA/°C Max	
Input Bias Current		100	100	300	nA Max	
Supply Current	T _A = +125°C, V _S = ±20V	2.5	2.5		mA Max	
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L \ge 2 k\Omega$	25	25	15	V/mV Min	
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$	± 12 ± 10	±12 ±10	±12 ±10	V Min V Min	
Input Voltage Range	V _S = ±20V	± 15	±15	±12	V Min	
Common Mode Rejection Ratio	R _S ≤ 50 kΩ	80	80	70	dB Min	
Supply Voltage Rejection Ratio	$R_S \le 50 \text{ k}\Omega$	80	80	70	dB Min	

Note 1: The maximum junction temperature of the LH2101A is 150°C, while that of the LH2201A is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2 ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 3: These specifications apply for ${}^{\pm}5V \le V_S \le {}^{\pm}20V$ and $-55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise specified. With the LH2201A, however, all temperature specifications are limited to $-25^{\circ}C \le T_A \le 85^{\circ}C$. For the LH2301A these specifications apply for $0^{\circ}C \le T_A \le 70^{\circ}C$, $\pm 5V$ and $\le V_S \le \pm 15V$. Supply current and input voltage range are specified as $V_S = \pm 15V$ for the LH2301A. $C_1 = 30$ pF unless otherwise specified.



Amplifiers

50 pA

 $\pm 3V$ to $\pm 20V$

LH2108/LH2208/LH2308, LH2108A/LH2208A/LH2308A dual super beta op amp general description

The LH2108A/LH2208A/LH2308A and LH2108/ LH2208/LH2308 series of dual operational amplifiers are two LM108A or LM108 type op amps in a single hermetic package. Featuring all the same performance characteristics of the single device, these duals also offer closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two single devices. For additional information see the LM108A or LM108 data sheet and National's Linear Application Handbook.

The LH2108A/LH2108 is specified for operation over the -55°C to +125°C military temperature range. The LH2208A/LH2208 is specified for operation over the -25°C to +85°C temperature range. The LH2308A/LH2308 is specified for operation over the 0°C to +70°C temperature


features

■ Low offset current

Wide operating supply range

		•
■ Low offset voltage		0.7 mV
Low offset voltage	LH2108A LH2108	0.3 mV 0.7 mV
■ Wide input voltage ra	inge	±15V

connection diagram




Order Number LH2108AD, LH2208AD, LH2308AD, or LH2108D, LH2208D, or LH2308D

See Package 2


Order Number LH2108F, LH2208F, or LH2308F See Package 5

auxiliary circuits


Standard Compensation Circuit



Alternate * Frequency Compensation



Feedforward Compensation



Supply Voltage Power Dissipation (Note 1) Differential Input Current (Note 2) Input Voltage (Note 3) Output Short Circuit Duration ±20V 500 mW ±10 mA ±15V Continuous Operating Temperature Range LH2108A/LH2108 LH2208A/LH2208 LH2308A/LH2308 Storage Temperature Range

Lead Temperature (Soldering, 10 sec)

-55°C to +125°C -25°C to +85°C 0°C to +70°C -65°C to +150°C 300°C

electrical characteristics each side (Note 4)

24245752	001101710110		LIMITS		
PARAMETER	CONDITIONS	LH2108	LH2208	LH2308	UNITS
Input Offset Voltage	T _A = 25°C	2.0	2.0	7.5	mV Max
Input Offset Current	T _A = 25 C	0.2	0.2	1.0	nA Max
Input Bias Current	T _A = 25°C	2.0	2.0	7.0	nA Max
Input Resistance	T _A = 25°C	30	30	10	MΩ Min
Supply Current	T _A = 25°C	0.6	0.6	0.8	mA Max
Large Signal Voltage Gain	$T_A = 25$ °C $V_S = +15V$ $V_{OUT} = \pm 10V$, $R_L > 10$ kΩ	50	50	25	V/mV Min
Input Offset Voltage		3.0	3.0	10	mV Max
Average Temperature Coefficient of Input Offset Voltage		15	15	30	μV/°C Max
Input Offset Current		0.4	0.4	1.5	nA Max
Average Temperature Coefficient of Input Offset Current		2 5	2 5	10	pA/°C Max
Input Bias Current		3.0	3.0	10	nA Max
Supply Current	T _A = +125°C	0.4	0.4	-	mA Max
Large Signal Voltage Gain	$V_S = +15V$, $V_{OUT} = +10V$ $R_L > 10 \text{ k}\Omega$	25	25	15	V/mV Min
Output Voltage Swing	$V_S \sim \pm 15 V$, $R_L \simeq 10 \text{ k}\Omega$	+ 13	113	113	V M in
Input Voltage Range	V _s - +15V	+13.5	13.5	*14	V Min
Common Mode Rejection Ratio		85	85	80	dB Min
Supply Voltage Rejection Ratio		80	80	80	dB Min

electrical characteristics each side (Note 4)

			LIMITS	UNITS	
PARAMETER	CONDITIONS	LH2108A	LH2208A	LH2308A	UNITS
Input Offset Voltage	T _A = 25 C	0.5	0.5	0.5	mV Max
Input Offset Current	T _A = 25 C	0.2	02	10	nA Max
Input Bias Current	T _A - 25 C	20	20	70	nA Max
Input Resistance	T _A = 25 C	30	30	10	MΩ Min
Supply Current	T _A = 25 C	0.6	0.6	0.8	mA Max
Large Signal Voltage Gain	T_A = 25 C V_S = +15V V_{OUT} = +10V, $R_L >$ 10 k Ω	80	80	80	V/mV Min
Input Offset Voltage		1.0	1.0	0.73	mV Max
Average Temperature Coefficient of Input Offset Voltage		5	5	5	μV/°C Max
Input Offset Current		0.4	0.4	1.5	nA Max
Average.Temperature Coefficient of Input Offset Current		2 5	2 5	10	pA/ [°] C Max
Input Bias Current		3.0	30	10	nA Max
Supply Current	TA = +125 C	0 4	0.4		mA Max
Large Signal Voltage Gain	V_S = +15V, V_{OUT} = +10V R _L > 10 k Ω	40	40	60	V/mV Min
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$	+13	+13	±13	V Min
Input Voltage Range	V _S = ±15V	+13.5	.135	:14	V Min
Common Mode Rejection Ratio		96	96	96	dB Min
Supply Voltage Rejection Ratio		96	96	96	dB Min

Note 1: The maximum junction temperature of the LH2108A/LH2108 is 150°C, while that of the LH2208A/LH2208 is 100°C and the LH2308A/LH2308 is 85°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce cooper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.

Note 3: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage

Note 4: These specifications apply for $\pm 5\text{V} \le \text{V}_S \le \pm 20\text{V}$ and $-55^{\circ}\text{C} \le \text{T}_A \le 125^{\circ}\text{C}$, unless otherwise specified. With the LH2208A/LH2208, however, all temperature specifications are limited to $-25^{\circ}\text{C} \le \text{T}_A \le 85^{\circ}\text{C}$ and with the LH2308A/LH2308 for $\pm 5\text{V} \le \text{V}_S \le 15\text{V}$ and $0^{\circ}\text{C} \le \text{T}_A \le 70^{\circ}\text{C}$.



Amplifiers

LH24250/LH24250C dual programmable micropower op amp


general description

The LH24250/LH24250C series of dual programmable micropower operational amplifiers are two LM4250 type op amps in a single hermetic package. Featuring all the same performance characteristics of the LM4250, the LH24250/LH24250C duals also offer closer thermal tracking, lower weight, reduced insertion cost and smaller size than two single devices. For additional information, see the LM4250 data sheet and National's Linear Application Handbook.

features

- ±1V to ±18V power supply operation
- Standby power consumption as low as 20 μW
- Offset current programmable from less than 0.5 nA to 30 nA
- Programmable slew rate
- May be shut-down using standard open collector TTL
- Internally compensated and short circuit proof


connection diagram and auxiliary circuit



Order Number LH24250F or LH24250CF See Package 5

Order Number LH24250D or LH24250CD See Package 2


Offset Null Circuit



typical quiescent current setting resistor

(Pin 8 to V-)

Vs	10 μΑ	30 μA	100 µA	300 μA
±1.5	1.5 MΩ	470 kΩ	150 kΩ	
±3	3.3 MΩ	$1.1~\text{M}\Omega$	330 kΩ	100 kΩ
±6	7.5 MΩ	2.7 MΩ	750 kΩ	$220\mathrm{k}\Omega$
±9	13 MΩ	4 MΩ	1.3 MΩ	350 k Ω
±12	18 M Ω	5.6 MΩ	1.5 M Ω	510 kΩ
±15	22 MΩ	7.5 MΩ	2.2 MΩ	620 k Ω



Supply Voltage
Power Dissipation (Note 1)
Differential Input Voltage (Note 2)
Input Voltage (Note 3)
Output Short Circuit Duration

+18V 500 mW ±15V ±15V Continuous Operating Temperature Range LH24250 LH24250C Storage Temperature Range Lead Temperature (Soldering, 10 sec)

-55°C to +125°C 0°C to +70°C -65°C to +150°C 300°C

electrical characteristics - each side (Note 4)

DADAMETED	004171710410	LIN	IITS	UNITS
PARAMETER	CONDITIONS	LH24250	LH24250C	UNITS
Input Offset Voltage	$T_A = 25^{\circ}C$, $R_S \le 100 \text{ k}\Omega$	3.0	6.0	mV Max
Input Offset Current	T _A = 25°C	5	10	nA Max
Input Bias Current	T _A = 25°C	15	30	nA Max
Input Resistance	T _A = 25°C	3	3	MΩ Min
Power Consumption	$T_A = 25^{\circ}C$, $V_O = 0$, $R_{SET} = 2.7 M\Omega$	480	600	μW Max
Large Signal Voltage Gain	T_A = 25°C, $R_L \ge 10~k\Omega$	100	75	V/mV Min
Input Offset Voltage	$R_S > 10 \text{ k}\Omega$	4.0	7.5	mV Max
Input Offset Current		5	15	nA Max
Input Bias Current		15	50	nA Max
Large Signal Voltage Gain	$R_L \geq 10~k\Omega$	50	50	V/mV Min
Output Voltage Swing	$R_L>10~k\Omega,~V_S=\pm15V$	±10	±10	V Min
Input Voltage Range	$T_A = 25^{\circ}C, V_S = \pm 15V$	+12	±12	V Min
Common Mode Rejection Ratio	T_A = 25°C, R_S \leq 10 k Ω	70	70	dB Min
Supply Voltage Rejection Ratio	T_A = 25 $^{\circ}$ C, $R_S \le$ 10 $k\Omega$	76	76	dB Min

Note 1: Derate linearly 2 mW/°C case temperature above 25°C.

Note 2: This rating applies to maximum voltage differential between input terminals. The maximum input voltage on either input terminal is limited to ${}^{\dagger}V_{S}$ up to ${}^{\dagger}15V$.

Note 3: This rating limited to \pm supply voltage to a maximum of $\pm 15V$.

Note 4: These specifications apply for $V_S = {}^{+}6V$, $I_Q = 30~\mu A$, and $-55^{\circ}C \le T_A \le +125^{\circ}C$ unless otherwise specified. With the LH24250C, however, all temperature specifications are limited to $0.C \le T_A \le 70^{\circ}C$.



Buffers

LH0002/LH0002C* current amplifier

general description

The LH0002/LH0002C is a general purpose thick film hybrid current amplifier that is built on a single substrate. The circuit features:

■ High Input Impedance

400 k Ω

■ Low Output Impedance

 6Ω

- High Power Efficiency
- Low Harmonic Distortion
- DC to 30 MHz Bandwidth
- Output Voltage Swing that Approaches Supply Voltage
- 400 mA Pulsed Output Current
- Slew rate is typically 200V/μs
- Operation from ±5V to ±20V

These features make it ideal to integrate with an operational amplifier inside a closed loop configuration to increase current output. The symmetrical

output portion of the circuit also provides a low output impedance for both the positive and negative slopes of output pulses.


The LH0002 is available in an 8-lead low-profile TO-5 header; the LH0002C is also available in an 8-lead TO-5, and a 10-pin molded dual-in-line package.

The LH0002 is specified for operation over the -55°C to +125°C military temperature range. The LH0002C is specified for operation over the 0°C to +85°C temperature range.


applications

- Line driver
- 30 MHz buffer
- High speed D/A conversion
- Instrumentation buffer
- Precision current source

schematic and connection diagrams



Pin numbers in parentheses denote pin connections for dual-in-line package.



Order Number LH0002CN See Package 16




Metal Can Package


Order Number LH0002H or LH0002CH See Package 9

typical applications

High Current Operational Amplifier



Line Driver



*Previously called NH0002/NH0002C

Supply Voltage ±22V
Power Dissipation Ambient 600 mW
Input Voltage (Equal to Power Supply Voltage)


Steady State Output Current \pm 100 mA Pulsed Output Current (50 ms On/1 sec Off) \pm 400 mA


electrical characteristics (Note 1)

PARAMETERS	CONDITIONS	MIN	ТҮР	MAX	UNITS
Voltage Gain	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$ $V_{IN} = 3.0 \text{ V}_{PP}, f = 1.0 \text{ kHz}$ $T_A = -55^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$.95	.97		
AC Current Gain	V _{IN} = 1.0 V _{rms} f = 1.0 kHz		40		A/mA
Input Impedance	$R_S = 200 \text{ k}\Omega, V_{IN} = 1.0 V_{rms},$ $f = 1.0 \text{ kHz}, R_L = 1.0 \text{ k}\Omega$	180	400	-	kΩ
Output Impedance	$V_{IN} = 1.0 V_{rms}$, $f = 1.0 kHz$ $R_L = 50\Omega$, $R_S = 10 k\Omega$	_	6	10	Ω
Output Voltage Swing	$R_L = 1.0 \text{ k}\Omega, f = 1.0 \text{ kHz}$	±10	±11	-	v
Output Voltage Swing	$V_S = \pm 15V, V_{1N} = \pm 10V,$ $R_L = 100\Omega, T_A = 25^{\circ}C$	±9.5V			
DC Output Offset Voltage	$R_S = 300\Omega$, $R_L = 1.0 \text{ k}\Omega$ $T_A = -55^{\circ}\text{C}$ to 125°C	_	±10	±30	mV
DC Input Offset Current	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$ $T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$	_	±6.0	±10	μΑ
Harmonic Distortion	V _{IN} = 5.0 V _{rms} , f = 1.0 kHz	_	0.1	_	%
Bandwidth	$V_{IN} = 1.0 V_{rms}, R_L = 50\Omega,$ f = 1 MHz	30	50	- .	MHz
Positive Supply Current	$R_S = 10 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$	_	+6.0	+10.0	mA
Negative Supply Current	$R_S = 10 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$	-	-6.0	-10.0	mA

Note 1: Specification applies for T_A = 25°C with +12V on Pins 1 and 2; -12V on Pins 6 and 7 for the metal can package and +12V on Pins 1 and 2; -12V on Pins 4 and 5 for the dual-in-line package unless otherwise specified. The parameter guarantees for LH0002C apply over the temperature range of 0°C to +85°C, while parameters for the LH0002 are guaranteed over the temperature range -55°C to 125°C.


typical performance





5


10





0.5 1 2


FREQUENCY (MHz)

0.1 0.2











Buffers

LH0033/LH0033C, LH0063/LH0063C fast and damn fast buffer amplifiers

general description

The LH0033/LH0033C and LH0063/LH0063C are high speed, FET input, voltage follower/buffers designed to provide high current drive at frequencies from DC to over 100 MHz. The LH0033/LH0033C will provide $\pm 10~$ mA into 1 $k\Omega$ loads ($\pm 100~$ mA peak) at slew rates of 1500V/ μs . The LH0063/LH0063C will provide $\pm 250~$ mA into 50Ω loads ($\pm 500~$ mA peak) at slew rates of up to $6000V/\mu s$. In addition, both exhibit excellent phase linearity up to 20 MHz.

Both are intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffer for driving reactive loads and high impedance input buffers for high speed A to D's and comparators. In addition, the LH0063/LH0063C can continuously drive 50Ω coaxial cables or be used as a diddle yoke driver for high resolution CRT displays. For additional applications information, see AN-48.

advantages

- Only +10V supply needed for 5 V_{P-P} video out
- Speed does not degrade system performance
- Wide data rate range for phase encoded systems

- Output drive adequate for most loads
- Single pre-calibrated package

features

- Damn fast (LH0063) 6000V/µs
- Wide range single or dual supply operation
- Wide power bandwidth DC to 100 MHz
- High output drive ±10V with 50Ω load
- Low phase non-linearity
 2 degrees
- Fast rise times 2 ns
- High current gain 120 dB
- High input resistance $10^{10}\,\Omega$

These devices are constructed using specially selected junction FET's and active laser trimming to achieve guaranteed performance specifications. The LH0033 and LH0063 are specified for operation from -55°C to +125°C; whereas, the LH0033C and LH0063C are specified from -25°C to +85°C. The LH0033/LH0033C is available in a 1.5W metal TO-8 package and a special 1/2 x 1 inch 8 pin ceramic dual-in-line package while the LH0063/LH0063C is available in a 5W 8-pin TO-3 package.

connection diagrams

LH0033/LH0033C

Metal Can Package

NC Vc*

NC Vc*

NC Vc*

NC Vc*


NC OFFSET OFFSET Vc

OFFSET Vc


TOP VIEW

CASE IS LECTRICALLY SOLATED

Order Number LH0033G or LH0033CG See Package 6 LH0033/LH0033C Dual-In-Line Package



Order Number LH0033J or LH0033CJ See Package 12 LH0063/LH0063C Metal Can Package



Order Number LH0063K or LH0063CK See Package 14

 Supply Voltage (V* - V*)
 40V

 Maximum Power Dissipation (See Curves)
 5W

 LH00637/LH0063C
 5W

 LH0033/LH0033C
 1.5W

 Maximum Junction Temperature
 175°C

 Input Voltage
 Equal to Supplies

 Peak Output Current
 ±500 mA

 LH0063/LH0063C
 ±500 mA

 LH0033/LH0033C
 ±250 mA

 Operating Temperature Range
 LH0033 and LH0063
 −55°C to +125°C

 LH0033 cand LH0063C
 −25°C to +85°C

 Storage Temperature Range
 −65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

dc electrical characteristics LH0033/LH0033C: (Note 1)

		LIMITS						
PARAMETER	CONDITIONS		LH0033			LH0033C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Output Offset Voltage	$R_S = 100 \text{ k}\Omega, T_C = 25^{\circ}\text{C}$ $R_S = 100 \text{ k}\Omega$		5	10 15		12	20 25	mV mV
Average Temperature Coefficient of Offset Voltage	R _S = 100 kΩ, -55°C \leq T _C \leq 125°C		25			25		μV/°C
Input Bias Current	T _C = 25°C		.05	.1 10		.05	.15 5	nA nA
Voltage Gain	V_{IN} = 1Vrms, f = 1 kHz, R_L = 1 k Ω , R_S = 100 k Ω	.97	.98	1	.96	.98	1	V/V
Input Impedance	$V_{IN} = 1V_{rms}$, $f = 1 \text{ kHz}$, $R_L = 1 \text{ k}\Omega$	10 ¹⁰	1011		10 ¹⁰	10 ¹¹		Ω
Output Impedance	V_{IN} = 1Vrms, f = 1 kHz, R_S = 100 k Ω , R_L = 1 k Ω		6	10		6	10	Ω
Output Voltage Swing	$R_L = 1 k\Omega,$ $R_L = 100\Omega, T_C = 25^{\circ}C$ $V_S = \pm 5V, R_L = 1 k\Omega$	±12 ±9	±13		±12 ±9	±13		V V V _{P-P}
Supply Current	$V_{IN} = 0V, V_{S} = \pm 15V$ $V_{S} = \pm 5V$		20 18	22		21 18	24	mA mA
Power Consumption	$V_{IN} = 0V, V_{S} = \pm 15V$ $V_{S} = \pm 5V$		600 180	660		630 180	720	mW mW

ac electrical characteristics

LH0033/LH0033C (T_C = 25 $^{\circ}$ C, V_S = ±15V, R_S = 50 Ω , R_L = 1 k Ω)

			LIMITS						
PARAMETER	CONDITIONS		LH0033			LH0033C			
		MIN	TYP	MAX	MIN	TYP	MAX		
Slew Rate	V _{IN} = ±10V	1000	1500		1000	1400		V/μs	
Bandwidth	V _{IN} = 1Vrms		100			100		MHz	
Phase Non-Linearity	BW = 1 to 20 MHz		2			2		degrees	
Rise Time	$\Delta V_{IN} = 0.5V$		2.9			3.2		ns	
Propagation Delay	$\Delta V_{IN} = 0.5V$		1.2			1.5		ns	
Harmonic Distortion			<0.1			<0.1		%	

Note 1: Unless otherwise specified, these specifications apply for +15V applied to pins 1 and 12, -15V applied to pins 9 and 10, and pin 6 shorted to pin 7 for the LH0033/LH0033C. For the LH0063/LH0063C, specifications apply for +15V applied to pins 1 and 2, -15V applied to pins 7 and 8, and pin 5 shorted to pin 6. Unless otherwise noted, specifications apply over a temperature range of -55° C $\leq T_C \leq +185^\circ$ C for the LH0033 and LH0063; and -25° C $\leq T_C \leq +85^\circ$ C for the LH0033C and LH0063C. Typical values shown are for $T_C \approx 25^\circ$ C.

dc electrical characteristics LH0063/LH0063C (Note 1)

				LIF	WITS			
PARAMETER	CONDITIONS	LH0063			LH0063C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Output Offset Voltage	$R_S \le 100 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$ $R_S \le 100 \text{ k}\Omega$		10	25 100		10	50 100	mV mV
Average Temperature Coefficient of Output Offset Voltage	$R_S \le 100 \text{ k}\Omega$		300			300		μV/°C
Input Bias Current	T _C = 25°C		.1	.2 10		.1	.2 5	nA nA
Voltage Gain	V_{IN} = ±10V, $R_S \le 100 \text{ k}\Omega$, R_L = 1 k Ω	.96	.98	1	.96	.98	1	V/V
Voltage Gain	V_{IN} = ±10V, $R_S \le 100 \text{ k}\Omega$, R_L = 50 Ω	.94	.96	.98	193	.96	.98	V/V
Input Resistance		10 ¹⁰	10 ¹¹		10 ¹⁰	1011		Ω
Input Capacitance	Case Shorted to Output		8			8		pF
Output Impedance	$V_{OUT} = \pm 10V$, $R_S = 100 \text{ k}\Omega$		1	4		1	4	Ω
Output Current Swing	V_{IN} = ±10V, $R_S \le 100 \text{ k}\Omega$.2	.25		.2	.25		Amps
Output Voltage Swing	R _L = 50Ω	±10	±13		±10	±13		V
Output Voltage Swing	$V_S = \pm 5V, R_L = 50\Omega,$ $T_C = 25^{\circ}C$	5	7		5	7		V _{P-P}
Supply Current	$T_C = 25^{\circ}C, R_L = \infty,$ $V_S = \pm 15V$		60	75		60	80	mA
Supply Current	V _S = ±5V		50			50		mA
Power Consumption	$T_{C} = 25^{\circ}C, R_{L} = \infty,$ $V_{S} = \pm 15V$		1.80	2.25		1.80	2.40	w
Power Consumption	V _S = ±5V		500			500		mW


ac electrical characteristics


LH0063/LH0063C: (T $_{C}$ = 25 $^{\circ}$ C, V $_{S}$ = ±15V, R $_{S}$ = 50 $\!\Omega$, R $_{L}$ = 50 $\!\Omega$)


PARAMETER	CONDITIONS		LH0063			LH0063C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	$R_L = 1 k\Omega$, $V_{IN} = \pm 10V$		6000			6000		V/µs
Slew Rate	$R_L = 50\Omega$, $V_{1N} = \pm 10V$ $T_C = 25^{\circ}C$	2000	4000		2000	4000	1	V/µs
Bandwidth	V _{IN} = 1 Vrms		200			200		MHz
Phase Non-Linearity	BW = 1 to 20 MHz		2			2		degrees
Rise Time	$\Delta V_{IN} = .5V$		1.6	!		1.9		ns
Propagation Delay	$\Delta V_{IN} = .5V$		1.9	İ		2.1		ns
Harmonic Distortion			<0.1			<0.1		%


Note 1: Unless otherwise specified, these specifications apply for +15V applied to pins 1 and 12, -15V applied to pins 9 and 10, and pin 6 shorted to pin 7 for the LH0033/LH0033C. For the LH0063/LH0063C, specifications apply for +15V applied to pins 1 and 2, -15V applied to pins 7 and 8, and pin 5 shorted to pin 6. Unless otherwise noted, specifications apply over a temperature range of -55° C $\leq T_{C} \leq +125^{\circ}$ C for the LH0033 and LH0063; and -25° C $\leq T_{C} \leq +85^{\circ}$ C for the LH0033C and LH0063C. Typical values shown are for $T_{C} = 25^{\circ}$ C.


typical performance characteristics




































typical performance characteristics (con't)









application hints

Recommended Layout Precautions: RF/video printed circuit board layout rules should be followed when using the LH0033 and LH0063 since they will provide power gain to frequencies over 100 MHz. Ground planes are recommended and power supplies should be decoupled at each device with low inductance 0.1µF disc capacitors. In addition, ground plane shielding may be extended to the metal case of the device since it is electrically isolated from internal circuitry. Alternatively the case should be connected to the output to minimize input capacitance.

Offset Voltage Adjustment: Both the LH0033's and LH0063's offset voltages have been actively trimmed by laser to meet guaranteed specifications when the offset preset pin is shorted to the offset adjust pin. This pre-calibration allows the devices to be used in most DC or AC applications without individually offset nulling each device. If offset null is desirable, it is simply obtained by leaving the offset preset pin open and connecting a trim pot of 100Ω for the LH0033 or $1~\mathrm{k}\Omega$ for the LH0063 between the offset adjust pin and V $^-$ as illustrated in Figures 1 and 2.




FIGURE 1. Offset Zero Adjust for LH0033 (Pin nos. shown for TO-8)




FIGURE 2. Offset Zero Adjust for LH0063

application hints (con't)

Operation from Single or Asymmetrical Power Supplies: Both device types may be readily used in applications where symmetrical supplies are unavailable or not desirable. A typical application might be an interface to a MOS shift register where $V^+ = +5V$ and $V^- = -12V$. In this case, an apparent output offset occurs due to the device's voltage gain of less than unity. This additional output offset error may be predicted by:

$$\Delta V_{O} \cong (1 - A_{V}) \frac{(V^{+} - V^{-})}{2} = .005 (V^{+} - V^{-})$$

where:

A_V = No load voltage gain, typically .99

V⁺ = Positive supply voltage

V = Negative supply voltage

For the above example, ΔV_O would be -35 mV. This may be adjusted to zero as described in Section 2. For AC coupled applications, no additional offset occurs if the DC input is properly biased as illustrated in the "typical applications" restricts.

Short Circuit Protection: In order to optimize transient response and output swing, output current limit has been omitted from the LH0033 and LH0063. Short circuit protection may be added by inserting appropriate value resistors between V^{+} and V_{C}^{-} pins and V^{-} and V_{C}^{-} pins

as illustrated in Figures 3 and 4. Resistor values may be predicted by:

$$R_{LIM} \cong \frac{V^+}{I_{SC}} = \frac{V^-}{I_{SC}}$$

where:

 $I_{SC} \leq 100 \text{ mA for LH0033}$

 $I_{SC}\,\leq\,250$ mA for LH0063

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling V_C^+ and V_C^- pins with capacitors to ground will retain full output swing for transient pulses. Alternate active current limit techniques that retain full DC output swing are shown in Figures 5, 6 and 7. In Figures 5 and 6, the current sources are saturated during normal operation thus apply full supply voltage to the V_C pins. Under fault conditions, the voltage decreases as required by the overload. For Figure 5:

$$R_{LIM} = \frac{V_{BE}}{I_{BC}} = \frac{.6V}{60 \text{ mA}} = 10\Omega$$

In Figure 6, quad transistor arrays are used to minimize can count and:

$$R_{LIM} = \frac{V_{BE}}{1/3 (I_{SC})} = \frac{.6V}{1/3 (200 \text{ mA})} = 8.2\Omega$$




FIGURE 3. LH0033 Using Resistor Current Limiting




FIGURE 4. LH0063 Using Resistor Current Limiting

application hints (con't)




FIGURE 5. LH0033 Current Limiting Using Current




FIGURE 6. LH0063 Current Limiting Using Current Sources

Capacitive Loading: Both the LH0033 and LH0063 are designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from (C $\chi\,d_V/d_t$) should be limited below absolute maximum peak current ratings for the devices.

Thus for the LH0033:

and for the LH0063:

$$\left(\!\frac{\Delta V_{1N}}{\Delta T}\!\right) \ \ \, X \ \, C_L \, \leq \, I_{OUT} \, \leq \, \pm 500 \, mA$$

Peak current limiting may be accomplished by controlling input large signal rise time, inserting 20 to 100Ω resistors between V $^+$ and V $_{C}^-$ pins and V $^-$ and V $_{C}^-$ pins, using active current limit as described in Section 4, Figures 5, 6 and 7, or inserting a small value resistor in series with the output.

application hints (con't)

In addition, power dissipation resulting from driving capacitative loads plus standby power should be kept below total package power rating:

$$P_{diss} \ge P_{DC} + P_{AC}$$

$$P_{diss} \ge (V^+ - V^-) \times I_S + P_{AC}$$

$$P_{AC} \cong (V_{P-P})^2 X f X C_L$$

where V_{P-P} = Peak-to-peak output voltage swing

f = frequency

C_L = Load Capacitance

Operation Within an Op Amp Loop: Both devices may be used as a current booster or isolation buffer within a closed loop with op amps such as LH0032, LH0062, or LM118. An isolation

resistor of 47Ω should be used between the op amp output and the input of LH0033. The wide bandwidths and high slew rates of the LH0033 and LH0063 assure that the loop has the characteristics of the op amp and that additional rolloff is not required.

Hardware: In order to utilize the full drive capabilities of both devices, each should be mounted with a heat sink particularly for extended temperature operation. The cases of both are isolated from the circuit and may be connected to system chassis. Heat sinks are commercially available at low cost; the following or their equivalents are recommended:

LH0033G (TO-8 pkg): Thern

Thermalloy #2240A Wakefield #215-CB

wakenelu #215-CB

LH0063K (TO-3 pkg): IERC #LAIC3B4V

Mounting and test sockets are available from:

LH0033G (TO-8 pkg): Barnes Corp. #MGX-12 LH0063K (TO-3 pkg): Keystone Elect. (N.Y.)

#4626 or #4627


schematic diagrams

LH0033/LH0033C

PUT O 01 12 NORMALLY SHORTED NORMALLY SHORTED NORMALLY SHORTED NORMALLY SHORTED


PIN NUMBERS SHOWN FOR TO-8 ("G") PACKAGE.

LH0063/LH0063C




typical applications

High Speed Automatic Test Equipment Forcing Function Generator




Gamma Ray Pulse Integrator




typical applications (con't)


Nuclear Particle Detector




High Input Impedance AC Coupled Amplifier




Isolation Buffer




Coaxial Cable Driver



Coaxial Cable Driver




1W CW Final Amplifier




typical applications (con't)

High Input Impedance Comparator With Offset Adjust



Instrumentation Shield/Line Driver



Single Supply AC Amplifier

V_{CC} = 12.0V

1M

1M

5

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001

1,001


1,001

1,001


1,001

1,00

4.5 MHz Notch Filter



High Speed Sample & Hold





Buffers

LH2110/LH2210/LH2310 dual voltage follower general description

The LH2110 series of dual voltage followers are two LM110 type followers in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information, see the LM110 data sheet and National's Linear Application Notebook.

The LH2110 is specified for operation over the -55°C to +125°C military temperature range. The LH2210 is specified for operation over the -25°C to +85°C temperature range. The LH2310 is specified for operation over the 0°C to +70°C temperature range.

features

 Low input current 	1 nA
 High input resistance 	10 ¹⁰ ohms
■ High slew rate	30V/μs
Wide bandwidth	20 MHz
 Wide operating supply range 	±5V to ±18V

Output short circuit proof


connection diagram

O OUTPUT 0 BOOSTER INPUT O 12 8 OUTPUT BOOSTER


Order Number LH2110D or LH2210D or LH2310D See Package 2

Order Number LH2110F or LH2210F or LH2310F See Package 5

auxiliary circuits



Increasing Negative Swing Under Load



 Supply Voltage
 ±18V

 Power Dissipation (Note 1)
 500 mW

 Input Voltage (Note 2)
 ±15V

 Output Short Circuit Duration (Note 3)
 Continuous

Operating Temperature Range LH2110 LH2210 LH2310

Lead Temperature (Soldering, 10 sec)

Storage Temperature Range

-55°C to 125°C -25°C to 85°C 0°C to 70°C -65°C to 150°C 300°C

electrical characteristics Each side (Note 4)

040445750	00110110110		LIMITS				
PARAMETER	CONDITIONS	LH2110	LH2210	LH2310	UNITS		
Input Offset Voltage	T _A = 25°C	4.0	4.0	7.5	mV Max		
Input Bias Current	T _A = 25°C	3.0	3.0	7.0	nA Max		
Input Resistance	T _A = 25°C	·10 ¹⁰	10 ¹⁰	10 ¹⁰	Ω Min		
Input Capacitance		1.5	1.5	1.5	рҒ Тур		
Large Signal Voltage Gain	$T_A = 25^{\circ}C, V_S = \pm 15V$ $V_{OUT} = \pm 10V, R_L = 8 k\Omega$.999	.999	.999	V/V Min		
Output Resistance	T _A = 25°C	2.5	2.5	2.5	Ω Max		
Supply Current (Each Amplifier)	T _A = 25°C	5.5	5.5	5.5	mA Max		
Input Offset Voltage	r*	6.0	6.0	10	mV Max		
Offset Voltage Temperature Drift	$-55^{\circ}C \le T_{A} \le 85^{\circ}C$ $T_{A} = 125^{\circ}C$	6 12	6 12	10 -	μV/°C Ty μV/°C Ty		
Input Bias Current		10	10	10	nA Max		
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L = 10 \text{ k}\Omega$.999	.999	.999	V/V Min		
Output Voltage Swing (Note 5)	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$	±10	±10	±10	V Min		
Supply Current (Each Amplifier)	T _A = 125°C	4.0	4.0	_	mA Max		
Supply Voltage Rejection Ratio	$\pm 5V \le V_S \le \pm 18V$	70	70	70	dB Min		

Note 1: The maximum junction temperature of the LH2110 is 150°C, while that of the LH2210 is 100°C and the LH2310 is 85°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 3: Continuous short circuit is allowed for case temperatures to 125°C and ambient temperatures to 70°C . It is necessary to insert a resistor greater than $2^{\circ}\text{k}\Omega$ in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted.

Note 4: These specifications apply for $^{+}5V < V_S < ^{+}18V$ and $^{-}55$ C < T_A < 125 C, unless otherwise specified. With the LM210, however, all temperature specifications are limited to $^{-}25$ C < T_A < 85 C and for the LH2310, all temperature specifications are limited to $^{+}0$ C.

Note 5: Increased output swing under load can be obtained by connecting an external resistor between the booster and V terminals



Sample and Hold Amplifiers

LH0023/LH0023C, LH0043/LH0043C sample and hold circuits

general description

The LH0023/LH0023C and LH0043/LH0043C are complete sample and hold circuits including input buffer amplifier, FET output amplifier, analog signal sampling gate, TTL compatible logic circuitry and level shifting. They are designed to operate from standard ±15V DC supplies, but provision is made on the LH0023/LH0023C for connection of a separate +5V logic supply in minimum noise applications. The principal difference between the LH0023/LH0023C and the LH0043/LH0043C is a 10:1 trade-off in performance on sample accuracy vs sample acquisition time. Devices are pin compatible except that TTL logic is inverted between the two types.

The LH0023/LH0023C and LH0043/LH0043C are ideally suited for a wide variety of sample and

features

LH0023/LH0023C

- Sample accuracy -0.01% max
- Hold drift rate—0.5 mV/sec tvp
- Sample acquisition time—100 μs max for 20V
- Aperture time—150 ns typ
- Wide analog range—±10V min
- Logic input-TTL/DTL
- Offset adjustable to zero with single 10k pot
- Output short circuit proof

hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup. They offer significant cost and size reduction over equivalent module or discrete designs. Each device is available in a hermetic TO-8 package and are completely specified over both full military and instrument temperature ranges.

The LH0023 and LH0043 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The LH0023C and LH0043C are specified for operation over the -25° C to $+85^{\circ}$ C temperature range.

For information on other National analog products, see Available Linear Applications Literature.

features

LH0043/LH0043C

- Sample acquisition time-15

 µs max for 20V


 4
 µs typ for 5V
- Aperture time—20 nS typ
- Hold drift rate—1 mV/sec typ
- Sample accuracy—0.1% max
- Wide analog range—±10V min
- Logic input—TTL/DTL
- Offset adjustable to zero with single 10k pot
- Output short circuit proof


block and connection diagrams


LH0023/LH0023C **C STIMMER **ADIENT** **ADI

*Tie for operation with V⁺ = 15V only.

Order Number LH0023G or LH0023CG or LH0043G or LH0043CG See Package 6







3

Supply Voltage (V⁺ and V⁻) ±20V Logic Supply Voltage (V_{CC}) LH0023, LH0023C Logic Input Voltage (V_6) +7.0V +5.5V Analog Input Voltage (V₅) ±15V Power Dissipation See graph Continuous Output Short Circuit Duration Operating Temperature Range LH0023, LH0043 -55°C to +125°C LH0023C, LH0043C -25°C to +85°C Storage Temperature Range -65° C to $+150^{\circ}$ C 300°C Lead Soldering (10 sec)

electrical characteristics LH0023/LH0023C (Note 1)


				LIN	/IITS			1
PARAMETER	CONDITIONS		LH0023			LH0023C	·	UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Sample (Logic "1") Input Voltage	V _{CC} = 4.5V	2.0			2.0			v
Sample (Logic "1") Input Current	$V_6 = 2.4V, V_{CC} = 5.5V$			5.0			5.0	μΑ
Hold (Logic "0") Input Voltage	V _{CC} = 4.5V			0.8			0.8	V
Hold (Logic "0") Input Current	$V_6 = 0.4V$, $V_{CC} = 5.5V$			0.5			0.5	mA
Analog Input Voltage Range		±10	±11		±10	±11		V
Supply Current - I ₁₀	$V_5 = 0V, V_6 = 2V, V_{11} = 0V$		4.5	6		4.5	6	mA
Supply Current - I ₁₂	$V_5 = 0V, V_6 = 0.4V, V_{11} = 0V$		4.5	6		4.5	6	mA
Supply Current - I ₈	$V_8 = 5.0V, V_5 = 0$		1.0	1.6		1.0	1.6	mA
Sample Accuracy	V _{OUT} = ±10V (Full Scale)		0.002	0.01		0.002	0.02	%
DC Input Resistance	Sample Mode Hold Mode	500 20	1000 25		300 20	1000 25		kΩ kΩ
Input Current - I ₅	Sample Mode		0.2	1.0		0.3	1.5	μΑ
Input Capacitance			3.0			3.0		pF
Leakage Current — pin 1	$V_5 = \pm 10V$; $V_{11} = \pm 10V$, $T_A = 25^{\circ}C$		100	200		200	500	pА
	$V_5 = \pm 10V; V_{11} = \pm 10V$		0.6	1.0		1.0	2	nΑ
Drift Rate	$V_{OUT} = \pm 5V, C_S = 0.01 \mu F,$ $T_A = 25^{\circ}C$		0.5			0.5		mV/s
Drift Rate	$V_{OUT} = \pm 10V,$ $C_S = 0.01 \mu\text{F}, T_A = 25^{\circ}\text{C}$		10	20		20	50	mV/s
Drift Rate	$V_{OUT} = \pm 10V,$ $C_S = 0.01 \mu\text{F}$			0.1			0.2	mV/m
Aperture Time	-		150			150		ns
Sample Acquisition Time	$\Delta V_{OUT} = 20V,$ $C_S = 0.01 \mu\text{F}$		50	100		50	100	μs
Output Amplifier Slew Rate		1.5	3.0		1.5	3.0		V/μs
Output Offset Voltage (without null)	$R_{S} \le 10k$, $V_{5} = 0V$, $V_{6} = 0V$			±20			±20	m∨
Analog Voltage	$R_L \ge 1k$, $T_A = 25^{\circ}C$	±10	±11		±10	±11		V
Output Range	R _L ≥ 2k	±10	±12		±10	±12		V

NOTE 1: Unless otherwise noted, these specifications apply for $V^+ = +15V$, $V_{CC}^- = +5V$, $V^- = -15V$, pin 9 grounded, a 0.01 μF capacitor connected between pin 1 and ground over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0023, and $-25^{\circ}C$ to $+125^{\circ}C$ for the LH0023C. All typical values are for $T_{A} = 25^{\circ}C$


electrical characteristics LH0043/LH0043C: (Note 2)

		LIMITS							
PARAMETER	CONDITIONS		LH0043			LH0043C		UNITS	
TANAMETEN	-	MIN	TYP	MAX	MIN	TYP	MAX	0	
Hold (Logic "1") Input Voltage		2.0			2.0			V	
Hold (Logic "1") Input Current	V ₆ = 2.4V			5.0			5.0	μΑ	
Sample (Logic "0") Input Voltage				0.8			0.8	V	
Sample (Logic "0") Input Current	V ₆ = 0.4V			1.5			1.5	mA	
Analog Input Voltage Range		±10	±11		±10	±11		V	
Supply Current	$V_5 = 0V$, $V_6 = 2V$, $V_{11} = 0V$ $V_5 = 0V$, $V_6 = 0.4V$, $V_{11} = 0V$		20 14	22 18		20 14	22 18	mA mA	
Sample Accuracy	V _{OUT} = ±10V (Full Scale)		0.02	0.1		0.02	0.3	%	
DC Input Resistance	$T_C = 25^{\circ}C$	10 ¹⁰	10 ¹²		10 ¹⁰	10 ¹²		Ω	
Input Current - I ₅			1.0	5.0		2.0	10.0	nA	
Input Capacitance			1.5		ľ	1.5		рF	
Leakage Current – pin 1	$V_5 = \pm 10V; V_{11} = \pm 10,$ $T_C = 25^{\circ}C$		10	25		20	50	pΑ	
	$V_5 = \pm 10V; V_{11} = \pm 10V$	1	10	25		2	5	nA	
Drift Rate	$V_{OUT} = \pm 10V$, $C_S - 0.001 \mu F$, $T_A = 25^{\circ}C$	<u>.</u>	10	25		20	50	mV/s	
Drift Rate	$V_{OUT} = \pm 10V, C_S = 0.001 \mu F$	l	10	25	}	2	5	mV/m	
Drift Rate	$V_{OUT} = \pm 10V$, $C_S = 0.01 \mu F$, $T_A = 25^{\circ}C$		1	2.5		2	5	mV/s	
Drift Rate	$V_{OUT} = \pm 10V, C_S = 0.01 \mu F$	l	1	2.5		0.2	0.5	mV/ms	
Aperture Time			20	60		20	60	ns	
Sample Acquisition Time	$\Delta V_{OUT} = 20V$, $C_S = 0.001 \mu F$ $\Delta V_{OUT} = 20V$, $C_S = 0.01 \mu F$ $\Delta V_{OUT} = 5V$, $C_S = 0.001 \mu F$		10 30 4	15 50		10 30 4	15 50	μs μs μs	
Output Amplifier Slew Rate	$V_{OUT} = 5V, C_S = 0.001 \mu\text{F}$	1.5	3.0		1.5	3.0		V/μs	
Output Offset Voltage (without null)	$R_{S} \le 10k$, $V_{5} = 0V$, $V_{6} = 0V$			±40			±40	mV	
Analog Voltage Output Range	$R_L \ge 1k$, $T_A = 25^{\circ}C$ $R_L \ge 2k$	±10 ±10	±11 ±12		±10 ±10	±11 ±12		V	


Note 2: Unless otherwise noted, these specifications apply for V^{\dagger} = +15V, V^{-} = -15V, pin 9 grounded, a 5000 pF capacitor connected between pin 1 and ground over the temperature range -55°C to +125°C for the LH0043, and -25°C to 85°C for the LH0043C. All typical values are for T_{C} = 25°C.



typical applications (con't)




Forcing Function Setup for Automatic Test Gear





*See op amp selection guide for details. Most popular types include LH0052, LH1725, LM108, LM122 and LM116.

Data Acquisition System



Single Pulse Sampler





applications information

1.0 Drift Error Minimization

In order to minimize drift error, care in selection of $\mathrm{C_S}$ and layout of the printed circuit board is required. The capacitor should be of high quality Teflon, polycarbonate, or polystyrene construction. Board cleanliness and layout are critical particularly at elevated temperatures. See AN-63 for detailed recommendations. A guard conductor connected to the output surrounding the storage node (pin 1) will be helpful in meeting severe environmental conditions which would otherwise cause leakage across the printed circuit board.

2.0 Capacitor Selection

The size of the capacitor is dictated by the required drift rate and acquisition time. The drift is determined by the leakage current at pin 1 and may be calculated by $\frac{dV}{dt} = \frac{I_L}{C_S}$, where I_L is the total leakage current at pin 1 of the device, and C_S is the value of the storage capacitor.

2.1 Capacitor Selection - LH0023

At room temperature leakage current for the LH0023 is approximately 100 pA. A drift rate of 10 mV/sec would require a 0.01 μ F capacitor.

For values of C_S up to 0.01 μF the acquisition time is limited by the slew rate of the input buffer amplifier, A1, typically 0.5 V/ μs . Beyond this point, current availability to charge C_S also enters the picture. The acquisition time is given by:

$$\mathrm{t_A} \cong \sqrt{\frac{2\Delta \mathrm{e_O\,RC_S}}{0.5\,\mathrm{x}\,10^6}} = 2\,\mathrm{x}\,\,10^{\text{-}3}\sqrt{\Delta \mathrm{e_O\,RC_S}}$$

where: R = the internal resistance in series with C_S

 Δe_{Ω} = change in voltage sampled

An average value for R is approximately 600 ohms. The expression for t_{Δ} reduces to:

$$t_A \cong \sqrt{\frac{\Delta e_O C_S}{20}}$$

For a -10V to +10V change and $C_S = .05 \mu F$, acquisition time is typically 50 μs .

2.2 Capacitor Selection-LH0043

At 25°C case temperature, the leakage current for the LH0043G is approximately 10 pA, so a drift rate of 5 mV/s would require a capacitor of $C_S = 10 \cdot 10^{-12}/5 \cdot 10^{-3} = 2000$ pF or larger.

For values of C_S below about 5000 pF, the acquisition time of the LH0043G will be limited by the slew rate of the output amplifier (the signal will be acquired, in the sense that the voltage

will be stored on the capacitor, in much less time as dictated by the slew rate and current capacity of the input amplifier, but it will not be available at the output). For larger values of storage capacitance, the limitation is the current sinking capability of the input amplifier, typically 10 mA. With $C_S = 0.01~\mu\text{F}$, the slew rate can be estimated by $\frac{dV}{dt} = \frac{10 \cdot 10^{-3}}{0.01 \cdot 10^{-6}} = 1V/\mu\text{s}$ or a slewing time for a 5 volt signal change of $5\mu\text{s}$.

3.0 Offset Null

Provision is made to null both the LH0023 and LH0043 by use of a 10k pot between pins 3 and 4. Offset null should be accomplished in the sample mode at one half the input voltage range for minimum average error.

4.0 Switching Spike Minimization-LH0043

A capacitive divider is formed by the storage capacitor and the capacitance of the internal FET switch which causes a small error current to be injected into the storage capacitor at the termination of the sample interval. This can be considered a negative DC offset and nulled out as described in (3.0), or the transient may be nulled by coupling an equal but opposite signal to the storage capacitor. This may be accomplished by connecting a capacitor of about 30 pF (or a trimmer) between the logic input (pin 6) and the storage capacitor (pin 1). Note that this capacitor must be chosen as carefully as the storage capacitor itself with respect to leakage. The LH0023 has switch spike minimization circuitry built into the device.

5.0 Elimination of the 5V Logic Supply-LH0023

The 5V logic supply may be eliminated by shorting pin 7 to pin 8 which connects a 10k dropping resistor between the +15V and V_C. Decoupling pin 8 to ground through $0.1\,\mu\text{F}$ discreapacitor is recommended in order to minimize transients in the output.

6.0 Heat Sinking

The LH0023 and LH0043G may be operated without damage throughout the military temperature range of -55 to +125°C (-25 to +85°C for the LH0023CG and LH0043CG) with no explicit heat sink, however power dissipation will cause the internal temperature to rise above ambient. A simple clip-on heat sink such as Wakefield #215-1.9 or equivalent will reduce the internal temperature about 20°C thereby cutting the leakage current and drift rate by one fourth at max. ambient. There is no internal electrical connection to the case, so it may be mounted directly to a grounded heat sink.

7.0 Theory of Operation-LH0023


The LH0023/LH0023C is comprised of input buffer amplifier, A1, analog switches, S1 and S2, a

applications information (con't)

TTL to MOS level translator, and output buffer amplifier, A2. In the "sample" mode, the logic input is raised to logic "1" ($V_6 \geq 2.0V$) which closes S1 and opens S2. Storage capacitor, C_5 , is charged to the input voltage through S1 and the output slews to the input voltage. In the "hold" mode, the logic input is lowered to logic "0" ($V_6 \leq 0.8V$) opening S1 and closing S2. C_8 retains the sample voltage which is applied to the output via A2. Since S1 is open, the input signal is overridden, and leakage across the MOS switch is therefore minimized. With S1 open, drift is primarily determined by input bias current of A2, typically 100 pA at 25°C.

7.1 Theory of Operation-LH0043

The LH0043/LH0043C is comprised of input buffer amplifier A1, FET switch S1 operated by a TTL compatible level translator, and output buffer amplifier A2. To enter the "sample" mode, the logic input is taken to the TTL logic "0" state $(V_6=0.8V)$ which commands the switch S1



closed and allows A1 to make the storage capacitor voltage equal to the analog input voltage. In the "hold" mode ($V_6 = 2.0V$), S1 is opened isolating the storage capacitor from the input and leaving it charged to a voltage equal to the last analog input voltage before entering the hold mode. The storage capacitor voltage is brought to the output by low leakage amplifier A2.

8.0 Definitions

- V₅: The voltage at pin 5, e.g., the analog input voltage.
- V₆: The voltage at pin 6, e.g., the logic control input signal.
- V₁₁: The voltage at pin 11, e.g., the output signal.
- T_A: The temperature of the ambient air.
- T_c: The temperature of the device case at the center of the bottom of the header.

Acquisition Time:

The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to the input (pin 5) with the logic input (pin 6) in the low state.

Aperture Time:

The time indeterminacy when switching from sample mode to hold including the delay from the time the mode control signal (pin 6) passes through its threshold (1.4 volts) to the time the circuit actually enters the hold mode.

Output Offset Voltage:

The voltage at the output terminal (pin 11) with the analog input (pin 5) at ground and logic input (pin 6) in the "sample" mode. This will always be adjustable to zero using a 10k pot between pins 3 and 4 with the wiper arm returned to V.



Sample and Hold Amplifiers

LH0053/LH0053C high speed sample and hold amplifier

general description

The LH0053/LH0053C is a high speed sample and hold circuit capable of acquiring a 20V step signal in under $5.0\mu s$.


The device is ideally suited for a variety of high speed data acquisition applications including analog buffer memories for A to D conversion and synchronous demodulation.

An auxiliary switch within the device extends its usefulness in applications such as preset integrators.


features

- Sample acquisition time 5.0µs max for 20V signal
- FET switch for preset or reset function
- Sample accuracy null
- Offset adjust to 0V
- DTL/TTL compatible FET gate
- Single storage capacitor

schematic and connection diagrams




Metal Can Package



Order Number LH0053G or LH0053CG See Package 6

ac test circuit



Acquisition Time Test Circuit

3-9

Supply Voltage (V⁺ and V⁻) ±18V Gate Input Voltage (V₆ and V₇) ±20V Analog Input Voltage (V₄) ±15V Input Current (I₈ and I₅) ±10 mA 1.5W Power Dissipation Output Short Circuit Duration Continuous

Operating Temperature Range -55°C to +125°C LH0053 -25°C to +85°C LH0053C

-65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

electrical characteristics (Note 1)


				LIM	IITS			
PARAMETER	CONDITIONS		LH0053			LH0053C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Sample (Gate "0") Input Voltage				0.5			0.5	٧
Sample (Gate "0") Input Current	V ₆ = 0.5V, T _A = 25°C V ₆ = 0.5			-5.0 -100			-5.0 -100	μ Α μ Α
Hold (Gate "1") Input Voltage		4.5			4.5			V
Hold (Gate "1") Input Current	V ₆ = 4.5V, T _A = 25°C V ₆ = 4.5V			1.0 1.0			1.0 1.0	nΑ μΑ
Analog Input Voltage Range		±10	±11		±10	±11		٧
Supply Current	$V_4 = 0V$ $V_6 = 0.5V$		13	18		13	18	mA
Input Bias Current (I ₄)	$V_4 = 0V, T_A = 25^{\circ}C$		120	250		150	500	nA
Input Resistance		9.0	10	11	9.0	10	11	kΩ
Analog Output Voltage Range	R _{L.} = 2.0k	±10	±12		+10	±12		V
Output Offset Voltage	$V_4 = 0V$, $V_6 = 0.5V$, $T_A = 25^{\circ}C$ $V_4 = 0V$, $V_6 = 0.5V$		5.0	7.0 10		5.0	10 15	mV mV
Sample Accuracy (Note 2)	$V_4 = \pm 10V$, $V_6 = 0.5V$, $T_A = 25^{\circ}C$		0.1	0.2		0.1	0.3	%
Aperture Time	$\Delta V_6 = 4.5 V$, $T_A = 25^{\circ} C$		10	25		10	25	ns
Sample Acquisition Time	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 1000 \text{ pF}$		5.0	10		8.0	15	μs
Sample Acquisition Time	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 100 \text{ pF}$		4.0			4,0		μs
Output Slew Rate	$\Delta V_{1N} = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 1000 \text{ pF}$		20			20		V/µs
Large Signal Bandwidth	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 1000 \text{ pF}$		200			200		kHz
Leakage Current (Pin 5)	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $V_4 = \pm 10V$		6.0	30 30		10	50 3.0	pA nA
Drift Rate	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 1000 \text{ pF}$		6.0	30		10	50	mV/s
Drift Rate	$V_4 = \pm 10V, C_F = 1000 pF$			30			3.0	V/s
Q2 Switch ON Resistance	$V_7 = 0.5V$, $I_8 = 1.0$ mA, $T_A = 25$ °C		100	300		100	300	Ω


300°C


Note 1: Unless otherwise noted, these specifications apply for V_S = ±15V, pin 9 grounded, a 1000 pF capacitor between pin 5 and pin 11, pin 3 shorted to pin 11, over the temperature range -55°C to +125°C for the LH0053 and -25°C to +85°C for the LH0053C. All typical values are for T_A = 25°C.


Note 2: Sample accuracy may be nulled by inserting a potentiometer in the feedback loop. This compensates for source impedance and feedback resistor tolerances.


typical performance characteristics

























typical applications




Increasing Output Drive Capability

typical applications (con't)



Sample and Hold with Reset



Preset Integrator

applications information

SOURCE IMPEDANCE COMPENSATION

The gain accuracy (linearity) of the LH0053/LH0053C is set by two internal precision resistors. Circuit applications in which the source impedance is non-zero will result in a closed loop gain error, e.g. if $R_{\rm S}=10\Omega$, a gain error of 0.1% results. Figure 1 and 2 show methods for accommodating non-zero source impedance.

DRIFT ERROR MINIMIZATION

In order to minimize drift error, care in selection C_F and layout of the printed circuit board is required. The capacitor should be of high quality teflon, polycarbonate or polystyrene construction. Board layout and clean lines are critical particularly at elevated temperature.

A ground guard (shield) surrounding pin 5 will minimize leakage currents to and from the summing junction, arising from extraneous signals. See AN-63 for detailed recommendations.

CAPACITOR SELECTION

The size of the capacitor is determined by the required drift rate usually at the expense of acquisition time.

The drift is dictated by leakage current at pin 5 and is given by:

$$\frac{dv}{dt} = \frac{I_L}{C_E}$$

Where I_L is the leakage current at pin 5 and C_F is the value of the capacitance. The room temperature leakage of the LH0053 is typical 6.0 pA, and a 1000 pF capacitor will yield a drift rate of 6.0 mV per second.

For values of C_F below 1000 pF acquisition for the LH0053 is primarily governed by the slew rate of the input amplifier (200V/ μ s) and the setting time of output amplifier (\cong 1.0 μ s). For values above $C_F = 1000$ pF, acquisition time is given by:

$$t_a = \frac{C_F \Delta V}{I_{DSS}} + t_{S2}$$

Where:

C_E = The value of the capacitor

 ΔV = The magnitude of the input step; e. g. 20V

 I_{DSS} = The ON current of switch Q1 $\approx 5.0 \text{ mA}$

 t_{S2} = The setting time of output amplifier $\approx 1.0 \mu s$

applications information (con't)




FIGURE 1. Non-Zero Source Impedance Compensation




FIGURE 2. Non-Zero Source Impedance Buffering

GATE INPUT CONSIDERATIONS

5.0V TTL Applications

The LH0053 Gate inputs Gate 1 (pin 6) and Gate 2 (pin 7) will interface directly with 5.0V TTL. However, TTL gates typically pull up to 2.5V in the logic "1" state. It is therefore advisable to use a 10k pull-up resistor between the 5.0V, $V_{\rm CC}$, and the output of the gate as shown in Figure 3.




FIGURE 3. TTL Logic Compatibility

CMOS Applications

The LH0053 gate inputs may be interfaced directly with 74C, CMOS operating off of V_{CC} 's from 5.0V to 15V. However transient currents of several milliamps can flow on the rising and falling edges of the input signal. It is, therefore, advisable to parallel the outputs of two 54C/74C gates as shown in Figure 4.

It should be noted that leakage at pin 5 in the hold mode will be increased by a factor of 2 to 3 when operating into 15V logic levels.

Unused Switch, Q2

In applications when switch $\Omega 2$ is not used the logic input (pin 7) should be returned to +5.0V (or +15V for HTL applications) through a $10k\Omega$ resistor. Analog Input, preset (pin 8) should be grounded.




FIGURE 4. CMOS Logic Compatibility

HEAT SINKING

The LH0053 may be operated over the military temperature range, -55°C to +125°C, without incurring damage to the device. However, a clip on heat sink such as the Wakefield 215 Series or Thermolloy 2240 will reduce the internal temperature rise by about 20°C. The result is a two-fold improvement in drift rate at temperature.

applications information (con't)

Since the case of the device is electrically isolated from the circuit, the LH0053 may be mounted directly to a grounded heat sink.

POWER SUPPLY DECOUPLING

Amplifiers A1 and A2 within the LH0053 are very wide band devices and are sensitive to power supply inductance. It is advisable to by-pase V^{+} (pin 12) and V^{-} (pin 10) to ground with $0.1\mu F$ disc

capacitors in order to prevent oscillation. Should this procedure prove inadequate, the disc capacitors should be paralled with $4.7\mu\text{F}$ solid tantalum electrolytic capacitors.

DC OFFSET ADJUST

Output offset error may be adjusted to zero using the circuit shown in Figure 5. Offset null should be accomplished in the sample mode ($V_6 \le 0.5V$) and analog input (pin 4) equal to zero volts.




FIGURE 5. Offset Null Circuit

definition of terms

Voltage, **V**₄: The voltage at pin 4, i.e., the analog input voltage.

Voltage, V₆: The voltage at pin 6, i.e., the logic control signal. A logic "1" input, V₆ \leq 4.5V, places the LH0053 in the HOLD mode; a logic "0" input (V₆ \leq 0.5V) places the device in sample mode.

Acquisition Time: The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to Analog Input 1

(pin 4) with logic input, Gate 1, (pin 6) in the logic "O" state.

Aperture Time: The time indeterminacy when switching from the "sample" mode to the HOLD mode measured from time the logic input passes through it's threshold (2.0V) to the time the device actually enters the HOLD mode.

Sample Accuracy: Difference between input voltage and output voltage while in the sample mode, expressed as a percent of input voltage.



Sample And Hold Amplifiers

SHM6401 sample and hold module

general description

The SHM6401 is a compact sample and hold module capable of acquiring and holding an analog signal upon command of a digital pulse. A high impedance input buffer, complete digital logic, 3 analog switches, hold capacitor and a FET input hold amplifier are all included within the package. Higher accuracy may be obtained by adding an external trim pot and capacitor.

features

- Self contained plug-in module
- High accuracy

0.01%

±10V

- TTL, DTL compatible logic
- Analog signal rangeLow droop rate


10 mV/sec max

- High input impedance
- Standard power supplies

±15V

■ Low acquisition time

equivalent circuit



NOTE: HOLD MODE (LOGIC "O") SHOWN, ALL OTHER PINS NO CONNECT

Order Number SHM6401 See Package 20 3

Analog Input Voltage Range ±15V
Digital Input Voltage 5.5V
Analog Supply Voltage (V to V) 40V
Short Circuit Indefinite
Operating Temperature Range 0°C to +70°C
Storage Temperature Range -55°C to +85°C
Lead Temperature (Soldering, 10 sec) 300°C


electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MłN	TYP	MAX	UNITS
DC Accuracy	R _L = 2kΩ			±0.01	%
Voltage Gain			1		
Voltage Gain Temperature Coefficient				±1	PPM/ °C
Frequency Response	Tracking, -3 dB, Small Signal		50		kHz
Frequency Response	Tracking, Full Power 20V _{P P} Sine Wave		10		kHz
Slew Rate			0.5		V/μs
Sample Mode Settling Time	To ±1 mV, 10V Step Input		75		μs
Input Overload Recovery	To ±1 mV, 50% Overvoltage		150		μs
Input Voltage Range		±10			v
Input Resistance	Sample Mode	100			MS2
Input Bias Current	Sample Mode		400		nA
Input Offset Voltage	Sample Mode		20,		·mV
Input Offset Voltage Temperature Coefficient	0°C to +70°C		10		μV/°C
Power Supply Rejection Ratio				0.015	mV/%ΔV
Output Swing	R _L = 2kΩ	±10			V
Output Current	R _L = 2kΩ	±10			mA
Load Capacitance	No Oscillation		1000		pF
Wide Band Output Noise	Hold Mode, Grounded Input		1 1		mVrms
Droop Rate	Hold Mode, +25°C			10	mV/s
Droop Rate	0°C to +70°C		Doubles Every		
Signal Feed Through	Hold Mode, 20V _{P.P.} Sine Wave, 10 kHz			2	mV _{P∙P}
Aperature Time	Sample to Hold Transition			50	ns
Offset Step	Sample to Hold Transition			1	mV
Transition Settling Time	To ±1 mV of Final Value, Sample to Hold Transition			10	μς
Transition Settling Time	To ±1 mV, Hold to Sample Transition			100	μs
Acquisition Time	20V Step to ±1 mV of Final Value, Hold to Sample Transition			130	μs
Logic High	I = 5μA Max	2	1	5.5	v
Logic Low	I = 0.5 mA Max	-0.5		0.8	v
Supply Current] !	8	mA


Note 1: All specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$ unless otherwise specified.

typical application

Analog Data Distribution System




high accuracy connection



NOTE 1: MAX DROOP RATE = d_x/d_x = [0.1 x 10 9 /10 x 10 9 + $c_{\rm EXT}$] V/SEC. NOTE 2: TO ZERO ADJUST, SET DIGITAL INPUT TO SAMPLE MODE, APPLY 0V TO THE ANALOG INPUT, AND TIME BI UNTIL, AMALOG GUTPUT REAGS UV. NOTE 3: SIGNAL GROUND AND ANALOG GROUND SHOULD BE TIED TOGETHER AT ONE POINT NEAR THE SUPPLY.

NOTE 4: Cext Should be low leakage teflon, polycarbonate or polystyrene

explanation of terminology



3



Comparators

LH2111/LH2211/LH2311 dual voltage comparator general description

The LH2111 series of dual voltage comparators are two LM111 type comparators in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information see the LM111 data sheet and National's Linear Application Handbook.

The LH2111 is specified for operation over the -55°C to +125°C military temperature range. The LH2211 is specified for operation over the -25°C to +85°C temperature range. The LH2311 is speci-

fied for operation over the 0° C to 70° C temperature range.

features


Wide operating supply range	±15V to a
	single +5V

= (ow input currents	6 nA
= +	High sensitivity	10 μV

■ Wide differential input range ±30V

High output drive
 50 mA, 50V

connection diagram




Order Number LH2111D or LH2211D or LH2311D See Package 2

Order Number LH2111F or LH2211F or LH2311F See Package 5


auxiliary circuits



Offset Balancing




Strobing




Increasing Input Stage Current*



Driving Ground-Referred Load




Using Clamp Diodes to Improve Responses



Comparator and Solenoid Driver

Strobing off Both Input* and Output Stages



TTL Interface with High Level Logic

Total Supply Voltage (V ⁺ - V ⁻)	36V	Output S
Output to Negative Supply Voltage (VOUT - VT)	50V	Operatin
Ground to Negative Supply Voltage (GND - V-)	30V	
Differential Input Voltage	±30V	
Input Voltage (Note 1)	±15V	Storage T
Power Dissipation (Note 2)	500 mW	Lead Ter

Short Circuit Duration ing Temperature Range LH2111 -55°C to 125°C LH2211 LH2311

Temperature Range Lead Temperature (Soldering, 10 sec) -25°C to 85°C 0°C to 70°C -65°C to 150°C 300°C

electrical characteristics - each side (Note 3)

	001151510110		LIMITS			
PARAMETER	CONDITIONS	LH2111 LH2211		LH2311	UNITS	
Input Offset Voltage (Note 4)	$T_A = 25^{\circ}C, R_S \leq 50k$	3.0	3.0	7.5	mV Max	
Input Offset Current (Note 4)	T _A = 25°C	10	10	50	nA Max	
Input Bias Current	T _A = 25°C	100	100	250	nA Max	
Voltage Gain	T _A = 25°C	200	200	200	V/mV Typ	
Response Time (Note 5)	T _A = 25°C	200	200	200	ns Typ	
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$	1.5	1.5	1.5	V Max	
Strobe On Current	T _A = 25°C	3.0	3.0	3.0	mA Typ	
Output Leakage Current	$V_{1N} \ge 5 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}C$	10	10	50	nA Max	
Input Offset Voltage (Note 4)	$R_S \leq 50k$	4.0	4.0	10	mV Max	
Input Offset Current (Note 4)		20	20	70	nA Max	
Input Bias Current		150	150	300	nA Max	
Input Voltage Range		±14	±14	±14	V Typ	
Saturation Voltage	$V^{+} \ge 4.5V, V^{-} = 0$ $V_{IN} \le -5 \text{ mV}, I_{SINK} \le 8 \text{ mA}$	0.4	0.4	0.4	V Max	
Positive Supply Current	T _A = 25°C	6.0	6.0	7.5	mA Max	
Negative Supply Current	T _A = 25°C	5.0	5.0	5.0	mA Max	

Note 1: This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2: The maximum junction temperature is 150°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inchwide, 2 ounce copper conductor. The thermal resistance of the dual-in-line package is 100° C/W, junction to ambient.

Note 3: These specifications apply for V_S = ±15V and -55°C \leq T_A \leq 125°C for the LH2111, -25°C \leq T_A \leq 85°C for the LH2211, and 0°C \leq TA \leq 70°C for the LH2311, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies. For the LH2311, V IN =±10 mV.

Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.

Note 5: The response time specified is for a 100 mV input step with 5 mV overdrive.



Analog Switches

AH0014/AH0014C* DPDT, AH0015/AH0015C quad SPST, AH0019/AH0019C* dual DPST-TTL/DTL compatible MOS analog switches

general description

This series of TTL/DTL compatible MOS analog switches feature high speed with internal level shifting and driving. The package contains two monolithic integrated circuit chips: the MOS analog chip is similar to the MM450 type which consists of four MOS analog switch transistors; the second chip is a bipolar I.C. gate and level shifter. The series is available in both hermetic dual-in-line package and flatpack.

features

- Large analog voltage switching ±10V Fast switching speed 500 ns
- Operation over wide range of power supplies
- Low ON resistance

 200Ω $10^{11}\Omega$


High OFF resistance

- Fully compatible with DTL or TTL logic
- Includes gating and level shifting


These switches are particularly suited for use in both military and industrial applications such as commutators in data acquisition systems, multiplexers, A/D and D/A converters, long time constant integrators, sample and hold circuits, modulators/demodulators, and other analog signal switching applications. For information on other National analog switches and analog interface elements, see listing on last page.

The AH0014, AH0015 and AH0019 are specified for operation over the -55°C to +125°C military temperature range. The AH0014C, AH0015C and AH0019C are specified for operation over the -25°C to +85°C temperature range.

block and connection diagrams




Order Number AH0014F or AH0014CF See Package 4




Order Number AH0015D or AH0015CD See Package 2


typical applications




*Previously called NH0014/NH0014C and NH0019/NH0019C



Order Number AH0014D or AH0014CD See Package 1



Order Number AH0019F or AH0019CF See Package 4 Order Number AH0019D or AH0019CD See Package 1



V _{CC} Supply Vøltage	7.00
V Supply Voltage	-30V
V ⁺ Supply Voltage	+30V
V ⁺ /V ⁻ Voltage Differential	40V
Logic Input Voltage	5.5V
Storage Temperature Range	65°C to +150°C
Operating Temperature Range	
AH0014, AH0015, AH0019	-55°C to +125°C
AH0014C, AH0015C, AH0019C	-25°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	V _{CC} = 4.5V	2.0			V
Logical "0" Input Voltage	V _{CC} = 4.5V			0.8	V
Logical "1" Input Current	V _{CC} = 5.5V V _{IN} = 2.4V			5	μΑ
Logical "1" Input Current	V _{CC} = 5.5V V _{IN} = 5.5V			1	mA
Logical "O" Input Current	V _{CC} = 5.5V V _{IN} = 0.4V		0.2	0.4	mA
Power Supply Current Logical "1" Input — each gate (Note 3)	$V_{CC} = 5.5V$ $V_{IN} = 4.5V$		0.85	1.6	mA
Power Supply Current Logical "0" Input – each gate (Note 3) AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	V _{CC} = 5.5V V _{IN} = 0V		1.5 0.22 0.22	3.0 0.41 0.41	mA mA mA
Analog Switch ON Resistance — each gate	V _{IN} (Analog) = +10V V _{IN} (Analog) = -10V		75 150	200 600	Ω
Analog Switch OFF Resistance			1011		Ω
Analog Switch Input Leakage Current — each input (Note 4)	V _{IN} = -10V				
AH0014, AH0015, AH0019	$T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$		25 25	200 200	pA nA
AH0014C, AH0015C, AH0019C	$T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$		0.1 30	10 100	nA nA
Analog Switch Output Leakage Current — each output (Note 4)	V _{OUT} = -10V				
AH0014, AH0015, AH0019	$T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$		40 40	400 400	pA nA
AH0014C, AH0015C, AH0019C	$T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$		0.05 4	10 50	nA nA
Analog Input (Drain) Capacitance	1 MHz @ Zero Bias		8	10	pF
Output Source Capacitance	1 MHz @ Zero Bias		11	13	pF
Analog Turn-OFF Time — t _{OFF}	See test circuit; T _A = 25°C		400	500	ns
Analog Turn-ON Time – t _{ON}	See test circuit; T _A = 25°C		250	405	_
AH0014, AH0014C AH0015, AH0015C			350 100	425 150	ns ns
AH0019, AH0019C			100	150	ns


Note 1: Min/max limits apply across the guaranteed temperature range of -55°C to +125°C for AH0014, AH0015, AH0019 and -25°C to +85°C for AH0014C, AH0015C, AH0019C. $V^- = -20V$. $V^+ = +10V$ and an analog test current of 1 mA unless otherwise specified.


Note 2: All typical values are measured at $T_A = 25^{\circ}C$ with $V_{CC} = 5.0V$. $V^{+} = +10V$, $V^{-} = -22V$.


Note 3: Current measured is drawn from V_{CC} supply.


Note 4: All analog switch pins except measurement pin are tied to V^+ .


analog switch characteristics (Note 2)
















Schematic (Single Driver Gate and MOS Switch Shown)








selecting power supply voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply V $^-$ is shown on the X axis. It must be between $-25\mathrm{V}$ and $-8\mathrm{V}$. The allowable range for power supply V $^+$ is governed by supply V $^-$. With a value chosen for V $^-$, V $^+$ may be selected as any value along a vertical line passing through the V $^-$ value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5V should be maintained for adequate signal swing.





Analog Switches

AH0120/AH0130/AH0140/AH0150/AH0160 series analog switches

general description

The AH0100 series represents a complete family of junction FET analog switches. The inherent flexibility of the family allows the designer to tailor the device selection to the particular application. Switch configurations available include dual DPST, dual SPST, DPDT, and SPDT. $r_{ds(ON)}$ ranges from 10 ohms through 100 ohms. The series is available in both 14 lead flat pack and 14 lead cavity DIP. Important design features include:


- TTL/DTL and RTL compatible logic inputs
- Up to 20V p-p analog input signal
- $r_{ds(ON)}$ less than 10Ω (AH0140, AH0141, AH0145, AH0146)
- Analog signals in excess of 1 MHz
- "OFF" power less than 1 mW

- Gate to drain bleed resistors eliminated
- \blacksquare Fast switching, $t_{\mbox{\scriptsize ON}}$ is typically .4 $\mu \mbox{\scriptsize s},\ t_{\mbox{\scriptsize OFF}}$ is 1.0 $\mu \mbox{\scriptsize s}$
- Operation from standard op amp supply voltages, ±15V, available (AH0150/AH0160 series)
- Pin compatible with the popular DG 100 series.

The AH0100 series is designed to fulfill a wide variety of analog switching applications including commutators, multiplexers, D/A converters, sample and hold circuits, and modulators/demodulators. The AH0100 series is guaranteed over the temperature range -55°C to +125°C; whereas, the AH0100C series is guaranteed over the temperature range -25°C to +85°C.


schematic diagrams

DUAL DPST and DUAL SPST



Note: Dotted line portions are not applicable to the dual SPST


DPDT (diff.) and SPDT (diff.)



Note: Dotted line portions are not applicable to

logic and connection diagrams

Order any of the devices below using the part number with a D or F suffix. See Packages 1 and 4.



	High Level	Medium Level
Total Supply Voltage (V ⁺ - V ⁻)	36V	34V
Analog Signal Voltage $(V^+ - V_A \text{ or } V_A - V^-)$	30V	25V
Positive Supply Voltage to Reference (V ⁺ – V _R)	25V	25V
Negative Supply Voltage to Reference (V _B - V ⁻)	22V	22V
Positive Supply Voltage to Input (V ⁺ - V _{IN})	25V	25V
Input Voltage to Reference (V _{IN} - V _R)	±6V	±6V
Differential Input Voltage (V _{IN} - V _{IN2})	±6V	±6V
Input Current, Any Terminal	30 mA	30 mA
Power Dissipation	(See Curve
Operating Temperature Range AH0100 Series	−55°C t	o +125°C
AH0100C Series	−25°C	to +85°C
Storage Temperature Range	−65°C t	o +150°C
Lead Temperature (Soldering, 10 sec)		300°C

electrical characteristics for "HIGH LEVEL" Switches (Note 1)

		DEVICE TYPE				CONDITIONS			LIMITS		
PARAMETER	SYMBOL	DUAL DPST	DUAL SPST	DPDT (DIFF)	SPDT (DIFF)	$V^{+} = 12.0V, V^{-} = -18.0V, V_{R} = 0.0V$		ТҮР	мах	UNITS	
Logic "1" Input Current	I _{IN(ON)}		All Ci	rcuits		Note 2 T _A = 25°C Over Temp, Range		2.0	60 120	μA μA	
Logic "0" Input Current	I _{IN(OFF)}		All Ci	rcuits		Note 2	T _A = 25°C Over Temp. Range	01	.1 2.0	μA μA	
Positive Supply Current Switch ON	I ⁺ (ON)		All Ci	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	2.2	3.0 3.3	mA mA	
Negative Supply Current Switch ON	I ⁻ (0N)		All Ci	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.8 -2.0	mA mA	
Reference Input (Enable) ON Current	I _{R(ON)}		All C	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.4 -1.6	mA mA	
Positive Supply Current Switch OFF	I*(OFF)		All Ci	rcuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	1.0	10 25	μΑ	
Negative Supply Current Switch OFF	I ⁻ (OFF)		All Ci	rcuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	-1.0	-10 -25	μΑ μΑ	
Reference Input (Enable) OFF Current	I _{R(OFF)}		All Ci	rcuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	-1.0	-10 -25	μA μA	
Switch ON Resistance	r _{ds(ON)}	AH0126	AH0134	AH0142	AH0143	V _D = 10V I _D = 1 mA	T _A = 25°C Over Temp. Range	45	80 150	Ω	
Switch ON Resistance	r _{as(ON)}	AH6129	AH0133	AH0139	AH0144	V _D = 10V I _D - 1 mA	T _A = 25°C Over Temp. Range	25	30 60	Ω	
Switch ON Resistance	r _{ds(ON)}	AH0140	AH0141	AH0145	AH0146	V _D = 10V I _F = 1 mA	T _A = 25°C Over Temp. Range	8	10 20	Ω	
Driver Leakage Current	(I _D + I _S) _{ON}		All Ci	rcuits		$V_D = V_S = -10V$ $\frac{T_A = 25^{\circ}C}{Over Temp. Range}$.01	1 100	nA nA	
Switch Leakage Current	I _{S(OFF)} OR	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	V _{DS} = ±20V	T _A = 25°C Over Temp. Range	0.8	1 100	nA nA	
Switch Leakage Current	I _{S(OFF)} OR	AH0140	AH0141	AH0145	AH0146	V _{DS} = ±20V	T _A = 25°C Over Temp. Range	4	10	nA μA	
Switch Turn-ON Time	ton	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	See Test (V _A = ±10V		0.5	0.8	μs	
Switch Turn-ON Time	t _{ON}	AH0140	AH0141	AH0145	AH0146	See Test Circuit $V_A = \pm 10V T_A = 25^{\circ}C$		0.8	1.0	μs	
Switch Turn-OFF Time	toff	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	See Test Circuit $V_A = \pm 10V \qquad T_A = 25^{\circ}C$		0.9	1.6	μs	
Switch Turn-OFF Time	t _{OFF}	AH0140	AH0141	AH0145	AH0146	See Test (1.1	2.5	μs	

Note 1: Unless otherwise specified these limits apply for -55°C to $+125^{\circ}\text{C}$ for the AH0100 series and -25°C to $+85^{\circ}\text{C}$ for the AH0100C series. All typical values are for T_A = 25°C .

Note 2: For the DPST and Dual DPST, the ON condition is for V_{1N} = 2.5V; the OFF condition is for V_{1N} = 0.8V. For the differential switches and SW1 and 2 ON, V_{1N2} = 2.5V, V_{1N1} = 3.0V. For SW3 and 4 ON, V_{1N2} = 2.5V, V_{1N1} = 2.0V.

electrical characteristics for "MEDIUM LEVEL" Switches (Note 1)


		DEVICE TYPE				CONDITIONS			LIMITS		
PARAMETER	SYMBOL	DUAL DPST	DUAL SPST	DUAL DPDT	SPDT (DIFF)	V* = +15.0V, V ⁻ = -15V, V _R = 0V		ТҮР	MAX	UNITS	
Logic "1" Input Current	I _{INION}		All C	ircuits		Note 2	T _A = 25°C Over Temp. Range	20	60 120	μΑ μΑ	
Logic "0" Input Current	INIOFFI		All C	ircuits		Note 2	T _A = 25°C Over Temp. Range	.01	0.1	μ Α μ Α	
Positive Supply Current Switch ON	I ⁺ (ON)		All C	ircuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	2.2	3.0	mA mA	
Negative Supply Current Switch ON	(Tion)		All Ci	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp, Range	-1.0	-1.8 -2.0	mA mA	
Reference Input (Enable) ON Current	I _{R(ON)}		All C	ircuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.4 -1.6	mA mA	
Positive Supply Current Switch OFF	I* _(OFF)		All C	ircuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	1.0	10 25	μΑ μΑ	
Negative Supply Current Switch OFF	I-(OFF)		All C	ircuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	-1.0	-10 -25	μ Α μ Α	
Reference Input (Enable) OFF Current	I _{R(OFF)}		All C	ircuits		V _{IN1} - V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	-1.0	~10 -25	μA μA	
Switch ON Resistance	r _{ds(ON)}	AH0153	AH0151	AH0163	AH0161	V _D = 7.5V I _D = 1 mA	T _A = 25°C Over Temp. Range	10	15 30	Ω	
Switch ON Resistance	r _{ds(ON)}	AH0154	AH0152	AH0164	AH0162	V _D = 7.5V I _D = 1 mA	T _A = 25°C Over Temp. Range	45	50 100	Ω	
Driver Leakage Current	(ID + IS)ON	All Circuits		V _D = V _S = -7.5V	T _A = 25°C Over Temp. Range	.01	2 500	nA nA			
Switch Leakage Current	I _{D(OFF)} OR	AH0153	AH0151	AH0163	AH0161	V _{DS} = ±15V	T _A = 25°C Over Temp. Range	5	10	nΑ μΑ	
Switch Leakage Current	I _{D(OFF)} OR	AH0154	AH0152	AH0164	AH0162	V _{DS} = ±15.0V	T _A = 25°C Over Temp. Range	1.0	2.0 200	nA nA	
Switch Turn-ON Time	ton	AH0153	AH0151	AH0163	AH0161	See Test Circuit V _A = ±7.5V T _A = 25°C		0.8	1.0	μς	
Switch Turn-ON Time	t _{ON}	AH0154	AH0152	AH0164	AH0162	See Test Circuit $V_A = \pm 7.5V$ $T_A = 25^{\circ}C$		0.5	0.8	μς	
Switch Turn-OFF Time	t _{OFF}	AH0153	AH0151	AH0163	AH0161	See Test Circuit V _A = ±7.5V T _A = 25°C		1.1	2.5	μs	
Switch Turn-OFF Time	toff	AH0154	AH0152	AH0164	AH0162	See Test Circuit V _A = ±7.5V T _A = 25°C		0.9	1.5	μs	


Note 1: Unless otherwise specified, these limits apply for -55°C to $+125^{\circ}\text{C}$ for the AH0100 series and -25°C to $+85^{\circ}\text{C}$ for the AH0100C series. All typical values are for $T_A = 25^{\circ}\text{C}$.


Note 2: For the DPST and Dual DPST, the ON condition is for $V_{1N}=2.5V$; the OFF condition is for $V_{1N}=0.8V$. For the differential switches and SW1 and 2 ON, $V_{1N2}=2.5V$, $V_{1N1}=3.0V$. For SW3 and 4 ON, $V_{1N2}=2.5V$, $V_{1N1}=2.0V$.


5


typical performance characteristics























switching time test circuits







applications information

1. INPUT LOGIC COMPATIBILITY

A. Voltage Considerations

In general, the AH0100 series is compatible with most DTL, TTL, and RTL logic families. The ON-input threshold is determined by the V_{BE} of the input transistor plus the V_{f} of the diode in the emitter leg, plus I x R₁, plus V_R. At room temperature and V_R = 0V, the nominal ON threshold is: 0.7V + 0.7V + 0.2V, = 1.6V. Over temperature and manufacturing tolerances, the threshold may be as high as <math display="inline">2.5V and as low as 0.8V. The rules for proper operation are:

$$V_{IN}$$
 – $V_R \ge 2.5 V$ All switches ON V_{IN} – $V_R < 0.8 V$ All switches OFF



B. Input Current Considerations

 $I_{IN(ON)}$, the current drawn by the driver with $V_{IN}=2.5 V$ is typically 20 μA at 25°C and is guaranteed less than 120 μA over temperature. DTL, such as the DM930 series can supply 180 μA at logic "1" voltages in excess of 2.5V. TTL output levels are comparable at 400 μA . The DTL and TTL can drive the AH0100 series directly. However, at low temperature, DC noise margin in the logic "1" state is eroded with DTL. A pull-up resistor of 10 k Ω is recommended when using DTL over military temperature range.

If more than one driver is to be driven by a DM930 series (6K) gate, an external pull-up resistor should be added. The value is given by:

$$R_P = \frac{11}{N-1}$$
 for $N > 2$

where:

 R_{P} = value of the pull-up resistor in $k\Omega$

N = number of drivers.

C. Input Slew Rate

The slew rate of the logic input must be in excess of $0.3V/\mu s$ in order to assure proper operation of the analog switch. DTL, TTL, and RTL output rise times are far in excess of the minimum slew rate requirements. Discrete logic designs, however, should include consideration of input rise time.

2. ENABLE CONTROL

The application of a positive signal at the VB


terminal will open all switches. The V_R (ENABLE) signal must be capable of rising to within 0.8V of $V_{\rm IN(ON)}$ in the OFF state and of sinking $I_{\rm R(ON)}$ milliamps in the ON state (at $V_{\rm IN(ON)}-V_R > 2.5V)$. The V_R terminal can be driven from most TTL and DTL gates.

3. DIFFERENTIAL INPUT CONSIDERATIONS


The differential switch driver is essentially a differential amplifier. The input requirements for proper operation are:

$$\begin{split} &|V_{1N1} - V_{1N2}| \ge 0.3V \\ &2.5 \le (V_{1N1} \text{ or } V_{1N2}) - V_R \le 5V \end{split}$$


The differential driver may be furnished by a DC level as shown below. The level may be derived from a voltage divider to V $^{+}$ or the 5V V $_{\rm CC}$ of the DTL logic. In order to assure proper operation, the divider should be "stiff" with respect to I $_{\rm IN2}$. Bypassing R1 with a 0.1 μF disc capacitor will prevent degradation of t $_{\rm ON}$ and t $_{\rm OFF}$.



Alternatively, the differential driver may be driven from a TTL flip-flop or inverter.



Connection of a 1 mA current source between V_R and V^- will allow operation over a $\pm 10V$ common mode range. Differential input voltage must be less than the 6V breakdown, and input threshold of 2.5V and 300 mV differential overdrive still prevail.



4. ANALOG VOLTAGE CONSIDERATIONS

The rules for operating the AH0100 series at supply voltages other than those specified essentially breakdown into OFF and ON considerations. The OFF considerations are dictated by the maximum negative swing of the analog signal and the pinch off of the JFET switch. In the OFF state, the gate of the FET is at $V^- + V_{\rm BE} + V_{\rm SAT}$ or about 1.0V above the V^- potential. The maximum $V_{\rm P}$ of the FET switches is 7V. The most negative analog voltage, $V_{\rm A}$, swing which can be accomodated for any given supply voltage is:

$$|V_A| \le |V_-| - V_P - V_{BE} - V_{SAT}$$
 or $|V_A| < |V_-| - 8.0$ or $|V_-| > |V_A| + 8.0$ V

For the standard high level switches, $V_A \leq |-18| + 8 = -10V$. The value for V^+ is dictated by the maximum positive swing of the analog input voltage. Essentially the collector to base junction of the turn-on PNP must remain reversed biased for all positive value of analog input voltage. The base of the PNP is at $V^+ - V_{SAT} - V_{BE}$ or $V^+ - 1.0V$. The PNP's collector base junction should have at least 1.0V reverse bias. Hence, the most positive analog voltage swing which may be accommodated for a given value of V^+ is:


$$V_A < V^+ - V_{SAT} - V_{BE} - 1.0V$$
 or

$$V_A < V^+ - 2.0V \text{ or } V^+ > V_A + 2.0V$$

For the standard high level switches, $V_A = 12 - 2.0V = +10V$.

5. SWITCHING TRANSIENTS


Due to charge stored in the gate-to-source and gate-to-drain capacitances of the FET switch, transients may appear in the output during switching. This is particularly true during the OFF to ON transition. The magnitude and duration of the transient may be minimized by making source and load impedance levels as small as practical.




Furthermore, transients may be minimized by operating the switches in the differential mode; i.e., the charge delivered to the load during the ON to OFF transition is, to a large extent, cancelled by the OFF to ON transition.

typical applications

Programmable One Amp Power Supply




Four to Ten Bit D to A Converter (4 Bits Shown)




typical applications (con't)


Four Channel Differential Transducer Commutator



4 x 4 Cross Point Analog Switch




Delta Measurement System for Automatic Linear Circuit Tester



Note: S1 must be open for $50\mu s$ min to take first reading with $I_L=50$ mA. Second reading is taken with S2 closed. With S1 and other set-up forcing functions under computer control, system will measure line and load regulation on voltage regulators, voltage gain, offset current, LOMRA and PSRR on up amps as well as other circuits requiring measurement of the change of a parameter with the change of a forcing function.

Four Channel Commutator

Precision Long Time Constant Integrator with Reset





Analog Switches

AH2114/AH2114C DPST analog switch general description


The AH2114 is a DPST analog switch circuit comprised of two junction FET switches and their associated driver. The AH2114 is designed to fulfill a wide variety of high level analog switching applications including multiplexers, A to D Converters, integrators, and choppers. Design features include:


- Low ON resistance, typically 75Ω
- High OFF resistance, typically $10^{11}\Omega$
- Large output voltage swing, typically ±10V

- Powered from standard op-amp supply voltages of ±15V
- Input signals in excess of 1 MHz
- \blacksquare Turn-ON and turn-OFF times typically 1 μ s

The AH2114 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C whereas the AH2114C is guaranteed over the temperature range 0° C to $+85^{\circ}$ C.


schematic and connection diagrams





Order Number AH2114G or AH2114CG See Package 7

ac test circuit and waveforms







FIGURE 1.






FIGURE 2.

15

Vplus Supply Voltage +25V Vminus Supply Voltage -25V Vplus--Vminus Differential Voltage 40V Logic Input Voltage Power Dissipation (Note 3) 25V 1.36W Operating Temperature Range AH2114 -55°C to +125°C 0°C to +85°C AH2114C -65°C to +125°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS		AH2114			AH2114	1C	UNITS	
PARAIVIETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
	$I_D = 1.0 \text{ mA}, V_{GS} = 0 \text{V}, T_A = 25^{\circ} \text{C}$ $I_D = 1.0 \text{ mA}, V_{GS} = 0 \text{V}$		75	100 150		75	125 160	Ω	
Drain-Gate Leakage Current	$V_{DS} = 20V, V_{GS} = -7V, T_A = 25^{\circ}C$		0.2	1.0 60		0.2	5.0 60	nA nA	
	$I_G = 1.0 \mu\text{A}$ $V_{DS} = 0V$	35			35			V	
	V _{DG} = 20V, I _S = 0 f = 1.0 MHz, T _A = 25°C		4.0	5.0		4.0	5.0	pF	
Source-Gate Capacitance	$V_{DG} = 20V, I_{D} = 0$ f = 1.0 MHz, $T_{A} = 25^{\circ}C$		4.0	5.0		4.0	5.0	pF	
Input 1 Turn-ON Time	V _{IN1} = 10V, T _A = 25°C (See Figure 1)		35	60		35	60	ns	
Input 2 Turn-ON Time	V _{IN2} = 10V, T _A = 25°C (See Figure 1)		1.2	1.5		1.2	1.2	μs	
Input 1 Turn-OFF Time	V _{IN1} = 10V, T _A = 25°C (See Figure 1)		0.6	0.75		0.6	0.75	μς	
Input 2 Turn-OFF Time	V _{IN2} = 10V, T _A - 25°C (See Figure 1)		50	80		50	80	ns	
DC Voltage Range	T _A = 25°C (See Figure 2)	±9.0	±10.0		±9.0	±10 0		V	
AC Voltage Range	T _A = 25°C (See Figure 2)	±9.0	±10.0		±9.0	±10.0		V	

Note 1: Unless otherwise specified these specifications apply for pin 12 connected to +15V, pin 2 connected to -15V, -55°C to 125°C for the AH2114, and 0°C to 85°C for the AH2114C.

Note 2: All typical values are for $T_A = 25^{\circ}C$.

Note 3: Derate linearly at 100°C/W above 25°C.

Analog Switches



AH5009 series low cost analog current switches

general description

The AH5009 series is a versatile family of analog switches designed to economically fulfill a wide variety of multiplexing and analog switching applications


Even numbered switches (AH5010, AH5012, AH5014, etc.,) may be driven directly from standard (5V) TTL; whereas the odd numbered switches (AH5009, AH5011, AH5013, etc.,) are intended for applications utilizing open-collector (15V) structures.

features

 Large analog signal range 	±10V peak
 Excellent isolation between channels 	80 dB at 1 kHz
Very low leakage	50 pA
 High switching speed 	150 ns
 Low on resistance 	100Ω

functional and schematic diagrams

MUX Switches (4 channel version shown)




SPST Switches (quad version shown)




MIIX Switches (4 channel version shown)

Interfaces with standard TTL



SPST Switches (quad version shown)



connection diagrams

Dual-In-Line Package




Order Number:

AH5017CN AH5018CN AH5019CN AH5020CN AH5021CN AH5022CN AH5023CN AH5024CN See Package 15 Dual-In-Line Package



Order Number: AH5009CN AH5010CN AH5013CN

AH5014CN See Package 17 **Dual-In-Line Package**



Order Number: AH5011CN AH5012CN AH5015CN

AH5016CN See Package 18

±30V Input Voltage (V_{IN}) Positive Analog Signal Voltage (VA) 30V Negative Analog Signal Voltage (VA) -15V 10 mA Diode Current 30 mA Drain Current (In) 500 mW Power Dissipation (see graph) -25°C to +85°C Operating Temperature Range -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec.) 300°C

electrical characteristics (each channel)


PARAMETER (Note 2)	CIRCUIT TYPE	CONDITIONS (Note 1)	TYP	MAX	UNITS	
Input Current "ON" (I _{IN(ON)})	All	V _{IN} = 0V, I _D = 2 mA, T _A = 25°C V _{IN} = 0V, I _D = 2 mA	.01	.1 100	μ Α μ Α	
Input Current "OFF" (I _{IN(OFF)})	5VTTL	$V_{1N} = 4.5V$, $V_A = \pm 10V$, $T_A = 25^{\circ}C$ $V_{1N} = 4.5V$, $V_A = \pm 10V$.04	.2 10	nA nA	
Input Current "OFF" (I _{IN(OFF)})	15VTTL	$V_{1N} = 11V$, $V_A = \pm 10V$, $T_A = 25^{\circ}C$.04	.2 10	nA nA	
Channel Control Voltage "ON" (V _{IN(ON)})	5VTTL 15VTTL	$V_A = \pm 10V$, $I_D = 1 \text{ mA}$ $V_A = \pm 10V$, $I_D = 1 \text{ mA}$.5 1.5	V V	
Channel Control Voltage "OFF" (V _{IN(OFF)})	5VTTL 15VTTL	V _A = ±10V V _A = ±10V		4.5 11	V V	
Leakage Current "OFF" (I _{D(OFF)})	5VTTL	$V_{1N} = 4.5V, V_A = \pm 10V, T_A = 25^{\circ}C$ $V_{1N} = 4.5V, V_A = \pm 10V$.02	.2 10	nA nA	
Leakage Current "OFF" (ID(OFF))	15VTTL	$V_{1N} = \pm 11V$, $V_A = \pm 10V$, $T_A = 25^{\circ}C$ $V_{1N} = \pm 11V$, $V_A = \pm 10V$.02	.2 10	nA nA	
Leakage Current "ON" (I _{D(ON)})	5VTTL	V _{IN} = 0V, I _S = 1mA, T _A = 25°C V _{IN} = 0V, I _S = 1 mA	.3	1 .2	nΑ μΑ	
Leakage Current "ON" (I _{D(ON)})	15VTTL	$V_{1N} = 0V$, $I_S = 1$ mA, $T_A = 25^{\circ}$ C $V_{1N} = 0V$, $I_S = 1$ mA	.1	.5 .1	nΑ μΑ	
Leakage Current "ON" (I _{D(ON)}	5VTTL	$V_{1N} = 0V$, $I_S = 2 \text{ mA}$, $T_A = 25^{\circ}\text{C}$ $V_{1N} = 0V$, $I_S = 2 \text{ mA}$		1 10	μA μA	
Leakage Current "ON" (I _{D(ON)})	15VTTL	$V_{1N} = 0V$, $I_S = 2$ mA, $T_A = 25^{\circ}C$ $V_{1N} = 0V$, $I_S = 2$ mA		2 1	nΑ μΑ	
Drain-Source Resistance "ON" (r _{DS(ON)})	5VTTL	$V_{1N} = 0.5V$, $I_D = 2$ mA, $T_A = 25^{\circ}C$ $V_{1N} = 0.5V$, $I_D = 2$ mA	90	150 240	Ω	
Drain-Source Resistance ''ON'' (r _{DS(ON)})	15VTTL	$V_{1N} = 1.5V$, $I_D = 2 \text{ mA}$, $T_A = 25^{\circ}\text{C}$ $V_{1N} = 1.5V$, $I_D = 2 \text{ mA}$	60	100 160	Ω	
r _{DS(ON)} Match (Effective r _{DS(ON)})(r _{DS(ON)} EFF.)	15VTTL MUX 5VTTL MUX	V _{IN} = 1.5V, I _D = 2 mA V _{IN} = 0.5V, I _D = 2 mA		50	Ω	
Turn-On Time (t _(ON))	All	See AC Test Circuits, T _A = 25°C	150	500	ns	
Turn-Off Time (t _(OFF))	All	See AC Test Circuits, T _A = 25°C	300	500	ns	
Cross Talk (CT)	All	See AC Test Circuits, T _A = 25°C	120		dB	


Note 1: Unless otherwise noted, these specifications apply for -25° C to $+85^{\circ}$ C for AH5009C through AH5012C.


Note 2: "OFF" and "ON" notation refers to the conduction state of the FET switch.


5


typical performance characteristics
















test circuits





Cross Talk Test Circuit

applications information

Theory of Operation

The AH5009 series of analog switches are primarily intended for operation in current mode switch applications; i.e., the drains of the FET switch are held at or near ground by operating into the summing junction of an operational amplifier. Limiting the drain voltage to under a few hundred mV eliminates the need for a special gate driver. Thus, the switch may be controlled with conventional TTL elements (5V) or with the open collector (15V) structures.

Two basic switch configurations are available: multiple independent switches (N by SPST) and multiple pole switches used for multiplexing (NPST-MUX). The MUX versions such as the AH5009 offer common drains and include a series FET operated at V_{GS} = 0V. The additional FET is placed in feedback path in order to compensate for the "ON" resistance of the switch FET as shown in Figure 1.

The closed-loop gain of Figure 1 is:

$$A_{VCL} = \frac{R_2 + r_{DS(ON)Q2}}{R_1 + r_{DS(ON)Q1}}$$




FIGURE 1. Use of Compensation FET

For $R_1=R_2$, gain accuracy is determined by the $r_{DS(ON)}$ match between Q_1 and Q_2 . Standard match between Q_1 and Q_2 is 50Ω resulting in a gain accuracy of 0.5% (for $R_1=R_2=10$ k). Tighter $r_{DS(ON)}$ match versions are available.

Noise Immunity

The switches with the source diodes grounded exhibit improved noise immunity for positive analog signals in the "OFF" state. With $V_{IN}=15V$ and the $V_{A}=+10V$, the source of Q_{1} is clamped to about 0.6V by the diode ($V_{GS}=14.4V$). The "ON" impedance of the diode is about 26Ω ensuring that AC signals imposed on the +10V will not gate the FET "ON."

Selection of Gain Setting Resistors

Since the AH5009 series of analog switches are operated current mode, it is generally advisable to make the signal current as large as possible. However, current through the FET switch tends to forward bias the gate to channel (source) diode resulting in leakage across the diode. This leakage, $I_{D(ON)}$, increases exponentially with increasing I_S . As shown in Figure 2, $I_{D(ON)}$ represents a finite error in the current reaching the summing junction of the op amp.




FIGURE 2. On Leakage Current, ID(ON)

Secondly, the $r_{DS(ON)}$ of the FET begins to "round" as I_S approaches I_{DSS} . A practical rule of thumb is to maintain I_S at less than 1/10 of I_{DSS} . Combining the criteria from the above discussion

$$R_{1(MIN)} \ge \frac{V_{A(MAX)} A_D}{I_{D(ON)}}$$
 (2a)
or:
$$> \frac{V_{A(MAX)}}{I_{D(ON)}}$$
 (2b)

which ever is worse

Where: $V_{A(MAX)}$ = Peak amplitude of the analog input signal

A_D = Desired accuracy
I_{D(ON)} = Leakage at a given I_S
I_{DSS} = Saturation current of the FET switch

≅ 20 mA


In a typical application, V_A might = $\pm 10V$, A_D = 0.1%, $0^{\circ}C \le T_A \le 85^{\circ}C$. The criterion of equation (2b) predicts:

$$R_{1(MIN)} \ge \frac{10V}{\frac{20MA}{10}} = 5k\Omega$$

For R₁ = 5k, I_S \cong 10V/5k or 2 mA. The electrical characteristics guarantee an I_{D(ON)} \leq 1 μ A at 85°C for the AH5010C. Per the criterion of equation (2a):

$$R_{1(MIN)} \, \ge \! \frac{(10V)(10^{-3})}{1 \times 10^{-6}} \! \ge \, 10k\Omega$$

Since equation (2a) predicts a higher value, the 10k resistor should be used.



The "OFF" condition of the FET also effects gain accuracy. As shown in Figure 3, the leakage across Q_2 , $I_{D(OFF)}$ represents a finite error in the current arriving at the summing junction of the op amp.

FIGURE 4. Interfacing with +5V Logic




FIGURE 5. Interfacing with +15V Open Collector Logic

Accordingly:

$$\mathsf{R}_{\mathsf{1(MAX)}} \, \leq \! \frac{ \, \mathsf{V}_{\mathsf{A(MIN)}} \, \, \mathsf{A}_{\mathsf{D}} \, }{ \, (\mathsf{N}) \, \, \mathsf{I}_{\mathsf{D(OFF)}} }$$

Where: $V_{A(MIN)}$ = Minimum value for the analog input signal

A_D = Desired accuracy

N = Number of channels

I_{D(OFF)} = OFF leakage of a given FET switch

As an example, if N = 10, $A_D = 0.1\%$, and $I_{D(OFF)} < 10$ nA at 85°C for the AH5009C, $R_{1(MAX)}$ is:

$$R_{1(MAX)} \le \frac{(1V)(10^{-3})}{(10)(10 \times 10^{-9})} = 10k$$

Selection of R_2 , of course, depends on the gain desired and for unity gain $R_1 = R_2$.

Lastly, the foregoing discussion has ignored resistor tolerances, input bias current and offset voltage of the op amp — all of which should be considered in setting the overall gain accuracy of the circuit.

TTL Compatibility

Two input logic drive versions of AH5009 series are available: the even numbered part types are specified to be driven from standard 5V-TTL logic

and the odd numbered types from 15V open collector TTL .

Standard TTL gates pull-up to about 3.5V (no load). In order to ensure turn-off of the even numbered switches such as AH5010, a pull-up resistor, R_{EXT} , of at least 10 $k\Omega$ should be placed between the 5V V_{CC} and the gate output as shown in Figure 4.

Likewise, the open-collector, high voltage TTL outputs should use a pull-up resistor as shown in Figure 5. In both cases, $t_{(OFF)}$ is improved for lower values of $R_{\rm EXT}$ and the expense of power dissipation in the low state.




FIGURE 6. Definition of Terms

Definition of Terms


The terms referred to in the electrical characteristics tables are as defined in Figure 6.

5


device schematics and pin connections

FOUR CHANNEL

AH5009CN (RDS(ON) $\leq 100\Omega$ 15V - TTL) AH5010CN (RDS(ON) $\leq 150\Omega$ 5V - TTL) 14 PIN DIP




AH5011CN (RDS(ON) \leq 100 Ω 15V - TTL) AH5012CN (RDS(ON) \leq 150 Ω 5V - TTL) 16 PIN DIP




THREE CHANNEL

AH5013CN (RDS(ON) $\leq 100\Omega$ 15V - TTL) AH5014CN (RDS(ON) $\leq 150\Omega$ 5V - TTL) 14 PIN DIP




AH5015CN (RDS(ON) \leq 100 Ω 15V - TTL) AH5016CN (RDS(ON) \leq 150 Ω 5V - TTL)



TWO CHANNEL

AH5017CN (RDS(ON) $\leq 100\Omega$ 15V - TTL) AH5018CN (RDS(ON) $\leq 150\Omega$ 5V - TTL) 8 PIN DIP




AH5019CN (RDS(ON) \leq 100 Ω 15V - TTL) AH5020CN (RDS(ON) \leq 150 Ω 5V - TTL) 8 PIN DIP



SINGLE CHANNEL


AH5021CN (RDS(ON) $\leq 100\Omega$ 15V - TTL) AH5022CN (RDS(ON) $\leq 150\Omega$ 5V - TTL) 8 PIN DIP



AH5023CN (RDS(ON) \leq 100 Ω 15V - TTL) AH5024CN (RDS(ON) \leq 150 Ω 5V - TTL) 8 PIN DIP



Package Types - 8, 14, 16 pin epoxy "B"





Analog Switches

AM1000,AM1001,AM1002 silicon N-channel high speed analog switch

general description

The AM1000 series are junction FET integrated circuit analog switches. These devices commutate faster and with less voltage spiking than any other analog switch presently available. By comparison, discrete JFET switches require elaborate drive circuits to obtain reasonable performance for high toggle rates. Encapsulated in a four pin TO-72 package, these units require a minimum of circuit board area. Switching transients are greatly reduced by a monolithic integrated circuit process. The resulting analog switch device provides the following features:

■ Low ON Resistance

 30Ω

High Analog Signal Frequency

100 MHz

■ High Toggle Rate

4 MHz

■ Low Leakage Current

250 pA

■ Large Analog Signal Swing

±15V

Break Before Make Action

The AM1000 series of analog switches are particularly suitable for the following applications:

- High Speed Commutators
- Multiplexers
- Sample and Hold Circuits
- Reset Switching
- Video Switching


schematic and connection diagram

equivalent circuit




TO-72 Package

Order Number AM1000H or AM1001H or AM1002H See Package 8




typical applications

±10 Volt Swing Analog Switch 0.5% Accuracy



±15 Volt Swing Analog Switch



5

absolute maximum ratings

		AWITOUU	Power Dissipation @ I _A = 25 C	300 mW
	AM1001	AM1002	Linear Derating Factor	1.7 mW/°C
V _{IN} (Note 1)	+50V	+40V	Power Dissipation @ T _C = 125°C	150 mW
Vour (Note 1)	+50V	+40V	Linear Derating Factor	6 mW/°C
V _{DRIVE} (Note 1)	50V	-40V	Maximum Junction Operating Temperature	-55°C to +150°C
V _{BIAS} (Note 1)	+50V	+40V	Storage Temperature	+200°C
BIAS WORL			Lead Temperature (Soldering, 10 sec)	+300°C

electrical characteristics

ı	(Note 2	N CHARACTERISTICS	

PARAMETER	CONDITION		MIN	TYP	MAX	UNITS	
R _{ON}	V _{DRIVE} = +15V, V _{BIAS} = -15V I _{IN} = 1 mA, V _{OUT} = 0V	AM1001	20	40	50	12	
R _{ON}	V _{DRIVE} = +10V, V _{BIAS} 10V I _{IN} = 1 mA, V _{OUT} = 0V	AM 1000 AM 1002	20 20	25 50	30 100	Ω	

OFF CHARACTERISTICS

PARAMETER	CONDITION		AM1000 AM1001			AM1002	2	UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
lout (OFF)	$V_{ORIVE} = -20V, V_{BIAS} = -10V$ $V_{IN} = -10V, V_{OUT} + +10V$ $T_A = +25^{\circ}C$ $T_A = +25^{\circ}C$.05 .025	.25 .25		0.5 0.2	1	nΑ μΑ
lout (off)	$V_{DRIVE} = -20V, V_{BIAS} = -10V$ $V_{IN} = +10V, V_{OUT} = -10V$ $T_A = +25^{\circ}C$ $T_A = +125^{\circ}C$.05 .05	.25 .25		0.5 0.2	1	nΑ μΑ

DRIVE CHARACTERISTICS (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
IDRIVE (Switch OFF)	$V_{DRIVE} = -20V, V_{BIAS} = -10V$ AM1000, 1001, 1002 $V_{IN} = \pm 10V, V_{OUT} = \pm 10V$		5	10	mA	

SWITCHING CHARACTERISTICS

PARAMETER	CONDITION	AM1000 MAX	AM1001 MAX	AM1002 MAX	UNITS
ton	See Switching Time	100	150	200	ns
[†] OFF	Test Circuit	100	100	100	ns


Note 1: The maximum voltage ratings may be applied between any pin or pins simultaneously. Power dissipation may be exceeded in some modes if the voltage pulse exceeds 10 ms. Normal operation will not cause excessive power dissipation even in a "D.C." switching application.


Note 2: All parameters are measured with external silicon diodes. See electrical connection diagram for proper diode placement,

Note 3: I BIAS (Switch OFF) is equal to I DRIVE (Switch OFF), I(BIAS) (Switch ON), is equal to external diode leakage.

Note 4: Rise and fall times of VDRIVE shall be 15 ns maximum for switching time testing.

switching time test circuit and waveforms







Analog Switches

AM2009/AM2009C/MM4504/MM5504 six channel MOS multiplex switches

general description

The AM2009/AM2009C/MM4504/MM5504 are six channel multiplex switches constructed on a single silicon chip using low threshold P-channel MOS process. The gate of each MOS device is protected by a diode circuit.

features

■ Typical low "on" resistance 150Ω
■ Typical low "off" leakage 100 pA
■ Typical large analog voltage range ±10V


Zero inherent offset voltage

Normally off with zero gate voltage

The AM2009/AM2009C/MM4504/MM5504 are designed for applications such as time division multiplexing of analog or digital signals. Switching speeds are primarly determined by conditions external to the device such as signal source impedance, capacitive loading and the total number of channels used in parallel.


The AM2009/MM4504 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The AM2009C/MM5504 are specified for operation over the -25° C to $+85^{\circ}$ C temperature range.

schematic diagram




Order Number AM2009F or AM2009CF MM4504F or MM5504F See Package 4 Order Number AM2009D or AM2009CD MM4504D or MM5504D See Package 1

typical applications



TTL Compatible 6 Channel MUX



32 Channel MUX

5

absolute maximum ratings (V_{BULK} = 0V)

 Voltage on Any Source or Drain
 -30V

 Voltage on Any Gate
 -35V

 Positive Voltage on Any Pin
 +0.3V

 Source or Drain Current
 50 mA

 Gate Current (forward direction of zener clamp)
 0.1 mA

Total Power Dissipation (at $T_A = 25^{\circ}\text{C}$)
Power Dissipation — each gate circuit
Operating Temperature Range AM2009
Storage Temperature Range

Lead Temperature (Soldering, 10 sec)

900 mW 150 mW -55°C to +125°C -25°C to +85°C -65°C to +150°C 300°C

electrical characteristics (Note 1)


			LIMITS		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Threshold Voltage	V _{GS} = V _{DS} , I _{DS} = -1 μA	-1.0		-3.0	V
DC ON Resistance	$V_{GS} = -20V, I_{DS} = -100 \mu A,$ $T_A = 25^{\circ} C$		150	250	52
DC ON Resistance	$V_{GS} = -10V, V_{SB} = -20V,$ $I_{DS} = -100 \mu\text{A}, T_{A} = 25^{\circ}\text{C}$		500	1250	Ω
DC ON Resistance	$V_{GS} = -20V$, $I_{DS} = -100 \mu A$			325	Ω
DC ON Resistance	$V_{GS} = -10V$, $V_{SB} = -20V$, $I_{DS} = -100 \mu\text{A}$			1500	Ω
Gate Leakage	V _{GS} = -20V, Note 2 V _{GS} = -20V, Note 2, T _A = 25°C		100	1.0	μA pA
Input Leakage	V _{DS} = -20V, Note 2 V _{DS} = -20V, Note 2, T _A = 25°C		100	1.0	μA pA
Output Leakage	V _{SD} = -20V, Note 2 V _{SO} = -20V, Note 2, T _A = 25 °C		500	3.0	μΑ pA
Gate-Bulk Breakdown Voltage	i _{GB} = –10 μA, Note 2	-35			V
Source-Drain Breakdown Voltage	I _{SD} = -10 μA, V _{GD} = 0, Note 2	-30			٧
Drain-Source Breakdown Voltage	I _{DS} = -10 μA, V _{GS} = 0, Note 2	-30			٧
Transconductance			4000		mhos
Gate Capacitance	Note 3, f = 1 MHz		4.7	8	pF
Input Capacitance	Note 3, f = 1 MHz		4.6	8	pF
Output Capacitance	Note 3, f = 1 MHz		16	20	pF


Note 1: Ratings apply over the specified temperature range and VBULK = 0, unless otherwise specified.


Note 2: All other pins grounded.

Note 3: Capacitance measured on dual-in-line package between pin under measurement to all other pins. Capacitances are guaranteed by design,

typical performance characteristics









Analog Switches

AM3705/AM3705C 8-channel MOS analog multiplexer general description

The AM3705/AM3705C is an eight-channel MOS analog multiplex switch. TTL compatible logic inputs that require no level shifting or input pull-up resistors and operation over a wide range of supply voltages is obtained by constructing the device with low threshold P-channel enhancement MOS technology. To simplify external logic requirements, a one-of-eight decoder and an output enable are included in the device.


Important design features include:

- TTL/DTL compatible input logic levels
- Operation from standard +5V and -15V supplies
- Wide analog voltage range ±5V
- One-of-eight decoder on chip
- Output enable control


- Low ON resistance -150Ω
- Input gate protection
- Low leakage currents 0.5 nA

The AM3705/AM3705C is designed as a low cost analog multiplex switch to fulfill a wide variety of data acquisition and data distribution applications including cross-point switching, MUX front ends for A/D converters, process controllers, automatic test gear, programmable power supplies and other military or industrial instrumentation applications.

The AM3705 is specified for operation over the -55°C to +125°C military temperature range. The AM3705C is specified for operation over the -25°C to +85°C temperature range.



block diagram (MIL-STD-806B)




truth table

LO	GIC INF	UTS		CHANNEL
20	21	22	OE	ON
L	L	L	н	S ₁
н	L	L	H	S ₂
L	н	L	н	S ₂ S ₃ S ₄ S ₅ S ₆ S ₇ S ₈
н	н	L	н	S ₄
L	L	н	H	S ₅
н	L	н	н	S ₆
L	н	н	н	S ₇
н	н	н	н	S ₈
Х	×	×	L	OFF

typical application

Buffered 8-Channel Multiplex, Sample and Hold



Positive Voltage on Any Pin (Note 1) +0.3V Negative Voltage on Any Pin (Note 1) -35V Source to Drain Current ±30 mA ±0.1 mA Logic Input Current Power Dissipation (Note 2) 500 mW Operating Temperature Range AM3705 -55°C to +125°C AM3705C -25°C to +85°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (Note 3)

PARAMETER	SYMBOL	CONDITIONS		LIMITS		UNITS
PARAMETER	STINIBUL	CONDITIONS	MIN	TYP	MAX	UNITS
ON Resistance	R _{ON}	$V_{IN} = V_{SS}$; $I_{OUT} = 100 \mu\text{A}$		80	250	Ω
ON Resistance	R _{ON}	$V_{IN} = -5V$; $I_{OUT} = -100 \mu\text{A}$		160	400	Ω
ON Resistance AM3705 AM3705C	R _{ON}	$V_{IN} = -5V; I_{OUT} = -100 \mu A$ $T_A = +125^{\circ} C$ $T_A = +70^{\circ} C$			400 400	Ω
ON Resistance	R _{ON}	$V_{IN} = +5V; V_{DD} = -15V;$ $I_{OUT} = 100 \mu A$		100		Ω
ON Resistance	R _{ON}	$V_{1N} = 0V$, $V_{DD} = -15V$, $I_{OUT} = -100 \mu\text{A}$		150		Ω
ON Resistance	R _{ON}	$V_{IN} = -5V; V_{DD} = -15V;$ $I_{OUT} = -100 \mu A$		250		Ω
OFF Resistance	Roff			1010		Ω
Output Leakage Current AM3705 AM3705C	1 _{LO} 1 _{LO}	$V_{SS} - V_{OUT} = 15V$ $V_{SS} - V_{OUT} = 15V; T_A = 125^{\circ}C$ $V_{SS} - V_{OUT} = 15V; T_A = 70^{\circ}C$		0.5 150 35	10 500 500	nA nA nA
Data Input Leakage Current AM3705 AM3705C	l _{LDI} I _{LDI}	$V_{SS} - V_{IN} = 15V$ $V_{SS} - V_{IN} = 15V$; $T_A = 125^{\circ}C$ $V_{SS} - V_{IN} = 15V$; $T_A = 70^{\circ}C$		0.1 25 0.5	3.0 500 500	nA nA nA
Logic Input Leakage Current AM3705 AM3705C	ել ել ել	$V_{SS} - V_{Logic In} = 15V$ $V_{SS} - V_{Logic In} = 15V; T_A = 125^{\circ}C$ $V_{SS} - V_{Logic In} = 15V; T_A = 70^{\circ}C$.001 .05 .05	1 10 10	μΑ μΑ μΑ
Logic Input LOW Level	VIL	V _{SS} = +5.0V		0.5	1.0	.v
Logic Input LOW Level Logic Input HIGH Level Logic Input HIGH Level	V _{IL} V _{IH} V _{IH}	V _{SS} = +5.0V	V _{DD} 3.0 V _{SS} - 2.0	3.5	V _{SS} - 4.0 V _{SS} + 0.3	V V V
Channel Switching Time-Positive	t ⁺	Switching Time	"	300	"	ns
Channel Switching Time-Negative	t ⁻	Test Circuit		600		ns
Channel Separation		f = 1 kHz		62		dB
Output Capacitance	C _{db}	V _{SS} - V _{OUT} = 0; f = 1 MHz		35		pF
Data Input Capacitance	C ₅b	V _{SS} - V _{DIP} = 0; f = 1 MHz		6.0		pF
Logic Input Capacitance	C_{cg}	V _{SS} - V _{Logic In} = 0; f = 1 MHz		6.0		pF
Power Dissipation	PD	V _{DD} = -31V, V _{SS} = 0V		125	175	mW

Note 1: All voltages referenced to VSS.

Note 2: Rating applies for ambient temperatures to +25°C, derate linearly at 3 mW/°C for ambient temperatures above +25°C.

Note 3: Specifications apply for T $_A$ = 25°C, -24V \leq V $_{DD}$ \leq -20V, and +5.0V \leq V $_{SS}$ \leq +7.0V; unless otherwise specified (all voltages are referenced to ground).

typical performance characteristics

Input Voltage

300
250
TEST POINT
T_A = *25 C
100T = -100 pA

200
TEST POINT
TEST POINT
TEST POINT

ON Resistance vs Analog

Ambient Temperature

400

V_{OD} = -20V

V_{SS} = +7V

350

1001

250

V_{INPUT} = -5V


V_{INPUT} = -5V

V_{INPUT} = -17V

0 25 50 75 100 125


TEMPERATURE (C)

-75 -50




Output Leakage Current vs Ambient Temperature

INPUT (V)




switching time test circuit




typical applications (con't.)


Differential Input MUX




16-Channel Commutator



8-Channel Demultiplexer with Sample and Hold



Wide Input Range Analog Switch





Analog Switches

MM450/MM550, MM451/MM551 MM452/MM552, MM455/MM555 MOS analog switches

general description

The MM450, and MM550 series each contain four p channel MOS enhancement mode transistors built on a single monolithic chip. The four transistors are arranged as follows:

MM450, MM550

Dual Differential Switch

MM451, MM551

Four Channel

Switch

MM452, MM552

Four MOS Transistor Package Three MOS Tran-

MM455, MM555

sistor Package

These devices are useful in many airborne and ground support systems requiring multiplexing, analog transmission, and numerous signal routing applications. The use of low threshold transistors (V_{TH} = 2 volts) permits operations with large analog input swings (± 10 volts) at low gate voltages (-20 volts). Significant features, then, include:

 Large Analog Input Swing ±10 Volts

Low Supply Voltage

 $V_{BULK} = +10 \text{ Volts}$ $V_{GG} = -20 \text{ Volts}$

■ Low ON Resistance V_{IN} = -10V

 $V_{1N} = +10V$ 75Ω

■ Low Leakage Current

200 pA @ 25°C

 150Ω


Input Gate Protection

Zero Offset Voltage

Each gate input is protected from static charge build-up by the incorporation of zener diode protective devices connected between the gate input and device bulk.


The MM450, MM451, MM452 and MM455 are specified for operation over the -55°C to +125°C military temperature range. The MM550, MM551, MM552 and MM555 are specified for operation over the -25°C to +70°C temperature range.

schematic and connection diagrams



NOTE: Pin 5 con MM450 MM550

Order Number MM450H or MM550H See Package 10




Order Number MM455H or MM555H

NOTE 1: Pins 1 and 8 connected to case and device bulk. Drain and Source may be interchanged. MM452F, MM552F. NOTE 2: MM452D and MM552D (dual-in-line packages) have same pin connections as MM452F and MM552F shown above.

Order Number MM452F or MM552F See Package 4


Order Number MM452D or MM552D See Package 1



NOTE: Pin 5 connected to case and device bulk MM451, MM551

Order Number MM451H or MM551H See Package 10

typical applications



DPDT Analog Switch

Gate Voltage (V_{GG}) Bulk Voltage (V_{BULK}) Analog Input (V_{IN}) Power Dissipation Operating Temperature Storage Temperature

MM450, MM451, MM452, MM455

+10V to -30V +10V +10V to -20V 200 mW -55°C to +125°C -65°C to +150°C

MM550, MM551, MM552, MM555

+10V to -30V +10V +10V to -20V 200 mW -25°C to 70°C -65°C to +150°C

electrical characteristics

STATIC CHARACTERISTICS (Note 1)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Analog Input Voltage				±10	V
Threshold Voltage (V _{GS(T)})	$V_{DG} = 0$, $I_{D} = 1 \mu A$	1.0	2.2	3.0	V
ON Resistance	V _{IN} = -10V		150	600	Ω
ON Resistance	V _{IN} = V _{SS}		75	200	Ω
OFF Resistance			10 ¹⁰		Ω
Gate Leakage Current (I _{GSB})	$V_{GS} = -25V, V_{BS} = 0, T_A = 25^{\circ}C$		20		pΑ
Input (Drain) Leakage Current					
MM450, MM451, MM452, MM455	$T_A = 25^{\circ}C$.025	100	nA
	$T_A = 85^{\circ}C$.002	1.0	μΑ
	$T_A = 125^{\circ}C$.025	1.0	μΑ
Input (Drain) Leakage Current					
MM550, MM551, MM552, MM555	$T_A = 25^{\circ}C$		0.1	100	nΑ
	$T_A = 70^{\circ} C$.030	1.0	μΑ
Output (Source) Leakage Current		ł			
MM450, MM451, MM452, MM455	$T_A = 25^{\circ}C$.040	100	nA
Output (Source) Leakage Current					
MM450	$T_A = 85^{\circ} C$			1.0	μΑ
MM451	$T_A = 85^{\circ}C$			1.0	μΑ
MM452, MM455	$T_A = 85^{\circ} C$			1.0	μΑ
MM450, MM451, MM452, MM455	$T_A = 125^{\circ}C$			1.0	μΑ
Output (Source) Leakage Current					
MM550	$T_A = 70^{\circ} C$			1.0	μΑ
MM551	$T_A = 70^{\circ} C$			1.0	μΑ
MM552, MM555	$T_A = 70^{\circ}C$			1.0	μΑ

DYNAMIC CHARACTERISTICS

Large Signal Transconductance	V _{DS} = -10V, I _D = 10 mA f = 1 kHz		4000		μmhos
-------------------------------	---	--	------	--	-------


CAPACITANCE CHARACTERISTICS (Note 2)

PARAMETER	DEVICE TYPE	MIN	TYP	MAX	UNITS
Analog Input (Drain) Capacitance (C _{DB})	ALL		8	10	pF
	MM450, MM550		11	14	рF
Out = 1 (C) (Cit (C-)	MM451, MM551		20	24	pF
Output (Source) Capacitance (C _{SB})	MM452, MM552		7.5	11	pF
	MM455, MM555		7.5	11	pF
	MM450, MM550		10	13	рF
Gate Input Capacitance (C _{GR})	MM451, MM551		5.5	8	pF
date input capacitance (ogg/	MM452, MM552		5.5	9	pF
	MM455, MM555		5.5	9	рF
Gate to Output Capacitance (C _{GS})	ALL		3.0	5	рF


Note 1: The resistance specifications apply for $-55^{\circ}C \le T_{A} \le +85^{\circ}C$, $V_{GG} = -20V$, $V_{BULK} = +10V$, and a test current of 1 mA. Leakage current is measured with all pins held at ground except the pin being measured which is biased at -25V.


Note 2: All capacitance measurements are made at 0 volts bias at 1 MHz.


typical dynamic input characteristics (TA = 25°C Unless Otherwise Noted)




typical input capacitance characteristics








typica! applications (con't)





4-Channel Multiplexer*

*Expansion in the number of data input lines is possible by using multiple level series switches allowing the same decode gates to be used for all lower rank decoding.



Analog Switches

MM454/MM554 four-channel commutator general description

The MM454/MM554 is a four-channel analog commutator capable of switching four analog input channels sequentially onto an output line. The device is constructed on a single silicon chip using MOS P Channel enhancement transistors; it contains all the digital circuitry necessary to sequentially turn ON the four analog switch transistors permitting multiplexing of the analog input data. The device features:

High Analog Voltage Handling	±10 v
■ High Commutating Rate	500 kHz
■ Low Leakage Current (T _A = 25°C)	200 pA
$(T_A = 85^{\circ}C)$	50 nA

■ All Channel Blanking input provided

■ Reset capability provided


■ Low ON Resistance


 200Ω

In addition, the MM454/MM554 can easily be applied where submultiplexing is required since a 4:1 clock countdown signal is provided which can drive the clock input of subsequent MM454/MM554 units

The MM454 is specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The MM554 is specified for operation over the -25° C to $+70^{\circ}$ C temperature range.

schematic and connection diagrams





Note: Pin 7 connected to case and to device bulk. Nominal Operating Voltages: $V_{GG}=-24V$; $V_{DD}=9V$; $V_{SS}=+12V$, RESET BIAS=+12V (0V for RESET), ALL CHANNEL BLANKING BIAS=+12V (0V for BLANKING)

Order Number MM454F or MM554F See Package 4

absolute maximum ratings (Note 1)

 $\begin{array}{cccc} \text{Gate Voltage (V}_{\text{GG}}) & +10\text{V} & \text{to} & -30\text{V} \\ \text{Bulk Voltage (V}_{\text{SS}}) & +10\text{V} \\ \text{Analog Input (V}_{\text{IN}}) & +10\text{V} & \text{to} & -20\text{V} \\ \text{Power Dissipation} & 200 \, \text{mW} \\ \text{Operating Temperature MM454} & -55^{\circ}\text{C to} & +125^{\circ}\text{C} \\ & & \text{MM554} & -25^{\circ}\text{C to} & +70^{\circ}\text{C} \\ \end{array}$

Storage Temperature

static characteristics (Note 2)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Analog Input Voltage				± 10	V
ON Resistance	V _{IN} = -10V		170	600	23
ON Resistance	VIN = VSS		90	200	52
OFF Resistance	" 33		1010		Ω
Analog Input Leakage Current MM454	T _A - 25°C		.050	100	nA
MM454	T _A = 85°C		.006	1.0	μΑ
MM554	T _A = 25°C		.0001	100	nA
MM554	T _A = 70°C		.030	1.0	μΑ
Analog Output Leakage Current MM454	T _A = 25°C		0.100	100	nA
MM454	T _A = 85°C		30	1.0	μΑ
MM554	T _Δ = 25°C		.0001	100	nA
MM554	T _A = 70°C		.030	1.0	μΑ
V _{SS} Supply Current Drain	V _{SS} = +12V		3.8	5.5	mA
V _{GG} Supply Current Drain	V _{GG} = -24V		2.4	3.5	mA

 -65° C to $+150^{\circ}$ C

capacitance characteristics

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT	
Analog Input Capacitance Channel OFF	I'W = 0		4	6	pF	
Analog Input Capacitance Channel ON	1 _{1N} = 0		20	24	ρF	
Analog Output Capacitance	I _{IN} = 0		20	24	рF	
Clock Input	V _{CL} = +12V		2.0		pF	
Reset Input	V _{RESET} = +12V		2.0		pF	
Blanking Input	V _{BLANK} = +12V		2.0		pF	
	ì			l	1	

clock characteristics (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT	
Clock Input (HIGH) ⁽⁴⁾		V _{SS} - 2		V _{SS}	V	
Clock Input (LOW)		-5	0	+5	V	
Clock Input Rise Time (POS GOING)	No requirement					
Clock Input Fall Time (NEG GOING)			İ	20	μsec	
Countdown Output (POS) V _{OH}		V _{SS} -2		V _{SS}	V	
Countdown Output (NEG) V_{OL}		1	0		V	
Maximum Commutation Rate		0.5	2.0		MHz	
V_{SS}		+10.0	+12	+14	V	

Note 1: Maximum ratings are limiting values above which the device may be damaged. All voltages referenced to $V_{DD} = 0$.


Note 2: These specifications apply over the indicated operating temperature range for $V_{GG} = -24V$, $V_{DD} = 0V$, $V_{SS} = +12V$, $V_{RESET} = +12V$, $V_{BLANK} = +12V$. ON resistance measured at 1 mA, OFF resistance and leakage measured with all analog inputs and output common. Capacitance measured at 1 MHz.


Note 3: Operating conditions in Note 2 apply. V_{SS} to V_{DD} (0V) voltage is applied to counting and gating circuits. V_{GG} is required only for analog switch biasing. All logic inputs are high resistance and are essentially capacitive.


Note 4: Logic input voltage must not be more positive than VSS.


5

typical performance characteristics










timing diagram





Mos Clock Drivers

MH0007/MH0007C dc coupled MOS clock driver


general description

The MH0007 is a voltage translator and power booster designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with inputs or clocks of MOS:FET type devices. The design allows the user a wide latitude in selection of supply voltages, and is especially useful in normally "off" applications, since power dissipation is typically only 5 milliwatts in the "off" state.


features

- 30 volts (max) output swing
- Standard 5V power supply
- Peak currents in excess of ±300 mA available
- Compatible with all MOS devices
- High speed: 5 MHz with nominal load
- External trimming possible for increased performance

schematic and connection diagram



10 Pin TO-100 Package




TOP VIEW


Order Number MH0007H or MH0007CH See Package 11

typical applications

Switching Time Test Configuration



High Speed Operation



V _{CC} Supply Voltage	8V
V Supply Voltage	-40V
V ⁺ Supply Voltage	+28V
(V ⁺ – V ⁻) Voltage Differential	30V
Input Voltage	5.5V
Power Dissipation ($T_A = 25^{\circ}C$)	800 mW
Peak Output Current	+500 mA
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range MH00	007 -55°C to +125°C
MHOO	007C 0"C to +85"C
Lead Temperature (Soldering, 10 sec	300°C


electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V	2.2			V
Logical "0" Input Voltage	V _{CC} = 4.5V			0.8	V
Logical "1" Input Current	V _{CC} = 5.5V, V _{IN} = 5.5V			100	μΑ
Logical "0" Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$		1.0	1.5	mA
Logical "1" Output Voltage	V_{CC} = 5.5V, I_{OUT} = 30 mA, V_{IN} = 0.8V V_{CC} = 5.5V, I_{OUT} = 1 mA, V_{IN} = 0.8V	V ⁺ - 4.0 V ⁺ - 2.0			V V
Logical "0" Output Voltage	$V_{CC} = 4.5V$, $I_{OUT} = 30$ mA, $V_{IN} = 2.2V$			V + 2.0	V
Transition Time to Logical ''0'' Output	C _L = 200 pF (Note 3)		50		ns
Transition Time to Logical "1" Output	C _L = 200 pF (Note 3)		75		ns


Note 1: Min/max limits apply across the guaranteed range of $-55^{\circ}C$ to $+125^{\circ}C$ for the MH0007, and from $0^{\circ}C$ to $+85^{\circ}C$ for the MH0007C, for all allowable values of V^{-} and V^{+} .

Note 2: All typical values measured at $T_A = 25^{\circ}C$ with $V_{CC} = 5.0$ volts, $V^{-} = -25$ volts, $V^{+} = 0$ volts. Note 3: Transition time measured from time $V_{IN} = 50\%$ value until V_{OUT} has reached 80% of final value.

Allowable Values for V^- and V^+



Maximum Power Dissipation





Mos Clock Drivers

MH0009/MH0009C dc coupled two phase MOS clock driver


general description

The MH0009/MH0009C is high speed, DC coupled, dual MOS clock driver designed to operate in conjunction with high speed line drivers such as the DM8830, DM7440, or DM7093. The transition from TTL/DTL to MOS logic level is accomplished by PNP input transistors which also assure accurate control of the output pulse width.


features

- DC logically controlled operation
- Output Swings to 30V
- Output Currents in excess of ±500 mA
- High rep rate in excess of 2 MHz
- Low standby power

schematic and connection diagrams







Order Number MH0009G or MH0009CG See Package 6

typical application




FIGURE 1

V Supply Voltage: Differential (Pin 5 to Pin 3) or

(Pin 5 to Pin 7) -40V V⁺Supply Voltage: Differential (Pin 11 to Pin 5) 30V

Input Current: (Pin 2, 4, 6 or 8) ±75 mA Peak Output Current ±500 mA

Power Dissipation (Note 2 and Figure 2) 1.5W Storage Temperature -65°C to +150°C

Operating Temperature: MH0009 -55°C to +125°C MH0009C 0°C to 85°C

Lead Temperature (Soldering, 10 Sec.) 300°C

electrical characteristics (Note 1)

PARAMETER	CONDITIO	ONS	MIN	TYP	MAX	UNITS
t _{ON}	C _{IN} = .0022 μF C	C _L = .001 μF		10	35	ns
[†] rise	C _{IN} = .0022 μF C	C _L = .001 μF		40	50	ns
Pulse Width (50% to 50%)	C _{IN} = .0022 μF C	C _L = .001 μF	340	400	440	ns
t _{fall}	C _{IN} = .0022 μF C	C _L = .001 μF		80	120	ns
[†] delay	C _{IN} = 600 pF C	C _L = 200 pF	!	10		ns
[†] rise	C _{IN} = 600 pF C	C _L = 200 pF		15		ns
Pulse Width (50% to 50%)	C _{IN} = 600 pF C	C _L = 200 pF	40	70	120	ns
t _{fall}	C _{IN} = 600 pF C	C _L = 200 pF		40		ns

Note 1: Characteristics apply for circuit of Figure 1. With $V^- = -20$ volts; $V^+ = 0$ volts; $V_{CC} = 5.0$ volts. Minimum and maximum limits apply from -55° C to $+125^{\circ}$ C for the MH0009 and from 0° C to $+85^{\circ}$ C for the MH0009C. Typical values are for $T_{A} = 25^{\circ}$ C.

Note 2: Transient power is given by $P = fC_{L}(V^{+} - V^{-})^{2}$ watts, where: f = repetition rate, $C_{L} = load$

capacitance, and (V+ - V-) = output swing.

Note 3: For typical performance data see the MH0013/MH0013C data sheet.




FIGURE 2. Maximum Power Dissipation



Mos Clock Drivers

MH0012/MH0012C high speed MOS clock driver


general description

The MH0012/MH0012C is a high performance clock driver that is designed to be driven by the DM7830/DM8830 or other line drivers or buffers with high output current capability. It will provide a fixed width pulse suitable for driving MOS shift registers and other clocked MOS devices.

features

- High output voltage swings—12 to 30 volts
- High output current drive capability—1000 mA peak
- High repetition rate—10 MHz at 18 volts into 100 pF
- Low standby power-less than 30 mW


schematic and connection diagrams




12-lead TO-8 Package INPUT COMP OUTPUT COMP INPUT OUTPUT COMP INPUT TOP VIEW

Order Number MH0012G or MH0012CG See Package 6

typical application (ac test circuit)



timing diagram



V" Supply Voltage: Differential (Pin 1 or 2 to -40V Pin 5) V Supply Voltage: Differential (Pin 8 or 9 30V to Pin 1 or 2) +75 mA Input Current: (Pin 3 or 7) Peak Output Current 1000 mA

Maximum Output Load - See Figure 2 Power Dissipation - See Figure 1 -65°C to +150°C Storage Temperature Operating Temperature: MH0012 -55"C to +125"C MH0012C 0 °C to +85°C Lead Temperature (Soldering, 10 sec) 300°C

dc electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic ''1'' Input Voltage (Pins 7 and 3)	V' - V" = 20V, V _{OUT} < V" + 2V		1.0	2.0	V
Logic "0" Input Voltage (Pins 7 and 3)	$V^{+} - V^{-} = 20V, V_{OUT} > V^{+} - 1.5V$	0.4	0.6		V
Logic "1" Output Voltage	$V' - V^{-} = 20V, I_{OUT} = 1mA,$ $V_{1N} = 2.0V$		V + 1.0	V + 2.0	٧
Logic "0" Output Voltage	V' - V ⁻ = 20V, I _{OUT} = - 1mA, V _{IN} = 0.4V	V ⁺ - 1.5	V ⁺ - 0.7		• ∨
I _{DC} (V Supply)	$V' - V^- = 20V$, $V_{1N} = 2.0V$		34	60	mA


ac electrical characteristics


PARAMETER	CONDITIONS (Note 3)	MIN	TYP	MAX	UNITS
Turn-On Delay (t _{ON})			10	15	ns
Rise Time (t,)	$V' = V^{-1} \cdot 20V, V_{CC} = 5.0V$ $C_1 = 200 \text{ pF, f} = 1.0 \text{ MHz}$	1	5	10	ns
Turn-Off Delay (t _{OFF})	T _A = 25 C		35	50	ns
Fall Time (t _i)			35	45	ns

Note 1: Characteristics apply for circuit of Figure 1. Min and max limits apply from -55° C to $+125^{\circ}$ C for the MH0012 and from 0° C to $+85^{\circ}$ C for the MH0012C. Typical values are for T_A = 25° C.

Note 2: Due to the very fast rise and fall times, and the high currents involved, extremely short connections and good by passing techniques are required.

Note 3: All conditions apply for each parameter.









Figure 2.



applications information

Power Dissipation Considerations

The power dissipated by the MH0012 may be divided into three areas of operation = ON, OFF and switching. The OFF power is approximately 30 mW and is dissipated by R2 when Pin 3 is in the logic "1" state. The OFF power is neglible and will be ignored in the subsequent discussion. The ON power is dissipated primarily by Q3 and R9 and is given by:

$$P_{ON} \cong [N^{-1}I_{IN} + \frac{(V^{T} - V^{-})^{2}}{R_{9}}] DC$$
 (1

$$I_{IN}$$
 is given by $\frac{V_{IN} - V_{BE3}}{R_1}$ and equation (1)

$$P_{ON} = \left[\frac{(V_{IN} - V_{BE3})|V^-|}{R_1} + \frac{(V^+ - V^-)^2}{R_9} \right] DC (2)$$

$$P_{ON} \cong \{ N^{-1} I_{1N} + \frac{(V^{+} - V^{-})^{2}}{R_{9}} \} DC$$
 (1) For $V_{1N} = 2.5V$, $V_{963} = 0.7V$, $V^{+} = 0V$, $V^{-} = -20V$, For the above example, $P_{T} = 600 \text{ mW}$.

The transient power incurred during switching is given by:

$$P_{AC} = (V^+ - V^-)^2 C_L f$$
 (3

For $V^+ = 0V$, $V^- = -20V$, $C_L = 200$ pF, and $f = 5.0 \text{ MHz}, P_{AC} = 400 \text{ mW}.$

The total power is given by:

$$P_{T} = P_{AC} + P_{ON}$$

$$P_{T} \le P_{MAX}$$
(4)



Mos Clock Drivers

MH0013/MH0013C two phase MOS clock driver


general description

The MH0013/MH0013C is a general purpose clock driver that is designed to be driven by DTL or TTL line drivers or buffers with high output current capability. It will provide fixed width clock pulses for both high threshold and low threshold MOS devices. Two external input coupling capacitors set the pulse width maximum, below which the output pulse width will closely follow the input pulse width or logic control of output pulse width may be obtained by using larger value input capacitors and no input resistors.


features

- High Output Voltage Swings—up to 30V
- High Output Current Drive Capability—up to 500 mA
- High Repetition Rate-up to 5.0 MHz
- Pin Compatible with the MH0009/MH0009C
- "Zero" Quiescent Power

schematic and connection diagrams




12-Lead TO-8 Package



Order Number MH0013G or MH0013CG See Package 6

typical applications



6

(V⁺ - V⁻) Voltage Differential 30V Input Current (Pin 2, 4, 6 or 8) ±75 mA Peak Output Current ±600 mA Power Dissipation (Figure 7) 1.5W -65°C to +150°C Storage Temperature -55°C to +125°C Operating Temperature MH0013 MH0013C 0° C to $+85^{\circ}$ C 300°C Lead Temperature (Soldering, 10 sec 1/16" from Case)

electrical characteristics (Note 1 and Figure 8)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "0" Output Voltage	I _{OUT} = -50 mA I _{IN} = 1.0 mA I _{OUT} = -10 mA I _{IN} = 1.0 mA	V' - 3.0	V* - 1.0 V* - 0.7	V* - 0.5	v v
Logical "1" Output Voltage	$I_{OUT} = 50 \text{ mA}$ $I_{IN} = 10 \text{ mA}$		V" + 1.5	V" + 2.0	V
Power Supply Leakage Current	$(V^+ - V^-) = 30V$ $I_{OUT} = I_{1N} = 0 \text{ mA}$		1.0	100	μΑ
Negative Input Voltage Clamp	I _{IN} = - 10 mA	V" - 1.2	V 0.8		v
t _d ON			20	35	ns
t _{rise}			35	50	ns
td OFF (Note 2)	$C_{IN} \approx 0.0022 \mu\text{F}$ $R_{IN} = 0\Omega$	į	30	60	ns
t _{fall} (Note 2)	C _L = 0.001 μF	40	50	80	ns
t _{fall} (Note 3)		40	70	120	ns
Pulse Width (50% to 50%) (Note 3)		340	420	490	ns
t _{rise}	C _{IN} = 500 pF		15		ns
t _{fall}	$R_{IN} = 0\Omega$		20		ns
Pulse Width (50% to 50%) (Note 3)	C _L = 200 pF		110		ns
Positive Output Voltage Swing			V* - 0.7V		v
Negative Output Voltage Swing			V" + 0.7V		v

Note 1: Min/Max limits apply over guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for MH0013 and 0°C to $+85^{\circ}$ C for MH0013C, with V = -20V and V = -20V unless otherwise specified. Typical values are for 25° C.

Note 2: Parameter values apply for clock pulse width determined by input pulse width.

Note 3: Parameter values apply for input pulse width greater than output clock pulse width.

TABLE I. Typical Drive Capability of One Half MH0013 at 70°C Ambient

(V ₃ - V ₂) VOLTS	FREQUENCY MHz	PULSE WIDTH ns	TYPICAL R _{IN}	TYPICAL C _{IN} pF	OUTPUT DRIVE CAPABILITY IN pF	RISE TIME LIMIT ns ²
28					50	_
20	4.0	100	0	750	200	7
16	i				350	10
28					100	5
20	2.0	200	10	1600	400	14
16	1				700	19
28	l				400	19
20	1.0	200	0	2300	1000	34
16					1700	45
28	1				2800	130
20	0.5	500	10	4000	5500	183
16	1				9300	248

Note 1: Output load is the maximum load that can be driven at 70°C without exceeding the package rating under the given conditions.

Note 2: The rise time given is the minimum that can be used without exceeding the peak transient output current for the full rated output load.

circuit operation

Input current forced into the base of Q1 through the coupling capacitor $C_{1\,N}$ causes Q1 to be driven into saturation, swinging the output to $V^- + V_{CE}$ (SAT) + V_{DIODE} .

When the input current has decayed, or has been switched, such that Q1 turns off, Q2 receives base

drive through R2, turning Q2 on. This supplies current to the load and the output swings positive to $V^+ - V_{BE}$.

It may be noted that Q1 always switches off before Q2 begins to supply current; hence, high internal transient currents from V^+ to V^- cannot occur.

typical performance characteristics

FIGURE 1. Output Load vs Voltage Swing




FIGURE 2. Transient Power vs Rep. Rate vs Cı




FIGURE 3. Transient Power vs Rep. Rate vs Cı





FIGURE 4. Average Internal Power vs **Output Swing vs Duty Cycle**



vs Ambient Temperature




FIGURE 5. Typical Clock Pulse Variations FIGURE 6. R_{IN} vs C_{IN} vs Pulse Width






FIGURE 7. Package Power Derating



ac test circuit



timing diagram




Figure 8

pulse width

Maximum output pulse width is a function of the input driver characteristics and the coupling capacitance and resistance. After being turned on, the input current must fall from its initial value $l_{\rm IN}$ peak to below the input threshold current $l_{\rm IN}$ min $\simeq V_{\rm BE}/R1$ for the clock driver to turn off. For example, referring to the test circuit of Figure 8, the output pulse width, 50% to 50%, is given by

$$\begin{split} & \text{pw}_{\text{OUT}} \cong \frac{1}{2} \left(t_{\text{rise}} + t_{\text{fall}} \right) \\ & + R_{\text{O}} C_{\text{IN}} \text{ In } \frac{I_{\text{IN}} \text{ peak}}{I_{\text{IN}} \text{min}} \cong 400 \text{ ns.} \end{split}$$

For operation with the input pulse shorter than the above maximum pulse width, the output pulse width will be directly determined by the input pulse width.

$$pw_{OUT} = pw_{IN} + t_{dOFF} + t_{dON} + \frac{1}{2} (t_{fall} + t_{rise})$$

Typical maximum pulse width for various $C_{1\,N}$ and R_{1N} values are given in Figure 6.

fan-out calculation

The drive capability of the MH0013 is a function of system requirements, i.e., speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary calculations to enable the fan-out to be calculated for any system condition. Some typical fan-outs for conditions are given in Table 1.

Transient Current

The maximum peak output current of the MH0013 is given as 600 mA. Average transient current required from the driver can be calculated from:

$$I = \frac{C_{L} (V^{+} - V^{-})}{T_{R}}$$
 (1)

This can give a maximum limit to the load.

Figure 1 shows maximum voltage swing and capacitive load for various rise times.

1. Transient Output Power

The average transient power ($P_{A,C}$) dissipated is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (F).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times F$$
 (2)

Figures 2 and 3 show transient power for two different values of $(V^+ - V^-)$ versus output load and frequency.

2. Internal Power

Negligible (<3 mW)

"1" Stat

$$P_{INT} = \frac{(V^+ - V^-)^2}{R_2} \times Duty Cycle.$$
 (3)

Figure 4 gives various values of internal power versus output voltage and duty cycle.

3. Input Power

The average input power is a function of the input current and duty cycle. Due to input voltage clamping, this power contribution is small and can therefore be neglected. At maximum duty cycle of 50%, at 25 $^{\circ}$ C, the average input power is less than 10 mW per phase for $R_{1N}C_{1N}$ controlled pulse widths. For pulse widths much shorter than $R_{1N}C_{1N}$, and maximum duty cycle of 50%, input power could be as high as 30 mW, since I_{1N} peak is maintained for the full duration of the pulse width.

4. Package Power Dissipation

Total Average Power = Transient Output Power +
Internal Power + Input
Power

Typical Example Calculation for One Half MH0013C

How many MM506 shift registers can be driven by an MH0013C driver at 1 MHz using a clock pulse width of 400 ns, rise time 30-50 ns and 16 volts amplitude over the temperature range $0-70^{\circ}$ C?

Power Dissipation

From the graph of power dissipation versus temperature, Figure 7, it can be seen that an MH0013C at 70°C can dissipate 1W without a heat sink; therefore, each half can dissipate 500 mW.

Transient Peak Current Limitation

From Figure 1 (equation 1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 1140 pF.

Average Internal Power

Figure 4 (equation 3) gives an average power of 102 mW at 16V 40% duty cycle.

Input power will be a maximum of 8 mW.

Transient Output Power

For one half of the MH0013C

500 mW = 102 mW + 8 mW

+ transient output power

390 mW = transient output power

Using Figure 2 (equation 2) at 16V, 1 MHz and 390 mW, each half of the MH0013C can drive a 1520 pF load. This is, however, in excess of the load derived from the transient current limitation (Figure 1, equation 1), and so a maximum load of 1140 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is $\frac{1140}{80}$ or 14 registers.

For nonsymmetrical clock widths, drive capability is improved.



Mos Clock Drivers

MH0025/MH0025C two phase MOS clock driver

general description


The MH0025/MH0025C is monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL/DTL line drivers or buffers such as the DM932, DM8830, or DM7440. Two input coupling capacitors are used to perform the level shift from TTL/DTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input. However, output pulse widths may be set by selection of the input capacitors eliminating the need for tight input pulse control.

features

- 8-lead TO-5 or 8-lead dual-in-line package
- High Output Voltage Swings-up to 30V
- High Output Current Drive Capability—up to 1.5A
- Rep. Rate: 1.0 MHz into > 1000 pF
- Driven by DM932, DM8830, DM7440(SN7440)
- "Zero" Quiescent Power


connection diagrams

Metal Can Package




Note: Pin 4 connected to case TOP VIEW

Order Number MH0025H or MH0025CH See Package 9




Order Number MH0025CN See Package 15

typical application



ac test circuit

timing diagram



applications information

Circuit Operation

Input current forced into the base of Q_1 through the coupling capacitor C_{IN} causes Q_1 to be driven into saturation, swinging the output to $V^- + V_{CE}(sat) + V_{Diode}$.

When the input current has decayed, or has been switched, such that Ω_1 turns off, Ω_2 receives base drive through R_2 , turning Ω_2 on. This supplies current to the load and the output swings positive to $V^+ - V_{BE}$.

It may be noted that Q_1 must switch off before Q_2 begins to supply current, hence high internal transients currents form V^- to V^+ cannot occur.




FIGURE 1. MH0025 Schematic (One-Half Circuit)

Fan-Out Calculation

The drive capability of the MH0025 is a function of system requirements, i.e. speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary cal-

culations to enable the fan-out to be calculated for any system condition.

Transient Current

The maximum peak output current of the MH0025 is given as 1.5A. Average transient current required from the driver can be calculated from:

$$I = \frac{C_{L} (V^{+} - V^{-})}{t_{r}}$$
 (1)

Typical rise times into 1000 pF load is 25 ns For $V^+ - V^- = 20V$, I = 0.8A.

Transient Output Power

The average transient power (P_{ac}) dissipated, is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (f).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times f$$
 (2)

For $V^+ - V^- = 20V$, f = 1.0 MHz, $C_L = 1000$ pF, $P_{AC} = 400$ mW.

Internal Power

"0" State Negligible (<3 mW)
"1" State

$$P_{int} = \frac{(V^+ - V^-)^2}{R_2} \times Duty Cycle$$
 (3)

$$= 80 \text{ mW for V}^+ - \text{V}^- = 20 \text{V}$$
. DC $= 20\%$

Package Power Dissipation

Total average power = transient output power + internal power

example calculation

How many MM506 shift registers can be driven by an MH0025CN driver at 1 MHz using a clock pulse width of 200 ns, rise time 30-50 ns and 16V amplitude over the temperature range 0-70°C?

Power Dissipation:

At 70°C the MH0025CN can dissipate 630 mW when soldered into printed circuit board.

Transient Peak Current Limitation:

From equation (1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 2800 pF.

Average Internal Power:

Equation (3), gives an average power of 50 mW at 16V and a 20% duty cycle.

For one half of the MH0025C, 630 mW \div 2 can be dissipated.

315 mW = 50 mW + transient output power

265 mW = transient output power

Using equation (2) at 16V, 1 MHz and 250 mW, each half of the MH0025CN can drive a 975 pF load. This is, less than the load imposed by the transient current limitation of equation (1) and so a maximum load of 975 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is $\frac{975}{80}$ or 12 registers.

(V⁺ - V⁻) Voltage Differential Input Current Peak Output Current Power Dissipation Storage Temperature Operating Temperature MH0025 MH0025C

100 mA 1.5A See Curves -65° C to $+150^{\circ}$ C -55°C to +125°C $0^{\circ} C$ to +85 $^{\circ} C$ 300°C

30V

Lead Temperature (Soldering, 10 sec)

electrical characteristics (Note 1) See test circuit.


PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS	
T_{d}_ON)	· 		15	30	ns	
T_{rise}		C _{IN} = .001 μF		25	50	ns	
T _{dOFF} (Note 2)		$R_{IN} = 0\Omega$		30	60	ns	
T _{fall} (Note 2)		$C_L = .001 \mu\text{F}$	60	90	120	ns	
T _{fall} (Note 3)			100	150	250	ns	
P.W. (50% to 50%) (Note 3)	ر			500		ns	
Positive Output Voltage Swing	V	_{IN} = 0V, I _{OUT} = -1 mA	V ⁺ - 1.0	V ⁺ - 0.7V		V	
Negative Output Voltage Swing	IIN	_i = 10 mA, I _{OUT} = 1 mA		V ⁻ + 0.7V	V ⁻ + 1.5V	V	
				i	1	l .	


Note 1. Min/Max limits apply across the guaranteed operating temperature range of -55°C to +125°C for MH0025 and 0°C to 85°C for MH0025C. Typical values are for +25°C.


Note 2. Parameter values apply for clock pulse width determined by input pulse width.


Note 3. Parameter values apply for input pulse width greater than output clock pulse width.


typical performance













Mos Clock Drivers

MH0026/MH0026C 5 MHz two phase MOS clock driver

general description

The MH0026/MH0026C is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design along with advanced processing provide both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. It may be driven from standard 54/74 series gates and flip-flops or from drivers such as the DM8830 or DM7440. The MH0026 is intended for applications in which the output pulse width is logically controlled: i.e., the output pulse width is equal to the input pulse width.

features

- Fast rise and fall times—20 ns with 1000 pF load
- High output swing-20V
- High output current drive-±1.5 amps
- TTL/DTL compatible inputs
- High rep rate-5 to 10 MHz depending on load


- Low power consumption in MOS "0" state— 2 mW
- Drives to 0.4V of GND for RAM address drive

The MH0026 is intended to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for a 8k by 16 bit MM1103 RAM memory system. Information on the correct usage of the MH0026 in these as well as other systems is included in the application section starting on page 5. A thorough understanding of its usage will insure optimum performance of the device.

The device is available in 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, and one and a half watt TO-8 packages.


schematic and connection diagrams (1/2 of Circuit Shown)

Molded Dual-In-Line Package




Order Number MH0026CN See Package 15

Cavity Dual-In-Line Package



Order Number MH0026J or MH0026CJ See Package 13



Order Number MH0026F or MH0026CF See Package 3


TO-99 Metal Can Package



Note: Pin 4 connected to case. TOP VIEW

Order Number MH0026H or MH0026CH See Package 9

TO-8 Metal Can Package



Order Number MH0026G or MH0026CG See Package 6

V'-V Differential Voltage 22V Input Current 100 mA Input Voltage (V_{IN} - V⁻) 5.5V Peak Output Current 1.5A Power Dissipation See curves -55° C to $+125^{\circ}$ C Operating Temperature Range MH0026 MH0026C 0°C to 85°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

dc electrical characteristics (Notes 1 & 2)

PARAMETER	CONDITIONS	LIMITS			
		MIN	TYP	MAX	UNITS
Logic "1" Input Voltage	V _{OUT} = V ⁻ + 1.0V	2.5	1.5		V
Logic "1" Input Current	$V_{1N} - V^{-} = 2.5V, V_{OUT} = V^{-} + 1.0V$		10	15	mA
Logic "0" Input Voltage	V _{OUT} = V ⁺ - 1.0V		0.6	0.4	v
Logic "0" Input Current	$V_{IN} - V^{-} = 0V, V_{OUT} = V^{+} - 1.0V$		-0.005	-10	μΑ
Logic "0" Output Voltage	$V^{+} = +5.0V, V^{-} = -12.0V$				
	$V_{IN} = -11.6$	4.0	4.3		V
Logic "0" Output Voltage	$V_{1N} - V^{-} = 0.4V$	V ⁺ – 1.0	V ⁺ ~ 0.7		V
Logic "1" Output Voltage	$V^{+} = +5.0V, V^{-} = -12.0V$				
	$V_{IN} = -9.5V$		-11.5	-11.0	V
Logic "1" Output Voltage	$V_{1N} - V^{-} = 2.5V$		V ⁻ + 0.5	V - + 1.0	V
"ON" Supply Current	$V^+ - V^- = 20V, V_{1N} - V^- = 2.5V$		30	40	mA
"OFF" Supply Current	$V^{+} - V^{-} = 20V, V_{IN} - V^{-} = 0.0V$		10	100	μΑ

ac electrical characteristics (Notes 1 & 2, AC test circuit, T_A = 25°C)


Turn-On Delay (t _{ON})		5.0	7.5	12	ns
Turn-Off Delay (t _{OFF})		5.0	12	15	ns
Rise time (t_r) – Note 3	$V^{+} - V^{-} = 17V, C_{L} = 250 \text{ pF}$		12		ns
	$V^+ - V^- = 17V, C_L = 500 pF$		15	18	ns
	C _L = 1000 pF		20	35	ns
Falltime (t_f) — Note 3	$V^{+} - V^{-} = 17V, C_{L} = 250 pF$		10		ns
	V ⁺ - V ⁻ - 17V, C _L = 500 pF		12	16	ns
	C _L = 1000 pF		17	25	ns

Note 1: These specifications apply for $V^+ - V^- = 10V$ to 20V, $C_L = 1000$ pF, over the temperature range -55° C to $+125^{\circ}$ C for the MH0026 and 0° C to $+85^{\circ}$ C for the MH0026C, unless otherwise specified.


Note 2: All typical values for the $T_A = 25^{\circ}$ C.

Note 3: Rise and fall time are given for MOS logic levels; i.e., rise time is transistion from logic "0" to logic "1" which is voltage fall. See waveforms on the following pages.


ac test circuit



switching time waveforms




6




typical applications (cont.)

AC Coupled MOS Clock Driver




*See applications section on page 5 for detailed information on input/output design criterior.

DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)




Precharge Driver for MOS RAM Memories




typical applications


DC Coupled MOS Clock Driver



Transistor Coupled MOS Clock Driver



Logically Controlled AC Coupled Clock Driver



application information

1.0 Introduction

The MH0026 is capable of delivering 30 watts peak power (1.5 amps at 20V needed to rapidly charge large capacitative loads) while its package is limited to the watt range. This section describes the operation of the circuit and how to obtain optimum system performance. If additional design information is required, please contact your local National field application engineer.

2.0 Theory of Operation

Conventional MOS clock drivers like the MH0013 and similar devices have relied on the circuit configuration in Figure 1. The AC coupling of an input pulse allows the device to work over a wide range of supplies while the output pulse width may be controlled by the time constant $-R_1 \times C_1$.




FIGURE 1. Conventional MOS Clock Drive

 D_2 provides 0.7V of dead-zone thus preventing Ω_1 and Ω_2 from conducting at the same time. In order to drive large capacitive loads, Ω_1 and Ω_2 are large geometry devices but C_{ob} now limits useful output rise time. A high voltage TTL output stage (Figure 2) could be used; however, during switching until the stored charge is removed from Ω_1 , both output devices conduct at the same time. This is familiar in TTL with supply line glitches in the order of 60 to 100 mA. A clock driver built this way would introduce 1.5 amp spikes into the supply lines.




FIGURE 2. Alternate MOS Clock Drive

Unique circuit design and advanced semiconductor processing overcome these clasic problems allowing the high volume manufacture of a device, the MH0026, that delivers 1.5A peak output currents with 20ns rise and fall times into 1000pF loads. In

a simplified diagram, D_1 (Figure 3) provides 0.7V dead zone so that Q_3 is turned ON for a rising input pulse and Q_2 OFF prior to Q_1 turning ON a few nanoseconds later. Q_2 prevents zenering of the emitter-base junction of Q_2 and provides an initial discharge path for the load via Q_3 . During a falling input, the stored charge in Q_3 is used beneficially to keep Q_3 ON thus preventing Q_2 from conducting until Q_1 is OFF. Q_1 stored charge is quickly discharged by means of common-base transistor Q_4 .

The complete circuit of the MH0026 (see schematic on page 1) basically makes Darlingtons out of each of the transistors in Figure 3.




FIGURE 3. Simplified MH0026

When the output of the TTL input element (not shown) goes to the logic "1" state, current is supplied through C_{1N} to the base of Q_1 and Q_2 turning them ON, and Q3 and Q4 OFF when the input voltages reaches 0.7V. Initial discharge of the load as well as E-B protection for Q3 and Q4 are provided by D₁ and D₂. When the input voltage reaches about 1.5V, Q_6 and Q_7 begin to conduct and the load is rapidly discharged by Q7. As the input goes low, the input side of CIN goes negative with respect to V^- causing Q_8 and Q_9 to conduct momentarily to assure rapid turn-off of Q_2 and Q_7 respectively. When Q_1 and Q_2 turn OFF, Darlington connected Q₃ and Q₄ rapidly charge the load toward V+ volts. R6 assures that the output will reach to within one VBE of the V⁺ supply.

The real secret of the device's performance is proper selection of transistor geometries and resistor values so that ${\bf Q}_4$ and ${\bf Q}_7$ do not conduct at the same time while minimizing delay from input to output.

3.0 Power Dissipation Considerations

There are four considerations in determining power dissipations.

- 1. Average DC power
- 2. Average AC power
- 3. Package and heat sink selection
- 4. Remember-2 drivers per package

6

application information (cont.)

The total average power dissipated by the MH0026 is the sum of the DC power and AC transient power. The total must be less than given package power ratings.

$$P_{DISS} = P_{AC} + P_{DC} \le P_{MAX}$$

Since the device dissipates only 2mW with output voltage high (MOS logic "0"), the dominating factor in average DC power is duty cycle or the percent of time in output voltage low state (MOS logic "1"). Percent of total power contributed by $P_{\rm DC}$ is usually neglible in shift register applications where duty cycle is less than 25%. $P_{\rm DC}$ dominates in RAM address line driver applications where duty cycle can exceed 50%.

3.I DC Power (per driver)

DC Power is given by:

$$P_{DC} = (V^+ - V^-) \times (I_{S(Low)}) \times$$

or $P_{DC} = (Output Low Power) \times (Duty Cycle)$

where:
$$I_{S(LOW)} = I_{S} @ (V^{+} - V^{-})$$

Example 1:
$$(V^+ = +5V, V^- = -12V)$$

a) Duty cycle = 25%, therefore

$$P_{D,C} = 17V \times 40mA \times 17/20 \times 25\%$$

P_{D,C} = 145mW worst-case, each side

 $P_{DC} = 109 \text{mW typically}$

b) Duty cycle = 5%

$$P_{DC} = 21 \text{mW}$$

c) See graph on page 3

The above illustrates that for shift register applications, the minimum clock width allowable for the given type of shift register should be used in order to drive the largest number of registers per clock driver.

Example 2:
$$(V^+ = +17V, V^- = GND)$$
:

a) Duty cycle = 50%

P_{D.C} = 290mW worst-case

 $P_{DC} = 218 \text{mW typically}$

b) Duty cycle = 100%

$$P_{DC} = 580 \text{mW}$$

Thus for RAM address line applications, package type and heat sink technique will limit drive capability rather than AC power.

3.2 AC Transient Power (per driver)

AC Transient power is given by:

$$P_{AC} = (V^+ - V^-)^2 \times f \times C_1$$

where: f = frequency of operation

C_L = Load capacitance (including all strays and wiring)

Example 3:
$$(V^+ = +5V, V^- = -12V)$$

$$P_{AC} = 17 \times 17 \times f(MHz) \times 10^6 \times$$

$$C_L(nF) \times 10^{-9}$$

 $P_{AC} = 290 \text{mW per MHz per } 1000 \text{pF}$

Thus at 5MHz, a 1000pF load will cause any driver to dissipate one and one half watts. For long shift registers, a driver with the highest package power rating will drive the largest number of bits for the lowest cost per bit.

3.3 Package Selection

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs on page 3 illustrate derating for various operating temperatures.

3.31 TO-5 ("H") Package: Rated at 600mW still air (derate at 4.0mW/°C above 25° C) and 900mW with clip on heat sink (derate at 6.0mW/°C above 25° C). This popular hermetic package is recommended for small systems. Low cost (about 10ϕ) clip-on-heat sink increases driving capability by 50%.

3.32 8-Pin ("N") Molded Mini-DIP: Rated at 600mW still air (derate at 4.0mW/°C above 25°C) and 1.0 watt soldered to PC board (derate at 6.6mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600mW when mounted in a socket and not one watt until it is soldered down.)

3.33 TO-8 ("G") Package: Rated at 1.5 watts still air (derate at 10mW/°C above 25°C) and 2.3 watts with clip on heat sink (Wakefield type 215-1.9 or equivalent-derate at 15mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

application information (cont.)

3.4 Summary-Package Power Considerations

The maximum capacitative load that the MH0026 can drive is thus determined by package type, heat sink technique, ambient temperature, AC power (which is proportional to frequency and capacitive load) and DC power (which is principally determined by duty cycle). Combining equations previously given, the following formula is valid for any clock driver with negligible input power and negligible power in output high state:

$$C_{L} \text{ (max in pF)} = \frac{10^{-3}}{n} \times$$

$$\frac{P_{max(mW)}(T_{A},pkg) \times R_{eq} - (V^{+} - V^{-})^{2} \times (Dc) \times 10^{3}}{(V^{+} - V^{-})^{2} \times R_{eq} \times f(MHz)}$$

$$\begin{array}{c} \text{Or:} & C_L \; (\text{max in pF}) = .5 \times 10^{-3} \; \times \\ & \frac{P_{\text{max}}(\text{mW}) \times 500 - V_S^2 \times \text{Dc} \times 10^3}{V_S^2 \times 500 \times \text{f(MHz)}} \end{array}$$

Where: n = number of drivers per pkg. (2 for the MH0026)

P_{max(mw)}(T_A, pkg) = Package power rating in milliwatts for given package, heat sink, and max, ambient temperature (See graphs)

R_{eq} = equivalent internal resistance

$$R_{eq} = (V^+ - V^-)/I_{S(Low)} = 500$$
 ohms (worst case over temperature for the MH0026 or 660 ohms typically)

$$V_S = (V^+ - V^-) = \text{total supply voltage across}$$

Dc = Duty Cycle =

Time in output low state

Time in output low + Time in output high state

Table I illustrates MH0026 drive capability under various system conditions.

4.0 Pulse Width Control

The MH0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{1N} + \frac{t_r + t_f}{2} = PW_{1N} + 25ns$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the MH0026 discharges to just above the devices threshold (about 1.5V). If the input is allowed to discharge below the threshold, $t_{\rm O\,F\,F}$ and $t_{\rm f}$ will be degraded. The graph on page 3 shows optimum values for $C_{\rm IN}$ vs desired output pulse width. The value for $C_{\rm IN}$ may be roughly predicted by:

$$C_{1N} = (2 \times 10^{-3}) (PW)_{OLLT}$$

For an output pulse width of 500ns, the optimum value for \mathbf{C}_{IN} is:

$$C_{INI} = (2 \times 10^{-3})(500 \times 10^{-9}) \cong 1000 pF$$

TABLE 1. Worst Case Maximum Drive Capability for MH0026*

PACKAG	SE TYPE	TO-8 I		TC FREE		MINI SOLDERE			MINI-DIP AIR
Max. Operating Frequency	Max. Ambient Temp. ↓ Duty Cycle	60°C	85°C	60°C	85°C	60°C	85°C	60°C	85°C
100kHz	5%	30 k	24 k	19 k	15 k	13 k	10k	7.5k	5.8k
500kHz	10%	6.5k	5.1k	4.1k	3.2k	2.7k	2k	1.5k	1.1k
1MHz	20%	2.9k	2.2k	1.8k	1.4k	1.1k	840	600	430
2MHz	25%	1.4k	1.1k	850	650	550	400	280	190
5MHz	25%	620	470	380	290	240	170	120	80
10MHz	25%	280	220	170	130	110	79	-	_

•Note: Values in pF and assume both sides in use as non-overlaping 2 phase driver; each side operating at same frequency and duty cycle with (V⁺ – V⁻) = 17V. For loads greater than 1200 pF, rise and fall times will be limited by output current; see Section 5.0.

application information (cont.)

5.0 Rise & Fall Time Considerations(Note 3)

The MH0026's peak output current is limited to 1.5A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_1 \frac{dv}{dt} \le 1.5A$$

The rise time, t_r, for various loads may be predicted by:

$$t_r = (\Delta V)(250 \times 10^{-12} + C_1)$$

Where: $\triangle V$ = The change in voltage across C_L

For small values of $C_{\rm L}$, equation above predicts optimistic values for $t_{\rm r}$. The graph on page 3 shows typical rise times for various load capacitances.

The output fall time (see Graph) may be predicted by:

 $\rm t_f \cong 2.2R(C_S + \frac{C_L}{h_{FE} + 1})$

6.0 Clock Overshoot

The output waveform of the MH0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when Ω_3 saturates, and on the positive edge when Ω_3 turns OFF as the output goes through V^+-V_{be} . The problem can be eliminated by placing a small series resistor in the ouput of the MH0026. The critical valve for $R_s=2\sqrt{L/C\ell \ell}$ where L is the self-inductance of the clock line. In

practice, determination of a value for L is rather difficult. However, R_s is readily determined emperically, and values typically range between 10 and 51 ohms. R_s does reduce rise and fall times as given by: $t_r = t_f \cong 2.2 R_S C_1$

7.0 Clock Line Cross Talk

At the system level, voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice-versa) during the transition of ϕ_1 to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors Q_3 and Q_4 on the ϕ_2 side of the MH0026 are essentially "OFF" when ϕ_2 is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to ϕ_2 , the output has to drop at least 2 V_{BE} before Q_3 and O_4 come on and pull the output back to V^+ . A simple method for eliminating or minimizing this effect is to add bleed resistors between the MH0026 outputs and ground causing a current of a few milliamps to flow in Q4. When a spike is coupled to the clock line Q4 is already "ON" with a finite h_{fe} . The spike is quickly clamped by Q_4 . Values for R depend on layout and the number of registers being driven and vary typically between 2k and 10k ohms,

8.0 Power Supply Decoupling

Power supply decoupling is a widespread and accepted practice. Decoupling of V $^+$ to V $^-$ supply lines with at least 0.1 μ F noninductive capacitors as close as possible to each MH0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines.



Mos Clock Drivers

MH7803/MH8803 two phase oscillator/clock driver

general description


The MH7803 is a self contained two phase oscillator/clock driver. It requires no external components to generate one of three primary oscillator frequencies and pulse widths. Other frequencies can easily be obtained by programming input voltages. Three sets of outputs are provided: damped and un-damped MOS outputs and TTL monitor outputs. The MOS outputs easily drive 500 pF loads with less than 150 ns rise and fall times. In addition the outputs have current limiting to protect against momentary shorts to the supplies.

The MH7803 and MH8803 are available in a 14 lead cavity DIP. The MH8803 is also available in a 14 pin molded DIP.


features

- Two phase non-overlapping outputs
- No external timing components required
- Frequency adjustable from 100 kHz to 500 kHz
- Pulse width adjustable from 260 ns to 1.4μs
- Damped and un-damped MOS outputs
- TTL monitor outputs

block and connection diagrams



Dual-In-Line Package



Order Number MH7803J or MH8803J See Package 13 Order Number MH8803N See Package 17 6

$V_{SS} - V_{DD}$	22V	Operating Temperature Range	
V _{CC} - GND	7.0V	MH7803	−55°C to +125°C
Pulse Width Adjust Voltage	$V_{SS} + 0.5V$	MH8803	0° C to $+70^{\circ}$ C
Frequency Adjust Voltage	V _{SS} + 0.5V	Storage Temperature Range	-65°C to +150°C
V _{SS} - V _{DD} Minimum	14V	Lead Temperature (Soldering, 10 seconds)	300°C
Test and Inhibit Input Voltages	V_{SS}		


electrical characteristics (Note 1)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency	Pin 12 at 17V, T _A = 25°C	300	500	600	kHz
	Pin 12 Open, T _A = 25°C	175	300	350	kHz
	Pin 12 at 0V, T _A = 25°C	60	100	150	kHz
Frequency Change from 25°C			1		
MH7803	Pin 12 at 17V		±20	±30	%
MH8803	Pin 12 at 17V		±10	±15	%
Pulse Width (Note 2)	Pin 2 at 17V, T _A = 25°C	0.2	0.26	0.4	μs
	Pin 2 Open, T _A ≈ 25°C	0.5	0.75	1,3	μs
	Pin 2 at $0V$, $T_A = 25^{\circ}C$	1.0	1.4	2.6	μs
Pulse Width Change from 25°C			1		
MH7803	Pin 2 at 17V		±20	±30	%
MH8803	Pin 2 at 17V		±10	±15	%
MOS V _{OH}	I _{OH} = -100μA	V _{SS} -1.1	V _{SS} -0.8		V
MOS VOL	I _{OL} = 2.0 mA		V _{DD} +0.15	V _{DD} +0.5	V
TTL V _{OH}	I _{OH} *= 200μA	2.4	3.7		V
TTL VOL					ļ
MH7803	I _{OL} = 2.0 mA		0.17	0.3	V
MH8803	I _{OL} = 3.2 mA		0.2	0.4	V
TTL I _{OS}		3.0	8.0	15	mA
MOS Output Current Limit			70		mA
Iss	Pins 2, 12, 13 at 0V, and		10	17	mA
	Pin 1 at =0.3V				
Icc	Pins 2, 12, at 0V, and		0.75	1,1	mA
_	Pin 1 at -0.3V				
R _D MH7803		7.0	10	13	Ω
MH8803		5.0	10	15	Ω
MOS t _B , t _f	$C_L = 500 \text{ pF}, T_A = 25^{\circ}\text{C}$		100	150	ns
**	$C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}\text{C}$		20	30	ns


Note 1: These specifications apply for the MH7803 at $V_{SS} - V_{DD}$ = 17V ±10% and over -55°C to +125°C; for the MH8803 at $V_{SS} - V_{DD}$ = 17V ±5% and over 0°C to +70°C unless otherwise specified.

Note 2: The duty cycle can not physically exceed 50% at any output. At high frequencies the frequency adjust pin will affect the pulse width by limiting the duty cycle to slightly less than 50%. Under this condition the pulse width spec does not apply.

typical performance characteristics











6


typical performance characteristics (con't)











applications information

TTL MONITOR OUTPUTS

The TTL outputs are extra functions provided for monitor or synchronization applications. In some systems these outputs may not be required. For these cases the V_{CC} pin may be left open and the TTL circuitry power consumption will be virtually zero.

The TTL outputs are slaved to the MOS outputs. Thus the TTL outputs start to switch when the MOS outputs cross the TTL threshold voltage (about 1.5V above ground). Figure 1 depicts the effect of different supply voltages on the TTL waveform when the MOS outputs are driving capacitive loads.

DAMPED MOS OUTPUTS

An extra set of MOS outputs provides a 10 ohm resistor in series with each output line. These resistors give the output pulses an R-C rolloff which tends to minimize ringing or peaking problems associated with board layout.

INHIBIT AND TEST INPUTS

The INHIBIT and TEST inputs are designed to facilitate testing of the device. They were not included in the IC for system use.




FIGURE 1.

Typically they perform as follows:

INHIBIT Input: in the low state prevents pulses from being initiated on either phase output.

High Level Input:

$$V_{1H} > V_{DD} + 2.0V$$

Low Level Input:

$$V_{DD} + 0.2V > V_{H} > V_{DD} - 0.5V$$

applications information (con't)

TEST Input: in the low state forces a ONE state on all outputs. The test input should only be used with the INHIBIT input also in the low state.

High Level:

$$V_{IH} \ge V_{DD} + 8.0V$$

Low Level:

$$V_{DD} + 0.5V > V_{II} > V_{DD}$$

A pull-up resistor is connected from the TEST pin to V_{SS} internally.

POWER CONSIDERATIONS

Internal power dissipation is affected by three factors:

- dc power
- ac power
- package dissipation capability

The total average power dissipation is the summation of the dc power and ac power. This sum must be less than the maximum package dissipation capability at the particular operating temperature to insure safe operation, i.e.:

$$P_{\text{DISS}} = P_{\text{AC}} + P_{\text{DC}} \leq P_{\text{MAX}}$$

Where

$$P_{AC} = P_{AC TTL} + P_{AC MOS}$$

$$P_{AC} = [(V_{CC} - GND)^2 \times f \times C_L] TTL$$

$$+ [(V_{SS} - V_{DD})^2 \times f \times C_L]_{MOS}$$

And

$$P_{DC} = (I_{CC}) \times (V_{CC} - GND) + (I_{SS})$$
$$\times (V_{SS} - V_{DD})$$

for I_{CC} and I_{SS} selected at the appropriate duty cycle

For practical cases the $P_{AC\ TTL}$ can be neglected as being very small compared to $P_{AC\ MOS}$.

Thus $P_{\rm DISS}$ is the sum of the MOS transient power (total for both sides of the MH7803) and the standby power of the TTL and MOS sections of the MH7803.

DECOUPLING

It is recommended that each device be decoupled with a $0.1\mu F$ capacitor from V_{SS} to V_{DD} . If there is noise on the supply lines, better frequency and pulse width stability can be obtained by connecting a $0.001\mu F$ capacitor from the frequency control pin to V_{DD} and another $0.001\mu F$ capacitor from the pulse width control pin to V_{DD} .



Mos Clock Drivers

MH8808 dual high speed MOS clock driver

general description


The MH8808 is a high speed dual MOS clock driver intended to drive the two phases of a memory array of 500 pF per phase at rates up to 4 MHz. The design includes output current limiting for controlled rise and fall times, and thermal shutdown which protects the chip against excessive power dissipation or accidental output shorts. Two DTL/TTL compatible status outputs monitor clock outputs and provide a corresponding TTL logic level for status indication. Both direct and internally damped outputs are available for each phase to suit the particular application. It is ideally suited for driving MM5262 2k RAMs.

features

- High Speed: 18 ns typ delay and 20 ns typ rise and fall times with 500 pF load
- Current limited outputs ±450 mA typ
- Direct and damped outputs available
- Thermal shutdown protection
- TTL compatible status outputs
- 1W dissipation capability at 25°C T_A
- 16 pin cavity dual-in-line package
- Output high level clamped to +5V

connection diagram

Dual-In-Line Package



TOP VIEW

Order Number MH8808J See Package 13

 $\begin{array}{ccc} V_{SS} & +7V \\ V_{BB} - V_{DD} & 26V \\ Total Power Dissipation (Note 1) & 1W \\ Operating Temperature Range & 0°C to +70°C \\ \end{array}$

electrical characteristics

The following apply for V_{BB} = +7V, V_{SS} = +5V, V_{DD} = -15V, T_{A} = 25°C unless otherwise stated.

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Input Current	V _{IN} = -9V (Note 2)		10	mA
Output Low Voltage	I _{OUT} = +1 mA, V _{IN} = -10V (Note 2)	-14		٧
Output High Voltage	$I_{OUT} = -1 \text{ mA, } V_{1N} = -14V$	4.5	5.3	V
Status "1" Voltage	$I_{OUT} = -250 \mu\text{A}, V_{IN} = -14 \text{V}$	3		V
Status ''0'' Voltage	I _{OUT} = 20 mA, V _{IN} = -10V (Note 2)		0.5	V
Output Leakage Current Damping Resistor	V_{BB} = +8.5V, V_{SS} = 5V V_{DD} = -17.5V, V_{OUT} = +8.5V V_{IN} = open	4	100	μ Α Ω
I _{BB}	$V_{IN} = -11.5V$ $V_{SS} = +6.5V, V_{DD} = -17.5V$ $V_{RB} = +8.5V$ (Note 2)		32	m A
Iss	V _{IN} = -11.5V V _{SS} = +6.5V, V _{DD} = -17.5V V _{BB} = +8.5V (Note 2)		23	mA
I _{DD}	$V_{IN} = -11.5V$ $V_{SS} = +6.5V$, $V_{DD} = -17.5V$ $V_{BB} = +8.5V$ (Note 2)		-55	mA
Output Rise Time	C _L = 500 pF		26	ns
Output Fall Time	C _L = 500 pF		26	ns
Delay to Negative-Going Output	C _L = 500 pF	7	22	ns
Delay to Positive-Going Output	C _L = 500 pF	10	25	ns

Note 1: Maximum junction temperature is 110°C. For operation above 25°C derate at 85°C/W $\theta_{\rm JA}$ for still air.

Note 2: Test only one input high (more positive) at a time.



DH0006/DH0006C*current driver

general description

The DH0006/DH0006C is an integrated high voltage, high current driver designed to accept standard DTL or TTL logic levels and drive a load of up to 400 mA at 28 volts. AND inputs are provided along with an Expander connection, should additional gating be required. The addition of an external capacitor provides control of the rise and fall times of the output in order to decrease cold lamp surges or to minimize electromagnetic interference if long lines are driven.


Since one side of the load is normally grounded,


there is less likelihood of false turn-on due to an inadvertent short in the drive line.

features

- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.
- 1.5A, 50 ms, Pulse Current Capability.


schematic and connection diagrams






typical applications

Relay Driver



Lamp Driver with Expanded Inputs



^{*}Previously called NH0006/NH0006C

Peak Power Supply Voltage (for 0.1 sec) 60V Continuous Supply Voltage 45V Input Voltage 5.5V Input Extender Current 5.0 mA Peak Output Current (50 ms On/1 sec Off) 1.5A Operating Temperature DH0006 -55°C to +125°C DH0006C, DH0006CN 0° C to $+70^{\circ}$ C Storage Temperature -65°C to +150°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			V
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 400 mA	26.5	27.0		V
Logical "0" Output Voltage	$V_{CC} = 45V, V_{IN} = 0.8V, R_{L} = 1K$.001	.01	V
Logical "1" Output Voltage	V _{CC} = 10V, V _{IN} = 2.0V, I _{OUT} = 150 mA	8.8	9.2		٧
Logical "O" Input Current	$V_{CC} = 45V$, $V_{IN} = .4V$		-0.8	-1.0	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V		0.5	5.0	μΑ
	V _{CC} = 45V, V _{IN} = 5.5V			100	μΑ
"Off" Power Supply Current	$V_{CC} = 45V, V_{IN} = 0.8V$		1.6	2.0	mA
"On" Power Supply Current	$V_{CC} = 45V, V_{IN} = 2.0V, I_{OUT} = 0 \text{ mA}$			8	mA
Rise Time	V_{CC} = 28V, R_L = 82 Ω		0.10		μs
Fall Time	V_{CC} = 28V, R_L = 82 Ω		8.0		μs
T _{on}	V_{CC} = 28V, R_L = 82 Ω		0.26		μs
T_{off}	V_{CC} = 28V, R_L = 82 Ω		2.2		μs

Note 1: Unless otherwise specified, limits shown apply from –55°C to 125° C for DH0006 and 0° C to 70° C for DH0006C.


Note 2: Typical values are for 25°C ambient.

Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a ϕ_{JA} of 210°C/W.


Note 4: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of +150°C and a thermal resistance of 175°C/W when mounted in a standard DIP socket.

Note 5: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of $+150^{\circ}$ C and a thermal resistance of 150° C/W when mounted on a 1/16 inch thick, epoxy-glass board with ten 0.03 inch wide 2 ounce copper conductors.

switching time waveforms



typical performance





DH0008/DH0008C* high voltage, high current driver

general description

The DH0008/DH0008C is an integrated high voltage, high current driver, designed to accept standard DTL or TTL input levels and provide a pulsed load of up to 3A from a continuous supply voltage up to 45V. AND inputs are provided with an EXPANDER connection, should additional gating be required.

Since one side of the load is normally grounded, there is less likelihood of false turn-on due to an inadvertent short in the drive line.

The high pulse current capability makes the DH0008/DH0008C ideal for driving nonlinear resistive loads such as incandescent lamps. The *Previously called NH0008/NH0008C


circuit also requires only one power supply for circuit functional operation.

The DH0008 is available in a 10-pin TO-5 package; the DH0008C is also available in a 10-pin TO-5, in addition to a 10-lead molded dual-in-line package.

features


- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.
- 3.0A, 50 ms, Pulse Current Capability.

schematic and connection diagrams




Metal Can Package OUTPUT R, RISE AND FALL IMPUT O GROUND INPUT O GROUND INPUT TOP VIEW

Order Number DH0008H or DH0008CH See Package 11



typical application

Controller for Closed Loop Stepper Motor



Switching Sequence

Step	Α	В	С	D
1	1	0	1	0
2	1	0	0	1
3	0	1	0	1
4	0	1	1	0
1	1	0	1	0

To reverse the direction use a 4, 3, 2, 1

 Peak Power Supply Voltage (for 0.1 sec)
 60V

 Continuous Supply Voltage
 45V

 Input Voltage
 5.5V

 Input Extender Current
 5.0 mA

 Peak Output Current
 (50 msec On/1 sec Off)
 3.0 Amp

Continuous Output Current

(See continuous operating curves.)

Operating Temperature

 DH0008
 -55°C to +125°C

 DH0008C
 0°C to +70°C

 Storage Temperature
 -65°C to +150°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			v
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 45V, V _{IN} = 2.0V, I _{OUT} = 1.6A 50 ms On/1 sec Off		43.5		V
Logical "0" Output Voltage	V _{CC} = 45V, V _{IN} = 0.8V, R _L = 1K		0.02	0.1	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 0.8A 50 ms On/1 sec Off	26.5	27.1		V
Logical "0" Input Current	$V_{CC} = 45V, V_{IN} = 0.4V$		-0.8	-1.0	mA
Logical "1" Input Current	$V_{CC} = 45V, V_{IN} = 2.4V$		0.5	5.0	μА
	V _{CC} = 45V, V _{IN} = 5.5V			100	μΑ
"Off" Power Supply Current	V _{CC} = 45V, V _{IN} = 0V		1.6	2.0	mA
Rise Time	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		0.2		μs
Fall Time	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		3.0		μs
Ton	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		0.4		μs
T _{OFF}	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		7.0		μs
		1		1	i

Note 1: Unless otherwise specified limits shown apply from -55°C to 125°C for DH0008 and 0°C to 70°C for DH0008C.


Note 2: Typical values are 25°C ambient.


Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a ϕ JA of 210°C/w.

Note 4: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150°C and a thermal resistance of 150°C/w when mounted in a standard DIP socket.

Note 5: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150° C and a thermal resistance of 115° C/w when mounted on a 1/16 inch thick, epoxy-glass board with ten 0.03 inch wide 2 ounce copper conductors.

switching time waveforms







DH0011*(SH2001) DH0011C*(SH2002) DH0011CN*(SH2002P)

high voltage high current drivers


general description

The DH0011 high voltage, high current driver family consists of hybrid integrated circuits which provide a wide range of variations in temperature range, package, and output current drive capability. A summary of the variations is listed below.

Applications include driving lamps, relays, cores, and other devices requiring several hundred milliamp currents at voltages up to 40V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects the base of the output transistor.

*Previously called NH0011, NH0011C, NH0011CN

logic diagram



ordering information

NSC DESIGNATION	NSC DESIGNATION SH DESIGNATION		C DESIGNATION SH DESIGNATION PAC		TEMPERATURE RANGE	OUTPUT CURRENT CAPABILITY
DH0011H	SH2001	11	-55°C to +125°C	250 mA		
DH0011CH	SH2002	11	0°C to +70°C	150 mA		
DH0011CN	SH2002 P	16	0°C to +70°C	150 mA		



 V_{CC}
 8V

 Collector Voltage (Output)
 40V

 Input Reverse Current
 1.0 mA

 Power Dissipation
 800 mW

 Operating Temperature Range
 DH0011
 -55°C to +125°C

 Storage Temperature
 -65°C to 150°C

electrical characteristics

TEST NO.	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	SENSE	MIN	MAX
1	V _{IH}	V _{tH}	V _{IH}	VIH	GND		GND	I _{OL1}		V _{CCL}	V ₈		VoL
2	VIL				GND		GND	I _{OL1}	V _{IL}	V _{CCL}	V ₈		VoL
3	VIL				GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
4		VIL			GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
5			VIL		GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
6				VIL	GND	I _{OL2}		ĺ		V _{CCL}	V ₆		V _{OL2}
7				GND	GND	I _{OL2}			VIH	V _{CCL}	V ₆		V _{OL2}
8	VR	GND	GND	GND	GND					V _{CCH}	11		I _R
9	GND	VR	GND	GND	GND					V _{CCH}	l ₂		I _R
10	GND	GND	VR	GND	GND			ĺ		V _{CCH}	13		I _R
11	GND	GND	GND	VR	GND					V _{CCH}	14		I _R
12					GND		ļ		V _R	V _{CCH}	l ₉		I _R
13	VF	VR	VR	VR	GND					V _{CCH}	11		-l _F
14	VR	V _F	VR	V _R	GND					V _{CCH}	12		-1 _E
15	VR	VR	VF	VR	GND					V _{CCH}	13		-1 _F
16	VR	VR	VR	V _F	GND					V _{CCH}	14		-1 _F
17				GND	GND				VF	V _{CCH}	19		-1 _F
18					GND		GND	ŀ		V _{CCL}	V ₆	V _{OH}	1
19	GND				GND		GND	Vox		V _{CCL}	I ₈		lox
20			ļ		GND		GND			V _{PD}	110		I _{PDH}
21	GND				GND					V _{MAX}	110		IMAX
22*					GND					V _{PD}			ton
23*			L		GND					V _{PD}			t _{OFF}

^{*}See Test Circuits and Waveforms on Page 4.

forcing functions (Note 1) DH0011

PARAMETER	-55°C	+25°C	+125°C	UNITS
V _{CCL}	4.5	4.5	4.5	V
V _{CCH}	5.5	5.5	5.5	V
V_{PD}		5.0		V
V_{MAX}		8.0		V
V_{1L}	1.4	1.1	0.8	V
V _{IH}	2.1	1.9	1.7	V
V _R	4.0	4.0	4.0	V
V_{F}	0.0	0.0	0.0	V
I _{OL1}	250	250	250	mA
I _{OL2}	8.0	8.0	7.5	mA
v_{ox}	40.0	40.0	40.0	V

Note 1: Temperature Range -55°C to +125°C

forcing	functions	(Note 2) DH0011C, DH0011CN

PARAMETER	0°C	+25° C	+70°C	UNITS
V _{CCL}	5.00	5.0	5.0	V
V _{CCH}	5.00	5.0	5.0	V
V _{PD}		5.0		V
V _{MAX}		8.0		V
, VIL	1.20	1.1	.95	V
V _{IH}	2.00	1.9	1.8	V
V _R	4.00	4.0	4.0	V
V _F	0.45	0.45	0.5	V
I _{OL1}	150	150	150	mA
I _{OL2}	8.0	8.0	7.5	mA
Vox	40.00	40.0	40.0	V

test limits (Note 1) DH0011


	-5	5°C	+2	5°C	+1:	25°C	
PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V _{OL1}		0.45		0.4		0.45	٧
V _{OL2}		0.45		0.4		0.45	V
V _{OH}	2.20		2.00		1.80		V
I _R				2.0		5.0	μΑ
-IF		1.60		1.6		1.5	mA
I _{ox}				5.0		200	μΑ
I _{PDH}				30.6			mA
I _{MAX}	ļ			29.6			mA
t _{on}			ļ	160			ns
t _{OFF}				220			ns


test limits (Note 2) DH0011C, DH0011CN


D. D. A. A. ETED	0	°C	+2!	5°C	+7	o°c	
PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V _{OL1}		0.45		0.45		0.5	٧
V_{OL2}		0.45		0.45		0.5	V
V _{OH}	2.05		1.95		1.85	1	V
I _R				5.0		10.0	μΑ
-I _F		1.40		1.4		1.35	mA
lox				5.0		200	μA
I _{PDH}				30.6			mA
IMAX				34.0			mA

Note 1: Temperature Range -55°C to +125°C Note 2: Temperature Range 0°C to +70°C

switching time test circuit







7



DH0016CN* DH0017CN*(SH2200P) DH0018CN*


high voltage high current drivers

general description

This high-voltage, high-current driver family consists of hybrid integrated circuits which provide a wide range of output currents and output voltages. Applications include driving lamps, relays, cores, and other devices requiring up to 500 mA and

withstanding voltages up to 100V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects to the base of the output transistor.

logic diagram



ordering information

NSC DESIGNATION	SH DESIGNATION	PACKAGE	OUTPUT CHARACT	ERISTICS
			Maximum Standoff Voltage	Current
DH0016CN	N/A	16	70V	250 mA
DH0017CN	SH2200P	16	50V	500 mA
DH0018CN	N/A	16	100V	500 mA

^{*}Previously called NH0016CN, NH0017CN, NH0018CN

 V_{CC}
 8V

 Input Voltage
 8V

 Collector Voltage
 DH0016CN
 70V

 DH0017CN
 50V

 DH0018CN
 100V

 Output Surge Current
 DH0016CN
 1.0A

 DH0017CN & DH0018CN
 2.0A

Power Dissipation 455mW Operating Temperature Range 0° C to $+70^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C

electrical characteristics

TEST	DIAL 1	DIN 3	DIN 2	DIN A	DINE	PIN 6	PIN 7	DIM O	PIN 9	PIN 10	SENSE	LIN	MITS
NO.	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	rin /	PIN 8	rin 9	PIN IU	SENSE	MIN	MAX
2	V _{IH}	V _{IH}	V _{IH}	V _{IH}	GND		GND	I _{OL1}		V _{cc}	V ₈		V _{OL1}
3	VIL				GND		GND	I _{OL1}	VIL	Vcc	V ₈		V _{OL1}
4		VIL			GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		V _{OL1}
5			VIL		GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		V _{OL1}
6				VIL	GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		V _{OL1}
7	VIL				GND	I _{OL2}				V _{cc}	V ₆		V _{OL2}
8		VIL			GND	I _{OL2}				V_{CC}	V ₆		V _{OL2}
9			V_{1L}		GND	I _{OL2}				V _{cc}	V ₆		V _{OL2}
10				VIL	GND	I _{OL2}				Vcc	V ₆		V_{OL2}
11				GND	GND	I _{OL2}			V _{IH}	V _{cc}	V ₆		V_{OL2}
12	VR	GND	GND	GND	GND					V _{cc}	l ₁		I _R
13	GND	VR	GND	GND	GND					V _{cc}	l ₂		I _R
14	GND	GND	VR	GND	GND					V _{cc}	13		I _B
15	GND	GND	GND	VR	GND					V _{cc}	14		I _R
16					GND				VR	Vcc	l ₉		I _R
17	V _F	VR	V _R	VR	GND					Vcc	11		-1 _F
18	VR	V _F	VR	VR	GND					Vcc	12		-1 _F
19	VR	VR	V _F	VR	GND			ŀ		V _{cc}	l ₃		-I _F
20	V _R	VR	V _R	VF	GND					Vcc	14		-IF
21				GND	GND				VF	V _{cc}	l ₉		-1 _F
22					GND		GND			V _{cc}	V ₆	V _{OH1}	
23	GND				GND	I _{OL3}	GND	Vox		V _{cc}	1 _g		lox
24					GND					V _{PD}	I ₁₀		I _{PD}
25	GND				GND				GND	V _{MAX}	I ₁₀		IMAX


forcing functions

SYMBOL	0°C	+25°C	+70°C	UNITS
V _{cc}	5.0	5.0	5.0	V
V _{PD}		5.0		V
V _{MAX}		8.0		V
V _{tL}	0.85	0.85	0.85	V
V _{IH}	1.9	1.8	1.6	V
V _R	4.5	4.5	4.5	V
V _F	0.45	0.45	0.45	V
V _{OX} (DH0016CN)		70	70	V
V _{OX} (DH0017CN)		50	50	V
V _{OX} (DH0018CN)		100	100	V
I _{OL1} (DH0017CN, DH0018CN)	500	500	500	mA
I _{OL1} (DH0016CN)	250	250	250	mA
I _{OL2}	16	16	16	mA
I _{OL3}		8.0		mA


test limits

SYMBOL	0°C	+25°C	+70°C	UNITS
V _{OL1}	0.6	0.6	0.6	V
V _{OL2}	0.45	0.45	0.45	V
V _{он} ı	1.95	1.85	1.65	V
I _R		60	60	μΑ
-I _F	1.6	1.6	1.6	mA
lox		5.0	200	μΑ
I _{PD}		12.2		mA
IMAX		10		mA


Typical Output Voltages vs Temperature




Typical Switching Times I_C = 250 mA DH0016CN




Typical Switching Times I_C = 500 mA DH0017CN, DH0018CN



switching time test circuit



switching time waveform





DH0028C/DH0028CN*hammer driver

general description


The DH0028C/DH0028CN is a high current hammer driver designed for utilization in a wide variety of printer applications. The device is capable of driving 6 amp pulsed loads at duty cycles up to 10% (1 ms ON/10 ms OFF). The input is DTL/TTL compatible and requires only a single voltage supply in the range of 10V to 45V.

features

- Low standby power: 45 mW at $V_{CC} = 36V$, 35 mW at $V_{CC} = 28V$.
- AND input with expander affords logic flexibility.
- Fast turn-on, typically 200 ns.


connection diagrams

Metal Can Package




Order Number DH0028CH See Package 11

Molded Dual-In-Line Package



typical application



^{*}Use one decoupling capacitor per six hammer drivers for improved AC noise immunity

^{*}Previously called NH0028C/NH0028CN

^{**}Zener is used to control the dynamics of the hammer.

Continuous Supply Voltage 45V Instantaneous Peak Supply Voltage (Pin 1 to Ground for 0.1 sec) 60V Input Voltage 5.5V **Expander Input Current** 5.0 mA Peak Output Current (1 ms ON/10 ms OFF) 6.5A Continuous Output Current DH0028C at 25°C 750 mA DH0028CN at 25°C 1000 mA 0°C to 70°C Operating Temperature Storage Temperature -65°C to +175°C

Lead Soldering Temperature (10 sec)

300°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 10V to 45V	2.0			V
Logical "0" Input Voltage	V _{CC} = 10V to 45V			0.8	v
Logical "0" Input Current	V _{CC} = 45V, V _{IN} = 0.4V		0.8	1.0	mA
Logical "1" Input Current	$V_{CC} = 45V, V_{IN} = 2.4V$ $V_{CC} = 45V, V_{IN} = 5.5V$		0.5	5.0 100.0	μA μA
Logical "1" Output Voltage	V_{CC} = 45V, V_{IN} = 2.0V, I_{OUT} = 1.6A V_{CC} = 36V, V_{IN} = 2.0V, I_{OUT} = 5A (Note 2)	43.0 33.5	4 3.5 34.0		v v
Logical "0" Output Voltage	V _{CC} = 45V, R _L = 1k, V _{IN} = 0.8V		.020	100	v
OFF Power Supply Current	V _{CC} 45V, V _{IN} : 0.0V		1.6	2.0	mA
Rise Time (10% to 90%)	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		0.2		μs
Fall Time (90% to 10%)	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		3.0		μs
T _{ON}	V _{CC} = 45V, R _L = 39\$} V _{IN} = 5.0V peak, PRF = 1 kHz		0.4		μς
T _{OFF}	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		7.0		μs


Note 1: These specifications apply for ambient temperatures from 0°C to 70°C unless otherwise specified. All typical values are for 25°C ambient.

Note 2: Measurement made at 1 ms ON and 10 ms OFF

Note 3: Power ratings for the DH0028C are based on a maximum junction temperature of 175°C and a thermal resistance of 210°C/W.

Note 4: Power ratings for the DH0028CN are based on a maximum junction temperature of 175 $^{\circ}$ C and a thermal resistance of 150 $^{\circ}$ C/W.

typical performance characteristics





DH0034/DH0034C high speed dual level translator


general description

The DH0034/DH0034C is a high speed level translator suitable for interfacing to MOS or junction FET analog switches. It may also be used as a universal logic level shifter capable of accepting TTL/DTL input levels and shifting to CML, MOS, or SLT levels.


features

- Fast switching, t_{pd0}: typically 15 ns; t_{pd1}: typically 35 ns
- Large output voltage range: 25VInput is TTL/DTL compatible
- Low output leakage: typically 0.1 μA
 High output currents: up to ±100 mA

schematic and connection diagrams








Order Number DH0034H or DH0034CH See Package 11


Dual-in-Line Package




Order Number DH0034D or DH0034CD See Package 1

typical applications

5 MHz Analog Switch



TTL to IBM (SLT) Logic Levels





V_{CC} Supply Voltage 7.0V Negative Supply Voltage -30V Positive Supply Voltage +25V Differential Supply Voltage 25V Maximum Output Current 100 mA +5.5V Input Voltage -55°C to +125°C Operating Temperature Range: DH0034 DH0034C 0° C to $+85^{\circ}$ C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (See Notes 1 & 2)

CONDITIONS C = 4.5V C = 4.75V C = 5.5V C = 5.5V, V _{IN} = 2.4V C = 5.25V, V _{IN} = 2.4V C = 5.25V, V _{IN} = 5.5V C = 5.25V, V _{IN} = 5.5V C = 5.25V, V _{IN} = 0.4V C = 5.25V, V _{IN} = 0.4V C = 5.25V, V _{IN} = 0.4V	MIN 2.0	TYP	0.8 40 1.0	MIN 2.0	TYP	0.8 40	V V μA
C = 4.75V C = 5.5V C = 5.5V, V _{IN} = 2.4V C = 5.5V, V _{IN} = 2.4V C = 5.5V, V _{IN} = 5.5V C = 5.5V, V _{IN} = 5.5V C = 5.5V, V _{IN} = 0.4V C = 5.5V, V _{IN} = 0.4V C = 5.5V, V _{IN} = 0.4V	2.0		40	2.0			٧
$C = 4.75V$ $C = 5.5V, V_{IN} = 2.4V$ $C = 5.25V, V_{IN} = 2.4V$ $C = 5.25V, V_{IN} = 5.5V$ $C = 5.5V, V_{IN} = 5.5V$ $C = 5.25V, V_{IN} = 5.5V$ $C = 5.25V, V_{IN} = 0.4V$ $C = 5.25V, V_{IN} = 0.4V$ $C = 5.25V, V_{IN} = 0.4V$			40				
$_{\text{C}}^{\text{C}} = 5.25 \text{V}, \text{V}_{\text{IN}} = 2.4 \text{V}$ $_{\text{C}}^{\text{C}} = 5.5 \text{V}, \text{V}_{\text{IN}} = 5.5 \text{V}$ $_{\text{C}}^{\text{C}} = 5.25 \text{V}, \text{V}_{\text{IN}} = 5.5 \text{V}$ $_{\text{C}}^{\text{C}} = 5.25 \text{V}, \text{V}_{\text{IN}} = 0.4 \text{V}$ $_{\text{C}}^{\text{C}} = 5.25 \text{V}, \text{V}_{\text{IN}} = 0.4 \text{V}$						40	μΑ
$_{\rm C}^{\rm C}$ = 5.25V, $V_{\rm IN}^{\rm IN}$ = 5.5V $_{\rm C}^{\rm C}$ = 5.5V, $V_{\rm IN}^{\rm IN}$ = 0.4V $_{\rm C}^{\rm C}$ = 5.25V, $V_{\rm IN}^{\rm IN}$ = 0.4V			1.0				
$_{\rm C}$ = 5.25V, $V_{\rm IN}$ = 0.4V						1.0	mA
	1		1.6			1.6	mA
ote 3) _C = 5.5V, V _{IN} = 4.5V _C = 5.25V, V _{IN} = 4.5V		30	38		30	38	mA
ote 3) _C = 5.5V, V _{IN} = 0V _C = 5.25V, V _{IN} = 0V		37	48		37	48	mA
c = 4.5V, I _{OUT} = 100 mA c = 4.5V, I _{OUT} = 50 mA					V ⁻ + .50 V ⁻ + .3	V ⁻ + .80 V ⁻ + .65	V V
$_{\rm C}$ = 5.5V, $V_{\rm IN}$ = 0.8V - V^- = 25V		0.1	5		0.1	5	μΑ
$_{\rm C}$ = 5.0V, $V_{\rm 3}$ = 0V, $T_{\rm A}$ = 25°C = -25V, $R_{\rm L}$ = 510 Ω		15	25		15	35	ns
_C = 5.0V, T _A = 25°C		35	60		35	65	ns
c c c	$=4.5V, I_{OUT}=100 \text{ mA} \\ =4.5V, I_{OUT}=50 \text{ mA} \\ =5.5V, V_{IN}=0.8V \\ V^{-}=25V \\ =5.0V, V_{3}=0V, T_{A}=25^{\circ}\text{C} \\ =-25V, R_{L}=510\Omega$	= $4.5V$, I_{OUT} = 100 mA = $4.5V$, I_{OUT} = 50 mA = $5.5V$, V_{IN} = $0.8V$ V^- = $25V$ = $5.0V$, V_3 = $0V$, T_A = 25° C = $-25V$, R_L = 510Ω = $5.0V$, T_A = 25° C	$ = 4.5V, I_{OUT} = 100 \text{ mA} $ $= 4.5V, I_{OUT} = 50 \text{ mA} $ $= 5.5V, V_{IN} = 0.8V $ $V^{-} = 25V $ $= 5.0V, V_{3} = 0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 35$	$ = 4.5V, I_{OUT} = 100 \text{ mA} \\ = 4.5V, I_{OUT} = 50 \text{ mA} \\ = 5.5V, V_{IN} - 0.8V \\ V^- = 25V \\ = 5.0V, V_3 = 0V, T_A = 25^{\circ}C \\ = -25V, R_L = 510\Omega \\ = 5.0V, T_A = 25^{\circ}C \\ = 35.0V, T_A = 25^{\circ}C \\ = 5.0V, T_A = 25^{\circ}C \\ = 35.0V, T_A = 25.0V, T_A = 25^{\circ}C \\ = 35.0V, T_A = 25.0V, T_A = $	= 4.5V, I _{OUT} = 100 mA = 4.5V, I _{OUT} = 50 mA = 5.5V, V _{IN} - 0.8V V ⁻ = 25V = 5.0V, V ₃ = 0V, T _A = 25°C = -25V, R _L = 510Ω = 5.0V, T _A = 25°C 35 60	$ = 4.5V, I_{OUT} = 100 \text{ mA} $ $= 4.5V, I_{OUT} = 50 \text{ mA} $ $= 5.5V, V_{IN} = 0.8V $ $V^{-} = 25V $ $= 5.0V, V_{3} = 0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 5.0V, T_{A} = 25^{\circ}C $ $= 25V, T_{A} = 25^{\circ}C $ $= 35$	= 4.5V, I _{OUT} = 100 mA = 4.5V, I _{OUT} = 50 mA = 5.5V, V _{IN} - 0.8V V = 25V = 5.0V, V ₃ = 0V, T _A = 25°C = 5.0V, T _A = 25°C = 5.0V, T _A = 25°C 35 60

Note 1: These specifications apply over the temperature range -55° C to $+125^{\circ}$ C for the DH0034 and 0° C to $+85^{\circ}$ C for the DH0034C with a 510 ohm resistor connected between output and ground, and V⁻ connected to -25V, unless otherwise specified.

Note 2: All typical values are for $T_A = 25^{\circ} C$.

Note 3: Current measured is total drawn from V_{CC} supply.

theory of operation

When both inputs of the DH0034 are raised to logic "1", the input AND gate is turned "on" allowing Q1's emitter to become forward biased. Q1 provides a level shift and constant output current. The collector current is essentially the same as the emitter which is given by $\frac{V_{CC} - V_{BE}}{CC}$ Approximately 7.0 mA flows out of Q1's collector.

applications information


1. Paralleling the Outputs

The outputs of the DH0034 may be paralleled to increase output drive capability or to accomplish the "wire OR". In order to prevent current hogging by one output transistor or the other, resistors of 2 ohms/100 mA value should be inserted between the emitters of the output transistors and the minus supply.

2. Recommended Output Voltage Swing

The graph shows boundary conditions which govern proper operation of the DH0034. The range of operation for the negative supply is shown on the X axis and must be between -3V and -25V. The allowable range for the positive supply is governed by the value chosen for V-. V+ may be selected by drawing a vertical line through the selected value for V- and terminated by the About 2 mA of Q1's collector current is drawn off by pull down resistor, R2. The balance, 5 mA, is available as base drive to Q2 and to charge its associated Miller capacitance. The output is pulled to within a V_{SAT} of V⁻. When either (or both) input to the DH0034 is lowered to logic "0," the AND gate output drops to 0.2V turning Q1 off. Deprived of base drive Q2 rapidly turns off causing the output to rise to the V3 supply voltage. Since Q2's emitter operates between 0.6V and 0.2V, the speed of the DH0034 is greatly enhanced.

boundaries of the operating region. For example, a value of V⁻ equal to -6V would dictate values of



V+ between -5V and +19V. In general, it is desirable to maintain at least 5V difference between the supplies.



DH0035/DH0035C PIN diode switch driver

general description

The DH0035/DH0035C is a high speed digital driver designed to drive PIN diodes in RF modulators and switches. The device is used in conjunction with an input buffer such as the DM7830/DM8830 or DM5440/DM7440.

features


- Large output voltage swing 30V
- Peak output current in excess of 1 Amp
- Inputs TTL/DTL compatible

- Short propogation delay 10 ns
- High repetition rate 5 MHz


The DH0035/DH0035C is capable of driving a variety of PIN diode types including parallel, serial, anode grounded and cathode grounded. For additional information, see *AN-49 PIN Diode Drivers*.

The DH0035 is guaranteed over the temperature range -55°C to $+125^{\circ}\text{C}$ whereas the DH0035C is quaranteed from 0°C to 85°C .

schematic and connection diagrams




Metal Can Package



Order Number DH0035G or DH0035CG See Package 6

typical applications



Note: Cathode grounded PIN diode: R_P = 62 Ω limits diode forward current to 100 mA. Typical switching for HP33604A, RF turn-on 25 ns, turn-off 5 ns. C2 = 250 pF, R_P = 0 Ω , C1 = 0.1F.

 $\begin{array}{c} V^{-} \, \text{Supply Voltage Differential (Pin 5 to Pin 1 or 2)} & 40V \\ V' \, \text{Supply Voltage Differential (Pin 1 or 2 to Pin 8 or 9)} & 30V \\ \text{Input Current (Pin 3 or 7)} & \pm 75 \, \text{mA} \\ \text{Peak Output Current} & \pm 1.0 \, \text{Amps} \\ \text{Power Dissipation (Note 3)} & 1.5W \\ \end{array}$

electrical characteristics (Notes 1, 2)

DADAMETED	CONDITIONS		LIMITS		UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Logic "1" Threshold	V_{OUT} = -8V, R_L = 100 Ω	1.5			V
Input Logic "O" Threshold	V_{OUT} = +8V, R_L = 100 Ω			0.4	v
Positive Output Swing	I _{OUT} = 100 mA	7.0	+8.0		v
Negative Output Swing	I _{OUT} = 100 mA		-8.0	-7.0	V
Positive Short Circuit Current	V_{IN} = 0V, R_L = 0 Ω (Pulse Test; Duty Cycle \leq 3%)	400	800		mA
Negative Short Circuit Current	V_{IN} = 1.5V, I_{IN} = 50 mA, R_L = 0 Ω (Pulse Test, Duty Cycle \leq 3%)	800	-1000		mA
Turn-On Delay	$V_{IN} = 1.5V, V_{OUT} = -3V$		10	15	ns
Turn-Off Delay	V _{IN} = 1.5V, V _{OUT} = +3V		15	30	ns
On Supply Current	V _{IN} = 1.5V		45	60	mA

Note 1: Unless otherwise specified, these specifications apply for V^+ = 10.0V, V^- = -10.0V, pin 5 grounded, over the temperature range -55°C to +125°C for the DH0035, and 0°C to 85°C for the DH0035C.


Note 2: All typical values are for TA = 25°C.

Note 3: Derate linearly at 10 mW/ $^{\circ}\text{C}$ for ambient temperatures above $25^{\circ}\text{C}.$

typical applications (cont.)

Note: Anode Grounded PIN diode: R_M = 56Ω limits diode forward current to 100 mA. Typical switching for HP33622A, RF turn-on 5 ns; turn-off 4 ns. C1 = 470 pF, C2 = $0.1~\mu\text{F}$, R_M = 0Ω .

Alternate Current Limiting



7



DH3467C quad PNP core driver

general description


The DH3467C consists of four 2N3467 type PNP transistors mounted in a 14-pin molded dual-in-line package. The device is primarily intended for core memory application requiring operating currents in the ampere range, high stand-off voltage, and fast turn-on and turn-off times.

typical characteristics

Turn-ON Time	18 ns
Turn-OFF Time	45 ns
Collector Current	1A
Collector-Base Breakdown Voltage	120V typ.
Collector Saturation Voltage	
at I _C = 1A	0.55V
Collector Saturation Voltage	
at $I_C = 0.5A$	0.31V


connection diagram

Dual-In-Line Package



Order Number DH3467CN See Package 17











FIGURE 1. Turn-On Equivalent Test Circuit

FIGURE 2. Turn-Off Equivalent Test Circuit






FIGURE 3. QT Test Circuit

Collector to Base Voltage	40V
Collector to Emitter Voltage	40V
Collector to Emitter Voltage (Note 1)	40V
Emitter to Base Voltage	5V
Collector Current — Continuous	1.0A
Power Dissipation ($T_A = 25^{\circ}C$) (each device)	0.85W
Power Dissipation ($T_A = 25^{\circ}C$) (total package)	2.5W
Operating Junction Temperature	150°C Max
Operating Temperature Range	0° C to $+85^{\circ}$ C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

electrical characteristics ($T_A = 25^{\circ}C$, unless otherwise specified)

		LIN	IITS	
PARAMETER	CONDITIONS	MIN	MAX	UNITS
Collector to Base Breakdown Voltage (BV _{CBO})	I _C = 10 μA I _E = 0	-40		v
Emitter to Base Breakdown Voltage (BV _{EBO})	$I_{E} = 10 \mu\text{A} I_{C} = 0$	-5.0		v
Collector to Emitter Breakdown Voltage (Note 1) (BV _{CEO})	I _C = 10 mA I _B = 0	-40		V
DC Pulse Current Gain (Note 1) (hFE)	I _C = 150 mA V _{CE} = -1.0V	40		
DC Pulse Current Gain (Note 1) (hFE)	I _C = 500 mA V _{CE} = -1.0V	40	120	
DC Pulse Current Gain (Note 1) (hFE)	I _C = 1.0A V _{CE} = -5.0V	40		
Pulsed Collector Saturation Voltage (Note 1) (V _{CE(sat)})	I _C = 150 mA I _B = 15 mA		-0.30	v
Pulsed Collector Saturation Voltage (Note 1) (V _{CE(sat)})	I _C = 500 mA I _B = 50 mA		-0.50	V
Pulsed Collector Saturation Voltage (Note 1) (V _{CE(sat)})	I _C = 1.0A I _B = 100 mA		-1.0	V
Pulsed Base Saturation Voltage (Note 1) (V _{BE(sat)})	I _C = 150 mA I _B = 15 mA		-1.0	V
Pulsed Base Saturation Voltage (Note 1) (V _{BE(sat)})	I _C = 500 mA I _B = 50 mA	-0.8	-1.2	V
Pulsed Base Saturation Voltage (Note 1) (VBE(sat))	I _C = 1.0A I _B = 100 mA]	-1.6	l v
Collector Cutoff Current (I _{CBO})	V _{CB} = -30V I _B = 0		100	nA
Collector Cutoff Current (I _{CBO(100°C)}	V _{CB} = -30V I _B = 0		15	μΑ
Collector Cutoff Current (I _{CEX})	V _{CB} = -30V V _{EB} 3.0V		100	nA
Base Cutoff Current (IBL)	$V_{CB} = -30V V_{EB} = -3.0V$		120	nA
Total Control Charge (Figure 3) (Q _T)	I _C = 500 mA I _B = 50 mA		6.0	nC
Turn On Delay Time (Figure 1) (t _d)	I _C = 500 mA I _{B1} = 50 mA		10	ns
Rise Time (Figure 1) (t _r)	I _C = 500 mA I _{B1} = 50 mA		30	ns
Storage Time (Figure 2) (t _s)	I _C = 500 mA I _{B1} = I _{B2} = 50 mA		60	ns
Fall Time (Figure 2) (t _f)	I _C = 500 mA I _{B1} = I _{B2} = 50 mA		30	ns
Output Capacitance (f = 100 kHz) (C _{ob})	I _E = 0 V _{CB} = -10V		25	pF
Input Capacitance (f = 100 kHz) (C _{ib})	I _C = 0 V _{CB} = -0.5V		100	pF
High Frequency Current Gain (f = 100 MHz) (h _{fe})	I _C = 50 mA V _{CF} = 10V	1.75		

Note 1: Pulsed test, PW = 300μ s, duty cycle = 1%

7



DH3725C quad NPN core driver

general description


typical characteristics

The DH3725C consists of four 2N3725 type NPN transistors mounted in a 14-pin molded dual-in-line package. The device is primarily intended for core memory application requiring operating currents in the ampere range, high stand-off voltage, and fast turn-on and turn-off times.

18 ns
45 ns
1A
120V typ.
0.55V
0.31V


connection diagram

Dual-In-Line Package



Order Number DH3725CN See Package 17

switching time test circuit



 $\text{I}_{C}\approx$ 500 mA, $\text{I}_{B1}\approx$ 50 mA, $\text{I}_{B2}\approx$ –50 mA

Collector to Base Voltage	80V
Collector to Emitter Voltage	80V
Collector to Emitter Voltage (Note 1)	50V
Emitter to Base Voltage	6V
Collector Current — Continuous	1.0A
Power Dissipation ($T_A = 25^{\circ}C$)	0.6W
Power Dissipation ($T_C = 25^{\circ}C$)	1.5W
Operating Junction Temperature	150°C Max
Operating Temperature Range	0°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

electrical characteristics – Each transistor ($T_A = 25^{\circ}C$, unless otherwise specified)

DADAMETER COMPLETIONS LIMITS					
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Collector to Emitter Sustaining Voltage (V _{CEO} (sust)	I _C = 10 mA, I _B = 0	50			V
Collector to Emitter Breakdown Voltage (BV _{CES})	$I_C = 10 \mu\text{A}, V_{BE} = 0$	80			V
Collector to Base Breakdown Voltage (BV _{CBO})	$I_{C} = 10 \mu A, I_{E} = 0$	80			V
Emitter to Base Breakdown Voltage (BV _{EBO})	$I_{C} = 0, I_{E} = 10 \mu\text{A}$	6.0			٧
Collector Saturation Voltage ($V_{CE}_{(Sat)}$) (Note 2)	$I_C = 1A$, $I_B = 100 \text{ mA}$ $I_C = 0.5A$, $I_B = 50 \text{ mA}$ $I_C = 0.1A$, $I_B = 10 \text{ mA}$		0.55 0.31 0.19	0.95 0.52 0.26	V V V
DC Pulse Current Gain (h _{FE}) (Note 2)	I _C = 1A, V _{CE} = 5V I _C = 0.5A, V _{CE} = 1V I _C = 0.1A, V _{CE} = 1V	25 35 60	65 45 90	150	
Base Saturation Voltage (V_{BE} (Sat) (Note 2)	$I_C = 1A$, $I_B = 100 \text{ mA}$ $I_C = 0.5A$, $I_B = 50 \text{ mA}$ $I_C = 0.1A$, $I_B = 10 \text{ mA}$		1.10 0.95 0.75	1.70 1.20 0.86	V V V
Collector Cutoff Current (I _{CBO})	$I_E = 0, V_{CB} = 60V$		0.33	1.70	μΑ
Turn-ON Time	I _C = 0.5A, I _{B1} = 50 mA (See test circuit)		18	30	ns
Turn-OFF Time	$I_C = 0.5A$, $I_{B1} = 50$ mA $I_{B2} = 50$ mA (See test circuit)		45	60	ns
High Frequency Current Gain	$f = 100 \text{ MHz}, I_C = 50 \text{ mA}, V_{CE} = 10 \text{ V}$	2.5	4.5		
Common Base, Open Circuit, Output Capacitance	I _E = 0, V _{CB} = 10V		4.8	10	pF
Common Base, Open Circuit, Input Capacitance	$I_{C} = 0, V_{BE} = 0.5V$		40	55	pF

Note 1: Ratings refer to a high-current point where collector-to-emitter voltage is lowest.

Note 2: Pulse conditions: Length = 300 μ s, duty cycle = 1%.



DH6376C quad NPN core driver


DESCRIPTION

The DH6376C consists of four 2N6376 type NPN transistors mounted in a 14-pin molded dual-in-line package. The device is primarily intended for core memory application requiring operating currents in the ampere range, and fast turn-on and turn-off times. Also available in ceramic dual-in-line as DH6376.

TYPICAL CHARACTERISTICS

Turn-On Time	12 ns
Turn-Off Time	28 ns
Collector Current	1A
Collector-Base Breakdown Voltage	110V typ.
Collector Saturation Voltage	
at I _C = 1A	0.48V
Collector Saturation Voltage	
at $I_C = 0.5A$	0.31V

CONNECTION DIAGRAM



Order Number DH6376CN See Package 17

ABSOLUTE MAXIMUM RATINGS

Collector to Base Voltage	′5V
Collector to Emitter Voltage (Note)	١OV
Emitter to Base Voltage	6V
Collector Current — Continuous	Α0.
Power Dissipation ($T_A = 25^{\circ}C$) each device	5W
Power Dissipation ($T_A = 25^{\circ}C$) total package	5W
Operating Junction Temperature	Лaх
Operating Temperature Range 0°C to +85	5°C
Storage Temperature Range65°C to +150	Э°С
Lead Temperature (Soldering, 10 seconds)	o°c

Note: Ratings refer to a high-current point where collector-to-emitter voltage is lowest.


ELECTRICAL CHARACTERISTICS


Each transistor (T_A = 25°C, unless otherwise specified)


DADAMETED	CONDITIONS	LIMITS			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Collector to Emitter Sustaining Voltage (V _{CEO} (sust))	I _C = 10 mA, I _B = 0	40			V
Collector to Base Breakdown Voltage (BV_{CBO})	$I_{C} = 10 \mu\text{A}, I_{E} = 0$	75			V
Emitter to Base Breakdown Voltage (BV _{EBO})	$I_{C} = 0, I_{E} = 10 \mu\text{A}$	6.0			٧
Collector Saturation Voltage ($V_{CE(SAT)}$) (Note 1)	$I_C = 1A$, $I_B = 100 \text{ mA}$ $I_C = 0.5A$, $I_B = 50 \text{ mA}$ $I_C = 0.1A$, $I_B = 10 \text{ mA}$		0.48 0.31 0.19	0.55 0.4 0.25	V V V
DC Pulse Current Gain $\{h_{\text{FE}}\}$ (Note 1)	$\begin{split} I_{C} &= 1\text{A}, V_{CE} = 1\text{V} \\ I_{C} &= 0.5\text{A}, V_{CE} = 1\text{V} \\ I_{C} &= 0.1\text{A}, V_{CE} = 1\text{V} \end{split}$	20 30 60		90	
Base Saturation Voltage ($V_{BE(SAT)}$) (Note 1)	$I_{C} = 1A, I_{B} = 100 \text{ mA}$ $I_{C} = 0.5A, I_{B} = 50 \text{ mA}$ $I_{C} = 0.1A, I_{B} = 10 \text{ mA}$		1.05 0.93 0.75	1.20 1.00 0.80	V V V
Collector Cutoff Current (I _{CBO})	I _E = 0, V _{CB} = 60V			0.5	μΑ
Turn-ON Time	I _C = 0.5A, I _{B1} = 50 mA (See test circuit)	10	12	20	ns
Turn-OFF Time	I _C = 0.5A, I _{B1} = 50 mA, I _{B2} = 50 mA (See test circuit)	20	28	35	ns
High Frequency Current Gain	f = 100 MHz, I _C = 50 mA, V _{CE} = 10 V	3.0		-	
Common Base, Open Circuit, Output Capacitance	I _E = 0, V _{CB} = 10V			9	pF
Common Base, Open Circuit, Input Capacitance	I _C = 0, V _{BE} = 0.5V			60	pF

Note 1: Pulse conditions: Length = 300µs, duty cycle = 1%.

TYPICAL PERFORMANCE CURVES (each transistor)









TYPICAL PERFORMANCE CURVES (Con't) (each transistor)


VBE(ON), Base Emitter On Voltage


100


Ic - COLLECTOR CURRENT (mA)






















Power Supplies

PSM6501 ±15V, 100mA power supply module


general description

The PSM6501 is a ± 15 V modular power supply capable of continuously delivering 100 mA DC minimum. The required input voltage is 105V to 125V AC at 50 Hz to 440 Hz. This supply incorporates short circuit protection, thermal shutdown protection to prevent thermal runaway and safe operating area compensation in the output devices to limit internal power dissipation. Integrated circuits are used extensively to improve reliability.

features


- Complete compact plug-in module
- Excellent line and load regulation
- AC input, DC output
- Output short circuit protection
- Thermal shutdown avoids runaway
- Safe area compensation

equivalent circuit



typical application

Operational Amplifier Power Supply



Order Number PSM6501 (For Matching Socket Order Part Number SKT0001) See Package 34 8

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN}	50 Hz - 440 Hz	105		125	V _{AC}
V _{OUT} Positive		15		15.30	V _{DC}
V _{OUT} Negative		-15		-15.30	V _{DC}
lout		±100			mA
V _{OUT} Tracking				0.1	%
V _{OUT} Tempco				0.015	%/°C
Line Regulation	±10 V _{AC}		0.02	0.05	%
Load Regulation	0 mA - 100 mA		0.03	0.1	%
Isolation			50		МΩ
R _{OUT}	10 kHz		0.2		Ω
Ripple & Noise				0.5	mVrms
Warm-up Drift				45	mV

Note 1: All parameters apply for T_A = 25°C, V_{IN} = 115 Vrms @ 60 Hz, unless otherwise noted.

The PSM6501 replaces t	the following part types:
902	ZM15100
543	MD15D
2212	P1106
LCD2.15.100 SP5902	SE902




Physical Dimensions

(All dimensions are in inches.)

0.730 MAX GLASS


16 15 14 13 12 11 10 9



0.280 MAX 1 2 3 4 5 6 7 8 PIN NO. 1 IDENT -0.325 +0.025 -0.015

Package 1 14 Lead Cavity DIP (D)


Package 2 16 Lead Cavity DIP (D)





Package 3 10 Lead Flat Package (F)

Package 4 14 Lead Flat Package (F)

Package 5 16 Lead Flat Package (F)








Package 18 16 Lead Molded DIP (N)

-0.325 +0.025 -0.015


Package 19 Molded Module




INCHES TO MILLIMETERS CONVERSION TABLE						
INCHES	мм	INCHES MM		INCHES	MM	
.001	.0254	.010	.254	.100	2.54	
.002	.0508	.020	.508	.200	5.08	
.003	.0762	.030	.762	.300	7.62	
.004	.1016	.040	1.016	.400	10.16	
.005	.1270	.050	1.270	.500	12.70	
.006	.1524	.060	1.524	.600	15.24	
.007	.1778	.070	1.778	.700	17.78	
.008	.2032	.080	2.032	.800	20.32	
.009	.2286	.090	2.286	.900	22.86	

Package 20 Molded Module









National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

(408) 732-5000 TWX: 910-339-9240

National Semiconductor GmbH

D 808 Fuerstenfeldbruck Industriestrasse 10 West Germany Telephone: (08141) 1371 Telex: 27649 National Semiconductor (UK) Ltd.

Larkfield Industrial Estates Greenock, Scotland Telephone: (0475) 33251 Telex: 778 632

National Semiconductor Electronics SDNBHD Batu Berendam

Batu Berendam Free Trade Zone Malacca, Malaysia Telephone: 5171 Telex: NSELECT 519 MALACCA (c/o Kuala Lumpur)

NS Electronics (PTE) Ltd.

No. 1100 Lower Delta Rd. Singapore 3 Telephone: 630011 Telex: 21402

REGIONAL AND DISTRICT SALES OFFICES

ALABAMA

DIXIE DISTRICT OFFICE 3322 Memorial Parkway, S.W. #67 Huntsville, Alabama 35802 (205) 881-0622 TWX: 810-726-2207

ARIZONA

ROCKY MOUNTAIN REGIONAL OFFICE 7349 Sixth Avenue Scottsdale, Arizona 85251 (602) 945-8473 TWX: 910-950-1195

CALIFORNIA

NORTH-WEST REGIONAL OFFICE 2680 Bayshore Frontage Road, Suite 112 Mountain View, California 94043 (415) 961-4740 TWX: 910-379-6432

NATIONAL SEMICONDUCTOR DISTRICT SALES OFFICE

Valley Freeway Center Building 15300 Ventura Boulevard, Suite 305 Sherman Oaks, California 91403 (213) 783-8272 TWX: 910-495-1773

NATIONAL SEMICONDUCTOR SOUTH-WEST REGIONAL OFFICE 17452 Irvine Boulevard, Suite M Tustin, California 92680 (714) 832-8113 TWX: 910-595-1523

CONNECTICUT

Commerce Park Danbury, Connecticut 06810 (203) 744-2350

DISTRICT SALES OFFICE 25 Sylvan Road South Westport, Connecticut 06880 (203) 226-6833

FLORIDA

AREA SALES OFFICE 2721 South Bayshore Drive, Suite 121 Miami, Florida 33133 (305) 446-8309 TWX: 810-848-9725

CARIBBEAN REGIONAL SALES OFFICE P.O. Box 6335 Clearwater, Florida 33518 (813) 441-3504

LLINOIS

NATIONAL SEMICONDUCTOR WEST-CENTRAL REGIONAL OFFICE 800 E. Northwest Highway, Suite 203 Mt. Prospect, Illinois 60056 (312) 394-8040 TWX: 910-689-3346

INDIANA

NATIONAL SEMICONDUCTOR NORTH-CENTRAL REGIONAL OFFICE P.O. Box 40073 Indianapolis, Indiana 46240 (317) 255-5822

KANSAS

DISTRICT SALES OFFICE 13201 West 82nd Street Lenexa, Kansas 66215 (816) 358-8102

MARYLAND

CAPITAL REGIONAL SALES OFFICE 300 Hospital Drive, No. 232 Glen Burnie, Maryland 21061 (301) 760-5220 TWX: 710-861-0519

MASSACHUSETTS

NORTH-EAST REGIONAL OFFICE No. 3 New England, Exec. Office Park Burlington, Massachusetts 01803 (617) 273-1350 TWX: 710-332-0166

MICHIGAN

DISTRICT SALES OFFICE 23629 Liberty Street Farmington, Michigan 48024 (313) 477-0400

MINNESOTA

DISTRICT SALES OFFICE 8053 Bloomington Freeway, Suite 101 Minneapolis, Minnesota 55420 (612) 888-3060 Telex: 290766

NEW JERSEY/NEW YORK CITY

MID-ATLANTIC REGIONAL OFFICE 301 Sylvan Avenue Englewood Cliffs, New Jersey 07632 (201) 871-4410 TWX: 710-991-9734

NEW YORK (UPSTATE)

CAN-AM REGIONAL SALES OFFICE 104 Pickard Drive Syracuse, New York 13211 (315) 455-5858

OHIO/PENNSYLVANIA/ W. VIRGINIA/KENTUCKY

EAST-CENTRAL REGIONAL OFFICE Financial South Building 5335 Far Hills, Suite 214 Dayton, Ohio 45429 (513) 434-0097

TEXAS

SOUTH-CENTRAL REGIONAL OFFIC 5925 Forest Lane, Suite 205 Dallas, Texas 75230 (214) 233-6801 TWX: 910-860-5091

WASHINGTON

DISTRICT OFFICE 300 120th Avenue N.E. Building 2, Suite 205 Bellevue, Washington 98005 (206) 454-4600

INTERNATIONAL SALES OFFICES

AUSTRALIA

NS ELECTRONICS PTY, LTD. Cnr. Stud Road & Mountain Highway Bayswater, Victoria 3153 Australia Telephone: 729-6333 Telex: 32096

CANADA

NATIONAL SEMICONDUCTOR CORP 1111 Finch Avenue West Downsview, Ontario, Canada (416) 635-9880 TWX: 610-492-1334

DENMARK

NATIONAL SEMICONDUCTOR SCANDINAVIA Vordingborgade 22 2100 Copenhagen Denmark Telephone: (01) 92-OBRO-5610 Telex: DK 6827 MAGNA

ENGLAND

NATIONAL SEMICONDUCTOR (UK) LTD. The Precinct Broxbourne, Hertfordshire England Telephone: Hoddesdon 69571 Telex: 267-204

FRANCE

NATIONAL SEMICONDUCTOR FRANCE S.A.R.L. 28, Rue de la Redoute 92:260-Fontenay-Aux-Roses Telephone: 660-81-40 TWX: NSF 25956F

HONG KONG

NATIONAL SEMICONDUCTOR HONG KONG LTD. 9 Lai Yip Street Kwun Tung, Kowloon Hong Kong Telephone: 3-458888

JAPAN

NATIONAL SEMICONDUCTOR JAPAN Nakazawa Building 1-19 Yotsuya, Shinjuku-Ku Tokyo, Japan 160 Telephone: 03-359-4571 Telex: J 28592

SWEDEN

NATIONAL SEMICONDUCTOR SWEDEN Sikvagen 17 13500 Tyreso Stockholm Sweden Telephone: (08) 712-04-80

WEST GERMANY

NATIONAL SEMICONDUCTOR GMBH 8000 Munchen 81 Cosimstrasse 4 Telephone: (0811) 915-027