

Random Access Memory Databook

- STATIC Rams
- TTL Rams
- TTL FIFOs
- ECL Rams

Random Access Memory DATABOOK

Static RAMs

TTL RAMs

TTL FIFOs

ECL RAMs

Physical Dimensions







TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable™ E-Z-LINKTM Anadig™ 5-Star Service™ ANS-R-TRAN™ **GENIXTM** APPSTM **GNXTM** Auto-Chem Deflasher™ HEX 3000™ **BI-FETTM HPCTM ІСМ**ТМ BI-FET IITM BI-LINETM INFOCHEX™ **BIPLANTM** Integral ISETM **BLCTM** Intelisplay™ **BLXTM ISETM** Brite-Lite™ ISE/06TM BTI TM ISE/08™ CheckTrack™ ISE/16TM СІМТМ ISE32TM **CIMBUSTM** KeyScan™ Clock ✓ Chek™ LMCMOSTM. M2CMOSTM СОМВОТМ COMBO ITM Macrobus™ COMBO II™ MacrocomponentTM COPSTM microcontrollers Meat ✓ Chek™ Datachecker® Microbus™ data bus **DENSPAKTM** MICRO-DAC™ DIBTM µtalker™

NAX 800TM Nitride Plus™ Nitride Plus Oxide™ **NMLTM** NOBUSTM NSC800™ NSX-16™ NS-XC-16™ NURAM™ OXISSTM. P2CMOSTM Perfect Watch™ Pharma Chek™ **PLANTM** Polycraft™ POSitalker™ Power & Control™ QUAD3000™ QUIKLOOK™ **RATTM** RTX16™ **SABRTM**

Script Chek™

SERIES/800™

Series 3000™

Series 32000®

SCXTM

Naked-8™

National®

STARPLEX IITM SuperChipTM SuperScriptTM SYS32TM TapePakTM **TDSTM** TeleGate™ The National Anthem® Time Chek™ TINATM TLCTM TrapezoidalTM TRI-CODE™ TRI-POLYTM TRI-SAFE™ TRI-STATE® TURBOTRANSCEIVER™ **VIPTM** VR32TM **XMOSTM XPUTM** Z STARTM 883B/RETSTM 883S/RETS™

Shelf Chek™

STARPLEXTM

SPIRETM

STARTM

StarlinkTM

LIFE SUPPORT POLICY

Digitalker®

DISTILLTM

DNR™

DPVMTM

ELSTAR™

DISCERN™

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

Microtalker™

MOLETM

MSTTM

MICROWIRE™

MICROWIRE/PLUSTM

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



Random Access Memory Databook Introduction

The Random Access Memory databook contains comprehensive technical information on National's volatile memory product lines. National offers a breadth of static-RAM products from high-speed, low-power MOS SRAMs to ultra-high-performance ECL RAMs.

Table of Contents

Section 1 Static RAMs	
NMC2147H 4096 x 1 Static RAM	1-3
NMC2148H 1024 x 4 Static RAM	-1-8
NMC6164AN/NMC6164AN-L 8192 x 8-Bit Static RAM	1-13
NMC61256N/NMC61256N-L 32,768 x 8-Bit Static RAM	1-18
Section 2 TTL RAMs	
TTL RAM Selection Guide	2-3
DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE® RAM, DM74S289 64-Bit Open-	
Collector RAM, DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM	2-4
DM85S06 Open-Collector, DM75S07/DM85S07 TRI-STATE, DM75S07A/DM85S07A	
High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAMs	2-12
DM75S68/DM85S68/DM75S68A/DM85S68A 16 x 4 Edge Triggered Registers	2-20
IDM29705/29705A 16 Word by 4-Bit Two-Port RAM/Register File	2-24
Section 3 TTL FIFOs	
DM75/85X431 64 x 8 No-Fall-Through FIFO Memory	3-3
DM75/85X432 128 x 4, DM75/85X433 128 x 5 No-Fall-Through FIFO Memories	3-9
Section 4 ECL RAMs	
DM10414/DM10414A 256 x 1 ECL Random Access Memory	4-3
DM10415/DM10415A 1024 x 1 ECL Random Access Memory	4-8
DM10422/DM10422A/DM10422A-7 1024-Bit (256 x 4) ECL RAM	4-13
DM10470/DM10470A 4096-Bit (4096 x 1) ECL RAMs	4-19
DM10474A/DM10474A-10/DM10474A-8 4096-Bit (1024 x 4) ECL RAMs	4-24
DM100422/DM100422A 1024-Bit (256 x 4) ECL RAM	4-30
DM100470/DM100470A 4096-Bit (4096 x 1) ECL RAMs	4-35
DM100474A/DM100474A-10/DM100474A-8 4096-Bit (1024 x 4) ECL RAM	4-40
Section 5 Physical Dimensions	

Alpha-Numeric Index

DM10414 256 x 1 ECL Random Access Memory4-3
DM10414A 256 x 1 ECL Random Access Memory4-3
DM10415 1024 x 1 ECL Random Access Memory
DM10415A 1024 x 1 ECL Random Access Memory4-8
DM10422 1024-Bit (256 x 4) ECL RAM4-13
DM10422A 1024-Bit (256 x 4) ECL RAM4-13
DM10422A-7 1024-Bit (256 x 4) ECL RAM4-13
DM10470 4096-Bit (4096 x 1) ECL RAM4-19
DM10470A 4096-Bit (4096 x 1) ECL RAM4-19
DM10474A 4096-Bit (1024 x 4) ECL RAM
DM10474A-8 4096-Bit (1024 x 4) ECL RAM
DM10474A-10 4096-Bit (1024 x 4) ECL RAM
DM100422 1024-Bit (256 x 4) ECL RAM4-30
DM100422A 1024-Bit (256 x 4) ECL RAM
DM100470 4096-Bit (4096 x 1) ECL RAM
DM100470A 4096-Bit (4096 x 1) ECL RAM
DM100474A 4096-Bit (1024 x 4) ECL RAM
DM100474A-8 4096-Bit (1024 x 4) ECL RAM
DM100474A-10 4096-Bit (1024 x 4) ECL RAM4-40
DM54S189 64-Bit (16 x 4) TRI-STATE RAM2-4
DM54S189A High Speed 64-Bit TRI-STATE RAM2-4
DM74S189 64-Bit (16 x 4) TRI-STATE RAM2-4
DM74S189A High Speed 64-Bit TRI-STATE RAM2-4
DM74S289 64-Bit Open Collector RAM2-4
DM75S07 TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM2-12
DM75S07A High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM2-12
DM75S68 16 x 4 Edge Triggered Registers
DM75S68A 16 x 4 Edge Triggered Registers2-20
DM75/85X431 64 x 8, No-Fall Through FIFO Memory
DM75/85X432 128 x 4, No-Fall Through FIFO Memory3-9
DM75/85X433 128 x 5, No-Fall Through FIFO Memory
DM85S06 Open-Collector Non-Inverting, 64-Bit (16 x 4) RAM
DM85S07 TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM2-12
DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAM2-12
DM85S68 16 x 4 Edge Triggered Register
DM85S68A 16 x 4 Edge Triggered Register2-20
IDM29705 16 Word By 4-Bit Two-Port RAM/Register File2-24
IDM29705A 16 Word By 4-Bit Two-Port RAM/Register File2-24
NMC2147H 4096 x 1 Static RAM
NMC2148H 1024 x 4 Static RAM
NMC6164AN 8192 x 8-Bit Static RAM1-13
NMC6164AN-L 8192 x 8-Bit Static RAM1-13
NMC61256N 32,768 x 8-Bit Static RAM1-18
NMC61256N-L 32,768 x 8-Bit Static RAM1-18

		(
			I	
	,			



Section 1 Static RAMs

Я



Section 1 Contents

DEVICE	DESCRIPTION	PAGE NUMBER
NMC2147H	4096 x 1 Static RAM	1-3
NMC2148H	1024 x 4 Static RAM	1-8
NMC6164AN, NMC6164AN-L	8192 x 8-Bit Static RAM	1-13
NMC61256N, NMC61256N-L	32,768 x 8-Bit Static RAM	1-18



NMC2147H 4096 x 1 Static RAM

General Description

The NMC2147H is a 4096-word by 1-bit static random access memory fabricated using N-channel silicon-gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.

The separate chip select input automatically switches the part to its low power standby mode when it goes high.

The output is held in a high impedance state during write to simplify common I/O applications.

Features

- All inputs and outputs directly TTL compatible
- Static operation-no clocks or refreshing required
- Automatic power-down
- High-speed-down to 35 ns access time
- TRI-STATE® output for bus interface
- Separate Data In and Data Out pins
- Single +5V supply
- Standard 18-pin dual-in-line package
- Available in MIL-STD-883 class B screening




MEMORY ARRAY ROW SELEC 1-0F-64 COLUMN I/O CIRCUITS O D_{OUT} (0) COLUMN SELECT TL/D/5257-1

Pin Names*


A0-A11	Address Input
WE (W)	Write Enable
CS (S)	Chip Select
D _{IN} (D)	Data In
D _{OUT} (Q)	Data Out
Vcc	Power (5V)
Vss	Ground

Order Number NMC2147HJ-1. NMC2147HJ-2, NMC2147HJ-3, or NMC2147HJ-3L NS Package Number J18A Order Number NMC2147HN-1. NMC2147HN-2, NMC2147HN-3 or NMC2147HN-3L NS Package Number N18A

Logic Symbol*



Connection Diagram*



*The symbols in parentheses are proposed industry standard.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage on Any Pin Relative to VSS -3.5V to +7VStorage Temperature Range -65°C to +150°C Power Dissipation 1.2W DC Output Current 20 mA

Bias Temperature Range -65°C to +135°C 300°C

Lead Temperature (Soldering, 10 sec.)

Truth Table*

CS (S)	WE (W)	DIN (D)	DOUT (Q)	Mode	Power
Н	Х	Х	Hi-Z	Not Selected	Standby
L	L	Н	Hi-Z	Write 1	Active
L	L	L	Hi-Z	Write 0	Active
L	Н	Х	DOUT	Read	Active

DC Electrical Characteristics TA = 0° C to $+70^{\circ}$ C, VCC = 5V \pm 10% (Notes 1 and 2)

Symbol	Parameter	Conditions	NMC2147H-3L		NMC2147H-1 NMC2147H-2 NMC2147H-3		NMC2147H		Units
			Min	Max	Min	Max	Min	Max	
ILI	Input Load Current (All Input Pins)	VIN = 0V to 5.5V, VCC = Max		10		10		10	μА
ILO	Output Leakage Current			50		50		50	μА
VIL	Input Low Voltage	nput Low Voltage		0.8	-3.0	0.8	-3.0	0.8	٧
VIH	Input High Voltage		2.0	6.0	2.0	6.0	2.0	6.0	٧
VOL	Output Low Voltage	IOL = 8.0 mA		0.4		0.4		0.4	٧
VOH	Output High Voltage	IOH = -4.0 mA	2.4		2.4		2.4		٧
ICC	ICC Power Supply VIN = 5.5V, TA = 0° Current Output Open			125		180		160	mA
ISB	Standby Current	VCC = Min to Max, CS = VIH		20		30		20	mA
IPO	Peak Power-On			30		40		30	mA

Capacitance TA = 25°C, f = 1 MHz (Note 3)

Symbol	Parameter	Conditions	Min	Max	Units
CIN	Address/Control Capacitance	VIN = 0V		5	pF
COUT	Output Capacitance	VOUT = 0V		6	pF


Note 1: The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

Note 2: These circuits require 500 µs time delay after VCC reaches the specified minimum limit to ensure proper orientation after power-on. This allows the internally generated substrate bias to reach its functional level.

Note 3: This parameter is guaranteed by periodic testing.

AC Test Conditions

Input Test Levels GND to 3.0V Input Rise and Fall Times 5 ns Input Timing Reference Level 1.5V Output Timing Reference Level (H-1) 1.5V Output Timing Reference Level 0.8V and 2.0V (H-2, H-3, H-3L) **Output Load** See Figure 1



TL/D/5257-4

FIGURE 1. Output Load

^{*}Symbols in parentheses are proposed industry standard.


Read Cycle AC Electrical Characteristics TA = 0°C to 70°C, VCC = 5V ±10% (Note 1)

Symbol		Parameter	NMC21	47H-1	NMC21	47H-2		147H-3 47H-3L	NMC2	147H	Units
Alternate	Standard	raidilletei	Min	Max	Min	Max	Min	Max	Min	Max	Onits
t _{RC}	TAVAV	Read Cycle Time	35		45		55		70		ns
t _{AA}	TAVQV	Address Access Time		35		45		55		70	ns
t _{ACS}	TSLQV	Chip Select Access Time (Notes 4)		35		45		55		70	ns
t _{LZ}	TSLQX	Chip Select to Output Active (Note 5)	5		5		10		10		ns
t _{HZ}	TSHQZ	Chip Deselect to Output TRI-STATE (Note 5)	0	30	0	30	0	30	0	30	ns
tон	TAXQX	Output Hold from Address Change	5		5		5		5		ns
t _{PU}	TSLIH	Chip Select to Power-Up	0		0		0		0		ns
t _{PD}	TSHIL	Chip Deselect to Power-Down		20		20		20		30	ns


Max Access/Current	NMC2147H-1	NMC2147H-2	NMC2147H-3	NMC2147H-3L	NMC2147H
Access (TAVQV—ns)	35	45	55	55	70
Active Current (ICC—mA)	180	180	180	125	160
Standby Current (ISB—mA)	30	30	30	20	20

Read Cycle Waveforms*

Read Cycle 1 (Continuous Selection $\overline{CS} = VIL$, $\overline{WE} = VIH$)



TL/D/5257-5



TL/D/5257-6

Note 4: Addresses must be valid coincident with or prior to the chip select transition from high to low.


Note 5: Measured ±50 mV from steady state voltage. This parameter is sampled and not 100% tested.


^{*}The symbols in parentheses are proposed industry standard.

Write Cycle AC Electrical Characteristics TA = 0°C to 70°C, VCC = 5V ± 10% (Note 1)

Symbol		Parameter	NMC21	47H-1	NMC21	147H-2	NMC21	147H-3 47H-3L	NMC2	147H	Units
Alternate	Standard		Min	Max	Min	Max	Min	Max	Min	Max	
twc	TAVAV	Write Cycle Time	35		45		55		70		ns
tcw	TSLWH	Chip Select to End of Write	35		45		45		55		ns
t _{AW}	TAVWH	Address Valid to End of Write	35		45		45		55		ns
t _{AS}	TAVSL TAVWL	Address Set-Up Time	0		0		; o		0		ns
twp	TWLWH	Write Pulse Width	20		25		25		40		ns
twR	TWHAX	Write Recovery Time	0		0		10		15		ns
t _{DW}	TDVWH	Data Set-Up Time	20		25		25		30		ns
t _{DH}	TWHDX	Data Hold Time	10		10		10		10		ns
twz	TWLQZ	Write Enable to Output TRI-STATE (Note 5)	0	20	0	25	0	25	0	35	ns
tow	TWHQX	Output Active from End of Write (Note 5)	0		0		0		0		ns

Write Cycle Waveforms* (Note 6)





TL/D/5257-8

Note 6: The output remains TRI-STATE if the $\overline{\text{CS}}$ and $\overline{\text{WE}}$ go high simultaneously. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ or both must be high during the address transitions to prevent an erroneous write.

^{*}The symbols in parentheses are proposed industry standard.

August 1986



NMC2148H 1024 x 4 Static RAM


General Description

The NMC2148H is a 1024-word by 4-bit static random access memory fabricated using N-channel silicon-gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data

The separate chip select input automatically switches the part to its low power standby mode when it goes high. Common input/output pins are provided.

Features

- All inputs and outputs directly TTL compatible
- Static operation—no clocks or refreshing required
- Automatic power-down
- High-speed—down to 45 ns access time
- TRI-STATE® output for bus interface
- Common data I/O pins
- Single +5V supply
- Standard 18-pin dual-in-line package



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin with Respect to VSS

Storate Temperature

Temperature with Bias

DC Output Current

Power Dissipation

Lead Temperature (Soldering, 10 sec.)

-3.5V to +7V

-65°C to +150°C

-10°C to +85°C

20 mA

20 mA

300°C

Truth Table

CS	WE	1/0	Mode	Power
н	Х	Hi-Z	Standby	Standby
L	L	Н	Write 1	Active
L	L	L	Write 0	Active
L	Н	DOUT	Read	Active

DC Electrical Characteristics TA = 0°C to +70°C, VCC = 5V ± 10% (Notes 1 and 2)

Symbol	Parameter	Conditions	NMC2148H-L NMC2148H-3L		NMC2148H NMC2148H-2 NMC2148H-3		Units
			Min	Max	Min	Max	
ILI	Input Load Current (All Input Pins)	VIN = 0V to 5.5V, VCC = Max		10		10	μА
ILO	Output Leakage Current	CS = VIH, VOUT = GND to 4.5V, VCC = Max		50		50	μА
VIL	Input Low Voltage		-2.5	0.8	-2.5	0.8	٧
VIH	Input High Voltage		2.1	6.0	2.1	6.0	٧
VOL	Output Low Voltage	IOL = 8.0 mA		0.4		0.4	٧
VOH	Output High Voltage	IOH = −4.0 mA	2.4		2.4		٧
ICC	Power Supply Current	VIN = 5.5V, TA = 0°C, Output Open		125		180	mA
ISB	Standby Current	VCC = Min to Max, $\overline{\text{CS}}$ = VIH		20		30	mA
IPO	Peak Power-On Current	VCC = VSS to VCC Min, CS = Lower of VCC or VIH Min		30		40	mA
IOS	Output Short Circuit Current	VOUT = GND to VCC		250		250	mA

Capacitance TA = 25°C, f = 1.0 MHz (Note 3)

Symbol	Parameter	Conditions	Min	Max	Units
CIN	Address/Control Capacitance	VIN = 0V		5	pF
CI/O	Input/Output Capacitance	VI/O⊱ OV		7	pF


Note 1: The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

Note 2: These circuits require 500 µs time delay after VCC reaches the specified minimum limit to ensure proper operation after power-on. This allows the internally generated substrate bias to reach its functional level.

Note 3: This parameter is guaranteed by periodic testing.

AC Test Conditions

Input Test Levels GND to 3.0V
Input Rise and Fall Times 5 ns
Input Timing Reference Level 1.5V
Output Timing Reference Levels 0.8V and 2.0V
Output Load See Figure 1



TL/D/7404-4


Read Cycle AC Electrical Characteristics TA = 0° C to $+70^{\circ}$ C, VCC = 5V $\pm 10^{\circ}$ (Note 1)

Symbol		Parameter	NMC2148H-2		NMC2148H-3 NMC2148H-3L		NMC2148H NMC2148H-L		Units
Alternate	Standard		Min	Max	Min	Max	Min	Max	
t _{RC}	TAVAV	Read Cycle Time	45		55		70		ns
t _{AA}	TAVQV	Address Access Time		45		55		70	ns
t _{ACS1}	TSLQV1	Chip Select Access Time (Notes 4 and 5)		45		55		70	ns
t _{ACS2}	TLSQV2	Chip Select Access Time (Notes 4 and 6)		55		65		80	ns
t_{LZ}	TSLQX	Chip Select to Output Active (Note 7)	20		20		20		ns
t _{HZ}	TSHQZ	Chip Deselect to Output TRI-STATE (Note 7)	0	20	0	20	0	20	ns
tOH	TAXQX	Output Hold from Address Change	5		5		5		ns
t _{PU}	TSLIH	Chip Select to Power-Up	0		0		0		ns
t _{PD}	TSHIL	Chip Deselect to Power-Down		30		30		30	ns

Max Access/Current	NMC2148H-2	NMC2148H-3	NMC2148H	NMC2148H-3L	NMC2148H-L
Access (TAVQV—ns)	45	55	70	55	70
Active Current (ICC—mA)	180	180	180	125	125
Standby Current (ISB—mA)	30	30	30	20	20


Read Cycle Waveforms*

Read Cycle 1 (Continuous Selection $\overline{CS} = VIL$, $\overline{WE} = VIH$)



TL/D/7404-5

Read Cycle 2 (Chip Select Switched, $\overline{WE} = VIH$) (Note 4)



TL/D/7404-6

Note 4: Addresses must be valid coincident with or prior to the chip select transition from high to low.

Note 5: Chip deselected longer than 55 ns.

Note 6: Chip deselected less than 55 ns.

Note 7: Measured ± 50 mV from steady state voltage. This parameter is sampled and not 100% tested.


*The symbols in parentheses are proposed industry standard.

Write Cycle AC Electrical Characteristics TA = 0° C to $+70^{\circ}$ C, VCC = $5V \pm 10\%$ (Note 1)


Syn	nbol	Parameter	NMC21	148H-2	NMC21		NMC2 NMC21		Units
Alternate	Standard		Min	Max	Min	Max	Min	Max	
twc	TAVAV	Write Cycle Time	45		55		70		ns
tcw	TSLWH	Chip Select to End of Write	40		50		65		ns
t _{AW}	TAVWH	Address Valid to End of Write	40		50		65		ns
t _{AS}	TAVSL TAVWL	Address Set-Up Time	0		0		0		ns
t _{WP}	TWLWH	Write Pulse Width	35		40		50		ns
t _{WR}	TWHAX	Write Recovery Time	5		5		5		ns
t _{DW}	TDVWH	Data Set-Up Time	20		20		25		ns
t _{DH}	TWHDX	Data Hold Time	0		0		0		ns
t _{WZ}	TWLQZ	Write Enable to Output TRI-STATE (Note 7)	0	15	0	20	0	25	ns
tow	TWHQX	Output Active from End of Write (Note 7)	0		0		0		ns

Write Cycle Waveforms* (Note 8)

Write Cycle 1 (Write Enable Limited)



Write Cycle Waveforms* (Note 8) (Continued)



TL/D/7404-8

Note 8: The output remains TRI-STATE if the \overline{CS} and \overline{WE} go high simulataneously. \overline{WE} or \overline{CS} or both must be high during the address transitions to prevent an erroneous write.

*Symbols in parentheses are proposed industry standard.



ADVANCED INFORMATION



NMC6164AN/6164AN-L 8192 x 8-Bit Static RAM

March 1987

General Description

The NMC6164A/6164AN-L is an 8192 by 8-bit, new generation, static RAM. It is fabricated with National's proprietary microCMOS double-polysilicon technology which combines high performance and high density with low power consumption and excellent reliability.

The NMC6164A/6164AN-L operates with a single 5V power supply with $\pm 10\%$ tolerance. Additional battery back-up operation is available (L version) for data retention down to 2V, with low standby current.


Packaging is available in standard 28-pin plastic DIP.

In addition to the inputs and outputs being TTL compatible, the outputs are also CMOS compatible, in that capacitive loads are driven to V_{CC} or V_{SS} .

Features


- Single power supply: 5V ±10%
- Fast access time 45 ns/55 ns/70 ns max
- Equal access and cycle times
- Completely static RAM: no clock or timing strobe required
- Low standby power and low power operation Standby: 10 µW, typical Operation: 10 mW/MHz, typical
- Battery back-up operation available (L version) with data retention supply voltage: 2V-5.5V
- Common data input and output, TRI-STATE® output
- TTL compatible: all inputs and outputs
- CMOS compatible: outputs drive capacitive loads to V_{CC} or V_{SS}
- Standard 28-pin package configuration

Block and Connection Diagrams



CMOS





Order Number NMC6164AN or NMC6164AN-L See NS Package Number N28B

Order Number	NMC6164AN-45L	NMC6164AN-45	NMC6164AN-55I	NMC6164AN-55	NMC6164AN-70L	NMC6164AN-70
Parameter	NWC0104AN-45L	MMC6164AN-45	NWC6164AN-55L	NIVICO 104AN-55	NINCO 104AI4-70L	NWC6164AN-70
Access Time (ns)	45	45	55	55	70	70
I _{CC} Standby,	100 μΑ	2 mA	100 μΑ	2 mA	100 μΑ	2 mA

TL/D/8808-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Recommended DC Operating Conditions

Min	Max	Units
4.5	5.5	٧
0	0	V
2.2	6.0	V
$V_{CC}-0.2$	$V_{CC} + 0.2$	٧
-0.3	0.8	٧
-0.3	0.2	V
0	70	°C
	4.5 0 2.2 V _{CC} - 0.2 -0.3 -0.3	4.5 5.5 0 0 0 2.2 6.0 V _{CC} - 0.2 V _{CC} + 0.2 -0.3 0.8 -0.3 0.2

DC Electrical Characteristics at recommended operating conditions

Sym	lodr	Parameter	Conditions	Min	Max	Units
ILI		Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}	-2	2	μΑ
lLO		Output Leakage Current	$\overline{\text{CS1}} = \text{V}_{\text{IH}} \text{ or CS2} = \text{V}_{\text{IL}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}}$ $\text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$	-2	2	μΑ
lcc		Active Quiescent Current, TTL	All Inputs at TTL Levels		25	mA
lcc	Std	Active Quiescent Current, CMOS	All Inputs at CMOS Levels		2	mA
	L				100	μΑ
ICC1		Average Operating Current, TTL	$\begin{array}{l} t_{RC} = t_{RC} \text{Min} \\ \hline CS1 = V_{IL} \text{TTL and CS2} = V_{IH} \text{TTL} \\ I_{I/O} = 0 \text{mA} \\ \text{All Inputs at TTL Levels} \end{array}$		50	mA
		Average Operating Current, CMOS	$\begin{array}{l} t_{RC} = t_{RC} \text{Min} \\ \hline CS1 = V_{IL} \text{CMOS and CS2} = V_{IH} \text{CMOS} \\ I_{I/O} = 0 \text{mA} \\ \text{All Inputs at CMOS Levels} \end{array}$		30	mA
ISB	Std	Standby Power Supply Current	CS1 = V _{IH} TTL or CS2 = V _{IL} TTL		4	mA
	L				2	mA
I _{SB1}	Std	Standby Power Supply Current	CS1 = V _{IH} CMOS or CS2 = V _{IL} CMOS		2	mA
	L				100	μΑ
V _{OL}		Output Low Voltage, TTL	$I_{OL} = 8 \text{ mA}$		0.4	٧
		Output Low Voltage, CMOS	$I_{OL} = \pm 10 \mu A$	-0.2	0.2	٧
VoH		Output High Voltage, TTL	$I_{OH} = -4.0 \text{ mA}$	2.4		٧
		Output High Voltage, CMOS	$I_{OH} = \pm 10 \mu A$	V _{CC} - 0.2	V _{CC} + 0.2	V

Capacitance

Symbol	Parameter	Conditions	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V (Note 5)	8	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} = 0V (Note 5)	10	pF

Truth Table

Mode	WE	CS1	CS2	ŌĒ	I/O	Current
Not Selected	*	Н	*	*	Hi-Z	I _{SB} , I _{SB1}
(Power Down)	*	*	L	*	Hi-Z	I _{SB} , I _{SB1}
Output Disabled	Н	L	Н	Н	Hi-Z	Icc, Icc1
Read	Н	L	Н	L	D _{OUT}	Icc, Icc1
Write	L	L	Н	*	D _{IN}	I _{CC} , I _{CC1}

*Don't Care (H or L) H = Logic HIGH Level L = Logic LOW Level

AC Electrical Characteristics* (Note 1)

		NMC6164AN/6164AN-L						
Symbol	Parameter		45	-	55	-	70	Units
		Min	Max	Min	Max	Min	Max	
READ CY	CLE (Note 4)							
t _{RC}	Read Cycle Time	45		55		70		ns
t _{AA}	Address Access Time		45		55		70	ns
t _{CO1}	Chip Selection (CS1) to Output Valid		45		55		70	ns
t _{CO2}	Chip Selection (CS2) to Output Valid		45		55		70	ns
tOE	Output Enable (OE) to Output Valid		20		25		30	ns
t _{LZ1}	Chip Selection (CS1) to Output Active (Note 12)	15		15		15		ns
t _{LZ2}	Chip Selection (CS2) to Output Active (Note 12)	15		15		15		ns
toLZ	Output Enable (OE) to Output Active (Note 12)	5		5		5		ns
t _{HZ1}	Chip Deselection (CS1) to Output in Hi-Z (Notes 2 and 3)	0	20	0	25	0	30	ns
t _{HZ2}	Chip Deselection (CS2) to Output in Hi-Z (Notes 2 and 3)	0	20	0	25	0	30	ns
tonz	Output Disable (OE) to Output in Hi-Z (Notes 2 and 3)	0	15	0	20	0	25	ns
toha	Output Hold from Address Change	5		5		5		ns
WRITE C'	YCLE							
twc	Write Cycle Time	45		55		70		ns
t _{CW1}	Chip Selection (CS1) to End of Write (Note 10)	40		50		60		ns
t _{CW2}	Chip Selection (CS2) to End of Write	40		50		60		ns
t _{AS}	Address Setup Time (Note 7)	0		0		0		ns
t _{AW}	Address Valid to End of Write	40		50		60		ns
t _{WP}	Write Pulse Width (Note 6)	35		40		50		ns
t _{WR1}	Write Recovery Time from CS1 (Note 8)	0		0		0		ns
t _{WR2}	Write Recovery Time from CS2 (Note 8)	0		0		0		ns
t _{WHZ}	Beginning of Write to Output in Hi-Z (Note 9)	0	15	0	20	0	25	ns
t _{DW}	Data Valid to Write Time Overlap	20		25		35		ns
t _{DH}	Data Hold from End of Write	0		0		0		ns
tonz	Output Disable (OE) to Output in Hi-Z	0	15	0	20	0	25	ns
tow	Output Active from End of Write	0		0		0		ns

^{*}Applies to Standard and L Versions.

Note 1: AC test conditions $T_A = 0$ °C to +70°C, $V_{CC} = 5V \pm 10$ %.

Note 2: t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are determined as:

High to TRI-STATE, measured V_{OH} (DC) -0.10VLow to TRI-STATE, measured V_{OL} (DC) +0.10V

Note 3: At any given temperature and voltage condition, thz MAX is less than tLZ MIN, both for a given device and from device to device (guaranteed, not tested).

Note 4: WE is high for read cycle.

Note 5: $T_A = 25$ °C, f = 1.0 MHz. This parameter is sampled and not 100% tested.

Note 6: A write occurs during the overlap (twp) of a low CS1 and a high CS2 and a low WE.

Note 7: t_{AS} is measured from the address changes to the beginning of the write.

Note 8: t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of the write cycle.

Note 9: If CS1 is low and CS2 is high during this period, I/O pins are in the output state. At this time, the data input signals of opposite phase to the outputs must not be applied.


Note 10: If the CST low transition occurs simultaneously with the WE low transition or after the WE transition, the outputs will remain in a Hi-Z state.

Note 11: CS2 controls the address buffers, \overline{WE} buffer, $\overline{CS1}$ buffer, $\overline{D_{IN}}$ buffer and \overline{OE} buffer. When CS2 controls the data retention mode, all inputs (address, I/O, \overline{WE} , $\overline{CS1}$, \overline{OE}) can be in the high impedance state. When $\overline{CS1}$ controls the data retention mode, CS2 must be at V_{IH} , CMOS. All other input levels (address, \overline{OE} , \overline{WE} , I/O) can be in the high impedance state.

Note 12: Output active level is defined as steady state TRI-STATE level $\pm 0.1 V$.


AC Test Conditions

 $\label{eq:local_$




(Including Jig & Probe Capacitance)

TL/D/8808-3



Timing Waveforms (Continued)




TL/D/8808-6

Low V_{CC} Data Retention (L Version)

Symbol	Parameter	Conditions	Min	Max	Units
V _{DR1}	V _{CC} for Data Retention	CS1 > V _{IH} , CMOS (Note 11) CS2 > V _{IH} , CMOS	2.0	5.5	٧
V _{DR2}	V _{CC} for Data Retention	CS2 < V _{IL} , CMOS (Note 11)	2.0	5.5	٧
ICCDR1	Data Retention Current	$V_{CC} = 2V$ $\overline{CS1} > V_{IH}$, CMOS $CS2 > V_{IH}$, CMOS		40	μΑ
I _{CCDR2}	Data Retention Current	V _{CC} = 2V CS2 < V _{IL} , CMOS		40	μΑ
tCDR	Chip Deselect to Data Retention Time	See Retention Waveform	0		ns
t _R	Operation Recovery Time	See Retention Waveform	t _{RC}		ns

Low V_{CC} Data Retention Waveforms



TL/D/8808-8

ADVANCED INFORMATION

April 1987

NMC61256N/NMC61256N-L 32,768 x 8-Bit Static RAM

General Description

The NMC61256N/NMC61256N-L is a 32,768 by 8-bit, new generation static RAM. It is fabricated with National's proprietary microCMOS double-polysilicon technology which combines high performance and high density with low power consumption and excellent reliability.

The NMC61256N/NMC61256N-L operates with a single 5V power supply with $\pm 10\%$ tolerance. Additional battery back-up operation is available (L version) for data retention down to 2V, with low standby current.


Packaging is in standard 28-pin plastic DIP.

In addition to the inputs and outputs being TTL compatible, the outputs are also CMOS compatible, in that capacitive loads are driven to V_{CC} or V_{SS} .


Features

- Single power supply: 5V ±10%
- Fast access time 70 ns/100 ns/120 ns max
- Equal access and cycle times
- Completely static RAM: no clock or timing strobe required
- Low standby power and low power operation Standby: 50 μW, typical
 Operation: 10 mW/MHz, typical
- Battery back-up operation available (L version) with data retention supply voltage: 2V-5.5V
- Common data input and output, TRI-STATE® output
- TTL compatible: all inputs and outputs
- CMOS compatible: outputs drive capacitive loads to V_{CC} or V_{SS}
- Standard 28-pin package configuration

Block and Connection Diagrams



Dual-In-Line Package



Top View

Order Number NMC61256N or NMC61256N-L See NS Package Number N28A

Order Number Parameter	NMC61256N-70L	NMC61256N-70	NMC61256N-100L	NMC61256N-100	NMC61256N-120L	NMC61256N-120
Access Time (ns)	70	70	100	100	120	120
I _{CC} Standby, CMOS	500 μΑ	2 mA	500 μA	2 mA	500 μΑ	2 mA

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD rating to be determined.

Recommended DC Operating Conditions

Oorialtions	Min	Max	Units
V _{CC} Supply Voltage	4.5	5.5	٧
V _{SS} Supply Voltage	0	0	٧
V _{IH} , Input High Voltage (Logic 1) TTL CMOS	2.2 V _{CC} – 0.2	6.0 V _{CC} + 0.2	V V
V _{IL} , Input Low Voltage (Logic 0) TTL CMOS	-0.3 -0.3	0.8 0.2	V V
T _{OPR} , Operating Temp	0	70	°C

DC Electrical Characteristics at recommended operating conditions

Syn	lodn	Parameter	Conditions	Min	Max	Units
l _{LI}		Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}	-2	2	μΑ
lro	I _{LO} Output Leakage Current		\overline{CS} or $\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}	-2	2	μΑ
ICC Active Quiescent Current, TTL		Active Quiescent Current, TTL	All Inputs at TTL Levels $\overline{\text{CS}} = \text{V}_{\text{IL}} \text{TTL}, \text{I}_{\text{I/O}} = \text{0 mA}$		25	mA
Icc	Std.				2	mA
	L	•	$\overline{\text{CS}} = V_{\text{IL}} \text{ CMOS}, I_{\text{I/O}} = 0 \text{ mA}$		500	μΑ
I _{CC1}		Average Operating Current, TTL	$T_{RC} = T_{RC}$ Min $\overline{CS} = V_{IL}$ TTL, $I_{I/O} = 0$ mA All Inputs at TTL Levels		50	mA
		Average Operating Current, CMOS	$T_{RC} = T_{RC}$ Min $\overline{CS} = V_{IL}$ TTL, $I_{I/O} = 0$ mA All Inputs at CMOS Levels		30	mA
I _{SB}	Std.	Standby Power Supply Current	CS = V _{IH} TTL		4	mA
	L		$I_{I/O} = 0 \text{ mA}$		2	mA
I _{SB1}	Std.	Standby Power Supply Current	CS = V _{IH} CMOS		2	mA
	L				500	μΑ
V _{OL}		Output Low Voltage, TTL	I _{OL} = 8 mA		0.4	٧
		Output Low Voltage, CMOS	I _{OL} = ±10 μA	-0.2	0.2	٧
V _{OH}		Output High Voltage, TTL	I _{OH} = −4 mA	2.4		٧
		Output High Voltage, CMOS	I _{OH} = ±10 μA	V _{CC} - 0.2	V _{CC} + 0.2	٧

Capacitance

Symbol	Parameter	Conditions	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V (Note 5)	8	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} = 0V (Note 5)	10	pF

Truth Table

Mode	WE	CS	ŌĒ	1/0	Current
Not Selected (Power Down)	•	Н	•	Hi-Z	I _{SB} , I _{SB1}
Output Disabled	Н	L	Н	Hi-Z	Icc, Icc1
Read	Н	L	L	D _{OUT}	Icc, Icc1
Write	L	L		DiN	lcc, lcc1

^{• =} Don't care (H or L), H = Logic HIGH Level, L = Logic LOW Level

taw

twp

twR

twhz

tow

t_{DH}

tonz

tow

AC Electrical Characteristics* (Note 1) NMC61256N/NMC61256N-L **Symbol** Parameter -70 -100 -120 Units Min Max Min Max Min Max **READ CYCLE** (Note 4) Read Cycle Time 70 100 120 ns Address Access Time 70 100 120 t_{AA} ns Chip Selection (CS) to Output Valid 70 100 120 tco ns Output Enable (OE) to Output Valid 30 50 60 ns toe Chip Selection (CS) to Output Active (Note 11) tı 7 15 15 15 ns Output Enable (OE) to Output Active (Note 11) 5 5 5 tolz ns Chip Deselection (CS) to Output in Hi-Z (Notes 2 and 3) 0 0 tHZ 0 30 35 40 Output Disable (OE) to Output in Hi-Z (Notes 2 and 3) 0 25 0 35 0 40 t_{OHZ} ns Output Hold from Address Change 5 10 10 ns **tOHA** WRITE CYCLE Write Cycle Time 70 100 120 twc ns Chip Selection (CS) to End of Write (Note 10) 60 80 85 ns tcw Address Setup Time (Note 7) 0 0 0 tAS ns Address Valid to End of Write 60 80 85 ns

40

0

0

30

0

0

0

25

25

60

0

0

35

0

0

0

35

35

70

0

0

40

0

0

0

40

40

ns

ns

ns

ns

ns

ns

ns

Note 1: AC test conditions $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 10\%$.

Output Active from End of Write

Write Pulse Width (Note 6)

Write Recovery Time from CS (Note 8)

Output Disable (OE) to Output in Hi-Z

Data Valid to Write Time Overlap

Data Hold from End of Write

Beginning of Write to Output in Hi-Z (Note 9)

Note 2: tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are determined as:

High to TRI-STATE, measured VOH (DC) - 0.10V

Low to TRI-STATE, measured VOL (DC) + 0.10V

Note 3: At any given temperature and voltage condition, t_{HZ MAX} is less than t_{LZ MIN}, both for a given device and from device to device (guaranteed not tested). Note 4: WE is high for read cycle.

Note 5: $T_A = 25$ °C, f = 1.0 MHz. This parameter is sampled and not 100% tested.

Note 6: A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .

Note 7: t_{AS} is measured from the address changes to the beginning of the write.


Note 8: two is measured from the earliest of CS or WE going high to the end of the write cycle.

Note 9: If CS is low during this period, I/O pins are in the output state. At this time, the data input signals of opposite phase to the outputs must not be applied. Note 10: If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the outputs will remain in a Hi-Z state.

Note 11: Output active level is defined as steady state TRI-STATE level ±0.1V.

AC Test Conditions


 $V_{IH} = 3.0V, V_{IL} = 0.0V$ Input pulse levels: Input rise and fall times: All input timing reference levels: 1.5V Output timing reference levels: $V_{OH} = 2.0V, V_{OI} = 0.8V$





TL/D/8807-3

^{*}Applies to Standard and L Versions.










TL/D/8807-5

Timing Waveforms (Continued)




TL/D/8807-6

Low V_{CC} Data Retention (L Version)

Symbol	Parameter	Parameter Conditions		Max	Units
V _{DR}	V _{CC} for Data Retention	CS > VIH, CMOS	2.0	5.5	٧
ICCDR	Data Retention Current	V _{CC} = 2V CS > V _{IH} , CMOS		200	μΑ
tcor	Chip Deselect to Data Retention Time	See Retention Waveform	0		ns
t _R	Operation Recovery Time	See Retention Waveform	t _{RC}		ns

Low V_{CC} Data Retention Waveform



TL/D/8807-7



Section 2
TTL RAMs



Section 2 Contents

		PAGE NUMBER
TTL RAM Selection Guide		2-3
DEVICE	DESCRIPTION	
DM54S189, DM74S189	64-Bit (16 x 4) TRI-STATE RAM	2-4
DM74S289	64-Bit Open-Collector RAM	2-4
DM54S189A, DM74S189A	High Speed 64-Bit TRI-STATE RAM	2-4
DM85S06	Open Collector	2-12
DM75S07, DM85S07	TRI-STATE	2-12
DM75S07A, DM85S07A	High Speed TRI-STATE Non-Inverting, 64-Bit	
	(16 x 4) RAMs	2-12
DM75S68A, DM85S68, DM75S68A, DM85S68A	16 x 4 Edge Triggered Registers	2-20
IDM29705, 29705A	16 Word by 4-Bit Two Port RAM/Register File	2-24

TTL RAM Selection Guide



Size (Bits)	Organization	Outputs*	Pins (DIP)	P/N	TAA	Icc	Temp
INVERTI	NG RAMS						
64	16 x 4	TS	16	DM54S189	50	110	-55°C to +125°C
	16 x 4	TS	16	DM74S189	35	110	0°C to +70°C
	16 x 4	TS	16	DM54S189A	30	100	-55°C to +125°C
	16 x 4	TS	16	DM74S189A	25	100	0°C to +70°C
	16 x 4	ОС	16	DM74S289	35	110	0°C to +70°C
NON-INV	ERTING RAMS						
64	16 x 4	TS	16	DM75S07	50	100	-55°C to +125°C
	16 x 4	TS	16	DM85S07	35	100	0°C to +70°C
	16 x 4	TS	16	DM75S07A	30	100	-55°C to +125°C
	16 x 4	TS	16	DM85S07A	25	100	0°C to +70°C
	16 x 4	ос	16	DM85S06	35	100	0°C to +70°C
EDGE T	RIGGERED REGISTE	RS					
64	16 x 4	TS	18	DM75S68	55	100	-55°C to +125°C
	16 x 4	TS	18	DM85S68	40	100	0°C to +70°C
	16 x 4	TS	18	DM75S68A	45	100	-55°C to +125°C
	16 x 4	TS	18	DM85S68A	24	100	0°C to +70°C

^{*}TS = TRI-STATE® outputs

OC = Open Collector outputs



April 1987

DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE® RAM DM74S289 64-Bit Open-Collector RAM DM54S189A/DM74S189A High Speed 64-Bit TRI-STATE RAM

General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25~mA, only one-eighth that of a DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totem-pole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM74S289.

Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM74S189 outputs are bus connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired

Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is


available at the outputs when the read/write input is high and the chip-enable is low. When the chip-enable is high, the outputs will be in the high-impedance state.

The fast access time of the DM74S189A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns. The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM74S189A outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

Features

- Schottky-clamped for high speed applications (S189A)
 Access from chip-enable input
 17 ns max
 Access from address inputs
 25 ns max
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads (S189, S189A)
- DM74S289 are functionally equivalent and have opencollector outputs
- DM54SXXX is guaranteed for operation over the full military temperature range of -55°C to +125°C
- Compatible with most TTL circuits
- Chip-enable input simplifies system decoding

Connection Diagram



DM74S189J, DM74S189AJ, DM74S289J, DM74S189N, DM74S189AN or DM74S289N See NS Package Number J16A or N16E

Order Number DM54S189J, DM54S189AJ,

Truth Table

	lnp	uts	
Function	Chip- Enable	Read/ Write	Output
Write (Store Complement of Data)	L	L	High-Impedance
Read	L	Н	Stored Data
Inhibit	Н	Х	High-Impedance

H = High Level, L = Low Level, X = Don't Care

Absolute Maximum Rat	ings (Note 1)	Operating Condit	ions		
If Military/Aerospace specified decontact the National Semiconduc Distributors for availability and spec	tor Sales Office/	Supply Voltage (V _{CC}) DM54S189	Min 4.5	Max 5.5	Units V
Supply Voltage, V _{CC}	7.0V	DM74S189, DM74S289	4.75	5.25	V
Input Voltage	5.5V	Temperature (T _A)			
Output Voltage	5.5V	DM54S189	-55	+ 125	°C
Storage Temperature Range	-65°C to +150°C	DM74S189, DM74S289	0	+70	°C
Lead Temperature (Soldering, 10 sec.)	+300°C				

DM54S189, DM74S189, DM74S289 Electrical Characteristics over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

Symbol	Parameter	Coi	nditions	Min	Тур	Max	Units
V _{IH}	High Level Input Voltage			2			٧
V _{IL}	Low Level Input Voltage					0.8	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$l_{OH} = -2.0 \text{ mA},$ DM54S189	2.4	3.4		٧
			$I_{OH} = -6.5 \text{ mA},$ DM74S189	2.4	3.2		v
ICEX	High Level Output Current	V _{CC} = Min	V _{OH} = 2.4V			40	μΑ
	Open Collector Only		V _{OH} = 5.5V			100	μΛ
V _{OL}	Low Level Output	V _{CC} = Min,	DM54S189			0.5	٧
	Voltage	I _{OL} = 16 mA DM74S189, DM74S289				0.45	٧
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I$			25	μΑ	
lı	High Level Input Current at Maximum Voltage	V _{CC} = Max, V _I = 5.5V				1.0	mA
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I	= 0.45V	د		-250	μΑ
los	Short Circuit Output Current (Note 4)	$V_{CC} = Max,$ $V_{O} = 0V$	DM54S189, DM74S189	-30		-100	mA
lcc	Supply Current (Note 5)	V _{CC} = Max			75	110	mA
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I =	- 18 mA			-1.2	٧
lozh	TRI-STATE Output Current, High Level Voltage Applied	$V_{CC} = Max,$ $V_{O} = 2.4V$	DM54S189, DM74S189			50	μΑ
lozL	TRI-STATE Output Current, Low Level Voltage Applied	$V_{CC} = Max, DM54S189, V_{O} = 0.45V DM74S189$		-50	ı		μΑ
C _{IN}	Input Capacitance	$V_{CC} = 5V, V_{IN} = 2V,$ $T_A = 25^{\circ}C, 1 \text{ MHz}$			4.0		pF
c _o	Output Capacitance	$V_{CC} = 5V$, $V_O = 2V$, $T_A = 25^{\circ}C$, 1 MHz, Output "Off"			6.0		pF

DM74S189 Switching Characteristics over recommended operating ranges of T_A and V_{CC} unless otherwise noted

					DM54S189)		DM74S189	•	
Symbol	Para	ameter	Conditions	Min	Typ (Note 2)	Max	Min	Typ (Note 2)	Max	Units
t _{AA}	Access Times from Add	ress	$C_L = 30 pF$,		25	50		25	35	ns
tczн	Output Enable Time to High Level	Access Times from	$R_L = 280\Omega$ (Figure 4)		12	25		12	17	ns
tczL	Output Enable Time to Low Level	Chip-Enable			12	25		12	17	ns
twzH	Output Enable Time to High Level	Sense Recovery Times	, ,		13	35		13	25	ns
twzL	Output Enable Time to Low Level	from Read/Write			13	35		13	25	ns
t _{CHZ}	Output Disable Time from High Level	Disable Times from Chip-Enable	$C_L = 5 pF,$ $R_L = 280\Omega$		12	25		12	17	ns
t _{CLZ}	Output Disable Time from Low Level		(Figure 4)		12	25		12	17	ns
t _{WHZ}	Output Disable Time from High Level	Disable Times from			15	35		15	25	ns
t _{WLZ}	Output Disable Time from Low Level	Read/Write			15	35		15	25	ns
t _{WP}	Width of Write Enable P	ulse (Read/Write Low)		25			25			ns
t _{ASW}	Set-Up Time (Figure 1)	Address to Read/Write		0			0			ns
t _{DSW}		Data to Read/Write		25			25			ns
tcsw		Chip-Enable to Read/Write		0			0			ns
t _{AHW}	Hold Time (Figure 1)	Address from Read/Write		0			0			ns
t_{DHW}		Data from Read/Write		0			0			ns
tchw		Chip-Enable from Read/Write		0			0			ns

DM74S289 Switching Characteristics over recommended operating ranges of T_A and V_{CC} unless otherwise noted

Symbol	Parameter Access Time from Address		Conditions $C_L = 30 \text{ pF},$	DM74S289			
				Min	Typ (Note 2)	Max	Units
t _{AA}					25	35	ns
tCHL	Enable Time from Chip-Enable		$R_{L1} = 300\Omega,$ $R_{L2} = 600\Omega$		12	17	ns
twhL	Enable Time from Read/Write	Sense Recovery Time from Read/Write	(Figure 4)		12	25	ns
^t CLH	Disable Time from Chip-Enable				12	20	ns
t _{WLH}	Disable Time from Read/Write				13	25	ns
t_{WP}	Width of Write Enable Pulse (Read/Write Low)			25			ns
t _{ASW}	Set-Up Time (Figure 2)	Address to Read/Write		0			ns
t _{DSW}		Data to Read/Write		25			ns
t _{CSW}		Chip-Enable to Read/Write		0			ns
t _{AHW}	Hold Time (Figure 2)	Address from Read/Write		0			ns
t _{DHW}		Data from Read/Write		0			ns
t _{CHW}		Chip-Enable from Read/Write		0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54S189 and across the 0°C to +70°C range for the DM74S189/289. All typicals are given for $V_{CC}=5.0V$ and $T_A=25^{\circ}C$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: I_{CC} is measured with all inputs grounded; and the outputs open.

Absolute Maximum Rat	ings (Note 1)	Operating Conditions						
If Military/Aerospace specified de	vices are required,		Min	Max	Units			
contact the National Semiconduc		Supply Voltage (V _{CC})						
Distributors for availability and spec	cifications.	DM54S189(A)	4.5	5.5	V			
Supply Voltage, V _{CC}	7.0V	DM74S189(A)/DM74S289	4.75	5.25	٧			
Input Voltage	5.5V	Temperature (T _A)						
Output Voltage	5.5V	DM54S189(A)	-55	+ 125	°C			
Storage Temperature Range Lead Temperature (Soldering, 10 sec)	-65°C to +150°C +300°C	DM74S189(A)/DM74S289	0	,+ 70	°C			

DM54S189A, DM74S189A Electrical Characteristics over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

Symbol	Parameter	Condition	ns	Min	Тур	Max	Units
V _{IH}	High Level Input Voltage			2			٧
V _{IL}	Low Level Input Voltage					0.8	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2.0 \text{ mA},$ DM54S189A	2.4	3.4		٧
			$I_{OH} = -6.5 \text{ mA},$ DM74S189A	2.4	3.2		>
V _{OL}	Low Level Output	V _{CC} = Min	I _{OL} = 16 mA			0.45	V
	Voltage		$I_{OL} = 20 \text{ mA}$			0.5	•
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				10	μΑ
lı	High Level Input Current at Maximum Voltage	$V_{CC} = Max, V_I = 5.5V$				1.0	mA
l _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.40V$				-250	μΑ
los	Short Circuit Output Current (Note 4)	$V_{CC} = Max, V_O = 0V$		-20		-90	mA
Icc	Supply Current (Note 5)	V _{CC} = Max			75	100	mA
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.2	٧
lozh	TRI-STATE Output Current, High Level Voltage Applied	$V_{CC} = Max, V_O = 2.4V$				40	μΑ
lozl	TRI-STATE Output Current, Low Level Voltage Applied	$V_{CC} = Max, V_O = 0.4V$		-40			μΑ
C _{IN}	Input Capacitance	V _{CC} = 5V, V _{IN} = 2V, T _A = 25°C, 1 MHz			4.0		pF
Co	Output Capacitance	$V_{CC} = 5V$, $V_O = 2V$, $T_A = 25^{\circ}C$, 1 MHz, Output "Off"			6.0		pF

DM54S189A, DM74S189A Switching Characteristics over recommended operating ranges of T_A and V_{CC} unless otherwise noted

				ı	DM54S189	A		DM74S189	A	Units
Symbol	Par	ameter	Conditions	Min	Typ (Note 2)	Max	Min	Typ (Note 2)	Max	
t _{AA}	Access Time from Addre	ess	C _L = 30 pF,		20	30		20	25	ns
tczh	Output Enable Time to High Level	Access Times from	$R_L = 280\Omega$ (Figure 4)		11	25		11	17	ns
tczL	Output Enable Time to Low Level	Chip-Enable			11	25		11	17	ns
twzH	Output Enable Time to High Level	Sense Recovery Times			13	35		13	25	ns
t _{WZL}	Output Enable Time to Low Level	from Read/Write			13	35		13	25	ns
t _{CHZ}	Output Disable Time from High Level	Disable Times from	$C_L = 5 pF,$ $R_L = 280\Omega$		12	25		12	17	ns
t _{CLZ}	Output Disable Time from Low Level	Chip-Enable	(Figure 4)		12	25		12	17	ns
t _{WHZ}	Output Disable Time from High Level	Disable Times from			15	35		15	25	ns
t _{WLZ}	Output Disable Time from Low Level	Read/Write			15	35		15	25	ns
t _{WP}	Width of Write Enable P	ulse (Read/Write Low)		25			20			ns
t _{ASW}	Set-Up Time (Figure 1)	Address to Read/Write		0			0			ns
t _{DSW}		Data to Read/Write		25			20			ns
tcsw		Chip-Enable to Read/Write		0			0			ns
t _{AHW}	Hold Time (Figure 1)	Address from Read/Write		0			0			ns
t _{DHW}		Data from Read/Write		0			0			ns
t _{CHW}		Chip-Enable from Read/Write		0			0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54S189(A) and across the 0°C to +70°C range for the DM74S189(A). All typicals are given for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.

Note 5: I_{CC} is measured with all inputs grounded; and the outputs open.


DM54S189(A), DM74S189(A) Switching Time Waveforms

Enable and Disable Time from Chip-Enable CHIP ENABLE INPUT (NOTE 3) OV 1.5V 1.5V 0.5V VOI WAVEFORM 2 (NOTE 1) VOI TL/L/9232-2

Access Time from Address Inputs



Write Cycle



TL/L/9232-4

TL/L/9232-7

FIGURE 1

Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.


Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.

Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.


Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz and $Z_{OUT} = \approx 50\Omega$.

DM74S289 Switching Time Waveforms

Enable and Disable Time from Chip-Enable



Access Time from Address Inputs



Write Cycle




FIGURE 2

Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.

Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.

Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.

Note 4: Input waveforms are supplied by pulse generators having the following characteristics: t₁ ≤ 2.5 ns, t₁ ≤ 2.5 ns, PRR ≤ 1 MHz and Z_{OUT} ≈ 50Ω.

Block Diagram 64-BIT MEMORY ADDRESS INPUTS ADDRESS 1 OF 16 MATRIX ORGANIZED 14 BUFFERS DECODERS 16 x 4 13 CHIP ENABLE (CE) -WRITE AND SENSE AMPLIFIER CONTROL READ/WRITE (R/W) D1 6 D2 DATA INPUTS 10 12 D4


FIGURE 3

Y3 Y4

TL/L/9232-8

OUTPUTS

AC Test Circuits



C_L includes probe and jig capacitance. All diodes are 1N3064.

FIGURE 4



March 1987

DM85S06 Open-Collector DM75S07/DM85S07 TRI-STATE® DM75S07A/DM85S07A High Speed TRI-STATE Non-Inverting, 64-Bit (16 x 4) RAMs

General Description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of $-0.25\,$ mA, only one-eighth that of a DM54S/DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs; yet it retains the fast rise time characteristics of the TTL totem-pole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM85S06.

Write Cycle: The information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM85S07 outputs are bus-connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.

Read Cycle: The stored information is available at the outputs when the read/write input is high and the chip-enable


is low. When the chip-enable is high, the outputs will be in the high-impedance state.

The fast access time of the DM75S07A makes it particularly attractive for implementing high-performance memory functions requiring access times less than 25 ns. The high capacitive drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM75S07 outputs being at a high-impedance during writing, combined with the data inputs being inhibited during reading, means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

Features

- Schottky-clamped for high speed applications (75S07A)
 Access from chip-enable input
 17 ns max
 Access from address inputs
 25 ns max
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads
- DM85S06 is functionally equivalent and has open-collector outputs
- DM75SXX is guaranteed for operation over the full military temperature range of -55°C to +125°C
- Compatible with most TTL logic circuits
- Chip-enable input simplifies system decoding

Connection Diagram



Truth Table

	Inp	uts			
Function	Chip- Read/ Enable Write		Output		
Write	L	L	High-Impedance		
Read	L	Н	Stored Data		
Inhibit	Н	Х	High-Impedance		

H = High Level, L = Low Level, X = Don't Care

Order Number DM75S07J, DM75S07AJ, DM85S06J, DM85S07J, DM85S07AJ, DM85S06N, DM85S07N or DM85S07AN See NS Package Number J16A or N16E

Absolute Maximum Rati	ngs (Note 1)	Operating Conditions						
If Military/Aerospace specified dev	• •	Supply Voltage (V _{CC})	Min	Max	Units			
Distributors for availability and spec		DM75S07(A)	4.5	5.5	٧			
Supply Voltage, V _{CC}	7.0V	DM85S06/DM85S07(A)	4.75	5.25	٧			
Input Voltage	5.5V	Temperature (T _A)						
Output Voltage	5.5V	DM75S07(A) DM85S06/DM85S07(A)	55 0	+ 125 + 70	°C			
Storage Temperature Range	-65°C to +150°C	DIVIOSSOO7 DIVIOSSO7(A)	U	170	U			
Lead Temperature (Soldering, 10 sec.)	+300°C							

DM85S06, DM75S07/DM85S07, DM75S07A/DM85S07A Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

Symbol	Parameter	Co	nditions	Min	Тур	Max	Units
V _{IH}	High Level Input Voltage			2			٧
V _{IL}	Low Level Input Voltage					0.8	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2.0 \text{ mA},$ DM75S07(A)	2.4	3.4		٧
			$I_{OH} = -5.2 \text{ mA},$ DM85S07(A)	2.4	3.2		٧
ICEX	High Level Output Current	V _{CC} = Min	V _{OH} = 2.4V			40	μΑ
	Open-Collector Only		V _{OH} = 5.5V			100	μΑ
V _{OL}	Low Level Output	V _{CC} = Min	V _{CC} = Min I _{OL} = 16 mA			0.45	٧
	Voltage	I _{OL} = 20 mA				0.5	٧
I _{IH}	High Level Input Current	V _{CC} = Max, V			10	μΑ	
l _i	High Level Input Current at Maximum Voltage	V _{CC} = Max, V _I = 5.5V				1.0	mA
l _{IL}	Low Level Input Current	V _{CC} = Max, V	' _I = 0.40V			-250	μΑ
los	Short Circuit Output Current (Note 4)	V _{CC} = Max, V DM75S07(A),	•	-30		-90	mA
lcc	Supply Current (Note 5)	V _{CC} = Max			75	100	mA
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I	= -18 mA			-1.2	mA
lozh	TRI-STATE Output Current, High Level Voltage Applied	V _{CC} = Max, V DM75S07(A),	•			40	μΑ
l _{OZL}	TRI-STATE Output Current, Low Level Voltage Applied	V _{CC} = Max, V DM75S07(A),	•	-40			μΑ
C _{IN}	Input Capacitance	V _{CC} = 5V, V _{IN} = 2V, T _A = 25°C, 1 MHz			4		pF
CO	Output Capacitance	V _{CC} = 5V, V _O = 2V, T _A = 25°C, 1 MHz Output "Off"			6		pF

<code>DM75S07/DM85S07</code> Switching Characteristics over recommended operating ranges of T_A and V_{CC} unless otherwise noted

			Conditions		DM75S07			DM85S07		Ì	
Symbol	Para	Parameter		Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units	
t _{AA}	Access Time from Addre	ess			25	50		25	35	ns	
tczh	Output Enable Time to High Level	Access Times from			12	25		12	17	ns	
tCZL	Output Enable Time to Low Level	Chip-Enable	$C_L = 30 \text{ pF},$ $R_L = 280\Omega$		12	25		12	17	ns	
twzH	Output Enable Time to High Level	Sense Recovery Times	(Figure 4)		13	35		13	25	ns	
t _{WZL}	Output Enable Time to Low Level	from Read/Write			13	35		13	25	ns	
t _{CHZ}	Output Disable Time from High Level	Disable Times from			12	25		12	17	ns	
tCLZ	Output Disable Time from Low Level	Chip-Enable	$C_L = 5 pF,$ $R_1 = 280\Omega$		12	25		12	17	ns	
t _{WHZ}	Output Disable Time from High Level	Disable Times from	Disable Times from	(Figure 4)		15	35		15	25	ns
t _{WLZ}	Output Disable Time from Low Level	Read/Write			15	35		15	25	ns	
t _{WP}	Width of Write Enable P	ulse (Read/Write Low)		25			25			ns	
t _{ASW}	Set-Up Time (Figure 1)	Address to Read/Write		0			0			ns	
t _{DSW}		Data to Read/Write		25			25			ns	
tcsw		Chip-Enable to Read/Write		0			0			ns	
t _{AHW}	Hold Time (Figure 1)	Address from Read/Write		0			0			ns	
t_{DHW}		Data from Read/Write		0			0			ns	
t _{CHW}		Chip-Enable from Read/Write		0			0			ns	

$\begin{tabular}{lll} DM75S07A/DM85S07A & Switching Characteristics \\ & over recommended operating ranges of T_A and V_{CC} unless otherwise noted \\ \end{tabular}$

					DM75S07	١		DM85S07	4	
Symbol	Par	Parameter		Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
t _{AA}	Access Time from Addr	ess			20	30		20	25	ns
t _{CZH}	Output Enable Time to High Level	Access Times from			12	25		12	17	ns
t _{CZL}	Output Enable Time to Low Level	Chip-Enable	$C_L = 30 \text{ pF},$ $R_L = 280\Omega$		12	25		12	17	ns
twzH	Output Enable Time to High Level	Sense Recovery Times	(Figure 4)		13	35		13	₹ 25	ns
t _{WZL}	Output Enable Time to Low Level	from Read/Write			13	35		13	25	ns
t _{CHZ}	Output Disable Time from High Level	Disable Times from			12	25		12	17	ns
t _{CLZ}	Output Disable Time from Low Level	Chip-Enable	$C_L = 5 pF$, $R_L = 280 \Omega$		12	25		12	17	ns
t _{WHZ}	Output Disable Time from High Level	Disable Times from	(Figure 4)		15	35		15	25	ns
t _{WLZ}	Output Disable Time from Low Level	Read/Write			15	35		15	25	ns
t _{WP}	Width of Write Enable P	ulse (Read/Write Low)		25			20			ns
t _{ASW}	Set-Up Time (Figure 1)	Address to Read/Write		0			0			ns
t _{DSW}		Data to Read/Write		25			20			ns
tcsw		Chip-Enable to Read/Write		0			0			ns
t _{AHW}	Hold Time (Figure 1)	Address from Read/Write		0			0			ns
t _{DHW}		Data from Read/Write		0			0			ns
[‡] CHW		Chip-Enable from Read/Write		0			0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM75S07(A) and across the 0°C to +70°C range for the DM85S07(A). All typicals are given for $V_{CC}=5.0V$ and $T_A=25^{\circ}C$.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: I_{CC} is measured with all inputs grounded; and the outputs open.

DM75S07(A)/DM85S07(A) Switching Time Waveforms

Enable and Disable Time from Chip-Enable



TL/L/9231-2

ACCESS Time from Address Inputs ADDRESS INPUTS (NOTE 2) 0V 1.5V 1.5V OUTPUT 1.5V 1.5V

TL/L/9231-3

TL/L/9231-4




FIGURE 1

Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.

Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.

Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.

Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz and $Z_{OUT} = \approx 50\Omega$.

$\begin{tabular}{ll} DM75S06/DM85S06 Switching Characteristics \\ \end{tabular} over recommended operating ranges of T_A and V_{CC} unless otherwise noted \\ \end{tabular}$

					DM75S06					
Symbol	Par	Parameter		Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
t _{AA}	Access Times from Add	Access Times from Address				50		25	35	ns
t _{CHL}	Enable Time from Chip-Enable		C _L = 30 pF,		12	25		12	17	ns
t _{WHL}	Enable Time from Read/Write	Sense Recovery Time from Read/Write	$R_{L1} = 300\Omega,$ $R_{L2} = 600\Omega$		13	35		13	25	ns
t _{CLH}	Disable Time from Chip-Enable		(Figure 4)		12	25		12	20	ns
twLH	Disable Time from Read/Write				13	35		13	25	ns
t _{WP}	Width of Write Enable P	ulse (Read/Write Low)		25			25			ns
t _{ASW}	Set-Up Time (Figure 2)	Address to Read/Write		0			0			ns
t _{DSW}		Data to Read/Write		25			25			ns
tcsw		Chip-Enable to Read/Write		0			0			ns
t _{AHW}	Hold Time (Figure 2)	Address from Read/Write		0			0			ns
t _{DHW}	Data from Read/Write			0			0			ns
tCHW		Chip-Enable from Read/Write		0			0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM75S07(A) and across the 0°C to +70°C range for the DM85S07(A). All typicals are given for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.


Note 5: ICC is measured with all inputs grounded; and the outputs open.

DM75S06/DM85S06 Switching Time Waveforms

Enable and Disable Time from Chip-Enable CHIP ENABLE INPUT 1.5V (NOTE 3) WAVEFORM 1 (NOTE 1) TL/L/9231-5 **Access Time from Address Inputs** ADDRESS INPUTS (NOTE 2) OUTPUT 1.5V 1.5V VoL TL/L/9231-6

FIGURE 2

DM75S06/DM85S06 Switching Time Waveforms (Continued)



Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.

Note 2: When measuring delay times from address inputs, the chip-enable input is low and the read/write input is high.

Note 3: When measuring delay times from chip-enable input, the address inputs are steady-state and the read/write input is high.

Note 4: Input waveforms are supplied by pulse generators having the following characteristics: $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz and $Z_{OUT} \approx 50\Omega$.

TL/L/9231-7

TL/L/9231-8

Block Diagram






FIGURE 3

AC Test Circuits

DM75S06/DM85S06



DM75S07(A)/DM85S07(A)



TL/L/9231-10

 C_L includes probe and jig capacitance. All diodes are 1N3064.

FIGURE 4

March 1987



DM75S68/DM85S68/DM75S68A/DM85S68A 16 x 4 Edge Triggered Registers

General Description


These Schottky memories are addressable "D" register files. Any of its 16 four-bit words may be asynchronously read or may be written into on the next clock transition. An input terminal is provided to enable or disable the synchronous writing of the input data into the location specified by the address terminals. An output disable terminal operates only as a TRI-STATE® output control terminal. The addressable register data may be latched at the outputs and retained as long as the output store terminal is held in a low state. This memory storage condition is independent of the state of the output disable terminal.

All input terminals are high impedance at all times, and all outputs have low impedance active drive logic states and the high impedance TRI-STATE condition.

Features

- On-chip output register
- PNP inputs reduce input loading
- Edge triggered write
- High speed—20 ns tvp
- All parameters guaranteed over temperature
- TRI-STATE output
- Schottky-clamped for high speed
- Optimized for register stack applications
- Typical power dissipation—350 mW

Logic and Block Diagram



Pin Names

A ₀ -A ₃	Address Inputs
D ₁ -D ₄	Data Inputs
01-04	Data Outputs
WE	Write Enable
CLK	Write Clock Input
ŌS	Output Store
OD	Output Disable

OD	WE	CLK	Ōs	MODE	OUTPUTS
0	x	x	0	Output Store	Data From Last Addressed Location
х	0	~	х	Write Data	Dependent on State of OD and OS
0	×	х	1	Read Data	Data Stored in Addressed Location
1	х	x	0	Output Store	High Impedance State
1	х	х	1	Output Disable	High Inpedance State

- 0 = Low Level
- 1 = High Level
- X = Don't Care

TL/F/9233-1

Absolute Maximum Ra	atings (Note 1)	Operating Conditions						
If Military/Aerospace specified contact the National Semicond Distributors for availability and sp	uctor Sales Office/	Supply Voltage, V _{CC} DM85S68/DM85S68A	Min 4.75	Max 5.25	Units V			
Supply Voltage	7.0V	DM75S68/DM75S68A	4.5	5.5	٧			
Input Voltage	5.5V	Temperature, T _A	_					
Output Voltage	5.5V	DM85S68/DM85S68A	0	70	°C			
Storage Temperature Range	-65°C to +150°C	DM75S68/DM75S68A	-55	+ 125	°C			
Temperature (Soldering, 10 sec.)	300°C							

Electrical Characteristics

over recommended operating free-air temperature range unless otherwise noted (Notes 2 and 3)

Symbol	Parameter		Conditions	Min	Тур	Max	Units
V _{IH}	High Level Input Voltage	-		2			٧
V _{IL}	Low Level Input Voltage					0.8	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min	$I_{OH} = -2.0 \text{ mA},$ DM75S68/DM75S68A	2.4			٧
			I _{OH} = -5.2 mA, DM85S68/DM85S68A	2.4			٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min,	DM75S68/DM75S68A			0.5	٧
		I _{OL} = 16 mA	DM85S68/DM85S68A			0.45	٧
lін	High Level Input Current	V _{CC} = Max, V _{IH} = 2.4V				25	μΑ
lı	High Level Input Current at Maximum Voltage	V _{CC} = Max, V _{II}	_H = 5.5V			50	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max,	Clock Input			-500	μΑ
		$V_{IL} = 0.5V$	All Others			-250	μΑ
los	Short Circuit Output Current (Note 4)	V _{CC} = Max, V _{OL} = 0V		-20		-55	mA
Icc	Supply Current	V _{CC} = Max			70	100	mA
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _{IN} = -18 mA				-1.2	٧
loz	TRI-STATE Output Current	V _{CC} = Max	V _O = 2.4V			+40	μΑ
			$V_{O} = 0.5V$			-40	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2. Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM75S68/DM75S68A and across the 0° C to $+70^{\circ}$ C range for the DM85S68/DM85S68A. All typicals are given for $V_{CC}=5.0V$ and $T_{A}=25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.


$\textbf{Switching Characteristics} \ \ \text{over recommended operating range of T}_{A} \ \text{and V}_{CC} \ \text{unless otherwise noted}$

Symbol		Parameter	DM75S68		DM85S68		DM75S68A		DM85S68A		Units
	- arameter		Min	Max	Min	Max	Min	Max	Min	Max	Oilles
tzH	Output Enable to High Level			40		35		40		35	ns
t _{ZL}	Output Enable to Low Level			30		24		30		24	ns
t _{HZ}	Output Disable Time from High Level			35		15		35		15	ns
t _{LZ}	Output Disable Time from Low Level			35		18		35		18	ns
t _{AA}	Access Time	Address to Output		55		40		45		24	ns
tosa		Output Store to Output		35		30		35		20	ns
_t _{CA}		Clock to Output		50		40		50		35	ns

Switching Characteristics over recommended operating range of T_A and V_{CC} unless otherwise noted (Continued)

Symbol		Parameter	DM75S68		DM85S68		DM7	568A	DM85S68A		Units
Symbol		ratamotor		Max	Min	Max	Min	Max	Min	Max	Oilles
tasc	Set-Up Time	Address to Clock	25		15		25		15		ns
tosc		Data to Clock	15		5		15		5		ns
tasos		Address to Output Store	40		30		40		10		ns
twesc		Write Enable Set-Up Time	10		5		10		5		ns
tossc		Store before Write	15		10		15		10		ns
tAHC	Hold Time	Address from Clock	15		10		15		10		ns
t _{DHC}		Data from Clock	20		15		20		15		ns
t _{AHOS}		Address from Output Store	10		5		10		2		ns
twehc		Write Enable Hold Time	20		15		20		10		ns

Connection Diagram



TL/F/9233-2

Top View

Order Number DM75S68J, DM85S68J, DM85S68N, DM75S68AJ, DM85S68AJ or DM85S68AN See NS Package Number J18A or N18A

AC Test Circuit and Switching Time Waveforms 400 N1 OUTPUT $C_L = 5.0 \text{ pF for } t_{HZ} t_{LZ}$ $C_L = 30 pF$ for all others C_L includes probe and jig capacitance DM75S68/ DM85S68/ All diodes are 1N3064 DM75S68A/ 1.0k DM85S68A TL/L/9233-3 **Write Cycle Read Cycle Clock Set-Up and Hold Time Address to Output Access Time** ADDRESS ADDRESS 1.5V 1.5V 1.5V INPUT DATA 1.5V OUTPUTS INPUT TL/L/9233-6 **Output Store Access, Set-Up and Hold Time** OUTPUT STORE ADDRESS INPUTS tossc WRITE 1.5V ENABLE OUTPUT STORE twesc WRITE CLOCK OUTPUTS TL/L/9233-4 TL/L/9233-7 **Clock to Output Access Output Disable and Enable Time** DATA OUTPUT INPUT DISABLE tzL 1.5V WRITE 0.5V 1.5V CLOCK 0.5V OUTPUT 0.5V OUTPUTS 1.5V TL/L/9233-5 0.5V 1.50 TL/L/9233-8 Note: Input waveforms supplied by pulse generator having the following characteristics: V=3.0V, $t_R \le 2.5$ ns, PRR ≤ 1.0 MHz and $Z_{OUT} = 50$ M.



IDM29705/29705A 16-Word by 4-Bit Two-Port RAM/Register File

General Description

The IDM29705 and IDM29705A are 16-word by 4-bit RAM/Register File chips housed in a standard 28-pin dual-in-line package. The IDM29705 and the IDM29705A feature TRI-STATE® outputs. These RAMs, which are fabricated using SCL® (Schottky ECL Technology) feature two separate output ports that enable any two 4-bit words to be read from these outputs simultaneously. Each output port contains a four-bit latch. A common Latch Enable (LE) input is used to control all eight latches. The device, which has two Write Enable (WE) inputs, is designed so that either Write Enable (WE) or WE2) and Latch Enable (LE) inputs can be wired together to make the operation of the RAM appear edge-triggered.

The device, which has fully decoded A-address and B-address fields, can address any of the 16 memory words for the A-output port and, simultaneously, select any of the 16 words for presentation at the B-output port. Incoming data is written into the four-bit RAM word selected by the B-address. The D inputs are used to load the new data into the device.


Several of these devices can be cascaded to increase the total number of memory words in the system. When $\overline{\text{OE-A}}$ is high, the A-output port is in the high-impedance mode. $\overline{\text{OE-B}}$, when high, forces the B-output port to the high-impedance state.

The writing of new data into the RAM is controlled by the Write Enable inputs. With both Write Enable inputs low, data is written into the word selected by the B-address field. The memory outputs follow the data inputs during writing if the Latch Enable (LE) is high. With either Write Enable high, no data is written into the RAM.

Features and Benefits

- 16-word by 4-bit, 2-port RAM/Register Files
- Two output ports, each with separate output control
- 4-bit latches on each output port
- Non-inverted data output with respect to data input
- Output enable and write enable inputs provide ease in cascading
- SCL technology (Schottky ECL) provides ECL speeds while keeping low power Schottky input/output voltage and power consumption compatibility
- 100% reliability testing in compliance with MIL-STD-883

IDM29705/29705A Block Diagram



TL/L/9234-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to} + 150\mbox{°C} \\ \mbox{Temperature (Ambient) Under Bias} & -55\mbox{°C to} + 125\mbox{°C} \end{array}$

Supply Voltage to Ground Potential -0.5V to +6.3V

DC Voltage Applied to Outputs for

 $\begin{array}{lll} \mbox{High Output State} & -0.5\mbox{V to} + \mbox{V}_{\mbox{CC}}\mbox{max} \\ \mbox{DC Input Voltage} & -0.5\mbox{V to} + 5.5\mbox{V} \end{array}$

DC Output Current, into Outputs DC Input Current

-30 mA to +5.0 mA

30 mA

Operating Range

 P/N
 Ambient Temperature
 V_{CC}

 IDM29705JC
 0°C to + 70°C
 4.75V to 5.25V

 IDM29705JM, JM/883
 -55°C to + 125°C
 4.50V to 5.50V

 IDM29705AJC, NC
 0°C to + 70°C
 4.75V to 5.25V

 IDM29705AJM, JM/883
 -55°C to + 125°C
 4.50V to 5.50V

Standard Screening (conforms to MIL-STD-883 for Class C parts)

Step	MIL-STD-883	Conditions	Le	vel
отер	Method	Conditions	DC, PC	DM, FM
Pre-Seal Visual Inspection	2010	В	100%	100%
Stabilization Bake	1008	C: 24-hour 150°C	100%	100%
Temperature Cycle	1010	C: -65°C to +150°C 10 cycles	100%	100%
Centrifuge	2001	B: 10,000 G	100%	100%
Fine Leak	1014	A: 5×10 ⁻⁸ atm-cc/cm ³	100%	100%
Gross Leak	1014	C2: Fluorocarbon	100%	100%
Electrical Test Subgroups 1 and 7 and 9	5004	See below for definitions of subgroups	100%	100%
Insert Additional Screening I	Here for Class B Parts			
Group A Sample Tests Subgroup 1 Subgroup 2 Subgroup 3 Subgroup 7 Subgroup 8 Subgroup 9	5005	See below for definitions of subgroups	LTPD = 5 LTPD = 7 LTPD = 7 LTPD = 7 LTPD = 7 LTPD = 7	LTPD = 5 LTPD = 7 LTPD = 7 LTPD = 5 LTPD = 7 LTPD = 5

Additional Screening for Class B Parts

Step	MIL-STD-883	Conditions	Level
Оюр	Method	Gorialia	DMB, FMB
Burn-In	1015	D: 125°C, 160 hours min	100%
Electrical Test Subgroup 1 Subgroup 2 Subgroup 3 Subgroup 7 Subgroup 9	5004		100% 100% 100% 100% 100%
Return to Grou	p A Tests in Sta	ndard Screening	1

Group A Subgroups (as defined in MIL-STD-883, method 5005)

Subgroup	Parameter	Temperature
1	DC	25°C
2	DC	Maximum rated temperature
3	DC	Minimum rated temperature
7	Function	25°C
8	Function	Maximum and minimum
		rated temperature
9	Switching	25°C
10	Switching	Maximum rated temperature
11	Switching	Minimum rated temperature

Electrical Characteristics (over operating temperature range, unless otherwise noted)

Symbol	Parameter	Test Conditions (Note 1)			1)	Min.	Typ (Note 2)	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = min		Mil, I _{OH} = -	-2.0 mA	2.4			Volts
	(IDM29705 only)	$V_{IN} = V_{IH}$ or	V _{IL}	Com'l, $I_{OH} = -4.0 \text{ mA}$					Volta
V _{OL}	Output LOW Voltage	V _{CC} = min	·				0.4		
		$V_{IN} = V_{IH}$ or	V_{IL}	I _{OL} = 8.0 m	Α			0.45	Volts
			I _{OL} = 12 m/	4			0.5	1	
				I _{OL} = 16 mA (Note 4)				0.5	
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts	
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs					0.8	Volts	
VI	Input Clamp Voltage	$V_{CC} = min, I_{IN} = -18 mA$					-1.5	Volts	
l _{IL}	Input LOW Current	V _{CC} = max,	$V_{IN} = 0$.4V	A _i , B _i	-		-0.25	mA
			~	Others				-0.36] ""
l _{IH}	Input HIGH Current	V _{CC} = max,	V _{IN} = 2.	.7V				20	μА
կ	Input HIGH Current	V _{CC} = max,	V _{IN} = 5.	.5V				0.1	mA
loz	Off state (High Impedance)	V _{CC} = max			$V_0 = 2.7V$			20	μА
	Output Current	$V_{IN} = V_{IH}$ or	V _{IL}		V ₀ = 0.4V			-20	μ.
Isc	Output Short Circuit Current	Vo	CC = ma	ax	29705A	-30		-85	mA
	(Note 3)		29705		-25		-85	111/5	
lcc	Power Supply Current	V _{CC} = max					120	175	mA
			AJC	V _{CC} = 5.25	V, T = 70°C			155	mA
			AJM	$V_{CC} = 5.5V$, T = 125°C			145	mA

Note 1: For conditions shown as Min. or Max., use the appropriate value specified under Electrical Characteristics for the applicable device type.

Note 2: Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Note 4: 29705A commercial temperature range only.

Switching Characteristics (Input Levels = 0V and 3.0V, Transitions measured at 1.5V) **Combinational Delays (in nanoseconds)** ($C_L = 50$ pF)

1	From	То		Comm'l Max. (Note 1)		Mil Max. (Note 2)	
Parameter			Conditions				
				705	705A	705	705A
Access Time	A Address Stable	YA Stable	LE = HIGH	40	30	55	35
	B Address Stable	YB Stable		40	30	55	35
	Both WE LOW	YA = D	LE = HIGH, A = B	45	45	48	45
		YB = D	LE = HIGH	45	45	48	45
Turn-On Time	OE-A or OE-B LOW			25	20	25	25
Turn-Off Time	OE-A or OE-B HIGH	YA or YB Off	C _L = 5 pF (Note 3)	20	20	20	20
Reset Time	A-LO LOW	YA LOW		20	20	30	25
Enable Time	LE HIGH	YA and YB Stable		25	20	25	25
	Data In	YA or YB = D	LE = HIGH, WE both LOW, A = B	45	45	45	45

Switching Characteristics (Continued) Minimum Setup and Hold Times (in nanoseconds)

				Co	mm'l	Mil	
Parameter	From	То	Conditions	Max. (Note 1)		Max. (Note 2)	
				705	705A	705	705A
Data Setup Time	D Stable	Either WE HIGH		20	15	25	20
Data Hold Time	Either WE HIGH	D Changing		0	0	0	0
Address Setup Time	B Stable	Both WE LOW		3	0	5	3
Address Hold Time	Either WE HIGH	B Changing		0	0	0	0
Latch Close	LE LOW	WE ₁ LOW	WE ₂ LOW	0	0	0	0
Before Write Begins	LE LOW	WE ₂ LOW	WE ₁ LOW	0	0	0	0
Address Setup Before Latch Closes	A or B Stable	LE LOW		20	15	40	20
Minimum Pulse Width	ıs (in nanoseconds)						
Write Pulse Width	WE ₁	HIGH-LOW-HIGH	WE2LOW	25	20	25	20
	WE ₂	HIGH-LOW-HIGH	WE1LOW	20	20	20	20
A Latch Reset Pulse	A-LO	HIGH-LOW-HIGH		20	15	20	15
Latch Data Capture	LE	LOW-HIGH-LOW	Address Stable	20	15	20	15

Note 1: $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$.

Note 2: -55° C to $+125^{\circ}$ C, $V_{CC} = 5.0V \pm 10\%$.

Note 3: Measured from 1.5V at the input to 0.5V change in the output level.

Function Tables

Write Control

WE₁	WE ₂	Function	RAM Outputs at Latch Inputs	
	WE2 Tunction		A-Port	B-Port
L	L	Write D into B	A data (A ≠ B)	D input data
X	н	No write	A data	B data
Н	X	No write	A data	B data

YA Read

	Inputs		YA Outputs	Function
OE-A	A-LO	LE	TA Outputs	ranction
Н	X	X	Z	High impedance
L	L	X	L	Force YA LOW
L	Н	Н	A-Port RAM data	Latches transparent
L	Н	L	NC	Latches retain data



Function Tables (Continued)

YB Read

Inpu	ts	YB Output	Function
ŌE-B	LE	7 D Output	i uncuon
Н	X	Z	High impedance
L	H	B-Port RAM data	Latches transparent
L	L	NC	Latches retain data

H = HIGH

Z = High impedance NC = No change

L = LOW

X = Don't care

Pinout Descriptions of the IDM29705/29705A

D₃-D₀: Through these inputs new data can be written in the location specified by the B-address inputs.

A₃-A₀: The 4-bit address presented at the A inputs selects one of the 16 memory words for presentation at the A-data latch outputs.

B₃-**B**₀: The 4-bit address presented at the B inputs selects one of the 16 memory words for presentation at the B-data latch outputs. This address also selects the location into which data is written.

YA3-YA0: The four A-data latch outputs.

YB3-YB0: The four B-data latch outputs.

WE₁, WE₂: Write enable inputs. When both are low, enables data to be written into the RAM location selected by the B-address field. When either Write Enable input is high, no data can be written into memory.


ŌE-A: A-port output enable. When low, data in the A-data latch is present at the YA_i outputs. When high, the YA_i outputs are in the high-impedance mode.

OE-B: B-port output enable. When low, data in the B-data latch is presented at the YB_i outputs. When high, the YB_i outputs are in the high-impedance mode.


LE: Latch enable. The LE input acts as control for both the RAM-A and RAM-B output ports. When high the latches are transparent and data from the RAM, as selected by the A and B address inputs, is presented at the outputs. When low, the latches retain the last data read from the RAM regardless of the current A and B address inputs.

Ā-LO: Force A to zero. This input operates to force the Aport latch outputs low independent of the LE input or A address inputs. The A-output bus can be forced low using this control input. With Ā-LO high, the A latches operate in their normal manner. Once forced low, the A latches remain low independent of the Ā-LO input if the Latch Enable (LE) is low

IDM29705/29705A Connection Diagram and Test Load



TL/L/9234-2



TL/L/9234-3

Note 1: $C_L = 50 \text{ pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.

Note 2: S1, S2, S3 are closed during function tests and all AC tests except output enable tests.

Note 3: S1 and S3 are closed while S2 is open for t_{PZH} test. S1 and S2 are closed while S3 is open for t_{PZL} test.

Note 4: $C_L = 5$ pF for output disable tests.



Section 3 TTL FIFOs



Section 3 Contents

DEVICE	DESCRIPTION	PAGE NUMBER
DM75/85X431	64 x 8 No-Fall-Through FIFO Memory	3-3
DM75/85X432, DM75/85X433	128 x 4, 128 x 5 No-Fall-Through FIFO Memories	3-9

March 1987

DM75/85X431 64 x 8 No-Fall-Through FIFO Memory

General Description

The device is a first-in-first-out (FIFO) sequential memory organized as 64 words by 8 bits. Data words written into the device are later read from a separate bus in the same order as entered but at an independent rate. Write and read operations may occur concurrently and at any time with respect to each other. The FIFO is a no-fall-through (NFT) type in which new input data becomes available for output in less time than the minimum write/read cycle period.

Features


- 64 x 8-bit FIFO memory
- No fall-through delay (first word propagates to output in less than one cycle period)
- 35 MHz write and read clock frequencies
- Totally independent asynchronous write and read
- Cascadable to any depth and/or width (requiring no external hardware)

- Status outputs indicate full, empty and partially-filled conditions
- 24-pin 0.3" wide DIP package
- TTL I/O signal levels
- Single +5V supply


Applications

- Data rate translator for computer peripheral controller. eg, disc, tape, printer, graphic display, etc.
- Data rate translator for telecommunications or data communications controller (including local area network)
- ADC or DAC interface buffer for real-time DSP
- Real-time data acquisition buffer
- Variable length shift register for real-time signal delay
- Variable length pipeline register for multiprocessing. DSP, graphics, image analysis, etc.

Block and Connection Diagrams



Dual-In-Line Package



Order Numbers DM75/85X431J or DM85X431N NS Package Numbers J24F or N24C

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC}
Input Voltage

Off-State Output Voltage Storage Temperature ESD Susceptibility (Note 5) 5.5V -65°C to +150°C To Be Determined

Electrical Characteristics Over Operating Conditions DM75/DM85X431

		Conditions		Guai			
Symbol Parameter			Min	Тур	Max	Units	
V _{IL}	Low-Level Input Voltage					0.8	٧
V _{IH}	High-Level Input Voltage			2			٧
V _{IC}	Input Clamp Voltage	V _{CC} = Min,	$I_{\parallel} = -18 \text{ mA}$			-1.5	٧
l _{IL}	Low-Level Input Current	V _{CC} = Max,	$V_{l} = 0.45V$			-0.4	mA
I _{IH}	High-Level Input Current	V _{CC} = Max,	V ₁ = 2.4V			50	μΑ
li	Maximum Input Current	V _{CC} = Max,	V _I = 5.5V			1.0	mA
V _{OL}	Low-Level Output Voltage	V _{CC} = Min V _{IL} = 0.8V V _{IH} = 2V	I _{OL} = 8 mA for Q Outputs I _{OL} = 4 mA for IR, OR and FLAG Outputs			0.5	٧
V _{OH}	High-Level Output Voltage	V _{CC} = Min V _{IL} = 0.8V V _{IH} = 2V	$I_{OH} = -0.9$ mA for Q Outputs $I_{OH} = -0.6$ mA for IR, OR and FLAG Outputs	2.4			٧
los	Output Short-Circuit Current (Note 1)	V _{CC} = Max,	V ₀ = 0V	-30		-80	mA
Icc	Supply Current	V _{CC} = Max Inputs Low, Outputs Open			200		mA

7V

7V

Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Operating Conditions (Note 3)

		DM75X431			DM85X431			l
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
T _A	Operating Free-Air Temperature (Note 2)	-55		+ 125	0		+70	°C
t _{WWH}	WC Pulse Width High					12	15	ns
t _{WWL}	, WC Pulse Width Low					7	10	ns
t _{SDW}	Input Data Setup					13	17	ns
tHDW	Input Data Hold Time					0	5	ns
t _{WRH}	RC Pulse Width High					7	10	ns
t _{WRL}	RC Pulse Width Low					7	10	ns
t _{WM}	Master Reset Pulse Width (Note 4)					38	50	ns
t _{RMW}	Reset Recovery Time					38	50	ns

Note 2: Ambient Temperature.

Note 3: Since the FIFO is a very high speed device, care must be taken in the design of the hardware. Proper device grounding and supply decoupling are crucial to the correct operation of the FIFO.

Note 4: Minimum time between any two consecutive transitions on the MR/FS input.

Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Switching Characteristics Over Operating Conditions

O	B	Initial		DM75X431		DM85X431			11-14-
Symbol	Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
fwc	Write Frequency						40	35	MHz
fRC	Read Frequency						40	50	MHz
tPRQ	RC to Data Output						20	27	ns
tpwoH	WC to OR High	Empty, RC = H					15	20	ns
tpwiH	WC Falling to IR High	< 63 Words					11	15	ns
tpwHIL	WC Rising to IR Low	< 63 Words					11	15	ns
tpWLIL	WC Falling to IR Low	63 Words, RC = H					11	15	ns
tPRIH	RC to IR High	Full, WC = L					15	20	ns
t _{PROH}	RC to OR High	> 1 Word					13	18	ns
tPROL	RC to OR Low						10	14	ns
t _{PRIL}	RC Falling to IR Low	63 Words, WC = H					13	18	ns
tpwFH	WC to FLAG High						27	36	ns
tPRFL	RC to FLAG Low						27	36	ns
t _{PDQ}	Transparent D to Q	Empty, WC = H					34	45	ns
tpwQ	WC Rising to Q	Empty					34	45	ns
tpMIH	MR to IR High	Full					28	38	ns
^t PMOL	MR to OR Low						15	20	ns
t _{PMFL}	MR to FLAG Low						28	38	ns

Pin Description

Vcc Supply voltage. D0-D7 8-bit data input bus.

Q0-Q7 8-bit data output bus (non-inverted).

WC Write Clock input-latches in data word from D-bus on a high-to-low transition (except when FIFO is full). Data enters the memory while WC is

high.

RC Read Clock input-presents next data word onto Q-bus on a low-to-high transition (except when FIFO is empty).


IR Input Ready status output-when high indicates FIFO is ready for another write cycle, ie., FIFO is not full. IR is forced low whenever WC is high (except during 64th write cycle) to accommodate cascading.

OR Output Ready status output-when high indicates FIFO is ready for another read cycle, ie., FIFO is not empty. OR is forced low whenever RC is low to accommodate cascading.

Master Reset/FLAG Select input-resets the MR/FS FIFO to the empty state (internal pointers reset to zero) on either a low-to-high or high-to-low transistion. The state of the MR/FS input during operation selects the waveform to be presented on the FLAG status output.

Intermediate status FLAG output—if MR/FS input FLAG is low, then a high output on FLAG indicates FIFO is at least one quarter filled (16 or more words remaining in memory). If MR/FS is high, then a high output on FLAG indicates FIFO is at least three guarters filled (48 or more words remaining).

Standard Test Load



l _{OL}	R1	R2
8 mA	560Ω	1100Ω
4 mA	1100Ω	2200Ω

Input Pulse Amplitude = 3V Input Rise and Fall Time (10%-90%) = 2.5 nsMeasurements made at 1.5V

TL/L/8676-10

Functional Description

The NFT FIFO is implemented using a 64 x 8-bit RAM with separate write and read ports. The write port is addressed by the write pointer and the read port by the read pointer. While the WC input is high, a data word on the D inputs is written into the write port of the RAM. The write pointer (initially zero) is incremented on the falling edge of WC, thus concluding a write cycle. The RAM contents addressed by the read pointer (also initially zero) are always presented on the Q outputs. Thus the first word appears on the Q outputs as it is being written. The rising edge of RC increments the read pointer which then accesses the next data word from the RAM's read port.

When the value of the write pointer equals the read pointer, then the FIFO is empty, ie., any data words which had been written have also been read. When the value of the write pointer exceeds the read pointer by 64, then the FIFO is full, ie., the next RAM location into which data should be written contains the oldest word that has not yet been read.

The IR and OR status outputs indicate the full and empty conditions, respectively. When WC is brought low at the end of a write cycle, IR would go high if the FIFO is still not full. If the FIFO becomes full, IR would become low until a vacant

Functional Description (Continued)

RAM location is made available resulting from a read operation (or the Master Reset is activated). WC should remain low until IR goes high. If WC is brought high while IR is still low, then the entire write cycle would be ignored, the RAM contents and write pointer remaining unchanged.

IR is usually driven low whenever WC is high in order to accommodate cascading as described later. However, during the final write cycle (in which the last vacant location is being written) IR would remain high if and as long as RC is high. This is to provide sufficient cycle times to guarantee the proper transfer of data between cascaded devices while reading.

The OR output would go high after the rising edge of RC if the FIFO remains not empty. OR is initially low following a reset until the first word is written into the FIFO. RC should remain high until OR goes high. If RC is brought low before OR goes high, then the read cycle would be inhibited and the next rising edge of RC would not increment the read pointer.

The FIFO resets to the empty state (write and read pointers reset to zero) on either the rising or falling edge of the MR/FS input. Following a reset, IR will be high, provided WC is low, OR and FLAG will be low. WC and RC may be in either state when a reset occurs.

If WC is high following a reset, the first write cycle would not commence until after WC is returned low (a high output on IR must be observed before the FIFO performs any write cycle). Likewise, if RC is low following a reset, the first read cycle would not commence until RC is returned high and a high output is observed on OR (returning RC high does not advance the read pointer).

The FIFO may be operated while the MR/FS input is held either low or high. The state of the MR/FS input during operation selects one of two waveforms to appear on the FLAG status output.

If the FIFO is operated while the MR/FS input is held low, then the FLAG output would indicate when the FIFO is at least one quarter filled, i.e., when the write pointer value exceeds the read pointer by at least 16. If the FIFO is operated while MR/FS is high, then FLAG would indicate when the FIFO is at least three quarters filled, as shown in the following truth table:

#WORDS	FLAG OUTPUT			
STORED	MR/FS = L	MR/FS = H		
0–15	L	L		
16-47	н	L		
48-64	Н	Н		

The FLAG output remains stable throughout all write and read cycles which do not cross the above boundaries. Note that the FLAG waveform selection cannot be switched without resetting the FIFO.


In a system, MR/FS may be connected to either a normallylow or normally-high system reset signal. Even though the FIFO responds to input transitions, conventional system reset pulses, including wakeup circuits, would produce desired results.

FIFO buffers wider than 8 bits can be implemented by connecting multiple chips in parallel. For 64 × 8n configurations, the IR, OR and FLAG status information can be taken from any one of the chips since there is no fall-through delay which may otherwise cause output skew between chips. FIFO buffers deeper than 64 words can also be implemented by connecting multiple chips in series. To do this, the Q. OR and RC lines of one chip are connected to the D. WC and IR lines, respectively, of the next chip in the series (see "Cascading Devices" block diagram). When the first word is written into the first chip, the resulting rising edge of its OR initiates a write cycle into the second chip, which in turn produces a read cycle from the first chip. The handshaking signals passed over the OR/WC and RC/IR connections between each adjacent pair of chips causes the data word to be passed from one chip to the next until it settles onto the outputs of the last chip in the series. See "Cascaded Write Cycle Waveform" diagram.

As the buffer fills, each chip, beginning with the last, becomes full. A buffer consisting of n chips connected in series can store 63n + 1 words. This is because the last word written into each full chip (except the first chip) remains on the outputs of the previous chip. Each time a word is read from the last chip, one word is transferred down from each of the previous chips (or until an empty chip is encountered). See "Cascaded Read Cycle Waveform".

TL/L/8676-3

Write Cycle Timing Waveform



*IR goes low following the first of these two events.

TL/L/8676-7

Functional Description (Continued)


Since the control signals and data are passed from chip to chip in a serially cascaded buffer, some fall-through delay is introduced between the input of the first chip and the output of the last. The delay increases with the number of chips cascaded serially.

Chips can be cascaded both serially and in parallel to produce deeper and wider buffers (as shown in "Cascading Devices" block diagram). However, due to the resulting chip-level fall-through delays, it may be necessary to AND-gate the IR outputs of the first level of chips, as with the OR outputs of the last level.

Read Cycle Timing Waveform twrh RC tPROL --tproh OR (EMPTY) INVALID DATA #1 #64 #2 LAST DATA WORD WRITTEN ^tPRIH TL/L/8676-4 **Master Reset Timing Waveform Flag Output Timing Waveform** wc MR/FS tpMIH → -tpwfh ^tPRFL ·^tPMOL FLAG TL/L/8676-5 ^tPMFL ← ^tRMW → TL/L/8676-6 **Cascading Devices** (190 × 16 Bit FIFO) OR WC OR OR RC RC RC D8-15 Q8-15 Q RC OR WC OR RC OR ∠ OPTIONAL OPTIONAL


Functional Description (Continued)

Write Cycle Waveform For Two Devices Cascaded Serially



TL/L/8676-8

Read Cycle Waveform For Two Devices Cascaded Serially





PRELIMINARY

March 1987

DM75/85X432 128 x 4, DM75/85X433 128 x 5, No-Fall-Through FIFO Memories

General Description

The device is a first-in-first-out (FIFO) sequential memory organized as 128 words by either 4 or 5 bits. Data words written into the device are later read from a separate bus in the same order as entered but at an independent rate. Write and read operations may occur concurrently and at any time with respect to each other. The FIFO is a no-fall-through (NFT) type in which new input data becomes available for output in less time than the minimum write/read cycle period.

Features


- 128 x 4/5 bit FIFO memory
- No fall-through delay (first word propagates to output in less than one cycle period)
- 35 MHz write and read clock frequencies
- Totally independent asynchronous write and read clocks
- 16 mA TRI-STATE® data outputs for bus drive capability

- Status outputs indicate full, empty and partially-filled conditions
- 18/20 pin 0.3" wide DIP package
- TTL I/O signal levels
- Single +5V supply

Applications

- Data rate translator for computer peripheral controller, eg. disc, tape, printer, graphic display, etc.
- Data rate translator for telecommunications or data communications controller (including local area network)
- ADC or DAC interface buffer for real-time DSP
- Real-time data acquisition buffer
- Variable length shift register for real-time signal delay
- Variable length pipeline register for multiprocessing, DSP, graphics, image analysis, etc.

Block and Connection Diagrams



DM75/85X432 DM75/85X433 18 **□** ∨_{CC} 20 **b**v_{cc} MR C 17 | RC 19 🗖 RC wc⊏ wc □ 16 🗖 Ē 18**L**Ē ĒΕ Ē 15 FLAG 17 FLAG FS□ FS C 16 🗖 ŌĒ 14 🗖 😇 00 13 🗆 D3 15 🗖 D4 D1 DIC 14 🗖 D3 Q0 🗖 12 🗖 D2 D2 🗀 13 **1**04 Q1 11 🗖 Q3 Q0 🗀 10 🗖 02 12 Q3 GND 🗖 9 Q1 11 202 GND 🗖 TL/L/9235-2 TL/L/9235-3

Dual-In-Line Package

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V_{CC} 7V Input Voltage 7V

Off-State Output Voltage Storage Temperature -65°C to +150°C ESD Susceptibility (Note 4) To Be Determined

5.5V

Electrical Characteristics Over Operating Conditions DM75/DM85X432/433

Symbol	Symbol Parameter		Conditions	Guarante	Units	
- Symbol	raiametei		Conditions	Min	Max	Office
V _{IL}	Low-Level Input Voltage				0.8	V
V _{IH}	High-Level Input Voltage			2		V
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_J$	= -18 mA		-1.5	V
l _{IL}	Low-Level Input Current	V _{CC} = Max, V	i = 0.45V		-0.4	mA
I _{IH}	High-Level Input Current	V _{CC} = Max, V	1 = 2.4V		50	μΑ
li .	Maximum Input Current	V _{CC} = Max, V	1 = 5.5V		1.0	mA
V _{OL}	Low Level Output Voltage	$V_{IL} = 0.8V$,	I _{OL} = 16 mA for Q Outputs I _{OL} = 4 mA for F, E and FLAG Outputs		0.5	v
V _{OH}	High Level Output Voltage		$I_{OH} = -2.6$ mA for Q Outputs $I_{OL} = -0.6$ mA for \overline{F} , \overline{E} and FLAG Outputs	2.4		٧
los	Output Short-Circuit Current (Note 1)	$V_{CC} = Max, V_0 = 0V$		-30	-80	mA
lozh	High Voltage Off-State Output Current	$V_{CC} = 5.5V, V_{OH} = 2.7V$			20	μΑ
lozL	Low Voltage Off-State Output Current	$V_{CC} = 5.5V, V_{OL} = 0.4V$			-20	μА
lcc	Supply Current	V _{CC} = Max, Ir Outputs Open	nputs Low,		265	mA

Note 1: Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Operating Conditions (Note 3)

Symbol	Parameter	DM75X432/433		DM85X4	Units	
Cymbol	raiameter	Min	Max	Min	Max	
Vcc	Supply Voltage	4.5	5.5	4.75	5.25	V
T _A	Operating Free-Air Temperature (Note 2)	-55	+ 125	0	+70	°C
twwH	WC Pulse Width High			10		ns
twwL	WC Pulse Width Low			15		ns
t _{SDW}	Input Data Setup			15		ns
tHDW	Input Data Hold Time			0		ns
twr	RC Pulse Width High			10		ns
twRL	RC Pulse Width Low			10		ns
twm	Master Reset Pulse Width					ns
t _{RMW}	Reset Recovery Time					ns

Note 2: Ambient Temperature.

Note 3: Since the FIFO is a very high speed device, care must be taken in the design of the hardware. Proper device grounding and supply decoupling are crucial to the correct operation of the FIFO.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Switching Characteristics Over Operating Conditions

Symbol	Parameter	Initial	DM75X432/433		DM85X432/433		Units
Cyllibol	i drameter	Conditions	Min	Max	Min	Max	Oillis
f _{WC}	Write Frequency					35	MHz
f _{RC}	Read Frequency					35	MHz
t _{PRQ}	RC to Data Output					20	ns
tpWF	WC Rising to F Low	127 Words				15	ns
t _{PWE}	WC Rising to E High	Empty				15	ns
t _{PRE}	RC Rising to E Low	1 Word				15	ns
t _{PRF}	RC Rising to F High	Full				15	ns
t _{PWI}	WC Rising to FLAG High					20	ns
t _{PRI}	RC Rising to FLAG Low					20	ns
tsrw	RC Rising Before WC	Full					ns
tswR	WC Rising Before RC	Empty					ns
t _{PDQ}	Transparent D to Q	Empty, WC = Low				30	ns
t _{PWQ}	WC Falling to Q	Empty				30	ns
t _{PMF}	MR to F High	Full				30	ns
tpME	MR to E Low					30	ns
t _{PMI}	MR to FLAG Low					30	ns
t _{PZX}	Output Enable					20	ns
t _{PXZ}	Output Disable					20	ns

Pin Description

V_{CC} +5V supply.

D₀-D_{3/4} 4/5-bit data input bus.

Q₀-Q_{3/4} 4/5-bit data output bus (TRI-STATE non-invert-

ed)

WC Write Clock input—latches in a data word from D-bus on a low-to-high transition (except when FIFO is full). Data enters the memory while WC is

RC Read Clock input—presents next data word onto Q-bus on a low-to-high transition (except when

FIFO is empty).

Empty Status Output—goes low when last word is read from FIFO (or when FIFO is reset); goes high when first word is written into an empty FIFO.

F Full Status Output—goes low when FIFO becomes full following a write; goes high when a read cycle creates a vacancy (or when FIFO is

reset).


FLAG Intermediate Status Flag Output—high while FIFO is at least 1/4 filled (32 or more words remaining in memory) if the FS input is low, or while FIFO is at least 3/4 filled (96 or more words) if FS is high; otherwise FLAG remains low.

FS Flag Select Input—selects FIFO word-count threshold for FLAG output (32 if low, 96 if high).

MR Master Reset input—resets the FIFO to the empty state (internal pointers reset to zero) while low (level sensitive).

OE Output Enable input—when low, enables output on the Q data bus; disables when high.

Standard Test Load



loL	R1	R2
16 mA	300Ω	Ω 000
4 mA	1100Ω	2200Ω

Input Pulse Amplitude = 3V Input Rise and Fall Time (10%-90%) = 2.5 ns

 t_{PHZ} measurement made at V_{OH} – 0.5V, t_{PLZ} measurement made at V_{OL} + 0.5V, all other measurements made at 1.5V.

Functional Description

The RAM contents addressed by the read pointer (also initially zero) are presented on the Q outputs whenever the $\overline{\text{OE}}$ input is low (Q bus outputs are disabled when $\overline{\text{OE}}$ is high). Thus the first word may appear on the Q outputs as it is being written. The rising edge of RC increments the read pointer which then accesses the next data word from the RAM's read port. (Each pointer automatically wraps around from the last to the first RAM location.)

When the value of the read pointer becomes equal to the write pointer due to a read cycle, then the FIFO is empty, ie. any data words which had been written have also been read. When the value of the write pointer exceeds the read pointer by 128 due to a write cycle, then the FIFO is full, ie. the next RAM location into which data should be written contains the oldest word that has not yet been read.

The \overline{E} and \overline{F} status outputs indicate the empty and full conditions, respectively. Initially (following a reset) \overline{F} is high. When WC is brought high at the end of any write cycle, \overline{F} would go low if the FIFO becomes full; otherwise it remains high (without glitches). When the FIFO is full, \overline{F} remains low until a vacant RAM location is made available resulting from a read operation (or the Master Reset is activated). \overline{F} goes high after the rising edge of RC which creates the first vacancy.

Writing is inhibited while $\overline{\mathsf{F}}$ is low. If WC is brought low while $\overline{\mathsf{F}}$ was still low, new data would not begin to be written into the RAM until after a read cycle causes $\overline{\mathsf{F}}$ to go high (WC must then remain low long enough to complete the write cycle). Any low-to-high transitions on WC while $\overline{\mathsf{F}}$ is low are ignored (write pointer not incremented).

Initially (followinig a reset) the $\overline{\mathbb{E}}$ output is low. $\overline{\mathbb{E}}$ remains low while the FIFO is empty until the first write cycle is completed. $\overline{\mathbb{E}}$ goes high after the rising edge of WC concluding the first write cycle. When RC is brought high at the end of any read cycle, $\overline{\mathbb{E}}$ would go low if the FIFO becomes emtpy; otherwise it remains high (without glitches).

Reading is inhibited while \overline{E} is low. Any low-to-high transitions on RC while \overline{E} is low are ignored (read pointer not incremented). While the FIFO is empty, the Q outputs (if enabled) would either be in an indetermined state if WC is high, or would reflect D input data as it is written into the memory if WC is low.

The FIFO is reset to the empty state (write and read pointers reset to zero) while the $\overline{\text{MR}}$ input is low. WC and RC inputs are ignored and may be in either state during a reset. If WC is low following a reset, it should remain low long enough to complete the write cycle.

The FS input selects the waveform to appear on the FLAG output. When FS is low, then the FLAG output indicates when the FIFO is at least one quarter filled (i.e., when the write pointer value exceeds the read pointer by at least 32). When FS is high, then FLAG indicates when the FIFO is at least three quarters filled (write pointer exceeds read pointer by at least 96). The FLAG output remains stable (without glitches) except following the write or read cycle which changes the FIFO's status with respect to the selected threshold.

It is recommended that the FS input be changed only while the FIFO is empty or full. If FS is changed while the FIFO contains between 32 and 96 words, the FLAG output may not change to reflect the accurate status until a threshold is crossed.

FLAG Output Truth Table:


# Words Stored	FLAG Output				
# Words Stored	FS = L	FS = H			
0-31	L	L			
32-95	Н	L			
96-128	Н	Н			

FIFO buffers wider than 4 or 5 bits can be implemented by connecting multiple chips in parallel. The \overline{E} , \overline{F} and FLAG status information can be taken from any one of the chips since there is no fall-through delay which may otherwise cause output skew between chips.

FIFO buffers deeper than 128 words could also be implemented by connecting the D and Q lines of multiple devices in parallel and alternating the WC and RC clocks between each of the devices in turn (the $\overline{\text{OE}}$ input of each device must then be connected to its own RC input). For example, a 256 x 4/5 FIFO buffer could be implemented using two FIFO chips plus a dual D-type flip-flop (eg. 74S74) as shown in the diagram, "External Cascading". Cascading more than two devices (depth greater than 256) requires more sophisticated logic to generate the alternating WC and RC clocks; registered programmable logic devices may be useful for this. Note that when cascading in this manner, there are no additional delays introduced. Also, the threshold boundaries for the FLAG output are proportional to the number of devices cascaded.


Functional Description (Continued)

External Cascading (256 x 4/5 FIFO)




TL/L/9235-4

Write Cycle Timing




TL/L/9235-5

Read Cycle Timing



TL/L/9235-6

Functional Description (Continued)





Section 4 ECL RAMs



Section 4 Contents

DEVICE	DESCRIPTION	PAGE NUMBER
DM10414, DM10414A	256 x 1 ECL Random Access Memory	4-3
DM10415, DM10415A	1024 x 1 ECL Random Access Memory	4-8
DM10422, DM10422A,	1024-Bit (256 x 4) ECL RAM	4-13
DM10422A-7		
DM10470, DM10470A	4096-Bit (4096 x 1) ECL RAMs	4-19
DM10474A, DM10474A-10, DM10474A-8	4096-Bit (1024 x 4) ECL RAMs	4-24
DM100422, DM100422A	1024-Bit (256 x 4) ECL RAM	4-30
DM100470, DM100470A	4096-Bit (4096 x 1) ECL RAMs	4-35
DM100474A, DM100474A-10,	4096-Bit (1024 x 4) ECL RAM	4-40
DM100474A-8		



DM10414/DM10414A 256 x 1 ECL Random Access Memory

General Description

The DM10414, DM10414A is a 256-word by 1-bit ECL random access memory. The fully static memory is designed with active low chip selects and separate I/O pins. The 8 address bits (A0 through A7) are fully decoded on the chip. Applications such as scratch pad, cache, and buffer memories are ideal for this high speed RAM.

An unterminated emitter-follower output is provided to allow the outputs to be wire-ORed. Separate Data In and non-inverted Data Out pins are provided. These RAMs are compatible with compensated and uncompensated 10k ECL families.

Features

- Fully compatible with standard and voltage compensated 10k series ECL
- Temperature range
- 0°C to +75°C

10 ns

7 ns


- Unterminated emitter-follower output for wire-ORing
- Power dissipation decreases with increasing temperature
- Typical address access


DM10414		
DM10414A		

■ Typical chip select access DM10414

DM10414 4 ns DM10414A 3 ns

Block and Connection Diagrams






Top View Order Number DM10414J or DM10414AJ See NS Package J16A

TL/L/9236-1

Logic Symbol



Pin Names

Address Inputs
Data Input
Data Output
Chip Select Inputs
Write Enable

Truth Table

CS	WE	DIN	D _{OUT}	MODE
Н	х	Х	L	Not Selected
L	L	Н	L	Write 1
L	L	L	L	Write 0
L	Н	Х	DOUT	Read

L = low (-1.7V nominal)

H = high (-0.9 nominal)

X = don't care

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias (ambient) -55° C to $+125^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C V_{EE} Relative to V_{CC} -7.0V to +0.5V V_{EE} to +0.5V

Output Current (Output High) -30 mA to +0.1 mA Lead Temperature (Soldering, 10 sec.) 300°C

Operating Conditions

J	Min	Max	Units
Supply Voltage (V _{EE})	-5.46	4.94	°C
Ambient Temperature (T _A)	0	+ 75	V

DC Electrical Characteristics

 $V_{EE}=-5.2V$, Output Load = 50Ω and 30 pF to -2.0V, $T_A=0^{\circ}C$ to $+75^{\circ}C$ (Notes 1-3)

Symbol	Parameter	Conditions	TA	Min Limit	Max Limit	Units
V _{OH}	Output Voltage High	$V_{IN} = V_{IHMAX}$ or V_{ILMIN}	0°C + 25°C + 75°C	-1000 -960 -900	-840 -810 -720	mV
V _{OL}	Output Voltage Low	$V_{IN} = V_{IHMAX}$ or V_{ILMIN}	0°C + 25°C + 75°C	-1870 -1850 -1830	-1665 -1650 -1625	mV
V _{OHC}	Output Voltage High	V _{IN} = V _{IHMIN} or V _{ILMAX} Performed on One Input at a Time	0°C +25°C +75°C	-1020 -980 -920		mV
V _{OLC}	Output Voltage Low	V _{IN} = V _{IHMIN} or V _{ILMAX} Performed on One Input at a Time	0°C +25°C +75°C		-1645 -1630 -1605	mV
V _{IH}	Input Voltage High	Guaranteed Input Voltage High for All Inputs	0°C + 25°C + 75°C	-1145 -1105 -1045	-840 -810 -720	mV
V _{IL}	Input Voltage Low	Guaranteed Input Voltage Low for All Inputs	0°C + 25°C + 75°C	-1870 -1850 -1830	1490 1475 1450	mV
l _{ІН}	Input Current High	V _{IN} = V _{IHMAX} Performed on One Input at a Time	0°C to +75°C		220	μΑ
lıL	Input Current Low, CS All Others	V _{IN} = V _{ILMIN} Performed on One Input at a Time	0°C to + 75°C	0.5 50	170	μΑ
IEE	Power Supply Current (Pin 8) (Note 4)	All Inputs and Outputs Open	0°C to +75°C	-150		mA

Note 1: Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.

Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 3: Guaranteed with transverse air flow exceeding 500 linear F. P. M. and 2-minute warm-up period. Typical resistance values of the package are: θ_{JA} , (Junction to Ambient) = 90°C/W (still air); θ_{JA} (Junction to Ambient) = 50°C/W (at 500 F. P. M. air flow); θ_{JC} (Junction to Case) = 25°C/W.

Note 4: Typical values at $V_{EE} = -5.2V$: $T_A = 0^{\circ}C$, $I_{EE} = -105$ mA; $T_A = 75^{\circ}C$, $I_{EE} = -90$ mA.

Functional Description


Addressing the DM10414, DM10414A is achieved by means of the 8 address lines A0–A7. Each of the 2^8 one-zero combinations of the address lines corresponds to a bit location in the memory. The active low Chip Selects together with the unterminated emitter-follower output allows for wire-ORing. A 50Ω resistor to -2V (or an equivalent network) is required to provide a low at the output when the device is off. This termination is required for both single device or wire-ORed operation.


The device is selected with $\overline{\text{CS}}$ low and deselected with $\overline{\text{CS}}$ high. The operating mode is controlled by the active low Write Enable ($\overline{\text{WE}}$). $\overline{\text{WE}}$ low causes the data at the Data Input (DIN) to be stored at the selected address. $\overline{\text{WE}}$ low also causes the output to be disabled (low due to the 50Ω pull-down resistor). $\overline{\text{WE}}$ high causes the data stored at the selected address to be present at the Data Out (DOUT) pin.

AC Electrical Characteristics

 $V_{EE} = -5.2V \pm 5\%$, Output Load = 50Ω , 30 pF to -2.0V, $T_A = 0^{\circ}$ C to 75°C, air flow exceeding 500 LFM

TEST CONDITIONS





All timing measurements referenced to 50% of input levels $C_L = 30 \text{ pF}$ including jig and stray capacitance


 $R_T = 50\Omega$

TL/L/9236-8

Symbol Parameter		mbol Parameter DM10414A		DM1	DM10414		
- Cyllibol	T diameter	Min Max		Min	Max	Units	
READ MODE	•						
t _{AA}	Address Access Time (Note 5)		10		15	ns	
t _{ACS}	Chip Select Access Time		5		7	ns	
t _{RCS}	Chip Select Recovery Time		5		7	ns	

Note 5: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.


Switching Time Waveforms



AC Electrical Characteristics (Continued) V_{EE} = -5.2V ± 5 %, Output Load = 50Ω , 30 pF to -2.0V, T_A = 0°C to 75°C, 500 LFM

Symbol	Parameter	DM10	0414A	DM1	0414	Units
Cymbol	raiametei	Min	Max	Min	Max	Oilles
WRITE MOD	E					
t _W	Write Pulse Width	6		8		ns
twsp	Data Set-Up Time Prior to Write	2		2		ns
twho	Data Hold Time After Write	2		2		ns
twsa	Address Set-Up Time Prior to Write	3		4		ns
^t WHA	Address Hold Time After Write	2		3	i	ns
twscs	Chip Select Set-Up Time Prior to Write	2		2		ns
twncs	Chip Select Hold Time After Write	2		2		ns
tws	Write Disable Time		5		7	ns
t _{WR}	Write Recovery Time		5		7	ns

Switching Time Waveforms (Continued)



TL/L/9236-7

AC Electrical Characteristics (Continued) $V_{EE}=-5.2V~\pm5\%$, Output Load = 50Ω , 30 pF to -2.0V, $T_A=0^{\circ}C$ to 75°C, 500 LFM

Symbol	Parameter	DM1	0414A	DM1	10414	Units
Symbol	r drameter	Min	Max	Min	Max	Jillis
RISE TIME A	ND FALL TIME					
t _r	Output Rise Time	1	3.5	1	3.5	ns
t _f	Output Fall Time	1	3.5	1	3.5	ns

Capacitance

				DM10414A			DM10414		
Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Min	Typ (Note 5)	Max	Units
C _{IN}	Input Pin Capacitance	Measure With a Pulse		4	5		4	5	pF
C _{OUT}	Output Pin Capacitance	Technique		.7	8		7	8	рF



April 1987

DM10415/DM10415A 1024 x 1 ECL Random Access Memory

General Description

The DM10415, DM10415A is a 1024-word by 1-bit ECL random access memory. This fully static memory is designed with an active low chip select and separate I/O pins. The 10 address bits (A0 through A9) are fully decoded on the chip. Applications such as scratch pad, cache, and buffer memories are ideal for this high speed RAM.

An unterminated emitter-follower output is provided to allow the outputs to be wire-ORed. Separate Data In and non-inverted Data Out pins are provided. These RAMs are compatible with compensated and uncompensated 10k ECL families.

Features

- Fully compatible with standard and voltage compensated 10k series ECL
- Temperature range

0°C to +75°C

- Unterminated emitter-follower output for wire-ORing
- Power dissipation decreases with increasing temperature
- Typical address access

DM1	0415
DM1	0415A


20 ns 12 ns

■ Typical chip select access DM10415


TL/L/9237-1

DM10415 DM10415A 6 ns 4 ns

Block and Connection Diagrams




Dual-In-Line Package



Top View

Order Number DM10415J or DM10415AJ See NS Package J16A

Logic Symbol



Pin Names

A0-A9	Address Inputs
D _{IN}	Data Input
D _{OUT}	Data Output
CS	Chip Select
WE	Write Enable

Truth Table

E
ected

L = low (-1.7V nominal)

H = high (-0.9V nominal)

X = don't care

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Output Current (Output High) -30 mA to +0.1 mA Lead Temperature (Soldering, 10 sec.) 300°C

Operating Conditions

	Min	мах	Units
Supply Voltage (VEE)	-5.46	-4.94	٧
Ambient Temperature (T_{Δ})	0	+ 75	°C

DC Electrical Characteristics

 $V_{EE}=-5.2V$, Output Load = 50Ω and 30 pF to -2.0V, $T_A=0^{\circ}C$ to $+75^{\circ}C$ (Notes 1-3)

Symbol	nbol Parameter Conditions		TA	Min Limit	Max Limit	Units
V _{OH}	Output Voltage High	$V_{IN} = V_{IHMAX}$ or V_{ILMIN}	0°C + 25°C + 75°C	-1000 -960 -900	-840 -810 -720	mV
V _{OL}	Output Voltage Low	$V_{IN} = V_{IHMAX}$ or V_{ILMIN}	0°C + 25°C + 75°C	-1870 -1850 -1830	-1665 -1650 -1625	mV
V _{OHC}	Output Voltage High	$V_{IN} = V_{IHMIN}$ or V_{ILMAX}	0°C + 25°C + 75°C	-1020 -980 -920		mV
V _{OLC}	Output Voltage Low	$V_{IN} = V_{IHMIN}$ or V_{ILMAX}	0°C + 25°C + 75°C		-1645 -1630 -1605	mV
V _{IH}	Input Voltage High	Guaranteed Input Voltage High for All Inputs	0°C +25°C +75°C	-1145 -1105 -1045	-840 -810 -720	mV
V _{IL}	Input Voltage Low	Guaranteed Input Voltage Low for All Inputs	0°C + 25°C + 75°C	-1870 -1850 -1830	-1490 -1475 -1450	mV
lін	Input Current High	$V_{IN} = V_{IHMAX}$	0°C to +75°C		220	μΑ
l _{IL}	Input Current Low, CS All Others	$V_{IN} = V_{ILMIN}$	0°C to + 75°C	0.5 -50	170	μΑ
lee	Power Supply Current (Pin 8) (Note 4)	All Inputs and Outputs Open	0°C to +75°C	-150		mA

Note 1: Conditions for testing not shown in the tables are chosen to guarantee operation under "worst case" conditions.

Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 3: Guaranteed with transverse air flow exceeding 500 linear F. P. M. and 2-minute warm-up period. Typical resistance values of the package are: θ_{JA} , (Junction to Ambient) = 90°C/W (still air); θ_{JA} (Junction to Ambient) = 50°C/W (at 500 F. P. M. air flow); θ_{JC} (Junction to Case) = 25°C/W.

Note 4: Typical values at $V_{EE} = -5.2V$: $T_A = 0$ °C, $I_{EE} = -105$ mA; $T_A = 75$ °C, $I_{EE} = -90$ mA.

Functional Description

Addressing the DM10415/DM10415A is achieved by means of the 10 address lines A0–A9. Each of the 2^{10} one-zero combinations of the address lines corresponds to a bit location in the memory. The active low Chip Select (\overline{CS}) together with the unterminated emitter-follower output allows for memory array expansion to 2048 words without additional decoding. This emitter-follower output allows for wire-ORing. A 50Ω resistor to -2V (or an equivalent network) is required to provide a low at the output when the device is off. This termination is required for both single device or wire-ORed operation.


The device is selected with $\overline{\text{CS}}$ low and deselected with $\overline{\text{CS}}$ high. The operating mode is controlled by the active low Write Enable ($\overline{\text{WE}}$). $\overline{\text{WE}}$ low causes the data at the Data Input (D_{IN}) to be stored at the selected address. $\overline{\text{WE}}$ low also causes the output to be disabled (low due to the 50Ω pull-down resistor). $\overline{\text{WE}}$ high causes the data stored at the selected address to be present at the Data Out (D_{OI}) pin.

AC Electrical Characteristics

 $V_{EE}=-5.2V~\pm5\%$, Output Load $=50\Omega$, 30 pF to -2.0V, $T_A=0^{\circ}C$ to 75°C, Airflow exceeding 500 LFM

TEST CIRCUIT AND INPUT WAVEFORM

Loading Conditions GND 16 CS VCC WE A1 A2 A3 A4 A5 A6 A7 A8 A9 VEE TL/L/9237-8




All timing measurements referenced to 50% of input levels

 $C_L = 30 \ pF$ including jig and stray capacitance


 $R_T = 50\Omega$

AC Electrical Characteristics $V_{EE}=-5.2V~\pm5\%$, Output Load $=50\Omega$, 30 pF to -2.0V, $T_A=0^{\circ}C$ to 75°C, Airflow exceeding 500 LFM (Continued)


READ CYCLE TIMING DIAGRAMS



TL/L/9237-4



TL/L/9237-5




TL/L/9237-6

Symbol	Parameter	DM10415A		DM10415		Units	
	Talamoto	Min	Max	Min	Max	O.III.G	
READ CYC	LE						
t _{AA}	Address Access Time (Note 5)		20		35	ns	
tACS	Chip Select Access Time		8		10	ns	
t _{RCS}	Chip Select Recovery Time		8		10	ns	

Note 5: The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

AC Electrical Characteristics $V_{EE}=-5.2V~\pm5\%$, Output Load $=50\Omega$, 30 pF to -2.0V, $T_A=0^{\circ}C$ to 75°C, Airflow exceeding 500 LFM (Continued)

WRITE CYCLE TIMING DIAGRAMS



TL/L/9237-7

Symbol	Parameter	DM1	0415A	DM1	DM10415		
Symbol	raiametei	Min	Max	Min	Max	Units	
WRITE CYC	LE						
tw	Write Pulse Width (to Guarantee Writing)	12		25		ns	
twsp	Data Set-Up Time Prior to Write	4		5		ns	
t _{WHD}	Data Hold Time After Write	4		5		ns	
twsa	Address Set-Up Time Prior to Write	5		8		ns	
t _{WHA}	Address Hold Time After Write	3		4		ns	
twscs	Chip Select Set-Up Time Prior to Write	4		5		ns	
twncs	Chip Select Hold Time After Write	4		5		ns	
t _{WS}	Write Disable Time		10		10	ns	
twR	Write Recovery Time		10		10	ns	
RISE TIME A	AND FALL TIME						
t _r	Output Rise Time	1	3, 5	1	3, 5	ns	
t _f	Output Fall Time	1	3, 5	1	3, 5	ns	

Capacitance

Symbol	Parameter	DM1	0415A	DM1	0415	Units
	raiametei	Min	Max	Min	Max	
C _{IN}	Input Pin Capacitance		5		5	pF
C _{OUT}	Output Pin Capacitance		8		8	pF

DM10422/DM10422A/DM10422A-7 1024-Bit (256 x 4) ECL RAM


General Description

The DM10422/DM10422A/DM10422A-7 is a 1024-bit ECL random access memory organized as 4 blocks of 256 bits. Since each block has its own Select input, the memory can be configured for a maximum of 1024 by 1 bit through Wire-ORing of the outputs. The high-speed access time allows its use in scratch pad, buffer, and control storage applications. The device is voltage compensated and is compatible with all 10k ECL logic. Separate Data In and Data Out pins allow the set-up of data for a write cycle while performing a read.

Features

- 4 separate Block Select inputs for configurations from 256 x 4 to 1024 x 1
- 256 x 4 to 1024 x 1
 Maximum address access time—DM10422 12 ns
 —DM10422A 10 ns
- —DM10422A-7 7 ns
 Maximum Block Select access time—DM10422 5 ns
 - —DM10422A 5 ns —DM10422A-7 4 ns
- 10 kH logic compatible with on-chip voltage compensation
- Oxide isolation process
- Unterminated emitter-follower output for easy memory expansion
- Compatible with HM10422, MBM10422 and F10422

Block Diagram



Truth Table (Positive Logic)

	Input		Output	Mode
BS	WE	DI	Output	Mode
Н	X	Х	L	Disable
L	L	L	L	Write "0"
L	L	н	L	Write "1"
L	Н	X	Data	Read

H = F	ligh Voltage I	evel I	= 1 ow	Voltage	l aval	Y =	Don't Care

Pin Names

BS1-BS4	Block Selects
A0-A7	Address Inputs
WE	Write Enable
DI1-DI4	Data Inputs
DO1-DO4	Data Outputs

Functional Description

Addressing the DM10422/DM10422A/DM10422A-7 is accomplished by means of the eight address lines (A0-A7). Each of the 256 possible combinations of address inputs corresponds to a unique four-bit word in the memory array. The availability of four active-low Block Select inputs ($\overline{BS1}$ - $\overline{BS4}$) and the unterminated emitter-follower outputs allow the user to reconfigure the part into a 512 x 2 or 1024 x 1 architecture by wire-ORing the outputs and using the BS inputs as address lines.

The device is selected with \overline{BS} low and deselected with \overline{BS} high. A 50Ω resistor to -2V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The \overline{BS} inputs are internally pulled low so that in cases where no memory expansion is needed, no external connections are required.

The read and write operations are controlled by the active-low Write Enable input (\overline{WE}). With \overline{WE} and \overline{BS} held low, the data at the Data Inputs (DI1–DI4) is written into addressed location. \overline{WE} low also causes the output to be disabled; the termination will then pull the output low. To read, \overline{WE} is held high, while \overline{BS} is held low. The rising edge of \overline{WE} causes the data present at the selected address to be transferred to the Data Outputs (DO1–DO4). The data presented at the Data Outputs is non-inverted.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{EE})	-5.46	-4.94	V
Ambient Temperature (T _A)	0	+75	°C


DC Electrical Characteristics $V_{EE} = -5.2V, R_T = 50\Omega$ to $-2.0V, T_A = 0^{\circ}C$ to $+75^{\circ}C$, airflow ≥ 500 LFM


Symbol	Parameter	Conditions	TA	Min	Max	Units
V _{OH}	Output Voltage High	$V_{IN} = V_{IH}$ Max or V_{IL} Min	0°C 25°C 75°C	-1000 -960 -900	-840 -810 -720	mV
V _{OL}	Output Voltage Low	$V_{IN} = V_{IH}$ Max or V_{IL} Min	0°C 25°C 75°C	-1870 -1850 -1830	-1665 -1650 -1625	mV
V _{OHC}	Output Voltage High $V_{IN} = V_{IH} \text{Min or } V_{IL} \text{Max}$		0°C 25°C 75°C	-1020 -980 -920		mV
V _{OLC}	Output Voltage Low	$V_{IN} = V_{IH}$ Min or V_{IL} Max	0°C 25°C 75°C		-1645 -1630 -1605	mV
V _{IH}	Input Voltage High	Guaranteed Input Voltage High for All Inputs	0°C 25°C 75°C	1145 1105 1045	-840 -810 -720	mV
V _{IL}	Input Voltage Low	Guaranteed Input Voltage Low for All Inputs	0°C 25°C 75°C	1870 1850 1830	1490 1475 1450	mV
lін	Input Current High	$V_{IN} = V_{IH}Max$	0°C to 75°C	_	220	μΑ
l _{IL}	Input Current Low, CS All Others	$V_{IN} = V_{IL} \text{Min}$	0°C to 75°C	0.5 -50	170	μА
lee	Power Supply Current	All Inputs and Outputs Open	0°C to 75°C	-200	_	mA

AC Electrical Characteristics

 $V_{CC}=V_{CCA}=0 \text{V, } V_{EE}=-5.2 \text{V } \pm 5 \text{\%, } R_{T}=50 \Omega \text{ to } -2.0 \text{V, } C_{L}=30 \text{ pF, } T_{A}=0 ^{\circ}\text{C to } +75 ^{\circ}\text{C, air flow exceeding 500 LFM}$

Test Circuit and Input Waveform





TL/L/8693-6

 $t_{\rm f} = t_{\rm f} = 2.0 \text{ ns } \pm 10\%$

 $R_T = 50\Omega$

 $C_1 = 30 pF$

All timing measurements are referenced from 50% of input levels to 50% of input/output levels.


TL/L/8693-5

Read Cycle

Symbol	bol Parameter		0422	DM10)422A	DM10	422A-7	Units
Symbol	raidiletei	Min	Max	Min	Max	Min	Max	Offics
t _{AA}	Address Access Time	_	12		10	_	7	ns
t _{ABS}	Block Select Access Time	_	5	_	5	_	4	ns
t _{RBS}	Block Select Recovery Time	_	5	_	5	_	4	ns


Read Cycle Timing Diagrams

Address Access Time



TL/L/8693-7


Block Select Access



TL/L/8693-8

Write C	Write Cycle									
Symbol	Parameter	DM:	10422	DM1	DM10422A		DM10422A-7			
Symbol		Min	Max	Min	Max	Min	Max	Units		
t _W	Write Pulse Width	7	_	6	_	5	_	ns		
twsp	Data Set-Up Time	2.0	_	2.0	_	1.0	_	ns		
twHD	Data Hold Time	2.0	_	2.0		1.0	_	ns		
twsa	Address Set-Up Time	3.0	_	2.0		1.0		ns		
twha	Address Hold Time	2.0		2.0	_	1.0	_	ns		
twsBs	Block Select Set-Up Time	2.0	_	2.0		1.0		ns		
twhbs	Block Select Hold Time	2.0		2.0		1.0	_	ns		
tws	Write Disable Time		5		5		` 4	ns		
twR	Write Recovery Time		7	_	7		7	ns		

Write Cycle Timing Diagram



TL/L/8693-11

Rise Time and Fall Time

Symbol	Parameter	DM10422		DM10422A		DM10422A-7		Units	
		Min	Max	Min	Max	Min	Max	Units	
t _r	Output Rise Time	1	3.5	1	3.5	1	3.5	ns	
t _f	Output Fall Time	1	3.5	1	3.5	1	3.5	ns	


Capacitance

Symbol	Parameter	DM10422		DM10422A		DM10422A-7		Units
		Min	Max	Min	Max	Min	Max	Units
C _{IN}	Input Capacitance	_	5	_	5	_	5	pF
C _{OUT}	Output Capacitance	_	8	_	8	_	8	pF

Typical Performance Characteristics

Address Access Time vs Ambient Temperature

NOMINAL \mathbf{V}_{EE} , INPUT LEVELS AND SPECIFIED AIRFLOW




ADDRESS ACCESS TIME (ns)


\$

WRITE RECOVERY TIME (ns)

Block Select Access Time vs Ambient Temperature NOMINAL V_{EE} , INPUT LEVELS AND




Write Pulse Width vs Ambient Temperature NOMINAL VEE, INPUT LEVELS AND



TL/L/8693-12


Write Recovery Time vs Write Pulse Width

25 °C, NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW




Address Setup and Hold Times vs Ambient Temperature

NOMINAL V_{EE}, INPUT LEVELS AND SPECIFIED AIRFLOW T_W = 19 ns



Data Setup and Hold Times vs Ambient Temperature

NOMINAL V_{EE} , INPUT LEVELS AND SPECIFIED AIRFLOW T_W = 10 ns




TL/L/8693-13


Supply Current (I_{EE}) vs Ambient Temperature NOMINAL V_{EE}, INPUTS OPEN AND

TA, AMBIENT TEMPERATURE (°C)






Output Low Voltage (V_{OL}) vs Ambient Temperature NOMINAL V_{EE}, INPUT LEVELS AND




TL/L/8693-14

Connection Diagrams



TL/L/8693-2 **Top View**

Order Number DM10422J, DM10422AJ or DM10422A-7J See NS Package Number J24E



TL/L/8693-4

Order Number DM10422W, DM10422AW or DM10422A-7W See NS Package Number W24B



DM10470/DM10470A 4096-Bit (4096 x 1) ECL RAMs

General Description

The DM10470/DM10470A is a fully decoded 4096-bit, 10K and 10 KH compatible, ECL read/write random access memory designed for high-speed scratch pad and buffer storage applications. This device is organized as 4096 words by 1 bit and has separate Data In and Data Out pins. On-chip voltage compensation is provided for improved noise margin. The active low Chip Select and unterminated emitter-follower outputs allow for easy expansion.


Features

- □ Two speed selected offerings for maximum
 - cost-performance: DM10470

DM10470 25 ns/200 mA max DM10470A 15 ns/200 mA max

- 4096 x 1 bit organization
- 10K and 10 KH logic compatible
- On-chip voltage compensation for improved noise margin
- Oxide isolation process
- Unterminated emitter-follower outputs for easy memory expansion
- ☐ Compatible with HM10470, MBM10470 and F10470

Logic Diagram



TL/L/7723-1

Connection Diagram

Truth Table

	Inputs		Output	Mode
CS	WE	D _{IN}	Open Emitter	
Н	Х	Х	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	Х	D _{OUT}	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Pi	n	N	а	m	e	S

CS	Chip Select Input
A0-A11	Address Inputs
WE	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output

Order Numbers DM10470J, DM10470AJ See NS Package Number J18A

Functional Description

Addressing the DM10470/DM10470A is achieved by means of the twelve address lines (A0-A11). Each of the 2¹² possible combinations of address inputs corresponds to a unique bit location in memory. The memory array can be expanded by wire-ORing the unterminated emitter-follower outputs of two or more devices and using the active-low Chip Select (CS) inputs as address lines.

The device is selected with $\overline{\text{CS}}$ low and deselected with $\overline{\text{CS}}$ high. A 50Ω resistor to -2V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\text{CS}}$ input is internally pulled low so that in cases where no memory expansion is needed, no external connections are required.

The read and write operations are controlled by the state of the active-low Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held low, the data at the Data Input (DIN) is written into the addressed location. \overline{WE} low also disables the output; the termination will then pull the output low. To read, \overline{WE} is held high while \overline{CS} is held low. The rising edge of \overline{WE} causes data at the addressed location to be transferred to the Data Output (DOUT). The Data presented at DOUT is non-inverted.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias (Ambient)

Storage Temperature Range

V_{EE} Relative to V_{CC}

Any Input Relative to V_{CC}

Output Current (Output High)

Lead Temperature (Soldering, 10 sec.)

ESD Rating is to be determined.

-55°C to +125°C

-7.0V to +0.5°C

V_{EE} to +0.5V

-30 mA to +0.1 mA

300°C

Operating Conditions

	Min	Max	Units
Supply Voltage (VEE)	-5.46	-4.94	V
Ambient Temperature (TA)	0	+75	°C

DC Electrical Characteristics

 $V_{EE}=-5.2V$, $R_{T}=50\Omega$ to -2.0V, $T_{A}=0^{\circ}C$ to $+75^{\circ}C$, airflow exceeding 500 LFM


Symbol	Parameter	Conditions	TA	Min	Max	Units
V _{OH}	Output Voltage High	$V_{IN} = V_{IH}$ Max or V_{IL} Min	0°C 25°C 75°C	-1000 -960 -900	-840 -810 -720	mV
V _{OL}	Output Voltage Low	$V_{IN} = V_{IH}$ Max or V_{IL} Min	0°C 25°C 75°C	1870 1850 1830	1665 1650 1625	mV
V _{OHC}	Output Voltage High	$V_{IN} = V_{IH}$ Min or V_{IL} Max	0°C 25°C 75°C	-1020 -980 -920		mV
V _{OLC}	Output Voltage Low	$V_{IN} = V_{IH}$ Min or V_{IL} Max	0°C 25°C 75°C		-1645 -1630 -1605	mV
V _{IH}	Input Voltage High	Guaranteed Input Voltage High for All Inputs	0°C 25°C 75°C	1145 1105 1045	-840 -810 -720	mV
V _{IL}	Input Voltage Low	Guaranteed Input Voltage Low for All Inputs	0°C 25°C 75°C	-1870 -1850 -1830	-1490 -1475 -1450	mV
lін	Input Current High	$V_{IN} = V_{IH} Max$	0°C to 75°C		220	μΑ
IιL	Input Current Low, CS All Others	$V_{IN} = V_{IL} Min$	0°C to 75°C	0.5 -50	170	μА
EE	Power Supply Current Pin 9 (Note 1)	All Inputs & Outputs Open	0°C to 75°C	-200		mA


Note 1: Typical values at $T_A = 0$ °C, $I_{EE} = -160$ mA; $T_A = 25$ °C, $I_{EE} = 155$ mA, $T_A = 75$ °C, $I_{EE} = 140$ mA, $V_{EE} = -5.2$ V, output load = 50Ω and 30 pF to -2.0V.

 $V_{EE}=-5.2V~\pm5\%$, $R_{T}=50\Omega$ to -2.0V, $C_{L}=30$ pF, $T_{A}=0^{\circ}C$ to $+75^{\circ}C$, airflow exceeding 500 LFM

Test Circuit and Input Waveform

Loading Conditions





TL/L/7723-9 All timing measurements referenced from 50% of input levels to 50% of input/output levels

 $C_L = 30 \text{ pF}$ including jig and stray capacitance


Read Cycle

Symbol	Parameter	0	DM10470		DM10470A		Unite
		Conditions	Min	Max	Min	Max	Units
t _{AA}	Address Access Time			25		15	ns
tACS	Chip Select Access Time	Measured at 50% of Input to 50% of Output (Note 2)		10		8	ns
t _{RCS}	Chip Select Recovery Time			10		8	ns


Note 2: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.

TL/L/7723-8

Read Cycle Timing Diagrams



TL/L/7723-5




Write Cycle

Oumbal	Barrantar	DM1	10470	DM16	Units	
Symbol	Parameter	Min	Max	Min	Max	Units
t _W Write Pulse Width (to Guarantee Writing)		15		10		ns
twsp	Data Set-Up Time Prior To Write			2		ns
twHD	Data Hold Time After Write			2		ns
twsa	Address Set-Up Time Prior to Write			3		ns
twha	Address Hold Time After Write	2		2		ns
twscs	Chip Select Set-Up Time Prior to Write	2		2		ns
twncs	Chip Select Hold Time After Write	2		2		ns
tws	Write Disable Time		8		8	ns
twR	Write Recovery Time		8		8	ns

Write Cycle Timing Diagram

Write Mode



Rise Time and Fall Time


Symbol			DM1	10470	DM1	I I mide	
	Parameter	Conditions	Min	Max	Min	Max	Units
t _r	Output Rise Time	Measured Between 20%	1	3.5	1	3.5	ns
t _f	Output Fall Time	and 80% Points	1	3.5	1	3.5	ns

Capacitance


0h =1	Parameter	Odial	DM1	0470	DM10470A		
Symbol		Conditions	Min	Max	Min	Max	Units
C _{IN}	Input Pin Capacitance	Measure With a Pulse		5		5	pF
C _{OUT}	Output Pin Capacitance	Technique		8		8	pF

Typical Performance Characteristics


Address Access Time vs Ambient Temperature NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW



Chip Select Access Time vs Ambient Temperature




Write Pulse Width vs Ambient Temperature



TL/L/7723-10


Write Recovery Time vs Write Pulse Width

25°C, NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW




Address Set-Up and Hold Times

vs Ambient Temperature NOMINAL V_{EE} , INPUT LEVELS AND SPECIFIED AIRFLOW $T_W = 10 \text{ ns}$




Data Set-Up and Hold Times vs Ambient Temperature







Supply Current (I_{EE}) vs Ambient Temperature



Output High Voltage (VOH) vs Ambient Temperature



Output Low Voltage (VOL)





March 1987

DM10474A/DM10474A-10/DM10474A-8 4096-Bit (1024 x 4) ECL RAM

General Description


The DM10474A/DM10474A-10/DM10474A-8 is a fully decoded 4096-bit, 10KH compatible, ECL read/write random access memory designed for high-speed scratch pad and buffer storage applications. This device is organized as 1024 words by 4 bits and has separate Data In and Data Out pins. On-chip voltage compensation is provided for improved noise margin. The active-low Chip Select and unterminated emitter-follower outputs allow for easy expansion.

Features

■ Three speed selected offerings for maximum cost-performance:

DM10474A 15 ns/-220 mA max DM10474A-10 10 ns/-240 mA max DM10474A-8 8 ns/-240 mA max

- 1024 words x 4 bit organization
- 10K and 10 KH logic compatible
- On-chip voltage compensation for improved noise margin
- Oxide isolation process
- Unterminated emitter-follower outputs for easy memory expansion
- Available in DIP and Flat Package
- Pin compatible with HM10474, MBM10474 and F10474



Truth Table

	Inputs		Output	Mode
CS	WE	D _{IN}	Open Emitter	Wode
Н	X	Х	L	Not Selected
L	L	L	L	WRITE "0"
L	L	Н	L	WRITE "1"
L	Н	Х	D _{OUT}	READ

Pin Names

CS	Chip Select Input
A0-A9	Address Inputs
WE	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Functional Description

Addressing the DM10474A/DM10474A-10/DM10474A-8 is achieved by means of the ten address lines (A0–A9). Each of the 2¹⁰ possible combinations of address inputs corresponds to a unique word location in memory. The memory array can be expanded by wire-ORing the unterminated emitter-follower outputs of two or more devices and using the active-low Chip Select (CS) inputs as address lines.

The device is selected with $\overline{\text{CS}}$ low and deselected with $\overline{\text{CS}}$ high. A 50Ω resistor to -2V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\text{CS}}$ input is internally pulled low so that in cases where no memory expansion is needed, no external connections are required.

The read and write operations are controlled by the state of the active-low Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held low, the data at the Data Inputs (DI1–DI4) is written into the addressed location. \overline{WE} low also disables the output. The termination will then pull the output low. To read, \overline{WE} is held high, while \overline{CS} is held low. The rising edge of \overline{WE} causes data at the addressed location to be transferred to the Data Outputs (DO1–DO4). The Data presented at Data Outputs is non-inverted.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Operating Conditions

	Min	Max	Units
Supply Voltage (VEE)	-5.46	-4.94	V
Ambient Temperature (T _A)	0	+75	°C

DC Electrical Characteristics $V_{EE} = -5.2V$, $R_T = 50\Omega$ to -2.0V, $T_A = 0^{\circ}C$ to $+75^{\circ}C$


Symbol	Parameter	Conditions	TA	Min	Max	Units
V _{OH}	Output Voltage High	$V_{IN} = V_{IH}$ Max or V_{IL} Min	0°C 25°C 75°C	1000 960 900	-840 -810 -720	mV
V _{OL}	Output Voltage Low	$V_{IN} = V_{IH}$ Max or V_{IL} Min	0°C 25°C 75°C	1870 1850 1830	-1665 -1650 -1625	mV
V _{OHC}	Output Voltage High	$V_{IN} = V_{IH}$ Min or V_{IL} Max	0°C 25°C 75°C	1020 980 920		mV
V _{OLC}	Output Voltage Low	$V_{IN} = V_{IH}$ Min or V_{IL} Max	0°C 25°C 75°C		-1645 -1630 -1605	mV
V _{IH}	Input Voltage High	Guaranteed Input Voltage High for All Inputs	0°C 25°C 75°C	1145 1105 1045	-840 -810 -720	mV
V _{IL}	Input Voltage Low	Guaranteed Input Voltage Low for All Inputs	0°C 25°C 75°C	1870 1850 1830	-1490 -1475 -1450	mV
1 _{IH}	Input Current High	V _{IN} = V _{IH} Max	0°C to 75°C		220	μΑ
IIL	Input Current Low, CS All Others	$V_{IN} = V_{IL} Min$	0°C to 75°C	0.5 50	170	μΑ
l _{EE}	Power Supply Current Pin 9 (Note 1)	All Inputs & Outputs Open	0°C to 75°C	(10474-8) - 240 (10474-10) - 240 (10474-15) - 220		mA

Note 1: Typical values at $T_A = 0^{\circ}$ C, $I_{EE} = -200$ mA; $T_A = 25^{\circ}$ C, $I_{EE} = -190$ mA, $T_A = 75^{\circ}$ C, $I_{EE} = -175$ mA, $V_{EE} = -5.2$ V, output load = 50Ω and 30 pF to -2.0V.

AC Electrical Characteristics

 $V_{EE} = -5.2 V \, \pm 5 \%, \, R_T = 50 \Omega$ to $-2.0 V, \, C_L = 30$ pF, $T_A = 0^{\circ} C$ to $+75^{\circ} C$

Test Circuit and Input Waveform



-0.9V -1.7V t_r = t_f = 2.0 ns TYP -t_f TL/L/9229-3

All timing measurements referenced from 50% of input levels to 50% of input/output levels $\,$

 $C_L = 30 \ pF$ including jig and stray capacitance


 $R_T = 50\Omega$

Read Cycle


Ob. a.l.	Parameter	Conditions	DM10474A		DM10474A-10		DM10474A-8		
Symbol			Min	Max	Min	Max	Min	Max	Units
t _{AA}	Address Access Time	Measured at 50% of Input to 50% of Output (Note 2)		15		10		8	ns
t _{ACS}	Chip Select Access Time			8		6		5	ns
t _{RCS}	Chip Select Recovery Time			8		6		5	ns

Note 2: The maximum address access time is guaranteed to be the worst-case bit in the memory using a pseudorandom testing pattern.

Read Cycle Timing Diagrams



TL/L/9229-4




TL/L/9229-5

Write Cycle

Ob. o.l	D	DM10474A		DM10474A-10		DM10474A-8		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _W	Write Pulse Width	15		10	_	6		ns
twsp	Data Set-Up Time Prior To Write	2	_	2	_	1	_	ns
twHD	Data Hold Time After Write	2	_	2	_	1	_	ns
twsa	Address Set-Up Time	3	_	3	_	1	_	ns
t _{WHA}	Address Hold Time	2	_	2	_	1	_	ns
twscs	Chip Select Set-Up Time Prior to Write	2	_	2	_	1	_	ns
twncs	Chip Select Hold Time	2	_	2	_	1	_	ns
tws	Write Disable Time		8	_	8	_	5	ns
twR	Write Recovery Time	_	8	_	8	_	8	ns

Write Cycle Timing Diagram

Write Mode



TL/L/9229-06

Rise Time and Fall Time


		0	DM10474A/DM1047		
Symbol	Parameter	Conditions	Min	Max	Units
t _r	Output Rise Time	Measured Between 20%	1	3.5	ns
t _f	Output Fall Time	and 80% Points	1	3.5	ns

Capacitance


			DM10474A/DM1047		
Symbol	Parameter	Conditions	Min	Max	Units
C _{IN}	Input Pin Capacitance	Measure With a Pulse		5	pF
C _{OUT}	Output Pin Capacitance	Technique		8	pF

Typical Performance Characteristics


Address Access Time vs Ambient Temperature NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW



Chip Select Access Time vs Ambient Temperature




Write Pulse Width




TL/L/9229-7

Write Recovery Time vs Write Pulse Width






Address Set-Up and Hold Times vs Ambient Temperature




Data Set-Up and Hold Times vs Ambient Temperature




TA, AMBIENT TEMPERATURE (°C)

TL/L/9229-8


Supply Current (IEE) vs Ambient Temperature NOMINAL VEE, INPUTS OPEN AND SPECIFIED AIRFLOW



Output High Voltage (VOH) vs Ambient Temperature




Output Low Voltage (VOL) vs Ambient Temperature




TL/L/9229-9

Connection Diagrams



Order Number DM10474AJ, DM10474A-10J or DM10474-8J See NS Package Number J24E

Flat Pack



TL/L/9229-11

TL/L/9229-10

Order Number DM10474AW, DM10474A-10W or DM10474A-8W See NS Package Number W24B

March 1987

DM100422/DM100422A 1024-Bit (256 x 4) ECL RAM


General Description

The DM100422/DM100422A is a 1024-bit ECL random access memory organized as 4 blocks of 256 bits. Since each block has its own Select input, the memory can be configured for a maximum of 1024 by 1 bit through Wire-ORing of the outputs. The high-speed access time allows its use in scratch pad, buffer, and control storage applications. The device is voltage and temperature compensated and is compatible with all 100k ECL logic. Separate Data In and Data Out pins allow the set-up of data for a write cycle while performing a read.

Features

- 4 separate Block Select inputs for configurations from 256 x 4 to 1024 x 1
- Maximum address access time—DM100422 12 ns —DM100422A 10 ns
- Maximum Block Select access time—DM100422 5 ns —DM100422A 5 ns
- 100k logic compatible with on-chip voltage and temperature compensation
- Oxide isolation process
- Unterminated emitter-follower output for easy memory expansion
- Compatible with HM100422, MBM100422 and F100422

Block Diagram



Truth Table (Positive Logic)

	Input		Output	Mode
BS	WE	DI	Output Mod	
Н	Х	х	L	Disable
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X	Data	Read

 $H = \mbox{High Voltage Level} \quad L = \mbox{Low Voltage Level} \quad X = \mbox{Don't Care}$

Pin Names

Block Selects
Address Inputs
Write Enable
Data Inputs
Data Outputs

Functional Description

Addressing the DM100422/DM100422A is accomplished by means of the eight address lines (A0–A7). Each of the 256 possible combinations of address inputs corresponds to a unique four-bit word in the memory array. The availability of four active-low Block Select inputs ($\overline{BS1}-\overline{BS4}$) and the unterminated emitter-follower outputs allow the user to reconfigure the part into a 512 x 2 or 1024 x 1 architecture by wire-ORing the outputs and using the BS inputs as address lines.

The device is selected with \overline{BS} low and deselected with \overline{BS} high. A 50Ω resistor to -2V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The \overline{BS} inputs are internally pulled low so that in cases where no memory expansion is needed, no external connections are required.

The read and write operations are controlled by the active-low Write Enable input (\overline{WE}). With \overline{WE} and \overline{BS} held low, the data at the Data Inputs (DI1–DI4) is written into addressed location. \overline{WE} low also causes the output to be disabled; the termination will then pull the output low. To read, \overline{WE} is held high, while \overline{BS} is held low. The rising edge of \overline{WE} causes the data present at the selected address to be transferred to the Data Outputs (DO1–DO4). The data presented at the Data Outputs is non-inverted.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias (Ambient)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7.0V to $+0.5V$
Any Input Relative to V _{CC}	V_{EE} to $+0.5V$
Output Current (Output High)	-30 mA to + 0.1 mA
Lead Temperature (Soldering, 10 sec.)	300°C
ESD rating is to be determined	

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{EE})	-4.73	-4.27	V
Ambient Temperature (T _A)	0	+85	°C

DC Electrical Characteristics


 $V_{FF}=-4.5V$, $R_{T}=50\Omega$ to -2.0V, $T_{A}=0^{\circ}C$ to $+85^{\circ}C$, airflow exceeding 500 LFM


Symbol	Parameter Conditions		Min	Max	Units	
V _{OH}	Output Voltage High	V _{IN} = V _{IH} Max or V _{IL} Min	-1025	-880	mV	
V _{OL}	Output Voltage Low	V _{IN} = V _{IH} Max or V _{IL} Min	-1810	-1620	mV	
V _{OHC}	Output Voltage High	V _{IN} = V _{IH} Min or V _{IL} Max	-1035	_	mV	
V _{OLC}	Output Voltage Low	V _{IN} = V _{IH} Min or V _{IL} Max	_	-1610	mV	
V _{IH}	Input Voltage High	Guaranteed Input Voltage High for All Inputs	-1165	-880	mV	
V _{IL}	Input Voltage Low	Guaranteed Input Voltage Low for All Inputs	-1810	- 1475	mV	
lін	Input Current High	V _{IN} = V _{IH} Max	_	220	μΑ	
I _{IL}	Input Current Low, BS All Others	$V_{IN} = V_{IL} Min$	0.5 50	170	μΑ	
IEE	Power Supply Current	All Inputs and Outputs Open	-200		mA	

AC Electrical Characteristics

 $V_{CC}=V_{CCA}=0$ V, $V_{EE}=-4.5$ V ± 5 %, $R_{T}=50\Omega$ to -2.0V, $C_{L}=30$ pF, $T_{A}=0$ °C to +85°C, air flow exceeding 500 LFM

Test Circuit and Input Waveform





 $t_r = t_f = 2.0 \text{ ns } \pm 10\%$

 $R_T = 50\Omega$

 $C_L = 30 pF$

All timing measurements are referenced from 50% of input levels to 50% of input/output levels.


TL/L/6749-2

Read Cycle

Symbol	Parameter	DM1	00422	DM10	Units	
Symbol	T drameter	Min	Max	Min	Max	Oille
t _{AA}	Address Access Time		12	_	10	ns
t _{ABS}	Block Select Access Time	_	5		5	ns
t _{RBS}	Block Select Recovery Time		5	_	5	ns

Read Cycle Timing Diagrams

Address Access Time




Block Select Access 50% DATA OUTPUT TABS TRBS

TL/L/6749-5

٧	V	ri	te	Cy	/cl	е
---	---	----	----	----	-----	---

Complete	B	DM1	00422	DM10	Units	
Symbol	Parameter	Min	Max	Min	Max	Units
t _W	Write Pulse Width	7	_	6	_	ns
twsp	Data Set-Up Time	2.0	_	2.0	_	ns
t _{WHD}	Data Hold Time	2.0	_	2.0	_	ns
twsa	Address Set-Up Time	3.0	_	2.0	_	ns
t _{WHA}	Address Hold Time	2.0		2.0	_	ns
twsBS	Block Select Set-Up Time	2.0	_	2.0	_	ns
twhbs	Block Select Hold Time	2.0	_	2.0	_	ns
tws	Write Disable Time		5	_	5	ns
twR	Write Recovery Time		7	_	7	ns

Write Cycle Timing Diagram



TL/L/6749-6

Rise Time and Fall Time


Symbol	Parameter	DM100422		DM10	Units	
		Min	Max	Min	Max	Units
t _r	Output Rise Time	1	3.5	1	3.5	ns
t _f	Output Fall Time	1	3.5	1	3.5	ns

Capacitance

Symbol	Parameter	DM100422		DM10	Units	
		Min	Max	Min	Max	Omis
C _{IN}	Input Capacitance	_	5	_	5	pF
C _{OUT}	Output Capacitance	_	8		8	pF

Connection Diagram






TL/L/6749-7

Top View
Order Number DM100422J or DM100422AJ
See NS Package Number J24E

Quad Cerpack



TL/L/6749-8

Order Number DM10422W, DM10422AW or DM100422AJ See NS Package Number W24B



DM100470/DM100470A 4096-Bit (4096 x 1) ECL RAMs

General Description

The DM100470/DM100470A is a fully decoded 4096-bit, 100K compatible, ECL read/write random access memory designed for high-speed scratch pad and buffer storage applications. This device is organized as 4096 words by 1 bit and has separate Data In and Data Out pins. On-chip voltage and temperature compensation is provided for improved noise margin. The active-low Chip Select CS and unterminated emitter-follower outputs allow for easy expan-

Features


■ Two speed-selected offerings for maximum cost-performance:

DM100470 DM100470A

25 ns/200 mA max -15 ns/200 mA max

- 4096 x 1 bit organization
- 100K logic compatible
- On-chip voltage and temperature compensation for improved noise margin
- Oxide-isolation process
- Unterminated emitter-follower outputs for easy memory expansion
- Pin-compatible with HM100470 and F100470


Logic Diagram



TI /I /8639-1

Connection Diagram

Dual-In-Line Package



TL/L/8639-2

Top View Order Number DM100470J or DM100470AJ See NS Package Number J18A

Truth Table

	Inputs		Output	Mode
CS	WE	D _{IN}	Open Emitter	Mode
Н	Х	Х	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	Х	D _{OUT}	Read

H = High Voltage Level L = Low Voltage Level X = Don't Care

Din Names

1 III Maines					
CS	Chip Select Input				
A0-A11	Address Inputs				
WE	Write Enable				
D _{IN}	Data Input				
D _{OUT}	Data Output				

Functional Description

Addressing the DM100470/DM100470A is achieved by means of the twelve address lines (A0-A11). Each of the 212 possible combinations of address inputs corresponds to a unique bit location in memory. The memory array can be expanded by wire-ORing the unterminated emitter-follower outputs of two or more devices and using the active-low Chip Select (CS) inputs as address lines.

The device is selected with $\overline{\text{CS}}$ low and deselected with $\overline{\text{CS}}$ high. A 50Ω resistor to -2V (or an equivalent network) is required to provide a logic low at the output when the device is turned off. This termination is required for both single device and wire-ORed operation. The $\overline{\text{CS}}$ input is internally pulled low so that in cases where no memory expansion is needed, no external connections is required.

The read and write operations are controlled by the state of the active-low Write Enable (\overline{WE}). With \overline{WE} and \overline{CS} held low, the data at the Data Input (D_{IN}) is written into the addressed location. \overline{WE} low also disables the output. The termination will then pull the output low. To read, \overline{WE} is held high while \overline{CS} is held low. The rising edge of \overline{WE} causes data at the addressed location to be transferred to the Data Output (D_{OUT}). The data presented at D_{OUT} is non-inverted.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{EE} to V_{CC} +0.5V to -7.0V
Input Voltage, V_{IN} +0.5V to V_{EE}
Output Current -30 mA
Storage Temperature, T_{stg} -65°C to +150°C
Storage Temperature Under Bias,
T_{stg} (Bias) -55°C to +125°C
Lead Temperature (Soldering, 10 sec.) =300°C
ESD Rating to be determined.

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{EE})	-4.73	-4.27	٧
Ambient Temperature (T _A)	0	+85	°C


DC Electrical Characteristics

 $V_{CC} = 0V$, $V_{EE} = -4.5V$, $R_T = 50\Omega$ to -2.0V, $T_A = 0^{\circ}C$ to $+85^{\circ}C$, air flow exceeding 500 LFM

Symbol	Parameter	Min	Max	Units
V _{OH}	Output High Voltage ($V_{IN} = V_{IHmax}$ or V_{ILmin})	-1025	-880	mV
V _{OL}	Output Low Voltage ($V_{IN} = V_{IHmax}$ or V_{ILmin})	-1810	-1620	mV
V _{OHC}	Output High Voltage ($V_{IN} = V_{IHmin}$ or V_{ILmax})	-1035	_	mV
V _{OLC}	Output Low Voltage ($V_{IN} = V_{IHmin}$ or V_{ILmax})		-1610	mV
V _{IH}	Input High Voltage (Guaranteed Input Voltage High for All Inputs)	-1165	-880	mV
V_{IL}	Input High Voltage (Guaranteed Input Voltage Low for All Inputs)	-1810	-1475	mV
l _{IH}	Input High Current (V _{IN} = V _{IHmax})	_	220	μΑ
ηL	Input Low Current (V _{IN} = V _{ILmin})	-50	_	μΑ
կլ	CS Input Low Current (V _{IN} = V _{ILmin})	0.5	170	μΑ
I _{EE}	Power Supply Current (All Inputs and Outputs Open)	-200	_	mA

AC Electrical Characteristics

Test Circuit and Input Waveforms



-0.9V -1.7V t_r = t_f = 2.0 ns TYP -t_f TL/L/8639-9

All timing measurements referenced from 50% of input levels to 50% of input/output levels

 $C_L = 30~\text{pF}$ including jig and stray capacitance $R_T = 50\Omega$


.., ...

TL/L/8639-8


 $\textbf{Read Cycle} \ \ V_{EE} = -4.5 V \ \pm 5 \%, \ R_T = 50 \Omega \ \text{to} \ -2.0 V, \ C_L = 30 \ \text{pF}, \ T_A = 0 ^{\circ}\text{C to} \ +85 ^{\circ}\text{C}, \ \text{airflow exceeding 500 LFM}$

Symbol	Parameter	Conditions	DM100470		DM100470A		
			Min	Max	Min	Max	Units
t _{ACS}	Chip Select Access		_	10	_	8	ns
t _{RCS}	Chip Select Recovery Time		_	10	_	8	ns
t _{AA}	Address Access Time		_	25		15	ns

Read Cycle Timing Diagrams



TL/L/8639-5




TL/L/8639-4

Write Cycle $V_{EE}=-4.5V~\pm5\%$, $R_T=50\Omega$ to $-2.0V$, $C_L=30$ pF, $T_A=0^{\circ}C$ to $+85^{\circ}C$, airflow exceeding 500 LFM							
Ob1	B	DM1	00470	DM10			
Symbol	Parameter	Min	Max	Min	Max	Units	
t _W	Write Pulse Width	15	_	10	_	ns	
twsp	Data Set-Up Time Prior to Write	2	_	2	_	ns	
twHD	Data Hold Time After Write	2	_	2		ns	
twsa	Address Set-Up Time Prior to Write	3		3	_	ns	
t _{WHA}	Address Hold Time After Write	2	_	2		ns	
twscs	Chip Select Set-Up Time Prior to Write	2	_	2		ns	
twncs	Chip Select Hold Time After Write	2	_	2	_	ns	
tws	Write Disable Time	_	8	_	8	ns	
twR	Write Recovery Time		8		8	ns	

Write Cycle Timing Diagram





TL/L/8639-7

Rise Time and Fall Time

Cumbal	Parameter	Conditions	DM1	DM100470		DM100470A	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Units
t _r	Output Rise Time	Measured Between 20%	1	3.5	1	3.5	ns
t _f	Output Fall Time	and 80% Points	1	3.5	1	3.5	ns


Capacitance

Cumbal	Downwater.	Oandikiana	DM100470		DM100470A		l lmia.
Symbol	Parameter	Conditions	Min	Max	Min	Max	Units
C _{IN}	Input Pin Capacitance	Measure with a Pulse	_	5	_	5	pF
C _{OUT}	Output Pin Capacitance	Technique	_	8	_	8	pF

Typical Performance Characteristics


Address Access Time vs Ambient Temperature

NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW




vs Ambient Temperature NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW

Chip Select Access Time




Write Pulse Width vs Ambient Temperature



TL/L/8639-10


Write Recovery Time vs Write Pulse Width

25°C, NOMINAL V_{EE}, INPUT LEVELS AND SPECIFIED AIRFLOW



Address Set-Up and Hold Times vs Ambient Temperature


NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW
TW = 10 ns



Data Set-Up and Hold Times

vs Ambient Temperature NOMINAL V_{EE}, INPUT LEVELS AND SPECIFIED AIRFLOW


T_W = 10 ns



TL/L/8639-11


Supply Current (IEE) vs Ambient Temperature

NOMINAL VEE, INPUTS OPEN AND SPECIFIED AIRFLOW




Output High Voltage (VOH) vs Ambient Temperature

NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW



Output Low Voltage (VOL) vs Ambient Temperature NOMINAL VEE, INPUT LEVELS AND SPECIFIED AIRFLOW



TL/L/8639-12

September 1985



DM100474/DM100474A (1024 x 4) 4096-Bit, 100k ECL RAM


General Description

The DM100474 is a 4096-bit read/write random access memory, organized in the popular 1024 words by 4-bit configuration. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full onchip address decoding, separate Data input and non-inverting Data output lines, as well as an active-low chip select line. The input and output levels are voltage compensated 100k ECL levels. The DM100474A has a maximum access time of 15 ns, and the DM100474 has a maximum access time of 25 ns.


Features

- 1024 words x 4-bit organization
- On chip voltage compensation for improved noise margin
- Fully compatible with industry standard 100k series ECL families
- Address access time: 25 ns max for standard part, 15 ns max for "A" part.
- Chip select access time: 10 ns max for standard part, 8 ns max for "A" part.
- Low power dissipation: -220 mA max for "A" part, -200 mA max for standard.
- Pin compatible with F100474 and MBM100474

Connection and Block Diagrams



Order Number DM100474D or DM100474AD See NS Package D24K



Truth Table

	Input	s	Output	Mode
CS	WE	DIN	Open Emitter	Mode
Н	X	Х	L .	Not Selected
L	۲	اــ	L	WRITE "0"
L	٦	Ι	L	WRITE "1"
L	Н	Х	D _{OUT}	READ

н = high voltage level

L = low voltage level

x = don't care

Absolute Maximum Ratings

Supply Voltage, $V_{\mbox{\scriptsize EE}}$ to $V_{\mbox{\scriptsize CC}}$

-7.0V to +0.5V V_{EE} to +0.5V Storage Temperature, T_{STG}
Storage Temperature Under Bias.

-65°C to +150°C

Input Voltage, V_{IN} Output Current

-30 mA to + 0.1 mA

T_{STG} (Bias)

-55°C to +125°C

DC Electrical Characteristics


(V_{CC} = 0V, V_{EE} = - 4.5V, output load = 50Ω to -2.0V, T_A = 0° C to $+85^{\circ}$ C and airflow ≥ 500 LFM unless otherwise noted.)

Symbol	Parameter	Min	Тур	Max	Units
V _{OH}	Output High Voltage $(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$	-1025	- 955	-880	mV
V _{OL}	Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	-1810	-1715	-1620	mV
V _{OHC}	Output High Threshold Voltage $(V_{IN} = V_{IH min} \text{ or } V_{IL max})$	-1035			mV
V _{OLC}	Output Low Threshold Voltage $(V_{IN} = V_{IH min} \text{ or } V_{IL max})$			-1610	mV
V _{IH}	Input High Voltage (Guaranteed Input Voltage High for All Inputs)	-1165		-880	mV
V _{IL}	Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	-1810		- 1475	mV
l _{IH}	Input High Current ($V_{IN} = V_{IH max}$)			220	μΑ
I _{IL}	Input Low Current (V _{IN} = V _{IL min})	-50			μΑ
I _{IL}	CS Input Low Current (V _{IN} = V _{IL min})	0.5		170	μΑ
lEE	Power Supply Current (All Inputs and Outputs Open)	-200 -220*			mA

^{*}For the DM100474A.

AC Test Circuit and Switching Time Waveform

(Full guaranteed operating ranges, output load $\stackrel{-}{=}50\Omega$ to -2.0V and 30 pF to GND and airflow >500 LFM unless otherwise noted.)




TL/L/6748-3

Output Load: $R_L = 50\Omega$

 $C_L = 30 pF$

(including jig and stray capacitance)




AC Electrical Characteristics

 $V_{EE}=-4.5V~\pm5\%$, output load $=50\Omega$ to -2.0V, 30 pF to GND, $T_A=0^{\circ}C$ to $+85^{\circ}C$, air flow ≥500 LFM and 2 min warm up.

Read Cycle

Symbol	Parameter	DM100474		DM100474A		Units
Cymbol		Тур	Max	Тур	Max	Oints
t _{AA}	Address Access Time		25		15	ns
t _{ACS}	Chip Select Access Time		10		8	ns
t _{RCS}	Chip Select Recovery Time		10		8	ns

Read Cycle Timing Diagrams




Dout 14A 50%

TL/L/6748-7

Write Cycle

Symbol	Parameter	DM100474			DM100474A			Units
Symbol	raidiletoi	Min	Тур	Max	Min	Тур	Max	Oille
t _W	Write Pulse Width	20			15			ns
tws	Write Disable Time			10			8	ns
twR	Write Recovery Time			10			8	ns
twsa	Address Set Up Time	2			2			ns
twscs	Chip Select Set Up Time	2			2			ns
twsp	Data Set Up Time	2			2			ns
twha	Address Hold Time	2			2			ns
twncs	Chip Select Hold Time	2			2			ns
t _{WHD}	Data Hold Time	2			2			ns

Write Cycle Timing Diagrams



Note: All timing measurements referenced to 50% input levels.

Hise time and rail time									
Symbol	Parameter	DM100474/DM100474A		Units					
	rarameter	Min	Тур	Max	Onits				
t _r	Output Rise Time	_	2.5	_	ns				
t _f	Output Fall Time	_	2.5	_	ns				




Section 5 **Physical Dimensions**




Section 5 Contents




All dimensions are in inches (millimeters)







NS Package D24K





5





NS Package J18A



























Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 23-200 2900 Semiconductor Drive P.O. Box 58090 Santa Clara. CA 95052-8090

For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

DATA CONVERSION/ACQUISITION DATABOOK—1984

Selection Guides • Active Filters • Amplifiers • Analog Switches • Analog-to-Digital Converters
Analog-to-Digital Display (DVM) • Digital-to-Analog Converters • Sample and Hold • Sensors/Transducers
Successive Approximation Registers/Comparators • Voltage References

HYBRID PRODUCTS DATABOOK—1982

Operational Amplifiers • Buffers • Instrumentation Amplifiers • Sample & Hold Amplifiers • Comparators Non-Linear Functions • Precision Voltage Regulators and References • Analog Switches MOS Clock Drivers • Digital Drivers • A-D Converters • D-A Converters • Fiber-Optic Products Active Filters & Telecommunication Products • Precision Networks • 883/RETS

INTERFACE DATABOOK—1986

Transmission Line Drivers/Receivers ● Bus Transceivers ● Peripheral/Power Drivers ● Display Controllers/Drivers Memory Support ● Microprocessor Support ● Level Translators/Buffers ● Frequency Synthesis

INTERFACE/BIPOLAR LSI/BIPOLAR MEMORY/PROGRAMMABLE LOGIC DATABOOK—1983

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers
Level Translators/Buffers • Display Controllers/Drivers • Memory Support • Dynamic Memory Support
Microprocessor Support • Data Communications Support • Disk Support • Frequency Synthesis
Interface Appendices • Bipolar PROMs • Bipolar and ECL RAMs • 2900 Family/Bipolar Microprocessor
Programmable Logic

INTUITIVE IC CMOS EVOLUTION—1984

Thomas M. Frederiksen's new book targets some of the most significant transitions in semiconductor technology since the change from germanium to silicon. *Intuitive IC CMOS Evolution* highlights the transition in the reduction in defect densities and the development of new circuit topologies. The author's latest book is a vital aid to engineers, and industry observers who need to stay abreast of the semiconductor industry.

INTUITIVE IC OP AMPS-1984

Thomas M. Frederiksen's new book, *Intuitive IC Op Amps*, explores the many uses and applications of different IC op amps. Frederiksen's detailed book differs from others in the way he focuses on the intuitive groundwork in the basic functioning concepts of the op amp. Mr. Frederiksen's latest book is a vital aid to engineers, designers, and industry observers who need to stay abreast of the computer industry.

LINEAR APPLICATIONS HANDBOOK—1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LINEAR SUPPLEMENT DATABOOK—1984

Amplifiers • Comparators • Voltage Regulators • Voltage References • Converters • Analog Switches Sample and Hold • Sensors • Filters • Building Blocks • Motor Controllers • Consumer Circuits

Telecommunications Circuits • Speech • Special Analog Functions

LOGIC DATABOOK VOLUME I—1984

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • LSI/VLSI

LOGIC DATABOOK VOLUME II—1984

Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky • Low Power Schottky Schottky • TTL • Low Power

LS/S/TTL DATABOOK—1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

MASS STORAGE HANDBOOK-1986

Disk Interface Design Guide and User Manual • Winchester Disk Support • Winchester Disk Data Controller Floppy Disk Support • Drive Interface Support Circuits

MEMORY SUPPORT HANDBOOK—1986

Dynamic Memory Control ● Error Checking and Correction ● Microprocessor Interface and Applications Memory Drivers and Support

NON-VOLATILE MEMORY DATABOOK—1987

CMOS EPROMs • EEPROMs • Bipolar PROMs

THE NSC800 MICROPROCESSOR FAMILY DATABOOK—1985

CPU • Peripherals • Evaluation Board • Logic Devices • MA2000 Macrocomponent Family

SERIES 32000 DATABOOK—1986

Introduction • CPU-Central Processing Unit • Slave Processors • Peripherals • Data Communications and LAN's Disk Control and Interface • DRAM Interface • Development Tools • Software Support • Application Notes

RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices
Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization
Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device
European Reliability Programs • Reliability and the Cost of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program
883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products
Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms
Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

THE SWITCHED-CAPACITOR FILTER HANDBOOK—1985

Introduction to Filters • National's Switched-Capacitor Filters • Designing with Switched-Capacitor Filters Application Circuits • Filter Design Program • Nomographs and Tables

TRANSISTOR DATABOOK—1982

NPN Transistors • PNP Transistors • Junction Field Effect Transistors • Selection Guides • Pro Electron Series Consumer Series • NA/NB/NR Series • Process Characteristics Double-Diffused Epitaxial Transistors Process Characteristics Power Transistors • Process Characteristics JFETs • JFET Applications Notes

VOLTAGE REGULATOR HANDBOOK—1982

Product Selection Procedures ● Heat Flow & Thermal Resistance ● Selection of Commercial Heat Sink Custom Heat Sink Design ● Applications Circuits and Descriptive Information ● Power Supply Design Data Sheets

48-SERIES MICROPROCESSOR HANDBOOK—1980

The 48-Series Microcomputers • The 48-Series Single-Chip System • The 48-Series Instruction Set Expanding the 48-Series Microcomputers • Applications for the 48-Series • Development Support Analog I/O Components • Communications Components • Digital I/O Components • Memory Components Peripheral Control Components



National Semiconductor Corporate Headquarters

2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

SALES OFFICES (Continued)

INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.F. Mexico Tel: (905) 524-9402

National Semicondutores Do Brasil Ltda. Av. Brig. Faria Lima, 830 8 Andar 01452 Sao Paulo, SP. Brasil Tel: (55/11) 212-5066 Telex: 391-1131931 NSBR BR

National Semiconductor GmbH Industriestraße 10 D-8080 Fürstenfeldbruck West Germany Tel: (0 8141) 103-0 Telex: 527 649

National Semiconductor (UK) Ltd. 301 Harpur Centre Horne Lane Bedford MK40 1TR United Kingdom Tel: 0234-270027 Telex: 826 209

National Semiconductor Benelux Ave Charles Quint 545 B-1080 Bruxelles Belgium Tel: (02) 4661807 Telex: 61007 National Semiconductor (UK) Ltd. 1, Bianco Lunos Alle DK-1868 Fredriksberg C Denmark Tel: (01) 213211 Telex: 15179

National Semiconductor Expansion 10000 28, Rue de la Redoute F-92 260 Fontenay-aux-Roses France Tel: (01) 46608140 Telex: 250956

National Semiconductor S.p.A. Via Solferino 19 20121 Milano Italy Tel: (02) 6596146 Telex: 332835

National Semiconductor AB Box 2016 Stensätravägen 13 S-12702 Skärholmen Sweden Tel: (08) 97 01 90 Telex: 10 731

National Semiconductor Calle Agustin de Foxa, 27 (9.D) 28036 Madrid Spain Tel: (01) 7 33 29 58 Telex: 46 133 National Semiconductor Switzerland Alte Winterthurerstrasse 53 Postfach 567 CH-8304 Wallisellen-Zurich Tel: (01) 830-2727 Telex: 59000

National Semiconductor Pasilanraitio 6C SF-00240 Helsinki 24 Finland Tel: (90) 14 03 44 Telex: 124854

NS Japan Ltd. 4-403 Ikebukuro, Toshima-ku Tokyo 171, Japan Tel: (03) 988-2131 Fax: 011-81-3-988-1700

National Semiconductor Hong Kong Ltd. Southeast Asia Marketing Austin Tower, 4th Floor 22-26A Austin Avenue Tsimshatsui, Kowloon, H.K. Tei: 3-7231290 Tei: 852 3-7243645 Cable: NSSEAMKTG Telex: 52996 NSSEA HX National Semiconductor Advanced Systems PTY LTD 11-17 Khartoum Road North Ryde, N.S.W. 2113 Sydney, Australia Tel: 61-2-887-4455 Teley: AA27173

National Semiconductor (PTE), Ltd. 200 Cantonment Rd. 13-01 Southpoint Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East)

Taiwan Branch
P.O. Box 68-332 Taipei
7th Floor, Nan Shan Life Bldg.
302 Min Chuan East Road,
Taipei, Taiwan R.O.C.
Tel: (02) 501-7227
Telex: 22837 NSTW
Cable: NSTW TAIPEI
National Semiconductor (Far East)

Ltd.
Korea Office
Third Floor, Hankyung Bldg.
4-25 Hannam-Dong
Yongsan-Ku, Seoul 140, Korea
Tel: 797-8001/3
Telex: K24942 NSRK