

# COMPUTE

the Club Of Microprocessor Programmers, Users, and Technical Experts

Georgia Marszalek, Editor • David Graves, Editor

Sponsored by National Semiconductor Corp., Santa Clara, Ca. 95051

Vol. 2, No. 11, November, 1976

## An IMP-16 Microcomputer System-Part 3 by Hal Chamberlin

First here are some news items. Two more 4K RAM's have been qualified for use in the PUNIBUS system. The Signetics 2604 and the National Semiconductor MM5280-5 or better have been found to work well with wide operating margins. When mixing the various 4K RAM types on the same memory board it should be noted that the TMS4030 requires -3 volts for V<sub>bb</sub> whereas the others required -5. Although changing a simple zener diode on the memory board will accommodate the different voltages, 4030's cannot be mixed with the others on the same board.

Fred Holmes (101 Brookbend Ct., Maudlin, SC 29662) is starting a hobbyist oriented user's group and has available supporting documentation on this project such as a cross reference of parts and suppliers. They have a system going (took only two days to get the CPU and 8K of memory operational after construction) and have developed some basic level software such as model 15 teletype output and TCH cassette read/write.

Items presently available from the author are as follows: 8K by 16 memory board \$31.00 postpaid, Wire-wrap board for CPU and interface construction \$26 PPd, motherboard for 6 100 pin edge sockets \$24.00 PPd, raw extender board without edge socket, \$15 PPd. All boards except the extender are plated thorough with gold-plated edge fingers. The blueprint packet for \$4.00 also includes foil patterns for these boards. Delivery on the above items is 1 to 6 weeks depending on the supply of boards, and orders should be addressed to: Hal Chamberlin, 29 Mead Street, Manchester, New Hampshire 03104. One of our active IMP-16 enthusiasts in Germany is presently laying out a CPU board but it will still be a couple of months before he will be finished. The limited supply of slow \$7.50 4K RAM's is exhausted but finally a hobbyist supplier now has full spec 2107B's at a reasonable price. The place is: Integrated Electronics, 5100 El Camino Real, Los Altos, CA 94022 and the price is \$8.00. They also have 8833's for \$1.65.

In this installment we will finish up the discussion of the CPU board. The first two pages of CPU drawings were published in *COMPUTE* Vol. 2, No. 7. A couple of minor errors have been

found by readers. On the timing generator drawing, inversion bars should be added to RAW DATA OUT ENAB and to 01,03, 05, and 07. Also there is an error in the address sequence timing ROM contents listing. The output named CPU DATA IN ENAB in the CPU-2 ROM should have ONES at address 20 and 28. The time sequence listing is correct. Those who ordered blueprints before March 1 should check the remainder of the CPU drawings in this issue for other similar errors which have been corrected.

Connection of the 5 or 6 IMP-16 chips to the PUNIBUS involves two kinds of interface considerations. The first is the signal routing and logic level interface and the second is the timing relationship interface. In addition, the IMP chips require some additional external logic not directly related to the bus interface.


The IMP-16 is a microprogrammed chip set with the microprogram stored in a portion of the CROM (Control Read-Only Memory) chip. A standard system would have one CROM but the circuitry necessary to accept an additional CROM is provided on the CPU board. The additional CROM may be either the "extended CROM" or the "power math CROM", both implementing enhanced arithmetic instructions. Due to the fact that memory mapped I/O is used with the PUNIBUS, the "power I/O CROM" will be of limited use although its other functions will work OK. It could have been made much better if a block move instruction was included along with the memory search instructions. The CROM controls the operation of 4 RALU (Register and Arithmetic Logic Unit) chips directly over 4 "control bus" lines and 2 "carry/shift" lines and indirectly through "control flags".

When -12 volt power and the 4-phase clocks are applied, the CROM continuously fetches and executes micro-instructions at a 714 kHz rate or one every 1400 Ns (2 bus cycles). All microcycles are essentially the same; differences are in the data patterns sent and received by the CROM over the various busses. The following will be a brief description of microprocessor operation. For greater detail the reader is referred to National Semiconductor publications on the IMP-16.

The internal structure of the RALU is diagrammed in figure 1. Basically it is a classic three bus register file and arithmetic-logic unit (ALU) architecture. To do an operation, two operands are selected from the register file and put onto the A and B buses. The ALU combines them according to a control code and places the result on the R (result) bus. Fundamentally an operation is completely specified by giving the register addresses of the two source operands, the ALU function code,

## An IMP-16 Microprocessor System, Part 3, cont'd.

and the register address for result storage. Input and output to the external world is handled by an I/O multiplexor on the R bus. For output it can either send the R bus contents or the A bus contents out. For input it can replace the R bus contents with external data.



**FIGURE 1**

Commands to the RALU's from the CROM are sent over 4 "control bus" lines (NCB0-NCB3) in 4 time slices (T1, T3, T5, and T7). Essentially the 4 bit pattern on the control bus during T1 specifies an RALU register to be gated onto the A bus of the RALU and another 4 bit pattern during T3 specifies the source for the B bus. During T5 an ALU function is specified and during T7 the ALU output disposition is specified. Thus a complete ALU/register function can be specified and executed each microcycle. Two additional direct lines between the CROM and the RALU's are HOCOSH (High Order Carry SHift) and LOCOSH. These transmit and receive carry propagation information during T5 and shift information during T7.

The microprogram stored in the ROM portion of the CROM governs the sequence and contents of commands to the RALU's as a function of the instruction being executed. Detailed knowledge of the microprogram is not necessary in order to build, troubleshoot, or program the system.


Associated with the set of 4 RALU's is a 16 bit bi-directional data bus. Data into and out of the RALU's goes over this bus in time slices also. During T1 the RALU "R bus" is sent out. This data is the result of the ALU operation in the previous microcycle. During T3, the "A bus" data selected by the T1 control bus command is sent out. The RALU data bus is turned around during T7 and accepts input data which may replace the ALU output depending on the T7 command.

The op code portion (most significant 9 bits) of data to and from the rest of the system is accepted by the CROM during T7

of instruction fetch cycles. Due to a lack of package pins, 5 of these bits are time multiplexed with other CROM functions on 5 lines. The remaining 4 are dedicated CROM inputs.

In addition to the control bus and carry/shift lines, the CROM controls and monitors system status through control flags and jump conditions. The control flags are in a separate 16 bit TTL register and should not be confused with the status flags which are on the RALU chips. During T1 of every microcycle the CROM outputs a 4 bit "jump/flag" address. The 4 bits are latched in a TTL register which is connected to the address inputs of a 16 input TTL multiplexor (the jump condition multiplexor) and the address inputs of a 16 bit TTL addressable latch (the control flags register). Thus every microcycle can select one jump condition and one control flag but they must have the same address. By means of the NFLEN output, the CROM can set, reset, pulse, or leave unchanged the selected control flag. Likewise, the CROM can either test or ignore the selected jump condition through the NJCND input. Control flags are used by the microprogram to request memory cycles, distinguish between read and write, enable interrupts, and modify RALU operation. Several of the control flags have no specific function but can be manipulated with the SFLG and PFLG instructions. These are brought out to edge finger pins on the CPU board. Also, the two control flags associated with regular input/output instructions have no function in the PUNIBUS system.

Jump condition multiplexor inputs are tied to various combinations of RALU data bits to detect ZERO, negative, etc.; the interrupt request lines, stack full detect, etc. Three jump conditions that are unused in National Semiconductor implementations are connected to detect additional arithmetic result combinations.



**FIGURE 2**

The data path interface to the PUNIBUS is diagrammed in figure 2. The main interface is a bus transceiver between the 16 bit RALU data bus and the PUNIBUS. Input data from the PUNIBUS to the CPU passes through the transmitter portion of a set of 8833's onto the RALU data bus. The 4 dedicated CROM inputs are connected directly to bits 12-15 on the RALU data bus. Output data from the CPU is either an address or it is data to be written into memory. Address data comes from the RALU data bus, through the 8833 receivers and into the address register. Memory write data follows the same path but is latched into the data out register. Both of these registers have tri-state outputs which are connected to the PUNIBUS.


Timing control then gates the register contents onto the PUNIBUS at the proper times. The bootstrap loader ROM has tri-state or open-collector outputs which are tied to the PUNIBUS and are enabled whenever the ROM is addressed. The refresh address generator is actually part of the bus controller and is simply tied to the PUNIBUS along with the ROM, data, and address registers.

The lower 8 bits of the address register have separate tri-state drivers. Since these address bits are available throughout a bus cycle, the on-board ROM may be connected to the lower 5 of these bits without a separate ROM address latch. These address register bits are also made available at non-bus pins of the edge connector. The utility of this connection is seen if one looks at the PFLG (Pulse FLag) instruction description. The lower 8 bits of the instruction word (the CTL field) are latched into the address register prior to the specified control flag being pulsed. This amounts to a sort of "output immediate" instruction which the author has found to be useful in high speed character stroke drawing on a vector graphic display (see The Computer Hobbyist, Vol. 1, No. 3).

Four of the CROM opcode input bits are time multiplexed with the jump/flag address bits. Another 8833 transceiver is used to transmit CROM op-code data from the PUNIBUS to the CROM and to receive jump/flag address data which is sent to the jump/flag address register.

The ninth CROM op-code bit is multiplexed with the jump condition multiplexor output and connected to the NJCND CROM input. Gates were used for the selection because a tri-state output 16 input multiplexor was too difficult to obtain.

The CPU timing interface is relatively simple and is handled entirely by the same ROM timing generator used in the bus controller. No gating of timing signals is required because each microcycle is identical in its timing requirements. Each microcycle is 1.4 microseconds in duration and spans exactly two bus cycles. The bus cycle timing is actually written into the timing ROM twice. Since the same timing generator is used for CPU and bus, the phasing between CPU and bus is fixed.



**FIGURE 3**

Figure 3 shows a timing diagram for the CPU, and for reference purposes, some of the bus timing signals. The most basic CPU timing signals are the 4-phase non-overlapping clocks. These are PMOS logic levels (0 = +5, 1 = -12) applied to all 5 IMP chips. The odd-numbered CPU states (T1, T3, T5,

and T7) occur when the similarly numbered clock phases are active. The dead spaces between clock pulses are assigned to the even numbered CPU states. Each CPU time state is three 58.3 NS bus clock cycles long for a total of 175 NS.

The 4 shared CROM data lines send out the jump/flag address during the latter part of T1 and accept op-code data input at the latter part of T7. The 8833 transceiver connected to these lines is normally selected to receive from the CROM and send to the flag address latch. A one bus clock long pulse at the end of T1 called CPU FLAG ADDR STB causes the jump/flag address to be latched into the flag address latch. When CPU DATA IN ENAB is active during the last two thirds of T7, the transceiver transmits op-code data to the CROM.

As was mentioned before, the CROM may set, reset, pulse, or leave unchanged the addressed control flag by means of the NFLEN signal. The microprogram may selectively cause NFLEN to be active during T2 or T6 or both. If it is active during T2, the addressed control flag will be unconditionally set at this time. If it is active during T6, the addressed flag is unconditionally reset. If NFLEN is active at both T2 and T6, the flag will be turned on at T2 and turned back off at T6. The net result is that the flag will be pulsed if it was initially off or reset if it was initially on. The addressable latches used in the CPU are D-type however rather than set-reset. The proper operation is accomplished in conjunction with the FLAG D timing signal. FLAG D is a logic ONE during T2 and a logic ZERO during T6 and is connected to the latch's D input. NFLEN is then connected to the latch's enable input. Thus if the latch is enabled (clocked) during T2 (NFLEN active) then the addressed bit will be set since the D input (FLAG D) is high. Likewise if it is enabled during T6, the addressed bit will be reset.

The NJCND input to the CROM is shared with the ninth OP-code bit. Like the other 4 shared lines, it is normally set up for its alternate function. When CPU DATA IN ENAB is active it is switched to data in mode.

The 8833 transceivers connected to RALU data are normally set to receive data from the RALU's and send it to the registers and jump condition logic. They are turned around only during CPU DATA IN ENAB time. During the latter part of T1 and all of T2, the result of the last ALU operation appears on the RALU data bus. This is the same time that the jump conditions are sensed. Thus simple combinational logic is all that is required to encode the various jump condition combinations.

Both the data and address registers are clocked every microcycle by the CPU LOAD REG signal. This signal occurs at the beginning of T4, the same time that the "A bus" in the RALU's is being sent out. Whether or not a register is enabled for loading is dependent upon the state of the RDM (Read Memory), WRM (WRite Memory), and LDAR (LoaD Address Register) control flags. The address register is loaded if RDM or LDAR is active and the data out register is loaded if WRM is active. Otherwise their contents are left unchanged.

The timing of CPU DATA IN ENAB in the PUNIBUS system is different from that employed by National in their IMP-16C. In the IMP-16C valid data is applied to the CROM and RALU's during the entire T7 state and parts of T6 and T8 as well. However, a look at the MOS chip data sheet reveals that valid data is only necessary within 45 NS of the end of T7 provided that the invalid data to the RALU's during the preceding 130 NS of T7 is logic ONE (high). Note that the CROM data inputs do not have this restriction and that the setup time to the end of T7 is only 35 NS. Taking advantage of this fact allows up to 130 NS additional for memory access and bus delays. The

## An IMP-16 Microprocessor System, Part 3, cont'd.

invalid data being ONES requirement is taken care of automatically by the on-chip pull-up transistors and the fact that the 8833 transmitters are not enabled until they have valid data at their inputs. The result is that the pull-up transistors pull the inputs to a high level during T6 and T7 and the 8833's either leave the inputs high for a ONE or pull them down during the latter part of T7 for a ZERO.

The microprogram requests read bus cycles by pulsing the RDM flag and requests write cycles by pulsing WRM. From the timing diagram it can be seen that these flags are turned on at the beginning of T2 and off again at the beginning of T6. The time that they are on perfectly spans BUS PRIORITY STB and BUS ADDR ENAB. Thus tying these flags directly to the bus cycle request logic insures that the single, correct bus cycle needed by the CPU will be requested. Since the CPU is the highest priority bus user, the needed bus cycle will always be granted. Further, since BUS ADDR ENAB is spanned, WRM can be factored into the write cycle request logic directly.

Now, for a moment, look back in *COMPUTE* Vol 2, No. 7 at part 2 figure 3 and locate the clock driver circuitry. It can be seen that the 4-phase non-overlapping clocks are developed by a 1-of-10 decoder connected to three next state address lines on the timing generator. In generating phases 1, 3, 5, and 7, the A and B inputs to the 7442 select the phase and C acts as an enable (see timing ROM truth tables). The D input is used to disable the clocks during system reset. The MH0026 clock drivers are driven through capacitor level shifters by 74S04's which cancel the inverted outputs of the decoder with minimal

additional delay. Clock overshoot and ringing at the IMP chips is controlled with 10 ohm series damping resistors. 3.3K resistors to ground establish a minimum load current enabling the clock drivers to absorb any clock cross-coupling.

Figure 4 shows the actual interconnections among the 2 possible CROM's and 4 RALU's. The optional extended CROM is connected in parallel with the standard CROM except for 4 of the op-code input bits. One of these is connected to a 4-input NOR equivalent which detects the extended op-code range and the other three connect to bits not normally used for op-codes in the standard CROM.

An emitter follower buffer is shown in series with the carry/shift line between the middle two RALU's. Except during T7 this circuit acts as an emitter follower and aids driving of the carry line capacitance thus speeding carry propagation during T5. During T7, the collector supply voltage is cut off making the circuit look like two back-to-back diodes. This allows normal shifting operations which may travel in either direction along the carry/shift line. Use of this circuit appears to subtract about 1.5 to 2 volts from the high logic level of the carry signal thus reducing operating margin. However omission of the circuit slows carry propagation such that carry out from the most significant RALU at the end of T5 may be lower yet due to capacitance charging. While the circuit may help the carry signal during T5, it degrades the shift signals, particularly right shifts, during T7. This is by far the most critical part of the CPU. Slow carry propagation is also the most likely cause for rejection of "surplus" IMP chip sets.

Three of the RALU outputs are open drains and require pulldown resistors. Stack full (STFL) and NREQ0 are wire-or lines for detecting a non-zero bottom stack word and non-zero RALU bus contents respectively. The general purpose status flag outputs of the RALU's are latched since they are invalid




FIGURE 4




FIGURE 5

during part of each microcycle and made available at non-bus pins of the edge connector.

The control flags and the jump condition multiplexor are shown in figure 5. Some additional gating is necessary on the 8 bit addressable latches to make them look like a single 16 bit addressable latch. The HALT and interrupt enable control flags are routed to edge fingers through series resistors for direct LED connection. The unspecified control flags are also made available at the edge connector. Gating and inverters on the jump condition multiplexor inputs decode the six arithmetic result combinations (+, not +, 0, not 0, -, not -) as well as carry and not carry. Other inputs detect various machine status conditions. The appendix lists the 16 jump condition codes and the condition associated with each. An AND-OR gating array is used to multiplex the NJCND input of the CROM between the jump condition multiplexor output and the least significant op-code bit. The START input to the jump condition multiplexor is debounced by two cross-coupled NAND gates allowing a simple SPDT switch to be connected directly to the edge connector. The HALT instruction simply sends the microprogram into a loop testing the START jump condition. When a ONE is detected, the microprogram resumes fetching and executing macro instructions.

The IPL (Initial Program Load) ROM's are also in figure 5. Their outputs, which are connected directly to the backplane bus, are enabled by the coincidence of ROM ADDRESSED and BUS DATA OUT ENAB. A location within the ROM is directly addressed by the lower 5 bits of the CPU address register. Note that because of this address connection only the CPU can properly address the ROM, DMA devices cannot.

Bus termination resistors are shown connected to the ROM outputs. These serve mainly to pull up the bus data lines to a logic ONE when they are not driven. This prevents the lines

from floating around the logic threshold and inducing receiver oscillation. They also allow the use of open collector devices on the bus as well as tri-state devices. These resistors could be placed on the backplane rather than the CPU board if desired. Their value should not be smaller than 1K because of limited drive capability.

Figure 6 shows the address register and interrupt logic. The address register is clocked every microcycle by CPU LOAD REG. Gating enables the address register to be loaded if either the RDM (ReaD Memory) flag or the LDAR (LoaD Address Register) flag is on. The lower 8 bits of the address register have separate tri-state buffers thus giving a static address to the ROM. The tri-state outputs are enabled when CPU cycle and ADDRESS ENAB are coincident.

The two possible general interrupt sources, BUS INT REQ and stack overflow, are first OR'ed together and then AND'ed with interrupt enable which is a control flag. A 7474 flop is used to strobe the resulting interrupt request so that it does not change while the CPU is testing it. Actually, interrupt request is just another jump condition multiplexor input that is tested by the microprogram at the beginning of every instruction fetch sequence. The strobe timing must be chosen carefully so that it occurs after stack full becomes valid but before the jump conditions are tested.

Control panel interrupt logic is also factored into the interrupt request. Once the microprogram recognizes an interrupt, it tests the CPINT jump condition to determine if it is a general interrupt or a control panel interrupt. For a general interrupt, it performs a JSR to location 0001. For a control panel interrupt, the microprogram pulses the CPINP control flag which indicates that an instruction should be jammed in by the control panel logic. In this system, CPINP clears the address register and requests a memory read cycle. The net effect is that the instruction at location 0000 is executed out of normal sequence. This instruction could be virtually anything (JSR @ is prohibited for some unknown reason). Typically, a JSR to the monitor is used. The debouncer and synchronizer needed for direct connection of a SPDT switch to the edge connector is included.

Figure 7 shows the data register. As with the address register, it is clocked every microcycle by CPU LOAD REG. It is enabled to receive data only if the WRM (write memory) control flag is on. The tristate outputs are enabled during CPU write cycles when BUS DATA IN ENAB is active. The status flag latch which is strictly a convenience feature is also shown on this page.

Figure 8 shows the CPU transceivers and jump/flag address latch. The transceivers normally receive data from the PMOS RALU data bus. They are switched to transmit mode when CPU DATA IN ENAB is active. The flag address latch is clocked by CPU FLAG ADDR STB and should be of the transparent variety such as a 7475 to insure minimum through delay.

A couple of guidelines should be noted by those who wire-wrap their CPU cards. First, the IC's that tie to the PUNIBUS should be as close as possible to the corresponding edge fingers. This applies to other cards in the system as well. Second, the clock drivers should be right next to the IMP chips which should in turn be close to each other. The +5 and -12 supply voltages for these chips should be bypassed right at the power connections for each chip. Keep the crystal oscillator and timing ROM's compact also.

Debugging the CPU card after construction is normally not difficult however a dual trace scope with at least 15 MHz bandwidth is required. First, plug in all of the IC's associated




FIGURE 6



SC/MP  
LOW COST  
DEVELOPMENT SYSTEM





# SC/MP Low Cost Development System

The SC/MP Low Cost Development System (LCDS) is a simple controller configured to provide maximum flexibility at affordable cost. It provides all the features necessary for development and testing of SC/MP hardware and software designs for a user's applications.

The minimum SC/MP Development System is configured with a SC/MP

CPU Card plugged into one of four sockets in a Card Bus on a 10" x 12" motherboard. Also on the motherboard are a 16 key, dual-function, hexadecimal keyboard; four function keys; 3 control switches and a 6 digit hexadecimal display.

Control logic, scratchpad memory, and ROM based firmware on the motherboard allow the user to

examine and alter the SC/MP registers, examine and alter memory locations, run SC/MP programs in continuous or single instruction mode or operate with an optional Teletype<sup>®</sup> using SC/MP DEBUG.

## FEATURES

Salient operating characteristics of the major items comprising the LCDS are as follows.

## SC/MP CPU Card

The basic block diagram of the SC/MP CPU card (ISP-8C/100) is shown in Fig. 2. It provides the CPU interface for execution of user-generated application programs and development system resident firmware.

## Pre-wired Application System Interface

Four prewired 72-pin edge connector sockets provide a plug-in interface for SC/MP family cards and permit interconnection of additional SC/MP applications hardware via user fabricated cabling. A fifth 72-pin edge connector can be added by the user. In addition, a flat cable connector can be added for coupling to an external card cage.




Figure 1: BLOCK DIAGRAM FOR MOTHERBOARD




Figure 2: CPU CARD

## Interface Logic

Provides control and monitor functions that permit transfer of control between development system resident firmware and user-generated application programs.

## Development System Resident Firmware Program

This firmware contains subroutines that permit entry of software debug commands via the programmer's control and display panel, or an optional Teletype.

## Programmer's Control and Display Panel

Provides the following software debug capabilities:

- Display contents of SC/MP program counter, registers, and accumulator in hexadecimal format.
- Alter contents of SC/MP program counter, registers and accumulator.
- Display contents of any memory location in hexadecimal format.
- Alter contents of any memory location.
- Initiate execution of user-generated application program at any memory address.
- Select single instruction or normal execution of user generated application program.
- Interrupt execution of user-generated application program at any point.

## Teletype Interface-

Provides standard 20-milliampere interface for interconnection of optional Teletype. Expanded software debug capabilities associated with Teletype option include:

- Print contents of SC/MP program counter, registers, and accumulator
- Alter contents of SC/MP program counter, registers, and accumulator
- Print contents of any single memory location or selected range of memory locations
- Alter contents of any memory location or selected range of memory locations
- Set a breakpoint halt in RAM for user-generated application program
- Initiate execution of user-generated application program at any memory address
- Save application program by punching selected memory range to paper tape
- Load development system generated paper tape into memory
- Load IMP-16 or FORTRAN Cross Assembler generated paper tape into memory.

## Expanding the SC/MP Low Cost Development System

National Semiconductor offers various cards which may be used in conjunction with the SC/MP LCDS System. The 2K x 8 Read/Write Memory Card (ISP-8C/002) and the 4K x 8 ROM/PROM Card (ISP-8C/004) can be used to provide additional memory for user application or system development.

The standard Cards can be plugged into any of the connectors on the Card Bus. The bus is easily expanded by use of flat-cable to external user supplied modules.



Typical use of the system provides capability to debug user systems with program in RAM, using features of DEBUG such as single instruction or

breakpoints. Changes to the program can be made directly from the keyboard or teletype. When the program is running correctly, it can be dumped to paper tape for programming ROM or PROM.

## Ordering Information

The SC/MP LCDS and supporting cards may be ordered directly from National Semiconductor or National's franchised distributor near you.

<b>SC/MP LCDS</b> (includes one CPU Card)	ISP-8P/301
<b>SC/MP RAM Card</b> (2K x 8)	ISP-8C/002
<b>SC/MP ROM/PROM Card (4K x 8)</b> (includes eight 5204 PROMs)	ISP-8C/004P
<b>SC/MP ROM/PROM Card (4K x 8)</b> (without PROM Memory)	ISP-8C/004B
<b>SC/MP CPU Card</b>	ISP-8C/100





**National Semiconductor Corporation**  
2900 Semiconductor Drive  
Santa Clara, California 95051  
(408) 737-5000  
TWX: 910-339-9240

**National Semiconductor GmbH**  
808 Fuerstenfeldbruck  
Industriestrasse 10  
West Germany  
Telephone: (08141) 1371  
Telex: 05-27649

## REGIONAL AND DISTRICT SALES OFFICES

### ALABAMA

DIXIE REGIONAL OFFICE  
3322 Memorial Parkway, S.W. #14  
Huntsville, Alabama 35801  
(205) 881-0622  
TWX: 810-726-2207

### ARIZONA

ROCKY MOUNTAIN REGIONAL OFFICE  
7353 Sixth Avenue  
Scottsdale, Arizona 85251  
(602) 945-8473  
TWX: 910-950-1195

### CALIFORNIA

\*NORTH-WEST REGIONAL OFFICE  
1333 Lawrence Expressway, Suite 258  
Santa Clara, California 95051  
(408) 247-6397  
TWX: 910-338-0537

### \*LOS ANGELES REGIONAL OFFICE

Valley Freeway Center Building  
15300 Ventura Boulevard, Suite 305  
Sherman Oaks, California 91403  
(213) 783-8272  
TWX: 910-495-1773

### \*SOUTHERN CALIFORNIA REGIONAL OFFICE

17452 Irvine Boulevard, Suite M  
Tustin, California 92680  
(714) 832-8113  
TWX: 910-595-1523

### DISTRICT SALES OFFICE

8333 Clairemont Mesa Blvd., Suite 213  
San Diego, California 92111  
(714) 565-8411  
TWX: 910-335-1566

### FLORIDA

\*CARIBBEAN REGIONAL OFFICE  
1001 N.W. 62nd Street, Suite 100  
Ft. Lauderdale, Florida 33309  
(305) 772-6970

## INTERNATIONAL SALES OFFICES

### AUSTRALIA

\*NS ELECTRONICS PTY. LTD.  
Cnr. Stud Road & Mountain Highway  
Bayswater, Victoria 3153  
Telephone: 03-729-6333  
Telex: 32096

### BELGIUM

NATIONAL SEMICONDUCTOR BELGIUM  
789 Ave. Houba de Strooper  
1020 Bruxelles  
Telephone: 02-478-3400  
Telex: 61 007 Natsem B

### CANADA

NATIONAL SEMICONDUCTOR  
DISTRICT SALES OFFICE  
268 Wildcat Road  
Downview, Ontario M3J 2N5  
(416) 630-5751  
TWX: 610-492-1337

### DENMARK

NATIONAL SEMICONDUCTOR DENMARK  
Nyhavn 69  
1051 Copenhagen  
Telephone: (1) 153110  
Telex: 160 39

### BRITAIN

\*NATIONAL SEMICONDUCTOR (UK) LTD.  
19 Goldington Rd.  
Bedford  
Telephone: 0234-211262  
TWX: 826209

\*Microprocessor System Specialist Available

### ILLINOIS

\*WEST-CENTRAL REGIONAL OFFICE  
800 E. Northwest Highway, Suite 203  
Mt. Prospect, Illinois 60056  
(312) 394-8040  
TWX: 910-689-3346

### INDIANA

\*WEST-CENTRAL REGIONAL OFFICE  
P.O. Box 40073  
Indianapolis, Indiana 46240  
(317) 255-5822  
TWX: 810-341-3300

### MARYLAND

DISTRICT SALES OFFICE  
95 Aquahart Rd., Suite 204  
Glen Burnie, Maryland 21061  
(301) 760-5220  
TWX: 710-867-0508

### MASSACHUSETTS

\*NORTH-EAST REGIONAL OFFICE  
#8 Wallis Ct.  
Lexington, Massachusetts 02173  
(617) 861-6090  
TWX: 710-326-6979

### MICHIGAN

REGIONAL OFFICE  
27650 Farmington Rd.  
Farmington Hills, Michigan 48024  
(313) 477-0400  
TWX: 810-242-2902

### MINNESOTA

REGIONAL OFFICE  
8053 Bloomington Freeway, Suite 101  
Minneapolis, Minnesota 55420  
(612) 888-3060  
Telex: 290-766

### NEW JERSEY

DISTRICT SALES OFFICE  
140 Sylvan Avenue  
Englewood Cliffs, New Jersey 07632  
(201) 461-5959  
TWX: 710-991-9734

### FRANCE

NATIONAL SEMICONDUCTOR FRANCE  
Expansion 10000  
28 rue de la Redoute  
92-260 Fountenay Aux Roses  
Telephone: 660.81.40  
Telex: NSF 25956F

### GERMANY

\*NATIONAL SEMICONDUCTOR GmbH  
8000 Munchen 81  
Cosimastr. 4/1  
Telephone: 089/915027  
Telex: 05-22772

### HONG KONG

NS ELECTRONICS (HONG KONG) Ltd.  
11th Floor  
4 Hing Yip Street  
Kwun Tong  
Kowloon, Hong Kong  
Telephone: 3-411241-8  
Telex: 73866 NSE HK HX  
Cable: NATSEMI

### ITALY

\*NATIONAL SEMICONDUCTOR SRL  
Via Alberto Mario 26  
20146 Milano  
Telephone: (02) 4 69 28 64/4 69 23 41  
Telex: 36-540

DA-DD30M106

### AREA SALES OFFICE

14 Commerce Drive  
Cranford, New Jersey 07016  
(201) 272-3344  
TWX: 710-996-5803

### NEW YORK

CAN-AM REGIONAL OFFICE  
104 Pickard Drive  
Syracuse, New York 13211  
(315) 455-5858

### REGIONAL OFFICE (IBM only)

576 South Road, Rm. 128  
Poughkeepsie, New York 12601  
(914) 462-2380  
TWX: 510-248-0043

### MID-ATLANTIC REGIONAL OFFICE

(516) 921-2589  
TWX: 710-479-3512

### OHIO

DISTRICT SALES OFFICE  
Financial South Building  
5335 Far Hills, Suite 214  
Dayton, Ohio 45429  
(513) 434-0097  
TWX: 810-459-1615

### PENNSYLVANIA

LIBERTY REGIONAL OFFICE  
500 Office Center Drive  
Ft. Washington, Pennsylvania 19034  
(215) 628-8877  
TWX: 510-661-3986

### TEXAS

\*SOUTH-CENTRAL REGIONAL OFFICE  
13773 No. Central Expressway, Suite 1132  
Dallas, Texas 75231  
(214) 690-4552  
TWX: 910-867-4741

### WASHINGTON

DISTRICT SALES OFFICE  
300 120th Avenue N.E.  
Building 2, Suite 205  
Bellevue, Washington 98005  
(206) 454-4600

### JAPAN

NS INTERNATIONAL INC.  
Miyake Bldg.  
1-9, Yotsuya, Shinjuku-ku 160  
Tokyo, Japan  
Telephone: (03) 355-3711  
TWX: 232-2015 NSCJ-J

### LATIN AMERICA

LATIN AMERICA REGIONAL OFFICE  
2951 S. Bayshore Dr. #121  
Miami, Florida 33133  
(305) 446-5881  
TWX: 810-848-7363 NSLAM


### SWEDEN

\*NATIONAL SEMICONDUCTOR SWEDEN  
Algrysteavagen 23  
S-127 32 Skarholmen  
Telephone: (8) 970835  
Telex: 10731

### TAIWAN


NS ELECTRONICS (HK) LTD.  
TAIWAN LIAISON OFFICE  
Rm. 3B, 3rd Fl., Ching Lin Bldg.  
#5-7 Ching Tao E. Road  
Taipei, Taiwan, ROC  
Telephone: 3917324-6  
Telex: 22837 NSTW  
Cable: NSTW TAIPEI

© 1976 NATIONAL SEMICONDUCTOR CORP. PRINTED IN U.S.A.



COMPLETE SCHEMATIC DIAGRAM INCLUDING SC/MP KIT

REF DESIG	VALUE	REF DESIG	VALUE	OPTIONAL (SEE CHAPTER 3)	
C1,C5	22 $\mu$ f, 15V	R1,R2	10k $\Omega$ , 1/4W	C9	22 $\mu$ f, 15V
C2	4.7 $\mu$ f, 35V	R3	120 $\Omega$ , 1/2W	C10	4.7 $\mu$ f, 35V
C3,C4,C8	1.0 $\mu$ f, 50V	R4,R7	5.1k $\Omega$ , 1/4W	C11-C14	0.2 $\mu$ f, 50V
C6,C7	0.1 $\mu$ f, 50V	R5	270 $\Omega$ , 1/4W		
		R6	510 $\Omega$ , 1/2W		



SC/MP KIT

SCRIMP

# SCRIMP INSTRUCTIONS

SCRIMP utilizes the KITBUG program in the SC/MP micro-processor evaluation kit. Refer to the SC/MP kit Users Manual (Ch. 4—Using KITBUG) for a detailed description of the KITBUG operation.

T = "Type" in KITBUG = "Read in SCRIMP = 01  
M = "Modify" in KITBUG = "Write" in SCRIMP = 02  
G = "Go" in KITBUG = "Run" in SCRIMP = 04  
SCRIMP prompt is all lights on (FF)

## EXAMPLES: 1. "Read" Mode:

Operator Action	Display
Push INIT	FF (prompt)
Enter 01 in data switches (Read Code)	
Push Load Data	01 (acknowledge)
Enter high byte of address A in data switches (aa <sub>H</sub> )	
Push Load Data	aa <sub>H</sub> (acknowledge)
Enter low byte of address A in data switches (aa <sub>L</sub> )	
Push Load Data (read data in A)	dd <sub>A</sub> (data)
Push Load Data (read data in A+1)	dd <sub>A+1</sub> (data)

## 2. "Write" Mode

Push INIT	FF (prompt)
Enter 02 in data switches (write code)	
Push Load Data	02 (acknowledge)
Enter high byte of address A in data switches (aa <sub>H</sub> )	
Push Load Data	aa <sub>H</sub> (acknowledge)
Enter low byte of address A in data switches (aa <sub>L</sub> )	
Push Load Data (read data in A)	dd <sub>A</sub> (data at A)
Enter data (d'd'A)	
Push Load Data (write d'd'A in A)	dd <sub>A+1</sub> (data at A+1)

NOTE: If you wish to alter the next location without modifying the present location, you must re-enter the data at the present location so that it is not accidentally changed.

## 3. "Run" Mode

Push INIT	FF (prompt)
Establish PC start address as in KITBUG:	
Enter 02 in data switches (write code)	
Push Load Data	02 (acknowledge)
Enter high byte of PC initialize address in data switches (0F)	
Push Load Data	0F (acknowledge)
Enter low byte of PC initialize address in data switches (F7)	
Push Load Data (read data in 0FF7)	pp <sub>H</sub> (data in 0FF7)
Enter high byte of PC in data switches (p'p' <sub>H</sub> )	
Push Load Data (write p'p' <sub>H</sub> in 0FF7)	pp <sub>L</sub> (data in 0FF8)
Enter low byte of PC in data switches (p'p' <sub>L</sub> )	
Push Load Data (write p'p' <sub>L</sub> in 0FF8)	pp <sub>9</sub> (data in 0FF9)
Push INIT	FF
Enter 04 in data switches (run code)	
Push Load Data	04 (acknowledge)
Push Load Data = Runs Program	

Registers in top locations of RAM utilized by executive program:

0FF5	Current Command Code
0FF6	Address Completion Flags
00F7	High byte of PC
0FF8	Low byte of PC
0FF9	High byte of P1
0FFA	Low byte of P1
0FFB	High byte of P2
0FFC	Low byte of P2
0FFD	Accumulator
0FFE	Extension Register
0FFF	Status Register

# SCRIMP WITH SC/MP, continued

```

1          TITLE SCRIMP,' SC/MP KIT TERMINAL'
2
3          05/18/76
4
5
6
7 0020     SE= 020
8 0080     LINK= 080
9
10 0001     RFLAG=1
11 0002     WFLAG=2
12 0004     GOFLAG=4
13
14          FIXED STACK ASSIGNMENTS
15
16 OFFF     .= OFFF
17
18          STACK:
19 0000     SR= .- STACK
20 OFFE     .= .-1
21 FFFF     EX= .- STACK
22 OFFD     .= .-1
23 FFFE     AC= .- STACK
24 OFFB     .= .-2
25 FFFC     PT2= .- STACK
26 OFF9     .= .-2
27 FFFA     PT1= .- STACK
28 OFF7     .= .-2
29 FFF8     PC= .- STACK
30 OFF6     .= .-1
31 FFF7     ADR= .- STACK
32 OFF5     .= .-1
33 FFF6     CMD= .- STACK
34
35          .PAGE
36 0000     .= 0
37
38 0000 08   NOP
39 0001 903B JMP   CMDLP
40
41          DEBUG EXIT-RESTORE ENVIRONMENT AND GO
42
43 0003 C0FA EXIT:  LD   STACK+ EX   ;RESTORE E REG
44 0005 01     XAE
45 0006 C0F2   LD   STACK+ PT1
46 0008 35     XPAH 1
47 0009 C0F0   LD   STACK+ PT1+1
48 000B 31     XPAL 1
49 000C C0EE   LD   STACK+ PT2
50 000E 36     XPAH 2
51 000F C0EC   LD   STACK+ PT2+1
52 0011 32     XPAL 2
53 0012 C0E4   LD   STACK+ PC
54 0014 37     XPAH 3
55 0015 C0E2   LD   STACK+ PC+1
56 0017 33     XPAL 3
57 0018 C7FF   LD   @-1(3) ;ADD EXIT OFFSET
                    TO PC
58 001A C0E4   LD   STACK+ SR
59 0010 07     CAS
60 001D C0DF   LD   STACK+ AC
61 001F 3F     XPPC 3
62 0020 9002   JMP   ENTER
63 0022 90DF   EXITP: JMP   EXIT
64
65          DEBUG ENTRY POINT
66
67 0024 C8D8   ENTER: ST   STACK+ AC
68 0026 06     CSA
69 0027 C8D7   ST   STACK+ SR
70 0029 01     XAE
71 002A C8D3   ST   STACK+ EX
72 002C 36     XPAH 2
73 002D C8CD   ST   STACK+ PT2
74 002F 32     XPAL 2
75 0030 C8CE   ST   STACK+ PT2+1
76 0032 35     XPAH 1
77 0033 C8C5   ST   STACK+ PT1

```

```

78 0035 31     XPAL 1
79 0036 C8C3   ST   STACK+ PT1+1
80 0038 37     XPAH 3
81 0039 C8EB   ST   STACK+ PC
82 003B 33     XPAL 3
83 003C C8BB   ST   STACK+ PC+1
84
85          .PAGE
86          INITIALIZE AND AWAIT COMMAND ENTRY
87
88 003E C40F   CMDLP: LDI  OF           ;PUT STACK
                    BASE ADRS
89 0040 35     XPAH 1           ;IN P REG 1
90 0041 C4FF   LDI  OFF
91 0043 31     XPAL 1
92 0044 C402   LDI  02           ;PUT DEVICE ADRS
93 0046 36     XPAH 2           ;IN P REG 2
94 0047 C400   LDI  0
95 0049 32     XPAL 2
96 004A C400   BADCMD: LDI  0
97 004C C9F6   ST   CMD(1)      ;INIT FLAGS
98 004E C9F7   ST   ADR(1)
99 0050 CA00   ST   (2)         ;DISPLAY OFF
100
101 0052 06     TEST:  CSA           ;WAIT FOR
                    COMMAND ENTRY
102 0053 D420   ANI  SB
103 0055 98FB   JZ   TEST
104 0057 8F3C   DLY  60           ;DEBOUNCE 60 MS.
105 0059 06     WAIT:  CSA
106 005A D420   ANI  SB
107 005C 9CFB   JNZ  WAIT
108 005E 8F3C   DLY  60           ;DEBOUNCE 60 MS.
109
110 0060 C1F6   LD   CMD(1)      ;COMMAND ALREADY
                    RECEIVED?
111 0062 9C36   JNZ  CHEKA1      ;YES
112 0064 C200   LD   (2)         ;NO-MUST BE A
                    NEW COMMAND
113 0066 1F     RRL           ;SEE WHAT IT IS
114 0067 01     XAE           ;SAVE REST OF
                    COMMAND WORD
115 0068 06     CSA
116 0069 D480   ANI  LINK
117 006B 9C1F   JNZ  READ
118 006D 40     LDE
119 006E 1F     RRL
120 006F 01     XAE
121 0070 06     CSA
122 0071 D480   ANI  LINK
123 0073 9C1E   JNZ  WRITE
124 0075 40     LDE
125 0076 1F     RRL
126 0077 01     XAE
127 0078 06     CSA
128 0079 D480   ANI  LINK
129 007B 98CD   JZ   BADCMD      ;INVALID COMMAND
130
131 007D 40     LDE           ;GET REST OF
                    COMMAND WORD
132 007E 9CCA   JNZ  BADCMD      ;INVALID COMMAND
133 0080 C404   LDI  04
134 0082 C9F6   SETCMD: ST   CMD(1)      ;SET GO FLAG
135 0084 E4FF   XRI  OFF           ;DISPLAY COMMAND
136 0086 CA00   ST   (2)
137 0088 90C8   TESTP: JMP   TEST
138
139 008A 9696   EXITP1: JMP   EXITP
140 008C 40     READ:  LDE
141 008D 9CBB   JNZ  BADCMD      ;INVALID COMMAND
142 008F C401   LDI  01
143 0091 90EF   JMP   SETCMD)
144
145 0093 40     WRITE:  LDE
146 0094 9CB4   JNZ  BADCMD      ;INVALID COMMAND
147 0096 C402   LDI  02
148 0098 90E8   JMP   SETCMD
149
150 009A C1F6   CHEKA1: LD   CMD(1)      ;IS THIS GO
                    COMMAND?
151 009C D404   ANI  GOFLAG

```



## An IMP-16 Microprocessor System, Part 3, cont'd.

with the bus controller as well as the two 8334 control flag registers. Check for proper functioning of the POWER OK and BUS RESET lines. Next check the bus controller timing signals. It should be executing read cycles and granting these to the refresh logic. If the timing generator seems to be stuck, check for wiring errors or a bad 74S174 or timing PROM. The write timing signals may be checked by temporarily grounding BUS WRITE CYCLE REQ. Check also for lengthening of BUS CE by about 50Ns during write cycles. Verify that the refresh counter is incrementing every bus cycle and that the count is gated onto the bus data lines at the proper time.

Before continuing, check the supply voltage to the clock driver sockets for proper polarity, magnitude, and pin numbers. Now plug in the remaining TTL chips but not the IMP chips. The bus controller should function as before. Check the clock driver outputs. Some ringing is normal on the unloaded clock lines. Check every pin of every IMP chip socket for reasonable voltage levels. Be careful not to short clock lines together or to anything else.

Now plug in the IMP chips and blank (all ZEROS) IPL ROM's. After reset the HALT flag should be set by the microprogram since a HALT will be fetched from the blank ROM at location FFFE. Two depressions of the START button should turn HALT off for a fraction of a second (no memory or I/O plugged into the system) while FFFF (a skip if not equal instruction which will in all likelihood skip) is fetched from the non-existent memory. If this works, the CPU is at least 80% functional.

So, what if it doesn't work? About the only way to tell what the microprogram is doing is to examine the jump/flag addresses it is sending out along with the NLEN signal. A good initial troubleshooting method is to drive the BUS POWER OK line on and off at about a 10Hz rate and sync the scope on the




FIGURE 7




FIGURE 8

4-phase decoder enable flop. Then the sequence of events after reset can be viewed fairly easily. The microprogram should first pulse the RDM (read memory) flag and load FFFE into the address register. A bus cycle should be granted to the CPU and all ZEROES should be gated into the CPU during T7. The microprogram should respond by setting the HALT flag and then entering a loop testing the START jump condition. A break in this chain may send the CPU off wildly or even halt the microprogram if an illegal op-code is encountered.

If you think your chip set is substandard, temporarily substitute a crystal in the 10 to 13 mHz range. If this straightens things out or even makes a difference, leave it there until the system is up and some diagnostics can be run to determine the speed limit for your chip set.

In part 4, the memory board and some notes on I/O interfacing will be covered. Additionally, more detailed information on getting the system up and running will be given.

### APPENDIX JUMP CONDITION ASSIGNMENT

- 0 Interrupt request (general or control panel)
- 1 Result equals zero
- 2 Result not negative
- 3 Bit 0 of result is a ONE
- 4 Bit 1 of result is a ONE
- 5 Result is not zero
- 6 Control panel interrupt request
- 7 Start switch is depressed
- 8 The on-chip stack is full (bottom word is non-zero)
- 9 The interrupt enable control flag is on
- A The carry/overflow line is a ONE
- B Result is not positive
- C The carry/overflow line is a ZERO
- D Result is positive
- E Result is negative
- F Bit 2 of result is a ONE

# APPLICATIONS CORNER:

## *High Performance, Low Power Memories from Inexpensive Parts!*

You can use standard, inexpensive, bipolar PROMS to build high-performance memories of low power dissipation. The secret is to power-down the chip when it is not being accessed.

The technique illustrated here results in a power savings beyond that possible with bipolar PROMS having on-chip power-down, and the cost is much less than that of CMOS PROMS of the same capacity. In fact, because the access time of the circuit shown here is less than 80 ns, the power savings can be greater than 10 to 1 if the circuit is cycled every microsecond. Longer cycle times, or decoding of the power switching to multiple packages, yields even more impressive ratios.


National's PROMS are well behaved in this application. With power removed, our Tri-State® parts revert quickly to their third state (a high-impedance open). Because there are no clamp diodes from the outputs to V<sub>CC</sub>, the powered-down device presents only leakage to the output bus.

Note that in a CMOS system, passive pull-ups are desirable to establish the CMOS input level at V<sub>CC</sub> when the PROM is

powered down. If the CMOS input is more than a threshold away from both supply rails, the input stage of the CMOS device may draw supply current, which will increase system power dissipation. Here it is desirable to clock the PROM outputs directly into a CMOS holding register to reduce the time that the PROM must be powered up. Also, the pnp core driver pass elements can be driven directly by an MM74C42 1-of-10 decoder output without pull-up or current limiting resistors, with some increase in effective access time.

The MM74C42 would replace the 74LS04 shown here.

In any system that switches a device's supply lead to conserve power, the power supply bypassing must be performed on the supply side of the power switch; that is, at the pnp emitter. Any capacitance at the collector of the pnp will increase both system power dissipation and access time.



# the Bit-Bucket

Sirs:

I am interested in knowing if you have in your library of programs a program for interfacing the SC/MP to a 5 level TTY machine.

The older style machine is a Western Union Teleprinter, Mod. #105.

The word rate of this machine is 60 words per min.

I would like the program to include a SC/MP debug program and a teletype load, and print routines.

I would also like to know if this program is available in a ROM that can be exchanged for the normal 8 level TTY, debug program of the SC/MP kit.

If not, I would like the cost of a pre-punched 8 level tape for loading my PROMs from my PROM loader.

If the program is not available I would like some program ideas on setting up a TTY load program.

Your attention on these matters will be appreciated.

Sincerely  
H. Mattice  
1375 Langly Dr.  
Gardnerville, Nevada 89410

*The program you are looking for is not part of our user library. If any users have written a program to interface the SC/MP Kit to a 5 level TTY, please let us know of your efforts. To write the program one would have to do the ASCII decoding for the 5 levels and change the software delays in the TTY interface routine for the SC/MP Kit. See the Kit Bug listing in the SC/MP Kit manual for a start.*

Dear Georgia:

Received calculator in working order in spite of the U.S. mule hoof marks on the carton. Thank you.

In a few weeks I hope to have a universal program for debugging PACE application systems. One PACE application PROM card will provide a simple DEBUG routine which will accept a very limited, coded word input from a TTY keyboard, 5 hex characters, to enable a tester to address any input or output address in any system. By turning on certain outputs and observing the results or reading corresponding inputs, every wire and switch in the application system can be verified. This should be of interest to PACE users.

Very truly yours,

Walter L. Probert  
Senior Development Engineer

## *the Bit-Bucket, continued*

Walt received one of the calculators offered for contributions to the newsletters.

Georgia Marszalek, Compute Ins,

Dear Georgia:

Just received some new listings for GENLDR and IMPASM. I notice they are assembled using Rev H of the Assembler which includes new directives like .PTR, .POOL, .NOBAS etc.

Is there any publication which defines the changes to get from Rev. G to Rev. H without having to procure a new card deck.

Henry J. Lyons, P.E.  
6901 100th Ave.  
Seabrook, Md. 20801

*The directives you found in your source listing are only found in the FORTRAN Cross Assembler for PACE and IMP-16. These are used by National's programming staff to develop software. There is no document that describes their use because they are not currently supported in the resident assemblers. Also no document has been published that details the changes between Rev. G and Rev. H of the FORTRAN Cross Assembler for IMP-16.*

Dear Ms. Marszalek

Three requests please:

1. Please send me a listing of user library SL0027A SC/MP Math Package.
2. Will National (or someone) be selling a ROM containing the cassette recorder program in AN-163?
3. Are back issues of COMPUTE available? Is there a charge?

Sincerely,  
Ronald G. Parsons  
9001 Laurel Grove Drive  
Austin, Texas 78758

*Under separate cover I have sent a copy of the SC/MP math routines.*

*Right now there are no plans to sell a ROM containing the cassette recorder program. But the source and/or object tapes can be purchased from the user library for \$5.00 each by ordering SL0039A.*

*Some back issues of COMPUTE are available. Which ones would you like?*

Gentlemen:

I have known about your work through a publication named "SC/MP Technical Description", and I am very interested in getting in touch with you.

I am working in some projects that involve microprocessors, and for the uses for which I plan to use them, the SC/MP is the best one, but here, in Uruguay, it is quite difficult to obtain technical information concerning microprocessors. Would you please be so kind in sending me a membership application and detailed information about Compute.

Thanking you in advance and waiting for your news at your early convenience.

Yours sincerely,  
Washington Varela  
Luis M. Lafinur N° 2131  
Montevideo—Uruguay

*They write to us from far and near.*

## Schedule of Microprocessor Resident Training Programs

	EASTERN TRAINING CENTER (305) 661-7969	WESTERN TRAINING CENTER (408) 737-6453
<b>MICROPROCESSOR FUNDAMENTALS</b>	January 10-13 February 7-10 March 7-10 April 18-21 May 2-5 June 6-9	January 17-20 February 21-24 March 21-24 April 18-21 June 6-9
<b>SC/MP APPLICATIONS</b>	January, 17-21 February 14-17 March 14-17 May 4-12 June 13-16	January 24-27 March 7-10 March 28-31 May 2-5 June 20-23
<b>PACE APPLICATIONS</b>	January 24-27 February 21-24 March 21-24 May 16-19 June 20-23	January 31-February 3 February 28-March 3 April 25-28 June 13-16
<b>ADVANCED PROGRAMMING</b>	January 31-February 3 February 28-March 3 March 28-31 April 25-28 May 23-26 June 27-30	February 7-10 May 9-12

**UNITED STATES**  
COMPUTE/208  
National Semiconductor Corp.  
2900 Semiconductor Drive  
Santa Clara, CA. 95051  
Tel: (408) 247-7924  
TWX: 910-338-0537

**GERMANY**  
National Semiconductor GmbH  
808 Fuerstenfeldbruck  
Industriestrasse 10  
Tel: 08141/1371  
Telex: 05-27649

## INTERNATIONAL SALES OFFICES / REPRESENTATIVES / DISTRIBUTORS

**ARGENTINA**  
Thiko Automacion S.R.L.  
Lavalle 1523 Piso 1 of 12  
1048 Buenos Aires  
Tel: 40-4122  
Telex: 122029 AR CCSBA

**AUSTRALIA**  
NS Electronics Pty Ltd  
Cnr. Stud Rd. & Mtn. Highway  
Bayswater, Victoria 3153  
Tel: 03-729-6333  
Telex: 32096

**AUSTRIA**  
W. Moor GmbH  
1010 Wien 1  
Herrengasse 6  
Tel: 0222/638294/635981  
Telex: 07-5791

**BELGIUM**  
National Semiconductor Belgium  
789 Ave. Houba de Strooper  
1020 Bruxelles  
Tel: 02-478 3400  
Telex: 61 007 Natsem B

J.P. Lemaire  
Rampe Gauloise 1a  
1020 Bruxelles  
Tel: 4784847  
Telex: 24610

**BRAZIL**  
NS Electronics Do Brasil  
Avda Brigadeiro Faria Lima 844  
11 Andar Conjunto 1104  
Jardim Paulistano  
Sao Paulo, Brasil.  
Telex: 1121008 CABINE SAO PAULO

Alfatronic  
Avenida ReBoucas 1498  
Sao Paulo 05402  
Tel: 282-0915

Cosele Ltda.  
Rua de Consolacao 867  
Apto 31 - 3 Andar  
Sao Paulo  
Tel: 257-3535  
Cable: SEMICHIP

Labo Industrial  
Caixa Postal 1496  
Sao Paulo, Brasil

Repil  
Avenida ReBoucas 1111  
Sao Paulo, S.P.

**CHILE**  
Rodolfo Baffico G.  
Avda Gertrudis Echenique 345-A  
Santiago  
Tel: 481426  
Telex: SGO 260  
Cable: RBG SANTIAGO

**COLOMBIA**  
Hernando Herrera  
Metal Mecanica y Electronica  
Rockwell Ltd.  
Calle 5 No. 19-A-55  
Bogota, D.E.  
Tel: 478112

**DENMARK**  
National Semiconductor Denmark  
Nyhavn 69  
1051 Copenhagen  
Tel: (1) 153110  
Telex: 160 39

**FINLAND**  
Hilvonen Technical Products Oy  
P.O. Box 201  
00251 Helsinki 25  
Tel: (90) 440082  
Telex: 12.1886

**FRANCE**  
National Semiconductor France  
Expansion 10000  
28, rue de la Redoute  
92-260 Fontenay aux Roses  
Tel: 660.81.40  
Telex: NSF 25956F+

**GERMANY**  
National Semiconductor GmbH  
808 Fuerstenfeldbruck  
Industriestrasse 10  
Tel: 08141/1371  
Telex: 05-27649

National Semiconductor GmbH  
8000 Munchen 81  
Cosimastr. 4/1  
Tel: 089/915027  
Telex: 05-22772

National Semiconductor GmbH  
6380 Bad Homburg  
Marienbader Platz 22  
Tel: 06172/23011  
Telex: 04-15887

National Semiconductor GmbH  
2000 Hamburg 55  
Dockenhudener Str. 29  
Tel: 040/868457  
Telex: 0211039

National Semiconductor GmbH  
7022 Leinfelden-Stuttgart  
Hohenheimerstrasse 11  
Tel: 0711/751057  
Telex: 7255746

**HONG KONG**  
NS Electronics (Hong Kong) Ltd.  
8th Floor,  
Cheung Kong Electronic Bldg.  
4 Hing Yip Street  
Kwun Tong  
Kowloon, Hong Kong  
Tel: 3-411241-8  
Telex: 73866 NSEHK HX  
Cable: NATSEMI

**INDIA**  
Sujata Sales & Exports Ltd.  
7 Parvatti Industrial Estate  
New Sun Mill Compound  
Lower Parel  
Bombay 400013  
Telex: 0113855

**INDONESIA**  
PT NS Electronics Bandung  
JL Jenderal Sudirman 638  
Bandung, Indonesia  
Phone: 56051  
Telex: 28229

**ISRAEL**  
Electronic Microsystems Ltd.  
1 Reanati Street  
Tel Aviv  
Tel: (03) 412 403  
Telex: 341270

**ITALY**  
National Semiconductor SRL  
Via Alberto Mario 26  
20146 Milano  
Tel: (02) 469 28 64/469 23 41  
Telex: 36540

Inter-Rep SRL  
Via Val Pellice 17  
00141 Roma  
Tel: 06-8124894

Inter-Rep SRL  
Via Valassina 24  
20159 Milano  
Tel: (02) 6881783

Inter-Rep SRL  
Largo Turati 49  
10135 Torino  
Tel: 11-505-094

**JAPAN**  
NS International Inc., Japan  
Miyake Building  
1-9 Yotsuya, Shinjuku-ku 160  
Tokyo, Japan  
Tel: (03) 355-3711  
TWX: 232-2015 NSCJ-J

ALPHA Electronics Corporation  
Daiichi Yamato Bldg.  
1-2-7, Imaichi, Asahi-ku,  
Osaka-shi, Osaka 535  
Tel: 06-955-3381

Daisho Denki K.K.  
Matsumura Bldg.  
Nishi 6-2, Kita-Hachijo,  
Sapporo, Hokkaido 001  
Tel: 011-741-0033

Electro Marketing Corporation  
2-6-12 Iwamoto-cho  
Chiyoda-ku, Tokyo 101  
Tel: 03-863-6001  
Telex: J 24952 ELEMART

Hoei Denki Co.  
2-6-10, Niitaka,  
Yodogawa-ku, Osaka 532  
Tel: 06-392-3571  
Telex: 523-3694 HOEI OSAKA

K.K. International Semiconductor  
2nd Precisa Bldg.  
4-8-3, Iidabashi,  
Chiyoda-ku, Tokyo 102  
Tel: 03-264-3301

Mark Rand Denshi Kohgyoh  
Sansai Bldg.  
6-1-5, Nogata  
Nakano-ku, Tokyo 102  
Tel: 03-339-3134

Nihon Unicon K.K.  
Shichifuku Bldg.  
1-12-5, Maruyama,  
Nakano-ku, Tokyo 165  
Tel: 03-388-1912  
Telex: 232-3130 UNICON J

Takachiho Koheki K.K.  
1-7, Kojimachi  
Chiyoda-ku, Tokyo 102  
Tel: 03-263-3211  
Telex: 232-2315 TKATOK

**MALAYSIA**  
Micro Machining SDN BHD  
Bayan Lepas  
Penang, Malaysia  
Phone: 897-284, 897-207  
Telex: MA 40061 PENANG  
Cable: NSELECT PENANG

**MEXICO**  
Mexicana de Electronica  
Industrial S.A.  
Tlacoquemecatl No. 139-401  
Esquina Adolfo Prieto  
Mexico 12, D.F.  
Tel: 575-78-68, 575-79-24

Provedora Electronica  
Balderas 32-108  
Aptd. Postal M7607  
Mexico 1, D.F.  
Tel: 905-585-5333

**NETHERLANDS**  
Rodelco B.V. Electronics  
P.O. Box 296  
Verrijn Stuartlaan 29  
Rijswijk ZH 2109  
Tel: 070-995750  
Telex: 32506

**NEW ZEALAND**  
NS Electronics Pty. Ltd.  
P.O. Box 3335,  
Auckland  
Tel: 469-450  
Cable: PROTON

**NORWAY**  
Kjell M. Foyen  
Sorkedalsvn 238  
Oslo 7  
Tel: (02) 247779

**PERU**  
Ingenieria do. Comm. S.A.  
Ave Arenales 1487, Apt. 301  
Lima, Peru  
Tel: 22-4682

**SPAIN**  
Belpport Electronica  
Canilla 5/22  
Madrid 2  
Tel: 26 28837/8  
Telex: 22048

**SOUTH AFRICA**  
Electrolink (Pty) Ltd.  
P.O. Box 1020  
Cape Town 8000  
Tel: 45-7656  
Telex: 57-320 CT

Electrolink (Pty) Ltd.  
Fairlane House  
415 Commissioner Street  
Fairview  
2001 Johannesburg

**SWEDEN**  
National Semiconductor Sweden  
Algrysteavagen 23  
S-127 32 Skarholmen  
Tel: (8) 970835  
Telex: 10731

**SWITZERLAND**  
E. Fenner  
4450 Sissach  
Rheinfelder Str. 16-18  
Tel: 061-982202  
Telex: 63235

**TAIWAN**  
NS Electronics (HK) Ltd.  
Taiwan Liaison Office  
Rm. B, 3rd Fl., Ching Lin Bldg.  
#5-7, Ching Tao E. Road  
P.O. Box 68-332 Taipei  
Tel: 3917324-6  
Telex: 22837 NSTW  
Cable: NSTW TAIPEI

Ming Ta Co. Ltd.  
50-L Tai Yuan Road  
Taipei

Tai I Trading Co. Ltd.  
Rm 108, 10/F Shi Yeh Bldg.  
9, Chang-An East Road  
Sec. 1 Taipei

**THAILAND**  
Dynamic Supply Engineering R.O.P.  
No. 56 Ekamai, Sukhumvit 63  
Bangkok-11  
Tel: 914434, 928532  
Cable: DYNASUPPLY

NS Electronics Limited  
40/10 SOI Bangna  
Sukhumvit 105  
Bangkok, Thailand  
P.O. Box 11-12  
Bangkok 11, Thailand  
Phone: 934797-8, 930116-8  
Telex: TH2854  
Cable: NATSEMI BANGKOK

**UNITED KINGDOM**  
National Semiconductor (UK) Ltd.  
19 Goldington Road  
Bedford  
Tel: 0234-211262  
Telex: 826 209

**VENEZUELA**  
MCM Electronica SRL  
Final Calle Vargas  
Edificio Flor de Patria  
Boleita Norte  
Caracas 107  
Tel: 343 472

**YUGOSLAVIA**  
Eltrade S.P.A.  
Via Francesco Parisi 6  
34147 Trieste  
Italy  
Tel: (040) 732696/7  
Telex: 46 258

**LATIN AMERICA**  
National Semiconductor  
Latin America Regional Office  
2951 S. Bayshore Drive  
Suite 121  
Miami, Florida 33133  
(305) 446-5881  
TWX: 810-848-7363 NSLAM