

the Club Of Microprocessor Programmers, Users, and Technical Experts Georgia Marszalek, Editor • David Graves, Editor

Sponsored by National Semiconductor Corp., Santa Clara, Ca. 95051

Vol. 2, No. 7, July, 1976

NATIONAL ANNOUNCES "8080A" MICROPROCESSOR

The well-known model 8080A general-purpose 8-bit microprocessor family is now available, along with plans for its most popular support circuits, from National Semiconductor.

The National microprocessor, which the company calls the INS8080A, is a direct pin-for-pin and function-for-function replacement for the Intel 8080A device.

The system designer who uses National's 8080A family can take full advantage of the device's many important features, including high performance. Instruction cycle time is better than 2 microseconds.

The device offers powerful programming capability, with 72 problem-solving instructions and multiple register pairs for general-purpose operation. Addressing capability is broad—the 8080A can address up to 65K of memory and up to 512 input-output ports.

Operation of the 8080A is easily interrupted because the program counter is automatically saved during the interruption. Also, the system has the ability to provide vectored interrupts.

The 8080A permits controlled suspension of processor operations. This feature is especially useful when the CPU is operating with a low-speed memory, and it provides the system with direct memory access (DMA) input capability.

In supporting its 8080A, National is putting its Schottky bipolar technology to work. It is planned for the INS8224 clock generator, which provides timing signals for the CPU and for the system, and the INS8228 provides system control and buffering of the data bus. Further interfacing of bus and control lines can be implemented with National's wide variety of linear and digital interface components.


National's 8080A family line-up permits design of very flexible systems. The designer can satisfy system requirements from the wide range of National's RAM, PROM,

ROM, and I/O components. Programmable I/O and peripheral functions allow the designer the freedom to configure and adapt interface lines to his own requirements.

For program storage, the flexible PROM is matched by direct replacement ROMs. For random-access storage, the designer can choose from one of the industry's broadest lines of RAMs which encompass bipolar, MOS, and CMOS technologies.

From experimentation to final production, National hardware and software support is planned to provide the full range of development tools, from basic design kits and easy-to-implement development systems to a full complement of cross and resident assemblers.

Sample quantities of National's 8080A family components are now available from factory stock, and orders are being accepted through the company's distributors and sales representatives. When ordered in lots of 100, the price of the CPU chip is \$19.95 each. In 1977, the price in volumes greater than 10,000 will be less than \$12 each.



(Continued on page 2)

N8080 Family

Part No.	Description	Availability
INS8080A	8-BIT CPU, 2µ SEC CYCLE	NOW
INS8224	CLOCK GENERATOR	NOW
INS8228	SYSTEM CONTROLLER	NOW
INS8212	8-BIT I/O PORT	NOW
INS8255	PROGRAMABLE PERIPHERAL INTERFACE	NOW
INS82501	ASYNCHRONOUS COMMUNICATION	NOW
	ELEMENT	

N8080 Support Devices

Part No.	Description	Availability
74LS138	1 OF 8 BINARY DECODER	NOW
DS8833	BI DIRECTIONAL BUS DRIVER NON-INV.	NOW
DS8835	BI DIRECTIONAL BUS DRIVER INV.	NOW
MM1702A	256 x 8 PROM, ERASABLE	NOW
MM5204Q	512 x 8 PROM, ERASABLE	NOW
DM87S295,6	512 x 8 PROM, 100ns	NOW
MM5213	256 x 8 ROM	NOW
MM5242	1K x 8 ROM	NOW
MM2316A	2K x 8 ROM	NOW
MM74C920	256 x 4 STATIC CMOS RAM	NOW
MM2101-2	256 x 4 STATIC RAM	NOW
MM2111-2	256 x 4 STATIC, COMMON I/O	NOW
MM2102-2	1K x 1 STATIC RAM 650ns	NOW
MM2102A-4	1K x 1 STATIC RAM 450ns	NOW
MM5255,6	1K x 4 STATIC RAM	NOW
MM5257	4K x 1 STATIC RAM	NOW
MM5280B	4K x 1 DYNAMIC RAM	NOW

BACK BY POPULAR DEMAND:



by Dave Graves

Reprinted from the Bit-Bucket, Oct., 1975.

For the designer or user who needs a microprocessor that is powerful, versatile, and inexpensive, National introduces SC/MP (Simple Cost-effective MicroProcessor).

SC/MP represents a significant breakthrough in low-cost computer systems. Providing many of the features of higher-priced systems, SC/MP has sufficient hardware to serve most controller and switching applications where processing speed is not a critical factor. With read/write memory, read-only memory, power supply, chassis, and console, SC/MP becomes a stand-alone microcomputer.

A partial listing of SC/MP architectural features, for example, show why this new CPU chip is so easy to use:

- 46 instructions
- Bidirectional 8-bit data bus
- 16-bit address bus

- Separate serial-data input and output ports
- On-chip oscillator and timing generator—all the user needs is an external capacitor or crystal
- Direct interfacing to standard memories
- On-chip generation of asynchronous control signals for interfacing and a capability of using memories of any speed
- Single 12-volt power supply operation
- · Capable of addressing up to 65K bytes of memory
- Two sense ports
- Program interrupt with software enable/disable
- Four, 16-bit address pointer registers—usable by any memory reference instruction for index and displacement, or as software stack pointers
- Multiprocessor network operation—Enable In, Enable Out and Bus Request signals allow direct
- Simple memory addressing—twelve latched addresses, that can directly address up to 4K bytes of standard memory; expandable to 65K bytes simply by latching the four most significant bits
- Start/stop control separate from Reset—allows singlecycle instruction control
- Multiple addressing modes—program counter relative, indexed, auto-indexed and immediate
- Programmed delay—a single instruction controls a 26 μs to 263 ms delay or time-out signal
- Three user dedicated flags
- 8-bit accumulator and 8-bit extension register
- 8-bit status register—contains the arithmetic carry, overflow, and Interrupt Enable flags; available under program control are two input control flags and three output flags

The SC/MP block diagram on the following page shows how the main components of the chip interface.


As you can see by the block diagram, SC/MP is an 8-bit parallel processor with 16-bit memory and peripheral device addressing. Functionally, SC/MP has a bidirectional data bus connecting the CPU, memory, and peripheral devices. Peripheral devices are assigned memory addresses, and any standard memory reference instruction can be used for input/output operations.

SC/MP is the first microprocessor designed to fit the immense variety of applications in which 4-bit microprocessors are too difficult to use and for which currently available 8-bit microprocessors are too powerful and expensive—applications that involve low-speed man/machine interfaces in the industrial/commercial and consumer marketplaces.

For example, in the industrial/commercial area, SC/MP is particularly suitable for electronic cash registers, traffic light controllers, elevator controllers, automatic computing-type price/weight scales, measurement and instrument controllers, and word processors.

On the consumer front, SC/MP is ideal for sophisticated calculators, electronic games, appliance controls, home air conditioning/heating and security systems, automatic tuners for TV receivers and mobil communication systems.

SC/MP, a chip for all seasons!



SC/MP KIT

A completely functional 8-bit microcomputer system, based on the SC/MP microprocessor, can be assembled in less than 50 minutes with National's new SC/MP KIT.

The SC/MP KIT includes all the firmware and components that a person needs to build a working system. Priced at \$99 each in quantities up to ten, the kit contains the following components:

• One SC/MP Microprocessor (model ISP-8A/500D)
—an 8-bit single-chip central processing unit housed in a 40-pin dual-in-line ceramic package. The SC/MP features static operation; forty-six instruction types; single-byte and double-byte operation; software controlled interrupt structure; built-in serial input-and-output ports; bidirectional 8-bit TRI-STATE® parallel data port; and a latched 12-bit TRI-STATE® address port.

- One Read-Only Memory (model MM5204)—a 4,096-bit ROM organized into 512 bytes, with 8 bits-per-byte. It is pre-programmed to contain KITBUG, which is a monitor and debugging program that assists in the development of the user's application programs. KITBUG provides teletypewriter input-and-output routines and allows examination, modification, and controlled execution of the user's programs.
- Two 1K Random-Access Memories (model MM2101N)—these two RAMs are organized into 256 four-bit words. Together, they provide 256 eight-bit bytes of static read-and-write memory for storage of the user's application programs. The transfer of data to and from the RAM section is controlled by the SC/MP microprocessor and the "KITBUG" program.
- One Voltage Regulator (model LM320MP-12)—this regulator provides a stable -7 volt supply for the microprocessor chip, eliminating the need for an extra power supply.
- One 8-bit Data Buffer (model DM81LS95N)—this buffer provides the interface between the memory and the SC/MP microprocessor's data lines.

(Continued on page 4)

SC/MP Continued

- One Timing Crystal—provides a 1.000-megahertz timing signal for the clock circuit on the SC/MP microprocessor chip. This is the only external timing component needed by the clock.
- One Teletype Interface (model DM7414N)—this IC provides buffer and drive capabilities to implement a 20-millampere current loop interface for a teletypewriter.
- One 72-pin Edge-Connector—this standard connector simplifies interconnection between the SC/MP KIT board and external hardware.
- One 24-pin IC Socket—for easy mounting of the MM5204Q ROM.
- One 40-pin IC Socket—for quickly mounting the SC/MP microprocessor onto the circuit board.
- One Printed Circuit Board—this 4 x 5-inch (10 x 13-cm) PC board provides all component interconnections. It simplifies assembly of the kit and reduces the possibility of assembly errors.
- Eight capacitors.
- · Seven resistors.

Once the kit has been assembled, the user can explore the capabilities of the SC/MP microprocessor. While the ROM contains the KITBUG monitor program for the user's convenience, he or she can add other ROMs or PROMs with different programs. The KITBUG firmware lets the user enter programs directly into the read-write memory from a teletype keyboard. The user can then execute the program while examining the contents of the memory and the SC/MP registers to monitor the program's performance.

The SC/MP TTL-compatible input-output interface simplifies the connection of the user's application hardware so that he or she can easily implement practical "real-life" test and demonstration circuits. With SC/MP control-oriented instruction set, the hardware is controlled by the user's application programs.

SC/MP KIT offers users a cheap and easy way to bring a basic system up and they are available now!!!

PROTOTYPING BOARD

There is a P.C. prototyping board available for users building SC/MP or PACE microprocessors. The boards cost \$18.00 each, and have the following features:

- Standard 72-pin card—4-3/8" x 4-7/8".
- Accepts sockets for 14, 16, 24 or 40-pin packages.
- Accepts a maximum of twenty-six 16-pin plus two 14-pin sockets.
- Four additional 16-pin sockets used as wire/wrap pins for edge connector.
- Spacing included for 22-pin packages.
- Holes for 50-pin 3M flat cable socket.
- V_{cc} and GND bussing includes traces for filter caps between each socket.

Contact: Norm Inskeep 2185 Conway Street Milpitas, CA 95035 (408) 263-4065 ABLER DATA SERVICE INC. 740 GARVENS AVE. BROOKFIELD, WISCONSIN 53005 (414) 786-2448

Dr. Joseph H. Abler has been working with IMP, PACE & SC/MP applications in the Wisconsin and Illinois area. His company has developed a Digital I/O card for PACE application card users. One of the applications he has used PACE for was a concrete batching plant. If any of you would like reprints of the article describing this system please contact him at the address above.

PRODUCT ANNOUNCEMENT

Digital I/O Interface Card—ADS-P001 Price \$145.00

This circuit is designed to interface directly with the PACE application CPU card. Some of the features are:

-72 contact pinout on 4.375 by 4.862 inch card

—16 bit TTL input. Word addressable via LD instruction.

e. g. LD 'RO , @ADDR ; LOAD 16 BITS INTO RO

•

ADDR: .WORD 081NX ; WHERE NIS HEX ADDRESS

; ON THE CIRCUIT DIP

SWITCH.

; X IS A DON'T CARE

—8 bit TTL output with complements. They are latched and bit addressable. Bit 0 of the output register is used.

ST RO, @ADDR ; BIT 0 OF RO IS LATCHED.

; WHERE N IS AS ABOVE. ; XIS A HEX ADDRESS FROM : 0TO 7TO SELECT ONE OF

; EIGHT LATCHES.

ADS-P002

Diagnostic extender card for the above card. Price

Price \$40.00

This card provides I/O interconnection for automatic software trouble-shooting.

ADS-P003

Diagnostic software to test Digital I/O Card.

Price \$60.00

This program provides automatic testing and bad chip detection. DOCUMENTATION INCLUDED.

The following new programs (source listing only available) are updates to PROMSFT that allow a programmer to program proms from the disc.

> SL0023A DISC RLM FOR PRMSFT-B SL0024A DISC RLM FOR PRMSFT-C

NATIONAL SEMICONDUCTOR MP-16 RESIDENT ASSEMBLER

TITLE: DRLM DISC RLM FOR PRMSFT-B

```
DISC RLM FOR PRMSET-B
 DRLM
                                                                                                           PATCH FOR PRMSET REV B WRITTEN BY BARNEY HORDOS.
                                                                          ; TO INCORPORATE THIS PATCH IN PRMSET REV. B ON A DIS
                                                                                                           JONEUMAILE HHIS PAICH IN PRESET REV
INITIALIZE ANN LOAD DISC
SET ACO TO X'COGC
PUSH RUN TTY WILL TYPE:
DISC LOADER (REV E) READY
6 7 7 8 9 9 10 11 1 12 1 13 14 15 16 17 18 19 19 20 21 1 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 34 35 5 5 0000 5 7 15 2 5 3 5 4 5 5 0000 5 7 5 5 0000 5 7 5 5 0000 5 7 5 5 0000 5 7 5 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5 0000 5 7 5
                                                                                                           TYPE LM (CR)
TYPE MP OD4 (CR)
TYPE OBS 0 (CR)
LOAD PRINSET REV B TAPE (4360343-A)
                                                                                                           TURN ON READER TTY WILL TYPE:

PRMSFT P003438 03/19/75 XXXX XXX

BS=0000 0039 AS=0118 08B1 ENT 0300
                                                                                                           TURN READER OFF
LOAD PATCH TAPE
LOAD PATCH TAPE
TYPE RLM (CR) TTY WILL TYPE:
DRLM DISC RLM FOR PRMSFT-R XXXX XXX
BS=003A-003A AS=0341:09A0 ENT=0300
TURN READER OFF
                                                                                      TYPE GO (CR)

FROGRAM IS WRITTEN TO DISC TTY WILL TYPE

RS=0000 OB3A AS=0118: 09A0 PTR=0100 0100 ENT=0300

PGM WRITTEN TO SECTORS 00D4 00DC
                                                                                                             TO EXECUTE PRMSET
                                                                                                           TO EXECUTE PRIME TO INITIALIZE
SET PO TO X/COOD
SET AGO TO X/COOD
RUSH RUSH RUSH
WHEN PROGRAM IS READ IN TTY WILL TYPE
                                                                                                                                             PRMSETB
                                                                                                           U (CR) WILL NOW READ AN LM FROM DISC
                                                                                                           EXAMPLE OF READING LM FROM DISC TO X11000 ? 0 1000 (CR)
                                                                                                                                              1000
                                                                                                                                                      JU (CR)
                                                                                                                                             SECTOR NUMBER IN HEX = 220 (CR)
FIRST ADDRESS = XXXX
                                                                                                                                             DONE
                                                                                                                                            2 M 1000 (CR)
LEFT BYTE TYPE L(CR) RIGH BYTE TYPE
L (CR)
DONE
                                                                                                           NOW PROGRAM PROM
                                                                                                                 TITLE DRIM. DISC BUM FOR PRMSET-B
                                                                                                                ASECT
                                                                                                                                             0900
                                                                          BSTART
                                                                          BUFFAD
FIRAD
NZRO
                                                                                                                                              033
                                                                          KSEEE
                                                                                                                                             036
                                                                          ZERO
MESSA
CKSMER
                                                                                                                                            1
011
0707
0E00
                                                                                                                                                                                                                   CKER
                                                                          DIS
                                                                          CELEA
                                                                                                                                            027
                                                                                                                                                                                                                   CRUE
                                                                          GTEO
                                                                                                           COMMANDS
                                                                                     H CR READ DISC RLM
                                                                                     CIRL @ ABORTS COMMAND
                                                                                                             JSR
                                                                                                                                              ENEWA
                                                                                                                                                                                                                  FIX BUFFER
                                                                                                           ST
JSR
WORD
                                                                                                                                             O, ANDD
@MESSA
SECT
                                                                                                                                              GOETWA
                                                                                                                                                                                                                  GET SECTOR
                                                                                                            JSR
     84 0905 2027 A
85 0906 8019 A
86 0907 0200 A
                                                                                                                                                                                                                  GET LAST WORD
```

9 7 88	DRLM:			
89 0908 29F7 A 90 0909 A161 A 91 090A 295A A 92 090B 8D60 A 93	LLD	JSR ST JSR LD	SECTN O.SEC DISC 3.DBUF	GET SECTOR NUMBER SAVE SECTOR NUMBER READ FROM DISC
94 090C BC00 T 95 090D 8300 A 96 090E 1216 A 97 090F 7127 A 98 0910 2525 A		ST LD BOC SKA7 UMP	3, DSTART O, (3) GTEQ, DTORS O, D4000 @ENDRA	GET FIRST WORD GO IF TITLE OR SYMBO GHECK FOR END RECORD
99 100 0911 2927 A 101 0912 9000 I 102 0913 8700 A 103 0914 6436 A 104 0915 8303 A	DDATA	JISR LD LD AND LD	DCKSM 3. DSTART 1. (3) 1. KSFFF 0. 3(3)	: CHECK SUM RECORD : GET LENGTH : GET STARTING ADDRESS
105 0916 0000 A 106 0917 3281 A 107 0918 C833 A 108 0919 8038 A 109 091A 1501 A 110 091B A838 A	ANDD:	WORD RCPY ADD LD BOC ST	0 0, 2 2, BUFFAD 0, FIRAD NZRO, +2 2, FIRAD	: ADDRESS OF TEMP BUFF ; CHECK IF FIRST DATA
111 0910 49FC A 112 091D 4B06 A	DORST	AISZ AISZ	1, -4 3, 6	;UPDATE POINTER
114 091E 8300 A 115 091F A200 A 116 0920 4B01 A 117 0921 4A01 A 118 0922 49FF A 119 0923 21FA A 120 0924 21E7 A		ED ST AISZ AISZ AISZ UMP UMP	0, (3) 0, (2) 3, 1 2, 1 1, -1 DCRST LLD	;GET DATA WORD ;STORE WORD
121 122 123 0925 2913 A	DTORS:	JSR JMP	DOKSM	;CHECK SUM
124 0926 21E5 A 125 126 0927 0D0A A	SECT	WORD	ODOA	YN UEV -
127 0928 5345 A 0929 4354 A 0920 4552 A 0920 5540 A 0920 5450 A 0920 5220 A 0921 5220 A 0930 2048 A 0931 4550 A 0932 2030 A 0932 2030 A		WORD	<pre><sector <="" number="" pre=""></sector></pre>	IN HEX =
129 130 0935 0600 A	NEWA	WORD	0600 0639	, NEW ; PINGI
131 0936 0609 A 132 093 7 4 000 A 133 0938 035B A	ENDRA D4000 GETWA	WORD WORD WORD	04000 035B	START
134 135 136	DCKSM:			
137 0939 8D65 A 138 093A 8300 A 139 093B 6036 A		LD LD AND	3, DSTART 0, (3) 0, K3FFF	GET STARTING ADDRESS GET LENGTH.
140 093C 3181 A 141 093D 8301 A 142 093E 1120 A		RCPY LD BOC	0,1 0,1(3) ZERO,NOCKSM	;SAVE LENGTH IN AC1. ;GET CHECK SUM
143 093F 5001 A 144 0940 4B02 A 145	CL:	CAI AISZ	0, 1 3, 2	FORM 21S COMP FUPDATE POINTER
146 0941 C300 A 147 0942 4B01 A 148 0943 290A A 149 0944 49FF A 150 0945 21FB A	<i>C</i> 2.	ADD AISZ JSR AISZ JMP	0, (3) 3, 1 CDON 1, -1 CL	; MAKE CKSM ; CHECK IF ENOUGH BUFF ; BUMP LENGTH
151 152 0946 4B02 A 153 0947 2906 A 154 0948 1103 A 155 0949 2011 A	OUT:	AISZ JSR BOC JSR	3,2 CDON ZERO,OK BMESSA	CHECK IF LENGTH IS O
156 094A 07C7 A 157 094B 2000 A 158	ok:	WORD JMP	CKSMER O	
159 094C 4BFE A 160 094D 0200 A 161		AISZ RTS	3, -2	FIX POINTER
162 163 094E ED51 A 164 094F 0200 A	CDON:	SKG RTS	3, DEND	CHECK IF END OF BUFF
165 0950 894F A 166 0951 5201 A 167 0952 C94C A 168 0953 C918 A 169 0954 8D4A A 170 0955 A949 A		LD CAI ADD ADD LD ST	2) DEND 2) I 2) DISTART 2) DISTART 3) DISTART 2) DISTART	:278 COMP :MAKE -DIFFERENCE :NEW STARTING ADDRESS
172 173 0956 8300 A 174 0957 A200 A	ML	LD ST	0, (3) 0, (2)	FRET WORD TO MOVE
175 0958 4A01 A 176 0959 4B01 A 177 095A E911 A		AISZ AISZ SKG	2, 1 3, 1 2, DBUE	CHECK IF DONE
178 095B 21FA A 179 095C 2908 A 180 095D 4400 A		UMP USR PULL	ML DISC O	; NO ; READ NEXT SECTOR
181 095E 21DA A 182	Nocker	JMP	DCKSM	,REDO CKSM
183 184 095F 4802 A 185 0960 4801 A	NOCKSM	AISZ AISZ	3, 2 3, 1	FIX POINTER
186 0961 29EC A 187 0962 49FF A 188 0963 21FB A		JSR AISZ JMP	CDON 1,-1 NOCKSM	
189 0964 21E1 A 190 191	DISC	JMP	OUT	
192 0965 2D38 A 193 0966 096A A 194 0967 2107 A 195 0968 7902 A 196 0969 0200 A		JSR .WORD JMP ISZ RTS	@DISCIO READD DER SEC	
197 096A 0002 A 198 096B 0000 A	READD: SEC:	WORD WORD	2 0	READ
199 096C 0F00 A	DBUF.	WORD	DIS	5

```
TYPE MP 0D4 (CR)
TYPE 0BS 0 (CR)
LOAD PRMSFT REV C TAPE (4360343-A)
    200 096B 0000 A DSTAT
201 096E 0000 A PSECT
                                                     0
                                                                                                                                10
11
12
13
14
15
    202
                                                                                                                                                                             RUM (CR)
    203
                                                                                                                                                                             ON REMOER TTY WILL TYPE:
PRMSFT P00343C 12/03/75 XXXX XXXX
BS=0000:0039 AS=0118:08B1 ENT 0300
   204
205
         096F 2011 A
                                                      @MESS#
    206 0970 0979 A
                                          WORD
                                                      ER
                                                                                                                                                                     TURN READER OFF
LOAD PATCH TAPE
   207 0971 81FB A
208 0972 7128 A
209 0973 211E A
                                                      O, DSTAT
O, DSO
DRDER
                                         I.D
SKAZ
                                                                                GET ERROR STATUS
                                                                                                                                16
17
                                                                                                                                                                      TYPE RLM (CR) TTY WILL TYPE
                                                                                                                                18
                                          JME
                                                                                                                                                                     DRLM DISC RLM FOR PRMSFT-C XXXX XXX
BS=803A:003A AS=0341:09A0 ENT=0300
TURN READER OFF
   210 0974 7127 A
211 0975 211F A
212 0976 7126 A
213 0977 2120 A
                                         SKAZ
JMP
SKAZ
                                                      O.D1
MISYNO
                                                                               CHECK FOR MISSING SY
                                                                                                                                20
21
                                                                               CHECK FOR NOT ON LIN
                                                      O. DS
NOTED
                                                                                                                                                              TYPE GO (CR)
PROGRAM IS WRITTEN TO DISC TTY WILL TYPE:
BS=0000:003A AS=0116:09A0 PTR=0100:0100 ENT=0300
                                                                                                                                22 23 24
    214 0978 2000 A
                                          .IMP
                                                      BSTART
                                                                                                                                25
26
27
   216 0979 0D0A A
217 097A 4449 A
097B 5343 A
                                                                                                                                                               PGM WRITTEN TO SECTORS 0004:000C
                                           MORT
                                                      οποδ
                                           ASCII
                                                       'DISC ERROR '
                                                                                                                                                                      TO EXECUTE PRMSFT:
INITIALIZE
SET PC TO X/0000
SET ACO TO X/0004
                                                                                                                                28
29
30
31
32
         0970 2045 A
         097E 2043 H
097E 5252 A
097E 4F52 A
097F 2E20 A
                                                                                                                                                                      RUSH RUN
   218 0980 0000 A
                                           MORD
                                                     o
                                                                                                                                33
34
35
                                                                                                                                                                      WHEN PROGRAM IS READ IN TTY WILL TYPE:
                             DRR
   220 0981 4F4E A
0982 2052 A
                                           ASCII
                                                     'ON READ '
                                                                                                                                36
37
38
                                                                                                                                                                     U (CR) WILL NOW READ AN LM FROM DISC
         0983 4541 A
0984 4420 A
   221 0985 0000 A
                                           WORD
                                                     0
                                                                                                                                                                      EXAMPLE OF READING LM FROM DISC TO X'1000:
                                                                                                                                39
   222
                                                                                                                                                                                     0 1000 (CR)
                                                                                                                                                                                  1000
   223
224 0986 4F4F A
0987 2053 A
0988 594E A
0989 4320 A
                                           ASCII
                                                                                                                                                                                        (CR)
                                                                                                                                                                                  SECTOR NUMBER IN HEX = 220 (CR)
FIRST ADDRESS = XXXX
                                                                                                                                                                                  DONE.
                                           WORD
   225 098A 0000 A
                                                                                                                                                                                  PONE.

2 M 1000 (CR)

LEFT BYTE TYPE L(CR) RIGH BYTE TYPE
                                                                                                                                 46
47
   226
                                                                                                                                48
49
50
51
                                                                                                                                                                                   L (CR)
         098B 4E4F A
                                                                                                                                                                     DONE.
NOW PROGRAM PROM
   228
         098D 4F4F A
         098E 204C A
098F 494E A
                                                                                                                                52
53
         0990 4520 4
                                                                                                                                54
55
56
57
                                                                                                                                                                       TITLE DRLM, ' DISC RLM FOR PRMSFT-C '
   229 0991 0000 A
230
                                           WORD
                                                     ^
                                                                                                                                             0000
0900
   231
   232
233
                                                                                                                                 58
59
                                                                                                                                             aaaa
                                                                                                                                                          RSTART
                                                                                                                                             0033
                                                                                                                                                         BUFFAD
FIRAD
                                                                                                                                                                                   033
   234 0992 2011 A
235 0993 0981 A
                                          JSR
                                                      @MESSA
                                                                                                                                60
61
                                                                                                                                             0038
                                                                                                                                                                                   038
                                          WORD
IMP
                                                                                                                                             0005
                                                                                                                                                          NZRO
   236
237
                                                      DSTART
                                                                                                                                             0036
0001
0011
                                                                                                                                                          K3FFF
                                                                                                                                                                                   036
                                                                                                                                                         ZERO
MESSA
   238
                             MISYNO
                                                                                                                                                                                   .
011
   239 0995 2011 A
240 0996 0986 A
241 0997 2000 A
                                          JSR
                                                      @MESSA
                                                                                                                                65
66
67
68
                                                                                                                                             97CB
                                                                                                                                                         CKSMER
                                                                                                                                                                                  07CB
                                           MORD
                                                                                                                                             0F00
0027
0019
                                                                                                                                                         DIS
CRLFA
WHAT
                                                                                                                                                                                  0F00
027
                                                      ESTART
                                          . IMF
                                                                                                                                                                                                          CRLF
   242
                                                                                                                                                                                  019
                             NOTED
                                                                                                                                                         GTEQ
                                                                                                                                 69
70
71
72
73
74
75
76
77
   244 0998 2011 A
245 0999 0988 A
                                           WORD
                                                      NRIDY
   246 0994 2000 4
                                          IME
                                                      DISTART
                                                                                                                                                                      COMMANDS
   247
248
                                                                                                                                                              U CR READ DISC RLM
   249 099B 0080 A
                            080
                                           WORD
                                                     080
  250 099C 0001 A
251 099D 0008 A
252 099E C008 A
                                           WORD
WORD
                            D1
DS
                                                                                                                                                              CTRL Q ABORTS COMMAND
                            DISCIC
                                                      00008
                                                                                                                                                         SECTN
   253 099E 0000 A
                            DSTART
                                           MORD
   254 09A0 1000 A
255
                                                                                                                                                                                                           FIX BUFFER.
                                                                                                                                 79
                                                                                                                                     0900 2D34 A
                                                                                                                                                                      JSR
                                                                                                                                                                                  @NEWA
                                           WORD
                                                      ĎIS+256
                                                                                                                                            A114 A
2011 A
0927 A
                                                                                                                                80
81
                                                                                                                                                                                  Ø, ANDD
OMESSA
  256 06F9
257 06F9 0908 A
                                                      06E9
                                                                                                                                     0903
0904
0905
                                                                                                                                82
                                                                                                                                                                       MORD
                                                                                                                                                                                  SECT
                                           WORD
                                                                               ; II COMMAND DISC RUM
                                                                                                                                            2D33
2C27
                                                                                                                                                                      JSR
JSR
                                                                                                                                                                                   @GETWA
@CRLFA
                                                                                                                                                                                                           GET SECTOR.
   258
   259
                0609
                                                      06.09
                                                                               PROTEC
                                                                                                                                     0906 8019 A
                                                                                                                                                                                                           GET LAST WORD
                                                                                                                                85
                                                                                                                                                                      LD
                                                                                                                                                                                  Ø. NHA1
   260 06D9 09A0 A
                                           MORD
                                                                               END OF PROTECTED
                                                                                                                                                                      RTS
   261
   262
                0341
                                                     0341
                                                                                                                                88
                                                                                                                                                         DRLM
  263
264
265
         0341 0011 A
                                           unen
                                                                               COTRL Q FOR ABORT
                                                                                                                                                                                  SECTN
0, SEC
DISC
                                                                                                                                                                                                           GET SECTOR NUMBER.
GRAVE SECTOR NUMBER.
GRAVE FROM DISC.
                                                                                                                                     0908 29F7 A
0909 A161 A
                                                                                                                                                                      JSR
                                                                                                                                     0909 A161 A
090A 295A A
090B 8D60 A
                                                                                                                                                                      ST
JSR
  266
                0300
                                           FΝΓι
                                                     0300
                                                                               : NSTART
                                                                                                                                                                      LD
                                                                                                                                                                                   3. DBUE
                                                                                                                                                         a i i
                                                                                                                                    090C BC00 I
090D 8300 A
090E 1216 A
                                                                                                                                                                      ST
                                                                                                                                                                                  3, DSTART
                                                                    DUFFAD
ANDD
                                 BSTART
                                             0000
                                                                                0033
                                                                                                                                                                                                           GET FIRST WORD
                                                                                                                                                                      LD
                                             0707
0990
099B
CDON
            094F
                                  CKSMER
                                                       Δ
                                                                                0941
                                                                                                                                                                                  GTEQ, DTORS
                                                                                                                                                                      BOC
                                                                                                                                                                                                           GO IF TITLE OR SYMBO
                                                                                0937
0960
CRLFA
                                                                    FI4000
                                                                                                                                                                      SKAZ
JMP
                                                                                                                                                                                                            CHECK FOR END RECORD
            099D
                                 D80
                                                                    DRUF
DOKSM
            0939
                                 DORST
                                              091E
                                                                    DEATA
                                                                                0911
                                                                                                                                                         DDATA:
DEND
DISC
            0900
                                 DER
DISCIO
                                              0965
                                                                    nis
                                                                                OFOO
                                                                                                                               100 0911 2927 R
                                                                                                                                                                      JSR
                                                                                                                                                                                                           CHECK SUM RECORD.
                                              099E
0981
                                                                                0992
099F
                                                                                                                                     0912 9C00
0913 8700
                                                                                                                                                                                  3, DSTART
1, (3)
                                                                                                                                                                      LD
            0908
DRLM.
                                 DRR
                                                                    DOTART
                                                                                                                                                                                                           FIGET LENGTH.
                                 DTORS
FIRAD
KSFFF
MISYNO
DSTAT
            0960
                                              0925
                                                                    ENDRA
                                                                                0936
                                                                                                                               103 0914 6436 B
                                                                                                                                                                      AND
                                                                                                                                                                                  1. KREEF
            0979
                                                                    GETWA
ER
GTEQ
                                                                                                                                            8303
                                                                                                                                                                      LD
. WORD
                                                                                                                                                                                  0,3(3)
                                                                                                                                                                                                           GET STARTING ADDRESS
                                              0036
0995
                                                                                                                                                         ANDD
MESSA
            0011
                                                                                                                                                                                                           ADDRESS OF TEMP BUFF
                                                                                                                                             3281
                                                                                                                                                                      RCPY
ADD
                                                                                                                                    0917
                                                                    NOTED
                                                                                0998
NEWA
            0935
                                 NOCKSM
                                              095E
                                                                                                                               107
                                                                                                                                     0918 C833 A
                                                                                                                                                                                  2, BUFFAD
                                 NZRO
PSECT
SECT
                                              0005
096E
0927
            098B
0946
                                                                                0940
                                                                                                                               108 0919 8038 A
109 091A 1501 A
                                                                                                                                                                     LD
BOC
                                                                                                                                                                                  0.FIRAD
                                                                                                                                                                                                           CHECK IF FIRST DATA
                                                                    READD
                                                                                                                               109 091A 1501 A
110 091B A838 A
                                                                                                                                                                                  NZRO, +
            096B
SEC
                                                                    SECTN
                                                                                                                                                                      ST
                                              0019
                                                                    7 F R:O
                                                                                 0001
                                                                                                                               111 891C 49FC B
                                                                                                                                                                      A152
                                                                                                                                     091D 4B06 A
                                                                                                                                                                                  3, 6
                                                                                                                                                                                                           ; UPDATE POINTER.
                                                                                                                                                                     AISZ
                                                                                                                                                         DCRST
                                                                                                                               114 091E 8300 A
                                                                                                                                                                     LD
                                                                                                                                                                                  0, (3)
                                                                                                                                                                                                         FIGET DATA WORD
                                                                                                                               115 091F A200
116 0920 4801
117 0921 4A01
                                                                                                                                                                     ST
AISZ
AISZ
                                                                                                                                                                                  0, (2)
3, 1
2, 1
                                                                                                                                                                                                            STORE WORD
                                                                                                                              116
117
TITLE: DRLM
                                           DISC RLM FOR
                                                                                   PRMSFT-C
                                                                                                                               118 0922 49FF A
119 0923 21FA A
120 0924 21E7 A
                                                                                                                                                                     AISZ
JMP
JMP
                                                                                                                                                                                  DORST
                                                                                                                                                                                  LLD
DRLM
        DISC RLM FOR PRMSET-C
                                                                                                                               121
                                                                                                                               122
                                                                                                                                                         DTORS
                                                                                                                                    0925 2913 A
0926 21E5 A
                                                                                                                               123
                                                                                                                                                                      JSR
                                                                                                                                                                                                           CHECK SUM
                                                                                                                                                                      JMF
                                                                                                                               124
125
                                                                                                                                                                                  LLD
                       ; TO INCORPORATE THIS PATCH IN PRMSFT REV C ON A DISC
INITIALIZE
SET PC TO X*C000
SET ACO TO X*006C
PUSH RUN TTV WILL TYPE:
DISC LOADER (REV E) READY
                                                                                                                                     0927 0D0A A
0928 5345 A
0929 4354 A
092A 4F52 A
                                                                                                                                                         SECT:
                                                                                                                                                                       WORD
ASCII
                                                                                                                                                                                  000A
'SECTOR NUMBER IN HEX =
                                                                                                                                     092B 204E A
092C 554D A
                                     TYPE LM (CR)
                                                                                                                                     0920 4245 A
```

WORD

D8

092E 5220 A 092F 494E A 0930 2048 A 0931 4558 A 0932 203D A 0933 2020 A 128 0934 0000 A		. Word	9	
129 130 0935 060F A	NEWA:	. WORD	969F	NEW
131 0936 063C R 132 0937 4000 R	D4000:	. WORD	063C 04000	; PTNGI
133 0938 035B A 134	GETWA:	. WORD	035B) START
135 136	DCKSM:		a netont	OFT STORTING ORDERS
137 0939 8D65 A 138 093A 8300 A		LD LD	0, (3)	GET STARTING ADDRESS GET LENGTH.
139 0938 6036 A 140 093C 3181 A		AND RCPY	0, K3FFF 0, 1	SAVE LENGTH IN AC1.
141 093D 8301 A 142 093E 1120 A 143 093F 5001 A		EOC	0,1(3) ZERO, NOCKSM	GET CHECK SUM.
144 0940 4802 A		CAI AISZ	0,1 3,2	FORM 2'S COMP. FUPDATE POINTER.
145 146 0941 C300 A	CL:		0, (3)	# MAKE CKSM.
147 0942 4801 A 148 0943 290A A		AISZ JSR	3, 1 CDON	CHECK IF ENOUGH BUFF
149 0944 49FF A 150 0945 21FB A		AISZ JMP	1, -1 CL	; BUMP LENGTH.
151 152 0946 4B02 A 153 0947 2906 A	OUT:	AISZ	3, 2 CDON	CHECK IF LENGTH IS O
154 0948 1103 A 155 0949 2011 A		JSR BOC JSR	ZERO, OK OMESSA	CHECK IF CKSM IS ZER
156 094A 07CA A		. WORD	CKSMER	
157 0948 2000 A 158 159 0940 4BFF A	0K:	JMP AISZ	0 3, -2	FIX POINTER
160 0940 0200 A		RTS	s, -e	ALTO POINTER
161 162 163 094E ED51 A	CDON:	SKG	3, DEND	CHECK IF END OF BUFF
163 094E EU31 H 164 094F 0200 H 165 0950 894F A		RTS LD	2, DEND	, Income at Line or born
166 0951 5201 A 167 0952 C94C A		CAI	2, 1) 215 COMP.) MAKE -DIFFERENCE.
168 0953 C918 A 169 0954 8D4A A		ADD LD	2, DBUF 3, DSTART	NEW STARTING ADDRESS
170 0955 A949 A 171		ST	2, DSTART	
172 173 0956 8300 A	ML:	LD	0, (2)	GET WORD TO MOVE.
174 0957 A200 A 175 0958 4A01 A		ST AISZ		# MOVE IT.
176 0959 4B01 A 177 095A E911 A		AISZ SKG	3, 1 2, DBUF ML	CHECK IF DONE.
178 095B 21FA A 179 095C 2908 A		JMP JSR	DISC	; no ; read next sector.
180 095D 4400 A 181 095E 21DA A		PULL JMP	Ø DCKSM	; REDO CKSM.
182 183	NOCKSM:			
184 095F 4B02 H 185 0960 4B01 A		AISZ AISZ	3, 1	FIX POINTER
186 0961 29EC A 187 0962 49FF A		JSR AISZ JMP	CDON 1, -1	
188 0963 21FB A 189 0964 21E1 A 190		JMP	NOCKSM OUT	
191 192 0965 2D38 A	DISC:	JSR	@DISCIO	
193 0966 096A A 194 0967 2107 A		. WORD	READD DER	
195 0968 7902 A 196 0969 0200 A		ISZ RTS	SEC	
197 0968 0002 A 198 096B 0000 A	READD: SEC:	. WORD . WORD	2 0	; READ.
199 096C 0F00 A 200 096D 0000 A	DBUF: DSTAT:	WORD WORD	DIS 0	
2 01 096E 0000 A 2 0 2	PSECT:	. NORD	0	
203 204	DER			
205 096F 2011 A 206 0970 0979 A		JSR WORD	@MESSA ER	
207 0971 81FB A 208 0972 7128 A		LD SKAZ	0, DSTAT 0, DS0	GET ERROR STATUS. GHECK FOR READ ERROR
209 0973 211E R 210 0974 7127 R		JMP SKAZ	DRDER 0, D1	CHECK FOR MISSING SY
211 0975 211F A 212 0976 7126 A 213 0977 2120 A		JMP SKAZ	MISYNC Ø.D8	CHECK FOR NOT ON LIN
213 0977 2120 H 214 0978 2000 A 215		JMP JMP	NOTRD BSTART	
216 0979 0D0A A 217 0978 4449 A	ER:	. WORD	0D0A 1DISC ERROR. 1	
097B 5343 A 097C 2045 A			222 2	
097D 5252 A 097E 4F52 A				
097F 2E20 A 218 0980 0000 A		. WORD	9	
219 220 0901 4F4E A	DRR:	. ASCII	ON READ	
0982 2052 A 0983 4541 A				
0984 4420 A 221 0985 0000 A		. NORD	0	
222 223 224 8005 4545 8	SYNC:	950**	AND SHIP (
224 0986 4E4F R 0987 2053 R 0988 594E R		. ASCII	'NO SYNC '	
0988 594E H 0989 4320 A 225 098A 0000 A		. WORD	е	
226 227	NRDY:		-	
228 098B 4E4F A 098C 5420 A		ASCII	'NOT ON LINE '	
098D 4F4E A 098E 204C A				
090F 494E A 0990 4520 A				
229 0991 0000 A		. WORD		

230 231					
231					
222	DRDER:				
234 8992 2011 8	19	SP @	MESSA		
235 0993 0981 8	- L	IUBD D	RR		
234 0992 2C11 A 235 0993 0981 A 236 0994 2000 A	JM	1P B	START		
237	•••				
278	MISYNC:				
239 0995 2011 A 240 0996 0986 A 241 0997 2000 A	JS	5R @	MESSA		
240 0996 0986 A	. 14	NORD S	YNC		
241 0997 2000 A	J۳	SR @ NORD S 1P B	START		
242					
243	NOTED:				
244 0998 2C11 A 245 0999 098B A 246 099A 2000 A	JS	5R @	MESSA		
245 0999 098B A	. h	IORD N	RDY		
246 099A 2000 A	JM	1P B	START		
247					
248					
249 099B 0080 A	D90: L	NORD 0			
250 099C 0001 A 251 099D 0008 A 252 099E C008 A	D1:	NORD 1			
251 099D 0008 A	D8: . k	NORD 8			
252 099E C008 A	DISCIO A	IORD 0	C 00 8		
253 099F 0000 A 254 09A0 1000 A	DSTART: . W	IORD 0			
254 09R0 1000 H	DEND: . W	NORD D	IS+256		
255		_			
256 06FC 257 06FC 0908 A	. =	ione e	6FC		U COMMAND DISC RLM.
257 06FC 0908 H					U COMMIND DISC REM.
259 06DC	_	- a	6DC END	. 61	ROTEC
260 06DC 09A0 A		ORD D	END		ND OF PROTECTED.
		10110 0			
264					
264		= й	741		
261 262 0341		= 0 NORD 0	3 41 11		TRL O FOR ABORT
264	, =	= 0 NORD 0	341 11		TRL Q FOR ABORT.
261 262 0341 263 0341 0011 A		= 0 Nord 0			TRL Q FOR ABORT.
261 262 0341 263 0341 0011 A 264 265			11	; C	
261 262 0341 263 0341 0011 A 264 265	. = . h		11	; C	
261 262 0341 263 0341 0011 A 264 265	. = . h		11	; C	
261 262 0341 263 0341 0011 A 264 265 266 0300	. = . k		11	; C	
261 262 9341 263 9341 9011 A 264 265 266 9309	. = . k . E	END Ø	11 300	; C'	START
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A	. = . i. . E . E . BSTAF	END 0	11 300 A	; C' ; N: BUFFAD	START 0033 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CDON 094E A	. = . k . E A BSTAR CKSME	END 0 RT 0000 ER 07CA	11 300 A A	; C' ; N: BUFFAD CL	9033 A 8941 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CDON 094E A	. = . k . E A BSTAR CKSME	END 0 RT 0000 ER 07CA	11 300 A A	; C' ; N: BUFFAD CL	9033 A 8941 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 0996 ANDD 0916 A CDDN 094E A CRLFA 0027 A DB 099D A	A BSTAR CKSME D1 D80	END 0 RT 0000 ER 07CA 099C	11 300 A A A A	DUFFAD CL D4000 DBUF	9033 A 9941 A 9937 A 9960 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A CRLFA 099D A DCKSM 0939 A	A SSTAR CKSME D1 D80 DCRST	END 0 RT 0000 ER 07CA 099C 099B 091E	11 300 A A A A A	BUFFAD CL D4000 DBUF DDATA	9033 A 9941 A 9937 A 996C A 9911 A*
261 262 0341 263 0341 0011 A 264 265 265 0300 0000 0995 ANDD 0916 A CDDN 094E A CRLFA 0027 A DB 099D A DCKSM 0939 A	A SSTAR CKSME D1 DCRST DER	END 0 RT 0000 ER 07CR 099B 099B 091E 096F	11 300 A A A A A A	BUFFAD CL 04000 DBUF DDATA DIS	9033 A 9941 A 9952 A 9960 A 9911 A* 9910 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A CRLFA 0027 A DB 099D A DCKSM 0939 A	A BSTAR CKSME D1 D80 DCRS1 DER D1SCI	END 0 RT 0000 ER 07CR 099C 099B 091E 096F	300 A A A A A A A A A A A A A A A A A A	BUFFAD CL 04000 DBUF DBUF DBATA DIS DRDER	9033 A 9941 A 9937 A 9950 A 9911 A* 9F00 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A CRLFA 099D A DCKSM 0939 A DEND 0980 A DISC 0965 A DRLM 0998 A DISC 09965 A	A BSTAR CKSME D1 D80 DCRST DER D1 SCI DRR	RT 0000 ER 07CR 099C 099B F 091E 096F IO 099E 0981	300 A A A A A A A A A A A A A A A A A A	BUFFAD CL D4000 DBUF DDATA DIS DRDER DSTART	9033 A 9941 A 9941 A 9962 A 9992 A 9999 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 0995 ANDD 0916 A CRLFA 0027 A DB 0990 A DCKSM 0939 A DCKSM 0939 A DEND 0965 A DRLM 0908 A DSTATI 0960 A	A SSTAR CKSME D1 D80 DCRS1 DER D1SC1 DRR DTORS	RT 0000 ER 07CA 099C 099B F 091E 096F IO 099E 0981 5 0925	300 A A A A A A A A A A A A A A A A A A	BUFFAD CL CL D4000 DBUF DDATA DIS DRDER DSTART	9033 A 9941 A 9941 A 9956 A 9959 A 9997 A 9996 A 9999 A 9996 A 9936 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A CRLFA 0027 A DE 090D A DCKSM 0939 A DEND 0949 A DISC 0965 A DRLM 090B A DSTRT 096D A ER 0979 A	A BSTAR CKSME D1 D80 DCRST DER D1SC1 DRR DTORS FIRRI	END 0 RT 0000 ER 07CA 099E 099E 096F 10 099E 0981 5 0925 5) 0038	11 300 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	BUFFAD CL D4000 DBUF DDATA DIS DRDER DSTART ENDRA ENDRA	9033 A 9941 A 9941 A 9937 A 9960 A 9911 A* 9F00 A 9999F A 9936 A 9938 A
261 262 0341 263 0341 0011 A 264 265 265 266 0300 0000 099F ANDD 0916 A CRLFA 0027 A DB 099D A DCKSM 0939 A DEND 0990 A DISC 0965 A DRLM 0998 A DSTAT 0960 A ER 0979 A GTEO 0002 A	A STAR CKSME D1 D80 DCRS1 DER D1SCI DRR D1SCI	END 0 RT 0000 ER 07CA 099E 099E 099E 099E 099E 099E 0925 0038	300 A A A A A A A A A A A A A A A A A A A	BUFFAD CL D4000 DBUF DDATA DIS DRDER DSTART ENDRA GETHA LLD	9033 A 8941 A 9941 A 9960 A 9992 A 8996 A 9936 A 9936 A 9996 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A CRLFA 099Z A DELSM 0939 A DELSM 0939 A DELSM 0968 A DISC 0965 A DRLM 0968 A DSTAT 0968 A DSTAT 0968 A DSTAT 0968 A GRE 0979 A GTEG 0002 A	A SSTAR CKSME D1 D80 DCRST DER D1SC1 DRR SFIRM KSFFF M1SV	RT 0000 RT 0000 ER 07CA 099B 099E 099E 099E 099E 099E 0036 0038 FO 0038	300 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	BUFFAD CL D4000 DBUF DDATA DIS DRDER DSTART ENDRA LLD ML	9033 A 9941 A 9941 A 9957 A 9960 A 9911 A* 9700 A 8997 A 9997 A 9998 A 9908 A
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A DEND 099D A DCKSM 0939 A DEND 099B A DISC 09965 A DRLM 090B A DSTATI 096D A ER 0979 A GTEO 0002 A MESSA 0011 A NEMA 0935 A	A SSTAR CKSME D1 D80 DCRST DER D1SC1 DRR SFIRM KSFFF M1SV	RT 0000 RT 0000 ER 07CA 099B 099E 099E 099E 099E 099E 0036 0038 FO 0038	300 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	BUFFAD CL D4000 DBUF DDATA DIS DRDER DSTART ENDRA GETMA LLD ML NOTRD	9033 A 9941 A 9941 A 9956 A 9
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CRLFA 0027 A DB 099D A DCKSM 0939 A DCKS	A SSTAR CKSME D1 D80 DCRST DER D15CI DRR D15CI DRR D15CI DRR D10RS FIRAL K3FFF M15YM NOCKS NZRO	RT 0000 RT 0000 RP 07CH 099C 099B F 091E 096F 10 099E 0038 0 0038 0 0038 0 0038 0 0038 0 0038	300	BUFFAD CL D4000 DBUF DDATA D1S DRDER DSTARA GETWA LLD ML NOTRD OK	9033 A 9941 A 9941 A 9956 A 9995 A 9996 A 99
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CCDON 094E A CRLFA 0927 A DB 099D A DCKSM 0939 A DEND 096B A DISC 0965 A DRLM 090B A DSTAT 096D A ER 0979 A GTEQ 0002 A MESSA 0911 A NEWA 0935 A NRDY 098B A OUT 0986 A	A SSTAR CKSME D1 D80 DCRST DER D1SC1 DRR SFIRM K3FFF M1SYN NOCKS NZRO PSECT	RT 0000 RT 0000 RT 07CR 099C 099F 10 099F 10 099F 10 0038 F 0036 NC 099F MO 099F MO 099F MO 099F MO 099F MO 099F	300 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	BUFFAD CL D4000 DBUFF DDATA DIS DRDER DSTART ENDRA GETHA LLD ML NOTRD OK	9833 A 9941 A 9941 A 9941 A 9956 A 9992 A 9998 A 9998 A 9966 A 9966 A 9998 A 9998 A 9998 A 9966 A 9866 A 98
261 262 0341 263 0341 0011 A 264 265 266 0300 0000 099F ANDD 0916 A CRLFA 0027 A DB 099D A DCKSM 0939 A DCKS	A STARF CKSME D1 D80 DCRST DER DTORF FIRAL KSFF MISVY NOCKS NZRO PSECT SECT	RT 0000 RT 0000 RT 07CR 099C 099F 10 099F 10 099F 10 0038 F 0036 NC 099F MO 099F MO 099F MO 099F MO 099F MO 099F	300	BUFFAD CL D4000 DBUF DDATA D1S DRDER DSTARA GETWA LLD ML NOTRD OK	9033 A 9941 A 9941 A 9960 A 9956 A 9956 A 9966 A 9960 A 9960 A

DRLM DISC RLM FOR PRMSFT-C

NO ERROR LINES SOURCE CHECKSUM=0C8A OBJECT CHECKSUM=5263

DISC SECTORS USED

FIRST INPUT SECTOR HEX - 0200 FINAL INPUT SECTOR HEX - 0209 FIRST OBJECT SECTOR HEX - 020A FINAL OBJECT SECTOR HEX - 020B

IMP-16/CRT DOS



If you have a DISC operating system and are using CASM and have a CRT connected, you should be aware of the following. Page 1–1 of the DOS Users Manual (Pub. No. 4200077A) describes the areas of memory used by the DISC and I/O Routines. For example, if you have an 8K system, memory locations IFE0 to IFFF are used for DISC I/O Pointers and a Save Area. CASM also uses the top of an 8K system to store the symbol table created during the assembly of a program. Thus a conflict between the CRT I/O information and CASM's symbol table will result. This will cause errors in the program assembly that are not obvious. A fix to this problem is to adjust the address that CASM uses for its symbol table by changing memory location 0FC4 from 01FFF to 01FE0.

TECHNICAL TRAINING ENROLLMENT FORM

Student Information		Training Center
Name		
TitleTele	phone	
Company		☐ Eastern Microprocessor Training Center
Address		National Semiconductor Corporation 1320 South Dixie Highway Coral Gables, Florida 33146 Tel: (305) 661-7969
Course Selected		
☐ Microprocessor Fundamentals	Date	☐ Western Microprocessor Training Center National Semiconductor Corporation
☐ IMP-16/PACE Applications	Date	2900 Semiconductor Drive
☐ SC/MP Applications	Date	Santa Clara, California 95051 Tel: (408) 732-5000, Ext. 7183
☐ Advanced Programming	Date	(100)
		□ Other
See Schedule of Classes Below.		
For further information, contact the Training Center nearest you.		

SCHEDULE OF MICROPROCESSOR CLASSES

	EASTERN TRAINING	WESTERN TRAINING
MICROPROCESSOR	CENTER SEPTEMBER 27	CENTER SEPTEMBER 13-17
FUNDAMENTALS	OCTOBER 1 NOVEMBER 8-12	OCTOBER 25-29
SC/MP APPLICATIONS	OCTOBER 4-8 NOVEMBER 15-19	SEPTEMBER 20-24 NOVEMBER 8-12
PACE	OCTOBER 18-22	JULY 26-30 SEPTEMBER 27 OCTOBER 11 NOVEMBER 1-5
ADVANCED PROGRAMMING	AUGUST 23-27	OCTOBER 3-8

TRAINING CENTER LOCATIONS

Western Microprocessor Training Center/470 National Semiconductor Corp. 2900 Semiconductor Dr. Santa Clara, California 95051 Telephone (408) 737-5122

Eastern Microprocessor Training Center National Semiconductor Corp. 1320 South Dixie Highway, Suite 870 Coral Gables, Florida 33146 Telephone (305) 661-7969

PACE INSTRUCTION SET

ALPHANUMERIC SEQUENCE BY HEXADECIMAL

Read down then right.

Mnemo Assemb	nic oler Code		ACO	AC1	AC2	AC3	BASE PAGE (XX)	PC REL (XX+PC)	AC2 REL (XX+AC2)	AC3 REL (XX+AC3)								
HALT		000	0															
CFR	r		0400		0600	0700]										ŀ	
CRF	r		0800	0900	0A00	0800						Ì		l		l		
PUSH F		bco			į		•					į		1				
PULL F		100	0		ļ						ł	1	l					ļ
JSR	disp(xr)		1		ļ		14XX	15XX	16XX	17XX	1		i		i	1		
JMP XCHRS	disp(xr)		1000	1000	1500	1500	18XX	19XX	1AXX	1BXX							,	1
ROL		-	1C00 20XX	2177	1E00 22XX	1F00						ŀ				ļ		
ROR	<u>r,n,l</u> r.n.l		24XX		26XX	23XX 27XX		,				Ì		l		ĺ		
SHL	r,n,l		28XX		2AXX	2BXX	ł	i						İ	İ			1
SHR	r,n,i	+	2CXX		2EXX	2FXX	1							Ì				
			NOT	LUXX	LEXX	ZIXX						ļ					├	
		fc	USED	IE1	IE2	IE3	IE4	IE5	OVF	CRY	LINK	IEN	BYTE	F11	F12	F13	F14	NOT
PFLG	fc	_	3000		3200	3300	3400	3500	3600	3700	3800		3A00		3C00	3D00		
SFLG	fc		3080		3280	3380	3480	3580	3680	3780			3A80					
			STACK	ACO	AC0	ACO	ACO	AC0	ACO					ACO	-		 	
		CC	Full	= 0	Bit15=0				Bit2 = 1	CONT	LINK	IEN	CRY	Bit15=0	OVE	JC13	JC14	JC15
BOC	cc,disp		40XX	41XX	42XX	43XX	44XX	45XX	46XX	47XX		49XX		4BXX	4CXX	4DXX		
			ACO	AC1	AC2	AC3							_					-
LI	r,disp		50XX		52XX	53XX	1											
		sr	ACO	AC1	AC2	AC3	ACO	AC1	AC2	AC3	ACO	AC1	AC2	AC3	ACO	AC1	AC2	AC3
		dr	ACO	ACO	AC0	AC0	AC1	AC1	AC1	AC1	AC2	AC2		AC2	AC3	AC3	AC3	AC3
	sr,dr		5400		5480	54C0	5500	5540	5580	55C0	5600	5640	5680	56C0	5700	5740	5780	57C0
	sr,dr		5800		5880	58C0	5900	5940	5980	59C0	5A00	5A40	5A80	5AC0	5B00	5B40	5B80	5BC0
RCPY	sr,dr		5000	5C40	5C80	5CC0	5D00	5D40	5D80	5DC0	5E00	5E40	5E80	5EC0	5F00	5F40	5F80	5FC0
			ACO	AC1	AC2	AC3												
PUSH			6000	6100	6200	6300	1											į
PULL	r		6400	6500	6600	6700]											
		sr dr	ACO ACO	AC1 AC0	AC2 AC0	AC3 AC0	ACO AC1	AC1 AC1	AC2 AC1	AC3 AC1	ACO AC2	AC1 AC2	AC2 AC2	AC3 AC2	ACO AC3	AC1 AC3	AC2 AC3	AC3 AC3
RADD	sr,dr	-	6800	6840		68C0	6900	6940	6980	69C0	6A00		6A80		6B00	6B40	6B80	6BC0
	sr,dr		6C00	6C40		6CC0	6D00	6D40	6D80	6DC0			6E80		6F00		6F80	6FC0
			ACO	AC1	AC2	AC3					 	<u> </u>				<u> </u>		
CAI	r,disp		70XX		72XX	73XX	1											
		sr	ACO	AC1	AC2	AC3	ACO	AC1	AC2	AC3	ACO	AC1	AC2	AC3	ACO	AC1	AC2	AC3
			1400	400	1400	ACO.	AC1	AC1	AC1	AC1	AC2	AC2		AC2				AC3
RADC	sr.dr	dr	7400	7440	7480	74C0	7500	7540	7580	75C0	MUZ	MUZ	AC2	AUZ	AC3	AC3	AC3	MUJ

Halt Copy flags to register Copy register to flags Push flags onto stack Pull stack into flags Jump to subroutine; $XX = \pm 127$; push PC onto stack Jump; $XX = \pm 127$ Exchange register and stack Rotate register left Rotate register right Shift left Bit 2 = 2 shift count Bits 2 - 7 = N = shift count

Pulse or reset flag Set flag

Branch on condition (PC relative) XX = ± 127 Load immediate; load register with XX; XX = data Bit 7 of XX extends to Bits 8–15 of register

"AND" register to register; result to register (dr)
Exclusive "OR" register to register; result to register (dr)
Copy register to register

Push register onto stack Pull stack into stack

Add register to register; result to register (dr), overflow, and carry Exchange register

Complement register and add XX; result to register Bit 7 of XX is extended to Bits 8-15

Add register to register plus carry; result to register (dr); overflow and carry

COMPUTE Newsletter • Vol. 2, No

PACE INSTRUCTION SET

ALPHANUMERIC SEQUENCE BY HEXADECIMAL

Read down then right.

Mnemonic Assembler Code		ACO	AC1	AC2	AC3	BASE PAGE (XX)	PC REL (XX+PC)	AC2 REL (XX+AC2)	AC3 REL (XX+AC3
AISZ r, disp		78XX	79XX	7AXX	7BXX				
RTI disp	7CXX								Ī
RTS disp	80XX				1				
DECA 0, disp(xr)						88XX	89XX	8AXX	8BXX
ISZ disp(xr)						8CXX	8DXX	8EXX	8FXX
SUBB 0, disp(xr)						90XX	91XX	92XX	93XX
JSR @disp(xr)						94XX	95XX	96XX	97XX
JMP @disp(xr)						98XX	99XX	9AXX	9BXX
SKG 0, disp(xr)						9CXX	9DXX	9EXX	9FXX
LD 0, @disp(xr)						AOXX	A1XX	A2XX	A3XX
OR 0, disp(xr)						A4XX	A5XX	A6XX	A7XX
AND 0, disp(xr)						A8XX	A9XX	AAXX	ABXX
DSZ disp(xr)				<u> </u>		ACXX	ADXX	AEXX	AFXX
ST 0, @disp(xr)						BOXX	B1XX	B2XX	B3XX
SKAZ O, disp(xr)						B8XX	B9XX	BAXX	BBXX
LSEX 0, disp(xr)					1	BCXX	BDXX	BEXX	BFXX
LD r, disp(xr)		\sim				COXX	C1XX	C2XX	C3XX
			> <			C4XX	C5XX	C6XX	C7XX
				> <		C8XX	C9XX	CAXX	CBXX
					\sim	CCXX	CDXX	CEXX	CFXX
ST r, disp(xr)		> <				DOXX	D1XX	D2XX	D3XX
			> <			D4XX	D5XX	D6XX	D7XX
				> <		D8XX	D9XX	DAXX	DBXX
					\sim	DCXX	DDXX	DEXX	DFXX
ADD r, disp(xr)		\sim				E0XX	E1XX	E2XX	E3XX
			$>\!\!<$			E4XX	E5XX	E6XX	E7XX
				$\supset \!$		E8XX	E9XX	EAXX	EBXX
					$\supset <$	ECXX	EDXX	EEXX	EFXX
NE r, disp(xr)		\sim				FOXX	F1XX	F2XX	F3XX
			> <			F4XX	F5XX	F6XX	F7XX
				> <		F8XX	F9XX	FAXX	FBXX
					$\overline{}$	FCXX	FDXX	FEXX	FFXX

```
Add XX to register: skip next instruction if result = zero: XX = \pm 127
Return from interrupt; add XX to top of stack and place result in PC; XX = \pm 127; set IEN flag
Return from subroutine; add XX to top of stack and place result in PC; XX = \pm 127
Decimal add register ACO to contents of effective address; result to ACO, overflow and carry; address = (XX + register shown); XX = ±127
Increment contents of effective address by 1; skip next instruction if result = 0; result is in EA; use address mode shown; XX = \pm 127
Subtract contents of effective address from ACO: result to ACO: use address mode shown: XX = \pm 127
Jump to subroutine indirect; push PC onto stack; final address = to contents of location (XX + register shown); XX = \pm 127
Jump indirect, final address = to contents of location (XX + register shown); XX + \pm 127
Compare ACO with contens of location (XX + register shown); XX = \pm 127; skip next instruction if ACO > (EA)
Load indirect; load ACO with contens of final address; address = contents of location (XX + register shown); XX = \pm 127
OR ACO with contents of location (XX + register shown); XX = \pm 127; result to ACO
AND ACO with contents of location (XX + register shown); XX = \pm 127; result to ACO
Decrement contents of effective address by 1; skip next instruction if result = 0; result is in EA; address = (XX + register shown); XX = \pm 127
Store indirect; store ACO into final address; address = contents of location (XX + register shown); XX = \pm 127
AND ACO with contents of location (XX + register shown); skip next instruction if result = 0; XX = \pm 127
Load ACO with sign extended: Bit 7 of location (XX + register shown) is extended to ACO 8-15; Bits 0-7 are loaded to ACO Bits 0-7; XX = \pm 127
Load ACO with contents of location (XX + register shown); XX = \pm 127
Load AC1 with contents of location (XX + register shown); XX = \pm 127
Load AC2 with contents of location (XX + register shown); XX = \pm 127
Load AC3 with contents of location (XX + register shown); XX = \pm 127
Store ACO to location (XX + register shown): XX = \pm 127
Store AC1 to location (XX + register shown); XX = \pm 127
Store AC2 to location (XX + register shown); XX = \pm 127
Store AC3 to location (XX + register shown); XX = \pm 127
Add ACO to location (XX + register shown); XX = \pm 127; result to ACO
Add AC1 to location (XX + register shown); XX = \pm 127; result to AC1
Add AC2 to location (XX + register shown); XX = \pm 127; result to AC2
Add AC3 to location (XX + register shown); XX = \pm 127; result to AC3
Compare ACO to location (XX + register shown); XX = \pm 127; if not equal skip next instruction
Compare AC1 to location (XX + register shown); XX = \pm 127; if not equal skip next instruction
Compare AC2 to location (XX + register shown); XX = \pm 127; if not equal skip next instruction
Compare AC3 to location (XX + register shown); XX = \pm 127; if not equal skip next instruction
```

other clubs and publications

A computer group with an excellent monthly publication is the Southern California Computer Society. For those of you considering microprocessors, an excellent article, "The War of the Processors," by Adam Osborne appears in the May 1976 issue of their magazine. For further information contact:

Art Childs, Editor Southern California Computer Society P.O. Box 3123 Los Angeles, California 90051 An article by Gregory C. Jewell of Renton, Washington appears in the May issue of BYTE. "Simply Your Homemade Assembler" describes a simplified assembler language that can be used by PACE. For additional information on BYTE magazine contact:

BYTE 70 Main St. Peterborough, N.H. 03458

SC/MP HOMEBREW COMPUTER SYSTEM ADDITIONS

by Dan Grove, μP Training, Santa Clara


1. Clock Components

SC/MP Timing Element used was a 1000 pf capacitor across pins 37 and 38. Any crystal up to 1 Mhz will also work across the same pins. The only advantage of the more expensive crystal is software timing accuracy.

2. Peripheral Device Additions and Addressing
A peripheral device you intend only to write data into
can share address 11 with the LEDs.

	iress its	Device	Operation			
9	8					
0	0	PROM	READ			
0	1	SWITCHES	READ			
1	0	RAM	READ/WRITE			
1	1	LEDS	WRITE			

Once a program is loaded into RAM, another switch can be used to disconnect the data switches so address 01 can be used as a peripheral device to read data as shown below:



PROGRAM LIBRARY NEWS

If you have a listing of SL0012A, RAMDUMP, there is a change you should make. Otherwise, there will be a problem with dumping memory location 0. The fix requires a NOP instruction be inserted between lines 184 and 185 of the program listing. The corrected listing is printed on the following pages. We plan to be printing all library program listings in future issues of the newsletter.

One suggestion I would like to make to those of you who are copying the listing from the library. Verify that the source checksums agree, in case an undetected typing error has been made.


Also, we would like to thank everyone who has submitted programs or helped to improve the ones we have. *Ed.*

COMPUTE Newsletter • Vol. 2, No. 7

2 ;THIS PF OR PRO 3 ;STANDA 4 ;PROGRA END ADD 5 ;THE ADD 6 ;PROGRA 7 ;	ARD RLM FORMAT IS USED AM PROMPS ASKING FOR START AND	003A 4E43 A 003B 4820 A 003C 4F4E A 003D 2041 A 003E 4E44 A 003F 2048 A 0040 4954 A 0041 2041 A 0042 4E59 A 0043 204B A
8 ; 9 0000 .TSECT 10 .GLOBL 11 0000 812A A BEG1: 12 0001 4000 A 13 0002 2D7D A 14 0003 002C T 15 0004 294B A 16 0005 21FA A 17 0006 3781 A	BEG1 LD 0,TCKSUM PUSH 0 JSR @MEGS .WORD STADDR JSR ASCBIN JMP BEG1 RCPY 1,3 ;START→AC3	0044 4559 A 58 0045 0D0A A .WORD 0D0A,0 0046 0000 A 59 0047 454E A ENADDR: .ASCII 'END ADDR? 0048 4420 A 0049 4144 A 004A 4452 A 004B 3F20 A 004C 2020 A
18 0007 2D78 A BEG2: 19 0008 0047 T 20 0009 2946 A 21 000A 21FC A 22 000B 295E A 23 000C 21F3 A 24 000D 4000 A 25 000E 2D71 A	JSR @MEGS .WORD ENADDR JSR ASCBIN JMP BEG2 JSR CMPARE JMP BEG1 PUSH 0 ;SAVE WORD COUNT JSR @MEGS	004D 2020 A 004E 2020 A 60 004F 0000 A .WORD 0 61 62 .SUBROUTI NE GET 4 ASC DIGITS 63 .CONVERT TO BINARY 64 .REPROMP IF ILLEGAL INPUT 65 .
26 000F 2D71 A 26 000F 0035 T 27 0010 2D15 A 28 0011 2101 A 29 0012 21FD A 30 0013 4E1E A 31 0014 2D12 A 32 0015 296E A 33 0016 4400 A 34 0017 2D10 A 35 0018 5400 A 36 0019 3800 A 37 001A 5400 A 38 001B 2D0D A 39 001C 21FA A 40 001D 5400 A 41 001E 3800 A 42 001F 5400 A 43 0020 2D08 A 44 0021 2D08 A 45 0022 4E0A A 46 0023 2D03 A	WORD TURNON JSR @INTEST JMP .+2 JMP2 LI 2,30 JSR @NUL2 JSR TITLE PULL 0 JSR @CKSM XCHRS 0 RADD 2,0 XCHRS 0 JSR @DAREC JMP5 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 RADD 2,0 XCHRS 0 JSR @DAREC JSR @DAREC JSR @DAREC JSR @DAREC JSR @NUL2	66 67 0050 4E04 A ASCBIN: LI 2,4 68 0051 2D31 A L00P: JSR @GECO 69 0052 6111 A AND 0,MASK 70 0053 E112 A SKG 0,HEX2F 71 0054 0200 A RTS 72 0055 E111 A SKG 0,HEX39 73 0056 2106 A JMP ARAB 74 0057 E110 A SKG 0,HEX40 75 0058 0200 A RTS 76 0059 E10F A SKG 0,HEX46 77 005A 2101 A JMP HIHEX 78 005B 0200 A RTS 79 005C 4809 A HIHEX: AISZ 0,9 80 005D 6107 A ARAB: AND 0,MASK+1 81 005E 5D04 A SHL 1,4 82 005F 3100 A RADD 0,1 83 0060 4AFF A AISZ 2,-1 84 0061 21EF A JMP L00P 85 0062 3081 A NOP 86 0063 0201 A RTS
47 0024 0000 A 48 0025 21DA A 49 0026 7EDF A INTEST: 50 0027 009C T NUL2: 51 0028 00A1 T CKSM: 52 0029 00C0 T DAREC: 53 002A 00DC T ENREC: 54 002B E6E1 A TCKSUM 55 002C 5354 A STADDR 002D 4152 A 002E 5420 A 002F 4144 A 0030 4452 A 0031 3F20 A 0032 2020 A		87 0064 007F A MASK:WORD 07F,0F 0065 000F A 88 0066 002F A HEX2F:WORD 02F 89 0067 0039 A HEX39:WORD 039 90 0068 0040 A HEX40:WORD 040 91 0069 0046 A HEX46:WORD 046 92
0033 2020 A 56 0034 0000 A 57 0035 5455 A TURNON 0036 524E A 0037 2050 A 0038 5420 A 0039 5055 A	.WORD 0 : ASCII'TURN PT PUNCHON AND HIT ANY KEY'	100 006A 3C81 A CMPARE: RCPY 3,0 101 006B 1208 A BOC 2,TT 102 006C 3481 A RCPY 1,0 103 006D 1203 A BOC 2,NOGOOD 104 006E 5001 A CAI 0,1 105 006F 3C00 A RADD 3,0 106 0070 1B01 A BOC 11,.+2 107 0071 0200 A NOGOOD RTS 0

DOCUMENTATION UPDATES

This month we have updates to the PACE Technical Description, PACE Users Manual and the IMP-16C Applications Manual (see centerfold). Future changes will be printed in COMPUTE, if the change is small, or we will notify you of the change and tell you how to obtain it.



SUPPLEMENT 3 TO PUB. NO. 4200021C

IMP-16C Applications Manual

IMP-16C 200A/300A Application Cards

May 1976

© National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

1. INTRODUCTION

This supplement provides information to familiarize users with recent design improvements that have been made to the IMP-16C 200/300 microprocessor. The bulk of the information contained in the IMP-16C Application Manual still applies. The paragraphs that follow describe only those areas where changes have been made and apply only to the new version of the card — designated as IMP-16C 200A and IMP-16C 300A, and identifiable by the part number (5514736) on the printed wiring board.

2. POWER REQUIREMENTS

The +5-volt and -12-volt requirements indicated in section 1.3 remain unchanged, however, the use of a different memory device for on-card memory has eliminated the need for a -9-volt supply.

3. TIMING

The timing signals and timing diagrams described in chapter 4 remain unchanged. However, a Dual Voltage Controlled Oscillator (DM74S124) is now used to generate the master clock signal. This device replaces the triple line receiver and Schmitt Trigger circuit described in the first paragraph of section 4.1.

4. MEMORY

The MM1101 RAM devices previously used have been replaced by MM2101-1 devices, thus eliminating the need for -9-volt supply to the card. The amount of memory supplied with the card remains unchanged: 256 16-bit words of read/write memory, and sockets for 512 16-bit words of read-only memory. Memory selection and mapping remain as described in the IMP-16C Application Manual.

5. INITIALIZATION

The system initialization circuit described in section 4.7 has been replaced by the circuit being used in the IMP-16C 400/500 microprocessors. This circuit is fully described in SUPPLEMENT 2 (1.3.6) to the IMP-16C Application Manual.

6. DYNAMIC MEMORY INTERFACE

The Dynamic Memory Interface circuit described in section 7.2 is still provided on the card. The Refresh Request (RFREQ) and Cycle initiate (CI) Signals that were previously available via jumper pads are now available at card-edge connector pins 55 (RFREQ) and 83 (CI).

7. OPERATING PROCEDURES

The operating procedures described in section 8.7 still apply. One additional point should be observed: the Chip Select 3 (CS3) signal is reserved for possible future expansion of on-card memory. For proper operation of on-card RAM, no connection should be made to CS3 (pin 33).

8. OPTIONS

All of the options described in chapter 9 still apply as described.

9. LIST OF PIN CONNECTIONS AND SIGNALS

Appendix E (table E-1) lists the IMP-16C pin numbers and corresponding signal names. This table is still valid except for the following changes.

Pin Number	Previous Designation	New Designation				
13,14	-9 Volts for R/W Memory	Not Used				
33	Not Used	CS3 (DO NOT USE)				
55	Not Used	RFREQ — Refresh Request				
83	Not Used	CI — Cycle Initiate				

10. SCHEMATICS, PARTS LIST AND COMPONENT LAYOUT

The changes described in the preceding paragraphs have resulted in changes to the Schematic Diagram (figure 4-6), Parts List (table 4-2), and Component Layout (figure 4-8). Refer to engineering documentation supplied with the IMP-16C for up-to-date versions.

11. USE WITH IMP-16P

If the IMP-16C 200A/300A is to be used in an IMP-16P Microprocessor Development System, the following prewired jumper connections must be cut: W1, W2, W3, W6, and W7. With these connections cut, the card is pin compatible with and ready for use in the IMP-16P.

Technical Bulletin B76001 May 1976

Items Affected:

- (1) PACE Technical Description (Pub. No. 4200078B)
- (2) PACE Users Manual (Pub. No. 4200068X)

The following information is provided to supplement the design information currently available in the PACE Technical Description and in the PACE Users Manual. The information contained herein applies only to the IPC-16A/500D PACE microprocessor. Table 1 provides a cross-reference to assist in identifying those areas of existing PACE documentation where this supplemental information applies. If conflicts exist between the various documents, the information provided in this supplement takes precedence.

	Supplements Information In										
Paragraph Number	1	nnical Description pril 1976)	PACE Users Manual								
	Page	Paragraph	Page	Paragraph							
1											
2	2-30	2.5.4	3-25 4-15	3.12 4.12.1							
3	2-34	2.5.6.1	4-10	4.8.1							
4	2-32	2.5.5	2-16	2.9							
5	2-33	2.5.5	4-15	4.11.2							
6	2-33	2.5.5	4-18	4.12.4							

Table 1. PACE Documentation Cross-References

1. HANDLING:

PACE utilizes high-impedance circuits. As with all devices of this type, high static charge environments should be avoided. Circuits should be kept in conductive carriers. In very dry environments, it may be desirable to ground personnel handling the package. Soldering irons and test equipment should be grounded.

2. HALT INSTRUCTION:

During programmed HALT, the NHALT output is true (low) (with a 7/8 duty cycle). The HALT instruction is terminated by the application of "CONTIN" pulse. The "CONTIN" input must go true (high) for a minimum of 16 clock cycles, and then low for four clock cycles for PACE operation to resume.

3. INITIALIZATION:

If the NINIT input is held true (low) while power and/or clocks are applied, the NADS and NHALT outputs may have an undefined state for 8 clock cycles after NINIT goes false (high). In order to initialize properly every time, NINIT should go true (low) after all the power supplies and clocks have stabilized. Thereafter, operation of the NINIT signal is as described in other documentation.

4. INTERRUPT DISABLE:

The use of PFLG or CRF instructions to disable the IEN flag allows one more instruction to be executed before the interrupts are disabled. If an interrupt should occur during execution of the PFLG or CRF instruction, the use of RTI would leave IEN true (one) after the execution of PFLG IEN. To prevent this situation the BOC instruction may be used to test PFLG or CRF instruction as follows:

PFLG IEN ;TURN OFF IEN BOC IEN, .-1 ;IS IEN FALSE? ;YES

5. STACK INTERRUPT:

If a stack interrupt occurs while there is a level-3 or level-4 interrupt present and enabled, the stack interrupt pointer will be accessed from location 0 instead of location 2. (This will not occur if the master interrupt enable, IEN, is false (zero) and is subsequently set true (one).) If the stack interrupt is used in conjunction with level-3 or -4 interrupts the contents of location 0 should therefore be the same as the contents of location 2. Since location 0 (zero) is also the initialize address, the opcode of the initialize instruction should be chosen to correspond to the stack interrupt pointer value. (For example, the unused field of a HALT instruction could be used to provide a stack interrupt pointer to any address in the first 1024 locations of memory.)

6. LEVEL ZERO INTERRUPT:

If a level-0 (zero) interrupt occurs within the 12-clock-cycle period (excluding extend cycles) following the recognition (indicated by CONTIN signal) of any other interrupt, the processor either will stall or execute the level-0 interrupt using the wrong pointer address. This problem may be avoided by only allowing the level-0 interrupt leading edge to be applied to the PACE chip during an NADS, <u>provided</u> no interrupt acknowledge has occurred since the last NADS.

The circuit shown in figure 1 is one means of accomplishing this. Note that the circuit has been designed to take care of proper "level-0" execution only. If one desires to "STALL" also, proper control gating will have to be added on to this circuit.




Figure 1. Circuit To Prevent Conflicts Between Level-0 and In-Process Interrupts

109 0073 0201 110 0074 3481 111 0075 1201 112 0076 2105 113 0077 5001 114 0078 3C00 115 0079 1201 116 007A 2103 117 007B 21F5 118 007C 3C00 119 007D 1201 120 007E 5002 121 007F 0201 122 0080 7EC3 123 0081 7E59 124 0082 7ED3	A CAI A RTS A TT: RCPY A BOC A JMP A CAI A RADD A BOC A JMP A JMP A CMPUTE: RADD A BOC A CAI A RTS A MEGS: WORD A PUTC: WORD A GECO: WORD	07E59 07ED3	201 ;AC2- 202 ;AC3-	ROUTINE PUNCH DATA RECORDS →CHECKSUM →LOAD ADDRESS →RECORD LENGTH
127 128	.PAGE ;SUBROUTINE TITLI ;PUNCHES TITLE IN		207 00C2 2DBF A 208 00C3 3481 A 209 00C4 2DBC A	JSR @PUT2C RCPY 1,0 JSR @PUTC
131 0085 2DFC 132 0086 4C05 133 0087 2DF9 134 0088 81A2 135 0089 2DF8 136 008A 4E02 137 008B 2910 138 008C 810B 139 008D 2DF4 140 008E 810A 141 008F 2DF2 142 0090 8109 144 0092 8108 145 0093 2DEE 146 0094 4E04 147 0095 2906 148 0096 0200 149 0097 0200 149 0097 0200 150 0098 4D41 151 0099 494E 152 009A 5052 153 009B 0D0A 154 155 009C 4C00 156 009D 2DE4 157 009E 4AFF 158 009F 21FD 159 00A0 0200	A TITLE: LD A JSR A LI A JSR A LD A JSR A LI A JSR A LD A JSR A LI A JSR A LI A JSR A RTS A STEX: WORD A WORD A WORD A WORD A WORD A WORD A LI A JSR A STEX: WORD A JSR A LI A JSR A JSR A JSR A LI A JSR A JSR A RTS	'MA' 'IN' 'PR' 0D0A	234 : : : : : : : : : : : : : : : : : : :	ROUTINE PUNCH END RECORD RC: LD 0,STEXEN JSR @PUT2C LI 0,4 JSR @PUTC PULL 0 XCHRS 0
160 161 162 163 164 165 166 167	;AC2→CHECKSUM ;AC3→LOAD ADDR ;ACO→ ;AC1→RECORD LEI	FOR EACH RECORD ESS NGTH	241 00E2 2D9F A 242 00E3 4000 A 243 00E4 4E03 A 244 00E5 29B6 A 245 00E6 4400 A 246 00E7 2D9A A 247 00E8 81B2 A 248 00E9 2D98 A 249 00EA 0200 A	JSR @PUT2C PUSH 0 LI 2,3 JSR NULL2 PULL 0 JSR @PUT2C LD 0,CRLF JSR @PUT2C RTS
169 00A2 3E81 170 00A3 4D0C 171 00A4 8300 172 00A5 3200 173 00A6 4B01 174 00A7 3081 175 00A8 4400 176 00A9 48FF 177 00AA 2101 178 00AB 2108 179 00AC 49FF 180 00AD 2101 181 00AE 2102 182 00AF 4000 183 00B0 21F3 184 00B1 4D10 185 00B2 4FB4 186 00B3 0200 187 00B4 4C11	A CKSUM: PUSH A RCPY A LI A OVER: LD A RADD A AISZ A NOP A PULL A AISZ A JMP A	0 3,2 1,12 0,(3) 0,2 3,1 0 0,-1 .+2 0UT2 1,-1 .+2 0UT1 0 0VER 1,16 3,-12 0,17 1,1	250 00EB 02C0 A STEX 251 0000 ARAB 005D T ASCBIN BEG2 0007 T CKSM CMPARE 006A T CMPUTE DAREC 0029 T DATARC ENDRC 00DC T ENREC HEX2F 0066 T HEX39 HEX46 0069 T HIHEX LOOP 0051 T MASK NAME 0098 T NOGOOD NULL2 009C T OUT1 OVER 00A4 T PUT2C STADDR 002C T STEX STEXEN 00EB T TCKSUM TT 0074 T TURNON NO ERROR LINES END PASS 2 SOURCE CHECKSUM=13A0 OBJECT CHECKSUM=AFF7	.END 0050 T BEG1 0000 GT 0028 T CKSUM 00A1 T 007C T CRLF 009B T 00C0 T ENADDR 0047 T 002A T GECO 0083 T 0067 T HEX40 0068 T 005C T INTEST 0026 T 0064 T MEGS 0080 T 0071 T NUL2 0027 T 0081 T 0UT2 0084 T 0082 T PUTC 0081 T 0097 T STEXD 00DB T

A DATA CONCENTRATOR USING PACE

by Barney Hordos National Semiconductor Santa Clara, California

INTRODUCTION:

A data concentrator is a device which takes data from several different slow speed lines and re-transmits them along a single higher speed line. A microprocessor is an ideal device to perform this function because of its versatility. This application note describes the use of National's PACE microprocessor as a data concentrator.

In this application, PACE is used to collect information from several teletype or CRT terminals and re-transmits this information to a large computer over a single telephone line. PACE will also receive information from the large scale computer and direct data to the desired terminal. Figure 1 is a block diagram of the system.

Since teletypes normally operate at slow transmission rates (10–30 cps) and a modem can operate at high speeds (4800 baud), there is a waste of modern capabilities if one modem per teletype is used. By connecting several terminals to one modem, a more efficient bandwidth is utilized. This results in higher throughput and lower communications cost.

For this operation, the following equipment is required:

- 1. A PACE CPU, associated interface chips and memory.
- 2. A standard full duplex telephone modem.
- 3. A processor/modem interface.
- J. A processor/modelli interiace.
- 4. A terminal controller for each terminal.
- 5. A simple priority controller for the terminal controller.

THE PACE PROCESSOR:

PACE (Processing And Control Element) is a single-chip 16 bit microprocessor packaged in a 40-pin dual in-line package. Around PACE are interfacing chips to buffer and demultiplex the outputs of PACE.

INTERFACE AND MEMORY:

The STE is the clock generator to form the MOS clocks necessary for PACE and also a TTL compatible clock for the rest of the system.


The data bus is buffered and interfaced using two BTE chips. The BTE (Bidirectional Transceiver Element) is an 8-bit interface between PACE and a TTL bus. One BTE is also used to interface the flags and control lines to TTL levels.

The address is latched using an ALE (Address Latch Element) which is a 16-bit storage latch.

The Memory is configured as 16-bits wide with part of the memory in ROM or PROM and part as RAM. For further information see reference 2.

THE FULL DUPLEX MODEM

The modem can be any one of the many available on the market today. It must be full duplex so PACE can handle both modem inputs and outputs on a simultaneous basis. In addition, the modem should be capable of operating at 4800 baud.



THE PROCESSOR/MODEM INTERFACE

The interface is completely serial and as such can take advantage of the user jump condition and control flags of PACE. Figure 2 shows all the circuitry needed for transmission up to 4800 baud. The jump condition can be tested under program control using the branch on condition instruction. The input sampling rate is controlled by a software delay routine which generates the proper bit rate.

THE TERMINAL CONTROLLER INTERFACE

There is one terminal controller for each terminal. Using National's MM5303 UAR/T and MM5307 Programmable Baud Rate Generator and associated buffering a controller can be built, see Figure 3. The controller will have an input buffer, an output buffer, a status register and control for timing. To output a character to a specific terminal, first the status must be checked. If the controller is busy (ie, already outputting a character), the busy line will be true. When the busy line goes false the next character can be sent. When the controller has an input character it will generate an interrupt to the priority encoder. The priority encoder generates the address of the highest priority interrupting terminal.


THE PRIORITY ENCODER CONTROLLER

The interrupt from each terminal is connected to the priority encoder controller. The controller then generates the address of the highest priority interrupting device, which is put on the data bus as commanded by PACE. If no device is interrupting, an address of zero will be put on the bus. After it is determined which device is interrupting, PACE then receives the character from the terminal, which resets its interrupt, allowing other devices, if interrupting, to now be addressed. Figure 4 is a simplified block diagram of the Priority encoder controller.


PACE CONTROL PROGRAM

The control program handles all of the communication with the user terminals and also with the large scale computer. After all of the terminals are initialized PACE communicates with the large computer and logs on to its system, this is the initialize portion of the program. The main program consists of checking if any terminal has a character. If the terminal has a character, the data is read and the output control character is formed and transmitted to the large computer, along with the data. A response is received from the large computer that signifies that the character pair was or was not received correctly and if the large computer has some data for PACE. When PACE receives a character pair from the large computer. PACE sends a response indicating the pair was received and if PACE had data for the large computer. This program would be contained in either ROM or PROM. For each data character transmitted to the modem, there will also be one control character sent; similarly for each data character received there is a control character associated with it.

THE OUTPUT CONTROL CHARACTER will have the following format:




Bit 5 of the output control character, if set, signifies that PACE is ready to receive a character. If it is reset PACE cannot receive character and the large scale



computer must refile that character. Bit 6, if set, signifies that the next character transmitted by PACE will be from the terminal addressed by bits 0-4. If both bits 5 and 6 are reset, this implies the last character transmitted by the large scale computer to PACE was received with a parity error and the character should be re-transmitted.


THE INPUT CONTROL CHARACTER has the following format:



Each time the large scale computer receives an output control character from the modem it will reply with an input control character, if bit 6 is set, transmit one data word. If bit 5 is set, this implies that the last word sent from PACE had a parity error and should be resent. Figure 5 is a flow chart which shows all of the basic control functions performed by the control program stored in ROM or PROM.

How many terminals can PACE control using this manner?

Operating the modem at 4800 baud will allow PACE to transmit 480 characters per second. Since each data word must have a control word associated with it, this now reduces the character rate to 240 characters per second. If all the terminals operate at 10 cps, the maximum number of terminals would be 24.8. There are other factors to be considered. The worst case is if all terminals generate an interrupt simultaneously. All terminals must be serviced in sequence and no data lost or no terminal must be locked out. Since PACE could be at the beginning of input routine from the modem when all terminals request service, PACE must complete the receive routine before it can begin to service the terminals. This delay corresponds to one character pair time, or one terminal service time. Without considering



any other delays the total number of terminals possible would be 23.8. Since the compute time between characters is minimal compared to the character transmit time, it can be neglected. However, consider the case of handling parity. Many applications, such as text editors, don't require parity checking since the editor inherently performs validity checking of its own, so no parity checking is required. If parity is required, the maximum number of terminals is directly proportional to the worst acceptable error rate. Since each parity error requires a re-transmission, each parity error will correspond to one terminal service time. Therefore, a 50% error rate will limit the number of terminals to 11; a 25% error rate would limit the number of terminals to 15 and so on.


CONCLUSIONS:


There are many applications where this data concentrator scheme could be used. The total number of terminals is dependent upon the type and speed of terminals as well as the speed of the modem transmission rate.

The main advantage of this scheme is that it eliminates the need to have one modem for each terminal. This will reduce the number of computer connections and also reduce telephone rates.

REFERENCES

- 1. PACE USERS MANUAL (#4200068)
- 2. PACE INTERFACE DEVICES
- 3. THE IMP-16 IN COMMUNICATION APPLICATION (AN134)
- 4. THE IMP-8C AS A DATA CONCENTRATOR (AN113)





AN IMP-15 MICROCOMPUTER SYSTEM PART 2

by Hal Chamberlin

Reprinted with permission from The Computer Hobbylst Number 9/February, 1976 Things are changing so rapidly that the first paragraph of these installments will have to be devoted to news items. Poly-Paks no longer has IMP-16 sets. We don't know if IEU still has them or not. However all surplus IMP-16 chip sets come through Godbout so perhaps some letters will persuade him to sell them directly. Of course all National distributors have some; TCH has gotten them this way for \$160. The real problem is that they hit the surplus market too early. We got some more data on the "power math" CROM. Basically it provides instructions for operating on 32 bit binary fractions

(mantissas) such as 32X32 add, subtract, multiply, divide, and normalize. The user need only code exponent handling and the result is a floating point package with 32 bit mantissas (10 decimal digits) and 16 bit exponents (10 **10000 anybody?) with a 100 μ s add time and 600 μ s multiply time. The bad news is that "power math" and the extended CROM share some op-codes so they cannot normally be used together. There is a way to enable one or the other using a status flag however (status flags can be saved during interrupt). Implementation of the scheme requires the use of a 74LS260 in place of the 74LS54. PC layout of the CPU board is planned but some readers couldn't wait and have already started to wire-wrap CPU boards. At least 3 TCH staff members will be building IMP systems and at least one of them will have a floppy disk so software support will not be lacking toward summer. Quick note: do not buy plain 2107 4K RAM's for this system! They have a different pinout, are very slow, and in a word, totally obsolete. TMS4030, TMS4060, 2107A, and 2107B are all fine as well as most gradeouts. The author has a limited supply of TMS4030-ZA0248 4K RAMS tested for operation in this system

COMPUTE Newsletter • Vol. 2, No. 7

for \$7.50. An error was made in the parts list for the memory board. Rather than three 7404's, it should be two 7404's and a 7440.

Now with the news out of the way, let us take a top-down approach to describing the PUNIBUS controller. The bus controller runs continuously, non-stop, from power-up to power-down crunching out 1.43 million cycles per second or one cycle every 700NS. All memories in the system likewise operate at this cycle rate. Each cycle is awarded on the basis of priority to one of 7 possible requesters. The highest priority requester is the CPU. Below the CPU are 5 direct memory access (DMA) devices. The lowest priority requester is the memory refresher which is always requesting bus cycles. Thus if the system is idle, that is, CPU halted and no DMA activity, all of the bus cycles are being awarded to the memory refresher. During operation, cycles that are unclaimed by the CPU or DMA are also awarded to the refresher. The PUNIBUS controller always generates the timing signals necessary for data transfer regardless of which requester controls the particular cycle. Thus DMA devices in the system don't have to generate any timing of their own, instead they just sit and respond to control signals issued by the PUNIBUS controller.

Any device interfaced to the bus that is not a possible DMA requester is expected to behave as if it was a memory. At the beginning of every bus cycle a 16 bit address is established. This address specifies either an actual memory location or a peripheral device register. There are only two types of bus cycles; a read cycle and a write cycle. During a read cycle, data is read from a memory or peripheral register into the CPU or DMA device. During a write cycle, data is written from the CPU or DMA device into a memory or peripheral register. The CPU or DMA device awarded the cycle determines whether a read or a write cycle is to be performed. The memory refresher, of course, always does read cycles. Undefined operations such as addressing non-existent memory or writing into a read-only peripheral register are not harmful and function as NO-OP bus cycles.


Figure 1 shows the timing relationships of the PUNIBUS. Although actual times in nanoseconds are given, it is important to note that correctly designed interfaces

to the bus will work properly even with considerable variation in the timing details as long as the basic relationships are retained. This allows flexibility to change the details to accommodate other CPU's such as a bipolar IMP or a down-spec chip set without obsoleting memory and peripheral designs.

As can be seen, a bus cycle starts with the signal BUS ADDRESS ENABLE (BAE) going high and terminates when it goes high again for the next cycle. Actually though, some preparation takes place toward the end of the previous cycle. An internal "priority strobe" is generated which causes the BUS REQUEST (BR) lines including CPU and refresh request to be examined to determine who will get the next cycle. The determination is made and the three bit grant code of the winning requestor is placed on the BUS GRANT (BG) lines immediately before the cycle commences with BAE going high. At this time the one requester whose code is on the BG lines is expected to gate a 16 bit address onto the BUS DATA (BD) lines as long as BAE is high. Any BD lines not specifically driven will assume a ONE level because of pullup resistors. If a write cycle is to be executed, the BUS WRITE REQUEST (BWR) line should be pulled down during BAE time, otherwise a read cycle will be automatically assumed. This address phase of the cycle is identical for both read and write operation.

After the address phase we have the data transfer phase which is different for read and write cycles. In the case of a read cycle, the bus controller generates two signals, BUS DATA OUT ENABLE (BDOE) and BUS DATA OUT STROBE (BDOS) which control the data transfer from memory or peripheral register to CPU or DMA device. BDOE first goes high to cause the addressed memory or peripheral to gate its data onto the BD lines. BDOS is bracketed by BDOE and can be used to strobe data from the bus into the CPU or DMA device's data register on its trailing edge. The timing of this pair of pulses is chosen to allow memories sufficient access time and to allow the IMP-16 chip set to grab the data directly from the bus with no intervening latches.

During the transfer phase of a write cycle, BDOE and BDOS remain inactive while BUS DATA IN ENABLE (BDIE) and BUS WRITE ENABLE (BWE) control the data




transfer from CPU or DMA to memory or peripheral. BDIE becomes active first causing the CPU or DMA device to gate the data to the written onto the BD lines. BWE which is bracketed by BDIE then becomes active causing the memory or peripheral to accept and store data from the bus. The timing shown for these signals was chosen to be compatable with the 4K RAM's used in this system.

The responsibilities of a memory board or peripheral interface are quite simple. During the address phase of each cycle, pertinent information about the 16 bit address on the BD lines must be latched on each interface board. Generally, a memory interface using 4K RAM's need only latch a single bit since the RAM chips have built-in latches for address and chip select. The single bit needing a TTL latch simply indicates whether the board was addressed or not. Likewise, a peripheral register can decode its address directly from the BD lines and use a flip-flop to remember if it was addressed. In either case, the leading edge of BUS CE is used for address strobing since it always occurs when the address is valid. Once a memory or peripheral has latched the fact that it was addressed, it either sends its data out if it sees BDOE or accepts new data in if it sees BWE. Thus memories and peripheral registers are passive, merely responding to bus signals as they occur.

Four "convenience" signals are provided on the bus. One which has already been mentioned in BUS CE. Memory boards using 22 pin 4K RAM's can simply amplify this signal to NMOS levels and apply it to the Chip Enable clock input of the RAM chips. Its function within the RAM is to start up the memory cycle and also strobe the on-chip address and chip select latches. Another signal provided specifically for memory boards is BUS MDR STOBE. Its purpose is to strobe the data out latches on the memory board when data out from the 4K RAM's is valid. Some unfortunate timing constraints on both TMS4030 and 2107 type RAM's require latches to hold the data after it disappears from the RAM outputs. Although BDOE could have been turned on earlier with the leading edge strobing the latches, excessive noise generation would have resulted. BUS I/O ADDR is a signal that goes low whenever the binary value on the data lines is between FF00 and FF7F hexadecimal. This range of addresses is normally assigned to peripheral devices. Use of this signal in decoding I/O addresses can save a 9-input AND gate equivalent on each interface card. BUS CLOCK is provided as a convenient high frequency clock with a .005% accuracy. Its frequency is such that when put through a 16 bit divider, the resulting frequency is middle C, 261.625 Hz. Additionally, 12 cycles of this clock make up one bus cycle whose length is actually 699.88NS.

Two signals are involved with power-on reset and console reset. The POWER OK bus line should be pulled low by an external circuit associated with the power supply when all supply voltages are present and stabilized. This circuit should also be connected to the console reset push button so a power-on sequence can be simulated without losing memory contents. A simple delay circuit is shown in figure 2 which functions quite well. Alternatively, a true power monitor can be built using zener diodes to sense when the supply voltages are actually present. BUS RESET is generated in response to POWER OK by the CPU board. It resets the CPU and should reset all peripheral interfaces to a safe, idle



condition when it goes low. It has no effect on the bus controller or memory refresher however.

The interrupt system uses the very simple software polling technique described elsewhere in this issue. The BUS INT REQ (BIR) line is a wire-or line with pullup resistor which is pulled low by any device that wants to request an interrupt. The CPU responds, provided its master interrupt enable is on, by calling a subroutine at 0001 and simultaneously turning master interrupt enable off. After saving status, the program can look at the status register of each possible interrupting device to determine who is requesting. This search can be as fast as $9.8\mu S$ per device with proper use of the SKAZ (Skip if And is Zero, ANDs addressed memory location with a register and skips the next instruction if the result is zero) instruction. The device service routine then turns off the interrupt request for that particular device and turns master interrupt enable back on. Priority in the case of simultaneous interrupts is determined by the order of scanning. Nested interrupts can also be programmed. Thus the interrupt system essentially works like that on a PDP-8. The usual interrupting device interface also has an interrupt enable for each device making non-interrupt I/O programming possible if desired. More details on I/O interfacing and interrupts will be given in part 4.

Figures 3 and 4 show the timing generator and bus controller. Since this circuitry is on the CPU board, some CPU circuitry has encroached which will be described in part 3. See TCH #2 if any of the logic gate symbols are confusing. You will note that inputs always enter from the left of a drawing and outputs leave at the right. All signals going offpage are given a name and should mate with similarly named signals on the other pages. If an offpage signal has a number on it, it goes to the CPU board edge connector. If the number is 46 or less, it is a bus signal and is available at the same pin number of any board in the system. Some signals shown in figure 3 and 4 will not be mated until part 3.

The heartbeat of the system is the 17.145893 mHz oscillator in figure 3. Its output drives a hex latch and is buffered to drive the BUS CLOCK line. The latch and two 32-word by 8-bit bipolar PROM's make up the bulk of the timing generator. As can be seen, 6 of the 16 PROM outputs go to the 74S174 hex latch and 5 of these are fed back to the PROM address inputs. The results is that every cycle of the 17 mHz clock causes the PROM-latch combination to take one step in a programmed sequence. Using the PROM pattern in figure 5, this sequence is 24 steps long and takes 1.4µs to step through thus matching the minimum IMP-16 microcycle time. In order to avoid

	CPU-1	CPU-2								
ROM ADDRESS TIME STATE	RAW CE RAW ADDR ENAB RAW MDR STROBE NEXT ROM ADDR 16 NEXT ROM ADDR 8 NEXT ROM ADDR 4 NEXT ROM ADDR 2 NEXT ROM ADDR 2	PRIORITY STROBE CPU DATA IN ENAB CPU LOAD REG CPU FLAG ADDR STB RAW WRITE ENAB RAW DATA IN ENAB RAW DATA OUT STB								
0 16 1 15 2 23 3 — 4 — 5 14 6 0 7 7 8 17 9 10 10 — 11 9 12 18 13 — 14 1 15 8 16 21 17 — 18 22 19 5 20 20 21 13 22 — 23 6 24 — 25 11 26 3 27 4 28 19 29 12 30 2 31 —	0 1 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0	0 0 1 0 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 0 1 0 1								

Figure 3. Timing ROMS in Address Sequence

glitches at the PROM outputs when the address changes, the sequence of addresses has been chosen such that only one address line changes at a time. Figure 6 shows the PROM pattern in time sequence rather than address sequence. The 8 addresses not normally used all point to time state zero to avoid a possible lockup condition. The sequence of addresses was also chosen so that a decoder could be used to generate the 4-phase non-overlapping clock needed by the IMP-16 chips from 3 of the address bits.


The remaining 11 PROM bits are the various system timing signals. Those prefixed RAW require additional gating before being used; the others are ready to go. BUS MDR STROBE goes through the latch to effect an additional 30ns delay. The purpose of the flip-flop, connected to the 4-phase decoder is to insure that the CPU starts up on phase 1 after a system reset. Although 8223 PROM's with pullup resistors are shown, a tri-state PROM such as an 82123 can be used without the resistors.


		CPU-1											C	Pl	J-2	?			
TIME STATE	ROM ADDRESS	RAW CE	RAW ADDR ENAB	RAW MDR STROBE	NEXT ROM ADDR 16	NEXT ROM ADDR 8	NEST ROM ADDR 4	NEXT ROM ADDR 2	NEXT ROM ADDR 1		PRIORITY STROBE	CPU DATA IN ENAB	CPU LOAD REG	CPU FLAG ADDR STB	RAW WRITE ENAB	RAW DATA IN ENAB	RAW DATA OUT STB	RAW DATA OUT ENAB	1
0	6	0	0	0	0	1	1	1	0		0	0	1	0	1	1	0	1	İ
1	14	0	0	0	1	1	1	1	0		0	0	1	0	1	1	0	1	ı
2	30	0	1	0	1	1	0	1	0		0	0	1	1	1	1	0	1	ı
3	26	0	1	0	1	1	0	1	1		0	0	1	0	1	0	0	1	l
4	27	0	1	0	1	0	0	1	1		0	0	1	0	0	0	0	1	l
5 6	19	0	1	1	1	0	1	1	1		0	0	1	0	0	0	0	1	ı
7	23 7	1		0	0	1			1		0	0		0	0	0	1	0	ĺ
8	15			0	0	1	0	1	1		0	0	1	0	1	0	0	0	l
9	11	1	1	0	0	1	0	0	1		1	0	o.	0	1	1	0	1	ı
10	9	1	0	0	1	1	0	0	1	Ì	0	o	1	0	1	1	0	1	İ
11	25	1	0	0	1	1	1	0	1		0	0	1	0	1	1	0	1	l.
12	29	0	0	0	1	0	1	0	1		0	0	1	0	1	1	0	1	H
13	21	0	0	0	0	0	1	0	1		0	0	1	0	1	1	0	1	İ
14	5	0	1	0	0	0	0	0	1		0	0	1	0	1	1	0	1	ı
15	1	0	1	0	0	0	0	0	0		0	0	1	0	1	0	0	1	l
16 17	0	0	1	0	0	1	0	0	0		0	0	1	0	0	0	0	1	ı
18	8 12	0	1	0	0	1		0	0		0	0		0	0	0	0	0	ı
19	28	1		0	1	0		0	0		0	1	1	0	0	0	1	0	ı
20	20	1	1	0		0	0	0	0		0	1	1	0	1	6	0	0	l
21	16	1	1	0		0	0	1	0		1	6	1	0	1	1	0	1	l
22	18	1	0	0	Ö	0	0	1	0		Ö	0	1	0	1		o	1	I.
23	8	1	0	0	0	0	1	1	0		0	0	1	0	1	1	0	1	ľ
23	8	1	0	0	0	0	1	1	0		0	0	[1	0	1	1	0	1	

Figure 4. Timing ROMS in Time Sequence

System reset and power up control are handled by the two 7413 Schmidt triggers and other discrete circuitry at the bottom of figure 3. The first 7413 gives a snap-action response to BUS POWER OK which may be a slowly changing signal. The R-C network and second 7413 provide a signal that tracks BUS POWER OK but with a several millisecond delay. This delayed signal, after inversion, becomes BUS RESET. The transistors apply –12 volt power to the IMP chips when bus power is OK and remove it otherwise. BUS RESET also controls application of the 4-phase clocks to the microprocessor. Thus the timing relationship between power application and removal and clock application and removal is such that the IMP is properly initialized.

The logic in the upper third of figure 4 modifies some of the timing signals from the PROM according to bus cycle type: read or write. Flip-flop 1 samples BUS WRITE REQUEST at the leading edge of BUS CE and retains the read/write decision for the remainder of the cycle. The network at the top of the page consisting of a 7432 and 7410 delays the fall of BUS CE by 50ns during write cycles. It behaves as a simple inverter during read cycles. Lengthening BUS CE during write cycles only provides improved timing margins for writing into 4K RAM's without unnecessary power dissipation during read cycles. The gates on BDOS and BDOE gate these signals on for read cycles and off for write cycles. Likewise, BDIE and BWE are gated on for writes and off for reads.





The network starting with the 74LS21's is a partial address decoder. If the address on the bus is between FF80 and FFFF, flip-flop 2 is set indicating that the on-board bootstrap ROM has been addressed. If the address is between FF00 and FF7F. BUS IIO ADDR is activated to inform peripherals that an I/O address is on the bus.


The next group of logic is the cycle request and grant priority logic. Gating for CPU cycle request and the 5 DMA request lines go into a hex latch that is strobed by PRIORITY STB near the end of each bus cycle. The latches are necessary to hold the input to the priority encoder constant throughout the next cycle. The 74148 determines the highest priority input present (active low, A is highest, H is lowest priority) and outputs a 3-bit code identifying that input. The G input is not used in this drawing but could be used for a sixth DMA request along with a latch. The H input is refresh request which is always present.

The bottom of figure 4 is the refresh logic for all dynamic memory in the system. A 74LS20 detects the coincidence

of refresh grant (111) and BAE which indicates that the refresh address should be placed on the bus. The output thus enables an 8097 which gates the 6 significant refresh bits onto the bus. The other 10 bits assume a logic 1 and the bus controller assumes a read cycle. When the 8097 is gated off again, a 6 bit counter made from a 7474 and 7493 counts up one notch in preparation for the next refresh cycle. Two 8556 tri-state counters could have replaced the 7474, 7493, and 8097 used here but they were too hard to get to justify their use.

That concludes the description of the bus controller. Everything else in the system is just a collection of bus interfaces. Although the remainder of this series will be specifically concerned with IMP-16 interfacing to the bus, the basic concepts and bus structure can be used with any microprocessor. In fact, an essentially identical bus system was used in the design of a super 8008 system over three years ago.

In the next issue a brief description of the IMP-16 chip set will be given along with the remainder of the CPU board schematic and accompanying discussion.



Dear Georgia:

In answer to your request for information on "cheap prom erasers", Byte Magazine, May 1976 issue, published an article on a 1702A PROM programmer, in which the use of a GE # G8T5 ultra violet (germicidal) lamp was discussed. I have successfully used this lamp on the MM5203 chip. The chips were exposed for 6 minutes or longer at a distance of .25". Use caution when this lamp is on, protect your eyes and skin from exposure to the ultra violet rays.

Please add Systems & Services to your microcomputer consultant list. S&S is currently involved in PACE and SC/MP applications. The SC/MP kit has been buffered and is driving a front panel with address and instruction lamps. The front panel has run, step, stop and clear function. Future SC/MP expansions include 2K X 8 RAM and PROM cards, discrete line input/output cards and loaders which work with the "KITBUG" software.

Georgia, would you send me Vol. 2 No. 2 of the Bit • Bucket, it seems I missed that one.

Thanks. Yours truly,

G. E. (Buz) Koenig Systems & Services P.O. Box 961 Hurst, Texas 76053

Dear Georgia:

Please send any information you have on your new high level language SM/PL. If no information is now available advise as to when the compiler will be released. We

are almost ready to start programming our IMP-16P for an automatic diode testing application.

Thank you. Very truly yours, William R. Walters, C.E.E. **CODI** Corporation Pollitt Drive South Fair Lawn, New Jersey 07410

Ordering information for SM/PL will be announced this summer in the newsletter. SM/PL is a high-level language compiler for an IMP-16 with a minimum of 16K RAM.

EDITORIAL! EDITORIAL!

by Dave Graves, Editor

During the past months we have received several requests (at least one) for a classified section in COMPUTE. Georgia and I think it's a good idea. But there are some ground rules. First, the ads should pertain to microcomputers. We won't accept ads to sell your '64 Falcon. Second, the ads should be short. No novels allowed unless written by the editors. Third, if you are selling a product, we'll be glad to run your ad provided the product is useful to our members and it doesn't compete directly with National's products (sorry, but they pay the bills). And finally, since we are a little slow, if you submit dated material (schedules for classes, meetings, conferences, fairs, etc.) we should have it at least two months in advance of the event.

For all our patient readers who wait anxiously for each issue of COMPUTE, we are trying to get COMPUTE organized so you get it at the beginning of the month the issue is dated for. Won't that be a surprise!

COMPUTE/115 NATIONAL SEMICONDUCTOR CORP. 2900 SEMICONDUCTOR DRIVE SANTA CLARA, CA. 95051