

MEMORY PRODUCTS

DYNAMIC RAM MODULES DATA BOOK

FALL 1995

NEC

DATA BOOK  
Fall 1995

DRAM *Module*



Dynamic  
RAM  
Modules

NEC

## **Dynamic RAM Module**

### **Fall 1995 Data Book**

Document No. M10584EJ1V0DBU1  
©1995 NEC Electronics Inc. All rights reserved.  
Printed in the United States of America.

No part of this document may be copied or reproduced in any form or by any means without the prior consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. Devices sold by NECEL are covered by the warranty and patent indemnification provisions appearing in NECEL Terms and Conditions of Sale only. NECEL makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL makes no warranty of merchantability or fitness for any purpose. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitment to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices in these applications or they intend to use "standard" quality grade NEC devices in applications not intended by NECEL, please contact our sales people in advance. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. "Special" quality grade devices are recommended for automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, etc.



# Index

Selection Guide	1
4 Byte SIMM	13
Fast Page	13
Hyper Page (EDO)	101
Small Outline DIMM	151
8 Byte DIMM	203
Fast Page	203
Hyper Page (EDO)	299
Timing Chart	365

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# Contents

Selection Guide .....	1
-----------------------	---

4 Byte SIMM.....	13
------------------	----

4 Byte SIMM	Fast Page	1M × 32	MC-421000A32BA, 421000A32FA .....	15
		1M × 32/36	MC-421000A32, 421000A36 SERIES ....	25
		2M × 32	MC-422000A32BA, 422000A32FA .....	43
		2M × 32/36	MC-422000A32, 422000A36 SERIES ....	53
		4M × 32/36	MC-424000A32, 424000A36 SERIES ....	69
		8M × 32/36	MC-428000A32, 428000A36 SERIES ....	85
	Hyper Page (EDO)	1M × 32	MC-421000F32 .....	103
		2M × 32	MC-422000F32 .....	115
		4M × 32	MC-424000F32 .....	127
		8M × 32	MC-428000F32 .....	139

Small Outline DIMM .....	151
--------------------------	-----


SO DIMM	3.3 V	1M × 32	MC-42S1000LAD32S SERIES .....	153
		2M × 32	MC-42S2000LAB32S SERIES .....	163
			MC-42S2000LAD32S SERIES .....	173
		4M × 32	MC-42S4000LAB32S SERIES .....	183
			MC-42S4000LAC32S SERIES .....	193

8 Byte DIMM ..... 203

8 Byte DIMM	Fast Page	1M × 64	MC-421000AA64FA ..... 205
			MC-421000AA64FB ..... 217
		1M × 72	MC-421000AD72F ..... 227
		2M × 64	MC-422000AA64FB ..... 237
		2M × 72	MC-422000AB72F ..... 249
			MC-422000LAB72F (3.3 V) ..... 259
		4M × 72	MC-424000AB72F ..... 269
			MC-424000AC72F ..... 279
			MC-424000LAB72F (3.3 V) ..... 289
		Hyper Page (EDO)	1M × 64
	MC-422000FA64FB ..... 313		
	2M × 72		MC-422000FB72F ..... 325
			MC-422000LFB72F (3.3 V) ..... 335
	4M × 72		MC-424000FC72F ..... 345
			MC-424000LFC72F (3.3 V) ..... 355

Timing Chart 1 .....	365
Timing Chart 2 .....	375
Timing Chart 3 .....	385
Timing Chart 4 .....	397
Timing Chart 5 .....	409
Timing Chart 6 .....	419
Timing Chart 7 .....	429
Timing Chart 8 .....	443
Timing Chart 9 .....	457
Timing Chart 10 .....	473


Synchronous DRAM DIMM.....TBD




# Selection Guide

# Part Number


72-pin SIMM




# 72-pin SO DIMM



# 168-pin 8 Byte DIMM



# 200-pin 8 Byte SDRAM DIMM



### 72-pin SIMM Fast Page Line-up (× 32)

Organization	Part Number	Access Time (ns)	Refresh Cycle	Supply Voltage	Package			Monolithic Device			Remark			
					Mounted side	Edge connector	Height	Org.	Pkg.	Amt.				
1M × 32	MC-421000A32B	60, 70, 80, 100	1 K/16 ms	5.0 ± 0.5 V	Single side	S/C	1 inch	1M × 4	300 mil SOJ	8				
	G/P													
	Single side	S/C				1M × 16		400 mil SOJ	2					
		G/P												
2M × 32	MC-422000A32B	60, 70, 80 100						Double side	S/C		1M × 4	300 mil SOJ	16	
	MC-422000A32F								G/P					
	MC-422000A32BA	60, 70, 80						Double side	S/C		1M × 16	400 mil SOJ	4	
					MC-422000A32FA					G/P				
4M × 32	MC-424000A32B	60, 70, 80	2 K/32 ms		Single side	S/C		4M × 4	300 mil SOJ	8				
	MC-424000A32F							G/P						
8M × 32	MC-428000A32B	60, 70, 80			Double side	S/C		4M × 4	300 mil SOJ	16				
	MC-428000A32F					G/P								

S/C: Solder Coated, G/P: Gold Plated

### 72-pin SIMM Fast Page Line-up (× 36)

Organization	Part Number	Access Time (ns)	Refresh Cycle	Supply Voltage	Package			Monolithic Device			Remark		
					Mounted side	Edge connector	Height (inch)	Org.	Pkg.	Amt.			
1M × 36		70, 80, 100	1K/16 ms	5.0 ± 0.5 V									
	MC-421000A36BJ				Single side	S/C	1.25	1M × 4 1M × 1	300 mil SOJ 300 mil SOJ	8 4			
	MC-421000A36FJ					G/P							
	MC-421000A36BE				Double side	S/C	1.0	1M × 4 1M × 1	300 mil SOJ 300 mil SOJ	8 4			
MC-421000A36FE	G/P												
2M × 36		70, 80, 100											
	MC-422000A36BJ				Double side	S/C	1.25	1M × 4 1M × 1	300 mil SOJ 300 mil SOJ	16 8			
	MC-422000A36FJ					G/P							
4M × 36	MC-424000A36BJ	60, 70, 80	2K/32 ms	5.0 ± 0.5 V	Single side	S/C	1.25	4M × 4 4M × 1	300 mil SOJ 300 mil SOJ	8 4			
	MC-424000A36FJ					G/P							
	MC-424000A36BE				Double side	S/C	1.0	4M × 4 4M × 1	300mil SOJ 300mil SOJ	8 4			
	MC-424000A36FE					G/P							
8M × 36	MC-428000A36BJ	60, 70, 80					Double side	S/C	1.25	4M × 4 4M × 1	300 mil SOJ 300 mil SOJ	16 8	
	MC-428000A36FJ				G/P								

S/C: Solder Coated, G/P: Gold Plated

## 72-pin SIMM Hyper Page (EDO) Line-up

Organization	Part Number	Access Time (ns)	Refresh Cycle	Supply Voltage	Package			Monolithic Device			Remark
					Mounted side	Edge connector	Height	Org.	Pkg.	Amt.	
1M x 32	MC-421000F32BA	60, 70	1 K/16 ms	5.0 ± 0.5 V	Single side	S/C	1 inch	1M x 16	400 mil SOJ	2	
	G/P										
2M x 32	MC-422000F32BA	60, 70			Double side	S/C		1M x 16	400 mil SOJ	4	
	G/P										
4M x 32	MC-424000A32B	60, 70	2 K/32 ms		Single side	S/C		4M x 4	300 mil SOJ	8	
	G/P										
8M x 32	MC-428000A32B	60, 70			Double side	S/C		4M x 4	300 mil SOJ	16	
	G/P										

S/C: Solder Coated, G/P: Gold Plated

## 72-pin Small Outline DIMM Line-up

Organization	Part Number	Access Time (ns)	Supply Voltage	Refresh Cycle	Bank org.	Package	Monolithic Device			Remark
							Org.	Pkg.	Amt.	
1M × 32	MC-42S1000LAD32SA	60, 70, 80	3.3 ± 0.3 V	1 K/128 ms	1	72-pin SOD Gold plated	1M × 16	400 mil TSOP	2	
2M × 32	MC-42S2000LAB32SA	60, 70, 80		2 K/128 ms	1		2M × 8	400 mil TSOP	4	
	MC-42S2000LAD32SA			1 K/128 ms	2		1M × 16	400 mil TSOP	4	
4M × 32	MC-42S4000LAB32SA	60, 70, 80		2 K/128 ms	2		2M × 8	400 mil TSOP	8	
	MC-42S4000LAC32SA				1		4M × 4	300 mil TSOP	8	

### 168-pin 8 Byte DIMM Fast Page Line-up

Organization	Part Number	Access Time (ns)	Refresh Cyc'e	Supply Voltage	Package		Monolithic Device			Remark
					Edge connector	Height	Org.	Pkg.	Amt.	
1M x 64	MC-421000AA64FA	60, 70, 80	1 K/16 ms	5.0 ± 0.25 V	Gold plated	1 inch	1M x 4	300 mil SOJ	16	
	MC-421000AA64FB	60, 70, 80					1M x 16	400 mil SOJ	4	
2M x 64	MC-422000AA64FB	60, 70, 80					1M x 16	400 mil SOJ	8	
1M x 72 ECC	MC-421000AD72F	60, 70, 80					1M x 16 1M x 4	400 mil TSOP 300 mil TSOP	4 2	
2M x 72 ECC	MC-422000AB72F	60, 70, 80	2 K/32 ms	3.3 ± 0.3 V	Gold plated	1 inch	2M x 8	400 mil TSOP	9	
	MC-422000LAB72F	60, 70, 80					2M x 8	400 mil TSOP	9	
4M x 72 ECC	MC-424000AB72F	60, 70, 80					5.0 ± 0.25 V	3.3 ± 0.3 V	Gold plated	1 inch
	MC-424000LAB72F	60, 70, 80	4M x 4	300 mil TSOP	18					
	MC-424000AC72F	60, 70, 80	4 K/64 ms	5.0 ± 0.25 V	4M x 4	300 mil TSOP	18			

## 168-pin 8 Byte DIMM Hyper Page (EDO) Line-up

Organization	Part Number	Access Time (ns)	Refresh Cycle	Supply Voltage	Package			Monolithic Device			Remark
					Mounted side	Edge connector	Height	Org.	Pkg.	Amt.	
1M x 64	MC-421000FA64FB	60, 70	1 K/16 ms	5.0 ± 0.5 V	Single side	Gold plated	1 inch	1M x 16	400 mil SOJ	2	
2M x 64	MC-422000FA64FB	60, 70			Double side			1M x 16	400 mil SOJ	4	
2M x 72	MC-422000FB72F	60, 70	2 K/32 ms	3.3 ± 0.3 V	Double side			2M x 8	400 mil TSOP	9	
	MC-422000LFB72F										
4M x 72	MC-424000FC72F	60, 70	4 K/64 ms	5.0 ± 0.5 V	Double side		4M x 4	300 mil TSOP	18		
	MC-424000LFC72F										3.3 ± 0.3 V

## 200-pin SDRAM DIMM Line-up

	Organization	Part Number	Bank Org.	Min.Cycle time (ns)	Supply Voltage	Package		Monolithic Device		Remark	
						Edge connector	Height	Org.	Amt.		
Unbuffered	2M x 72	MC-452AA72F	Single					29.2 mm	2M x 8	9	TBD
Buffered	2M x 72	MC-452BA72F	Single	10 (100 MHz)	3.3 ± 0.3 V	Gold plated		38.1 mm	2M x 8	9	TBD
				12 (83 MHz)							
	4M x 72	MC-454BA72F	Single	13 (77 MHz)					4M x 4	18	TBD
		MC-454BC72F	Dual						2M x 8	18	TBD

# 4 Byte SIMM

## [Fast Page]



# MOS INTEGRATED CIRCUIT MC-421000A32BA, 421000A32FA

### 1 M-WORD BY 32-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-421000A32BA, 421000A32FA are 1,048,576 words by 32 bits dynamic RAM module on which 2 pieces of 16 M DRAM:  $\mu$ PD4218160 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 1,048,576 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-421000A32-60	60 ns	110 ns	1,760 mW	11 mW (CMOS level input)
MC-421000A32-70	70 ns	130 ns	1,650 mW	
MC-421000A32-80	80 ns	150 ns	1,540 mW	


- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000A32BA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	2 pieces of $\mu$ PD4218160LE (400 mil SOJ)  [Single side]
MC-421000A32BA-70	70 ns		
MC-421000A32BA-80	80 ns		
MC-421000A32FA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-421000A32FA-70	70 ns		
MC-421000A32FA-80	80 ns		

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{CAS0}} - \overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{RAS0}}, \overline{\text{RAS2}}$  : Row Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD0	67	GND	GND	GND
PD1	68	GND	GND	GND
PD2	69	NC	GND	NC
PD3	70	NC	NC	GND

Block Diagram



Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_I$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		2	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			30	pF
	$C_{I2}$	$\overline{WE}$			34	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			22	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS3}$			22	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	320	mA	3, 4, 7
			$t_{RAC} = 70 \text{ ns}$	300		
			$t_{RAC} = 80 \text{ ns}$	280		
Standby current	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}$ $I_o = 0 \text{ mA}$		4	mA	
		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		2		
$\overline{RAS}$ only refresh current	I <sub>CC3</sub>	$\overline{RAS}$ Cycling $\overline{CAS} \geq V_{IH(MIN)}$ $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	320	mA	3, 4, 5, 7
			$t_{RAC} = 70 \text{ ns}$	300		
			$t_{RAC} = 80 \text{ ns}$	280		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX)}, \overline{CAS}$ Cycling $t_{PC} = t_{PC(MIN)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	180	mA	3, 4, 6
			$t_{RAC} = 70 \text{ ns}$	160		
			$t_{RAC} = 80 \text{ ns}$	140		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I <sub>CC5</sub>	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	320	mA	3, 4
			$t_{RAC} = 70 \text{ ns}$	300		
			$t_{RAC} = 80 \text{ ns}$	280		
Input leakage current	I <sub>I(L)</sub>	$V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Access Time from $\overline{RAS}$	t <sub>RAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{CAS}$	t <sub>CAC</sub>		15		20		20	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{CAS}$ Precharge	t <sub>ACP</sub>		35		40		45	ns	11
$\overline{RAS}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{CAS}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{CAS}$	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	t <sub>r</sub>	3	50	3	50	3	50	ns	
$\overline{RAS}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{RAS}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{RAS}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{RAS}$ Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{CAS}$ Pulse Width	t <sub>CAS</sub>	15	10,000	20	10,000	20	10,000	ns	
$\overline{CAS}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	t <sub>RCO</sub>	20	45	20	50	25	60	ns	10
$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	13
$\overline{CAS}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{CAS}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{RAS}$ Precharge $\overline{CAS}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	t <sub>RHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{RAS}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{RAS}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{CAS}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	t <sub>WCH</sub>	10		10		15		ns	15
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{CAS}$ Setup Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{WE}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		16		16		16	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$

$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \geq t_{RCD(\text{MAX.})}$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 1, page 365.

Package Drawing

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.
Y	3.17 MIN.	0.124 MIN.

M72B-50A46

# DATA SHEET

# NEC

## MOS INTEGRATED CIRCUIT MC-421000A32, 421000A36 SERIES

### 1 M-WORD BY 32-BIT, 1 M-WORD BY 36-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-421000A32 series is a 1,048,576 words by 32 bits dynamic RAM module on which 8 pieces of 4 M DRAM:  $\mu$ PD424400 are assembled.

The MC-421000A36 series is a 1,048,576 words by 36 bits dynamic RAM module on which 8 pieces of 4 M DRAM:  $\mu$ PD424400 and 4 pieces of 1 M DRAM:  $\mu$ PD421000 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 1,048,576 words by 32 bits organization (MC-421000A32 series)
- 1,048,576 words by 36 bits organization (MC-421000A36 series)
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-421000A32-60	60 ns	120 ns	5,280 mW	44 mW (CMOS level input)
MC-421000A32-70	70 ns	140 ns	4,400 mW	
MC-421000A32-80	80 ns	160 ns	3,960 mW	
MC-421000A32-10	100 ns	190 ns	3,520 mW	
MC-421000A36-70	70 ns	140 ns	6,160 mW	66 mW (CMOS level input)
MC-421000A36-80	80 ns	160 ns	5,500 mW	
MC-421000A36-10	100 ns	190 ns	4,840 mW	

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

The information in this document is subject to change without notice.

**Ordering Information**

**[MC-421000A32 series]**

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000A32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	8 pieces of $\mu$ PD424400LA (300 mil SOJ)  [Single side]
MC-421000A32B-70	70 ns		
MC-421000A32B-80	80 ns		
MC-421000A32B-10	100 ns		
MC-421000A32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-421000A32F-70	70 ns		
MC-421000A32F-80	80 ns		
MC-421000A32F-10	100 ns		


**[MC-421000A36 series]**

Part number	Access time (MAX.)	Package	Mounted devices
		72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	8 pieces of $\mu$ PD424400LA (300 mil SOJ)  4 pieces of $\mu$ PD421000LA (300 mil SOJ)  [Double side]
MC-421000A36BE-70	70 ns		
MC-421000A36BE-80	80 ns		
MC-421000A36BE-10	100 ns		
		72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-421000A36FE-70	70 ns		
MC-421000A36FE-80	80 ns		
MC-421000A36FE-10	100 ns		
		72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	8 pieces of $\mu$ PD424400LA (300 mil SOJ)  4 pieces of $\mu$ PD421000LA (300 mil SOJ)
MC-421000A36BJ-70	70 ns		
MC-421000A36BJ-80	80 ns		
MC-421000A36BJ-10	100 ns		
		72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-421000A36FJ-70	70 ns		
MC-421000A36FJ-80	80 ns		
MC-421000A36FJ-10	100 ns		

Pin Configuration

[MC-421000A32 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0, RAS2 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time			
		60 ns	70 ns	80 ns	100 ns
PD0	67	GND	GND	GND	GND
PD1	68	GND	GND	GND	GND
PD2	69	NC	GND	NC	GND
PD3	70	NC	NC	GND	GND

[MC-421000A36 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O35 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0, RAS2 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time			
			70 ns	80 ns	100 ns
PD0	67	GND	GND	GND	GND
PD1	68	GND	GND	GND	GND
PD2	69	NC	GND	NC	GND
PD3	70	NC	NC	GND	GND


Block Diagram

[MC-421000A32 series]



Remark D0 - D7 :  $\mu$ PD424400

[MC-421000A36 series]



Remark D0 - D7 :  $\mu$ PD424400  
M0 - M3 :  $\mu$ PD421000

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>r</sub>		-1.0 to +7.0	V
Supply voltage	V <sub>cc</sub>		-1.0 to +7.0	V
Output current	I <sub>o</sub>		50	mA
Power dissipation	P <sub>o</sub>	MC-421000A32	8	W
		MC-421000A36	12	
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>cc</sub>		4.5	5.0	5.5	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>cc</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

[MC-421000A32 series]

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A9			68	pF
	C <sub>I2</sub>	$\overline{WE}$			76	
	C <sub>I3</sub>	$\overline{RAS0}$ , $\overline{RAS2}$			43	
	C <sub>I4</sub>	$\overline{CAS0}$ - $\overline{CAS3}$			29	
Data Input/Output capacitance	C <sub>I/O</sub>	I/O0 - I/O31			17	pF

[MC-421000A36 series]

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A9			88	pF
	C <sub>I2</sub>	$\overline{WE}$			104	
	C <sub>I3</sub>	$\overline{RAS0}$ , $\overline{RAS2}$			57	
	C <sub>I4</sub>	$\overline{CAS0}$ - $\overline{CAS3}$			36	
Data Input/Output capacitance	C <sub>I/O1</sub>	I/O0 - I/O7, I/O9 - I/O16, I/O18 - I/O25, I/O27 - I/O34			17	pF
	C <sub>I/O2</sub>	I/O8, I/O17, I/O26, I/O35			22	

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

[MC-421000A32 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	960	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	800		
			$t_{\text{RAC}} = 80 \text{ ns}$	720		
			$t_{\text{RAC}} = 100 \text{ ns}$	640		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$	$I_o = 0 \text{ mA}$	16	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$	8		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	960	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	800		
			$t_{\text{RAC}} = 80 \text{ ns}$	720		
			$t_{\text{RAC}} = 100 \text{ ns}$	640		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	720	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	640		
			$t_{\text{RAC}} = 80 \text{ ns}$	560		
			$t_{\text{RAC}} = 100 \text{ ns}$	480		
CAS before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	960	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	800		
			$t_{\text{RAC}} = 80 \text{ ns}$	720		
			$t_{\text{RAC}} = 100 \text{ ns}$	640		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	

[MC-421000A36 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$			mA	3, 4, 7	
			$t_{\text{RAC}} = 70 \text{ ns}$				1,120
			$t_{\text{RAC}} = 80 \text{ ns}$				1,000
			$t_{\text{RAC}} = 100 \text{ ns}$				880
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$	$I_{\text{O}} = 0 \text{ mA}$		mA		
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_{\text{O}} = 0 \text{ mA}$				24
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$			mA	3, 4, 5, 7	
			$t_{\text{RAC}} = 70 \text{ ns}$				1,120
			$t_{\text{RAC}} = 80 \text{ ns}$				1,000
			$t_{\text{RAC}} = 100 \text{ ns}$				880
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$			mA	3, 4, 6	
			$t_{\text{RAC}} = 70 \text{ ns}$				920
			$t_{\text{RAC}} = 80 \text{ ns}$				800
			$t_{\text{RAC}} = 100 \text{ ns}$				680
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$			mA	3, 4	
			$t_{\text{RAC}} = 70 \text{ ns}$				1,120
			$t_{\text{RAC}} = 80 \text{ ns}$				1,000
			$t_{\text{RAC}} = 100 \text{ ns}$				880
Input leakage current	I <sub>I(L)</sub>	$V_{\text{I}} = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA		
Output leakage current	I <sub>O(L)</sub>	$V_{\text{O}} = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA		
High level output voltage	V <sub>OH</sub>	$I_{\text{O}} = -5.0 \text{ mA}$	2.4		V		
Low level output voltage	V <sub>OL</sub>	$I_{\text{O}} = +4.2 \text{ mA}$		0.4	V		

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

[MC-421000A32 series]

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		t <sub>TRAC</sub> = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	120		140		160		190		ns	
Fast Page Mode Cycle Time	t <sub>FC</sub>	40		45		50		60		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80		100	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>TCAC</sub>		15		20		20		25	ns	10, 11
Access Time Column Address	t <sub>TAA</sub>		30		35		40		50	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>TACP</sub>		35		40		45		55	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>TRAD</sub>	15	30	15	35	17	40	17	50	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>TOFF</sub>	0	15	0	15	0	20	0	25	ns	12
Transition Time (Rise and Fall)	t <sub>tr</sub>	3	50	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>TRP</sub>	50		60		70		80		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	100	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>TRSH</sub>	20		20		20		25		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>TCAS</sub>	15	10,000	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>TCSH</sub>	60		70		80		100		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>TRCD</sub>	20	40	20	50	25	60	25	75	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>TCRP</sub>	10		10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>TCPN</sub>	10		10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>TCF</sub>	10		10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>TRPC</sub>	10		10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>TRHCP</sub>	35		40		45		55		ns	
Row Address Setup Time	t <sub>TASR</sub>	0		0		0		0		ns	
Row Address Hold Time	t <sub>TAAH</sub>	10		10		12		12		ns	
Column Address Setup Time	t <sub>TASC</sub>	0		0		0		0		ns	
Column Address Hold Time	t <sub>TAAH</sub>	15		15		15		20		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TRAL</sub>	30		35		40		50		ns	
Read Command Setup Time	t <sub>TRCS</sub>	0		0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>TRRH</sub>	10		10		10		10		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TRCH</sub>	0		0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TWCH</sub>	15		15		15		20		ns	15
Data-in Setup Time	t <sub>TDs</sub>	0		0		0		0		ns	16
Data-in Hold Time	t <sub>TDH</sub>	15		15		15		20		ns	16
Write Command Setup Time	t <sub>TWCS</sub>	0		0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TCsR</sub>	10		10		10		10		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TCsR</sub>	15		15		15		20		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>TWSR</sub>	10		10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>TWHR</sub>	15		15		15		20		ns	
Refresh Time	t <sub>TREF</sub>		16		16		16		16	ms	


[MC-421000A36 series]

Parameter	Symbol	trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	140		160		190		ns	
Fast Page Mode Cycle Time	tpc	45		50		60		ns	
Access Time from $\overline{\text{RAS}}$	trac		70		80		100	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		20		20		25	ns	10, 11
Access Time Column Address	tAA		35		40		50	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tACP		40		45		55	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	trAD	15	35	17	40	17	50	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tCLZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	toFF	0	15	0	20	0	25	ns	12
Transition Time (Rise and Fall)	tr	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	trP	60		70		80		ns	
$\overline{\text{RAS}}$ Pulse Width	trAS	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	trASP	70	125,000	80	125,000	100	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trSH	20		20		25		ns	
$\overline{\text{CAS}}$ Pulse Width	tcAS	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tCSH	70		80		100		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	trCD	20	50	25	60	25	75	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tcRP	10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcPN	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcP	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trPC	10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trHCP	40		45		55		ns	
Row Address Setup Time	tASR	0		0		0		ns	
Row Address Hold Time	trAH	10		12		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	17		20		20		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	35		40		50		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	10		10		10		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twCH	15		15		20		ns	15
Data-in Setup Time	tDS	0		0		0		ns	16
Data-in Hold Time	tDH	15		20		20		ns	16
Write Command Setup Time	twCS	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tcSR	10		10		10		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCHR	15		15		20		ns	
$\overline{\text{WE}}$ Setup Time	twSR	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	twHR	15		15		20		ns	
Refresh Time	trEF		16		16		16	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$  and  $t_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL \text{ (MAX.)}}$  and  $\overline{\text{CAS}} \geq V_{IH \text{ (MIN.)}}$ .
8. AC measurements assume  $t_r = 5 \text{ ns}$ .
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{RAC (MAX.)}}$	$t_{\text{RAC (MAX.)}}$
$t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{AA (MAX.)}}$	$t_{\text{RAD}} + t_{\text{AA (MAX.)}}$
$t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$	$t_{\text{CAC (MAX.)}}$	$t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$

$t_{\text{RAD (MAX.)}}$  and  $t_{\text{RCD (MAX.)}}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$  and  $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFF (MAX.)}}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{\text{CRP (MIN.)}}$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{\text{RCH (MIN.)}}$  or  $t_{\text{RRH (MIN.)}}$  should be met in read cycles.
15. In early write cycles,  $t_{\text{WCH (MIN.)}}$  should be met.
16.  $t_{\text{DS (MIN.)}}$  and  $t_{\text{DH (MIN.)}}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS (MIN.)}}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.



## Timing Chart

Please refer to Timing Chart 2, page 375.

Package Drawings

[MC-421000A32B, 421000A32F]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)





M72B-50A21-1

ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R 2.0	R 0.079
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	6.5 MIN.	0.255 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.75 MIN.	0.147 MIN.

(Not Applicable)

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)





M72B-50A19-1

ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R 2.0	R 0.079
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.32 MIN.	0.209 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.75 MIN.	0.147 MIN.

[MC-421000A36BE, 421000A36FE]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)





M72B-50A33-1

ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R 1.57	R 0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	6.0 MIN.	0.236 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

[MC-421000A36BJ, 421000A36FJ]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



M72B-50A23-2

ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	31.75	1.250
N	5.08 MAX.	0.200 MAX.
P	R 2.0	R 0.079
S	∅3.18	∅0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	3.78 MIN.	0.148 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.



# DATA SHEET

# NEC

## MOS INTEGRATED CIRCUIT MC-422000A32BA, 422000A32FA

### 2 M-WORD BY 32-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-422000A32BA, 422000A32FA are 2,097,152 words by 32 bits dynamic RAM module on which 4 pieces of 16 M DRAM:  $\mu$ PD4218160 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 2,097,152 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-422000A32-60	60 ns	110 ns	1,782 mW	22 mW (CMOS level input)
MC-422000A32-70	70 ns	130 ns	1,672 mW	
MC-422000A32-80	80 ns	150 ns	1,562 mW	


- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000A32BA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	4 pieces of $\mu$ PD4218160LE (400 mil SOJ)  [Double side]
MC-422000A32BA-70	70 ns		
MC-422000A32BA-80	80 ns		
MC-422000A32FA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-422000A32FA-70	70 ns		
MC-422000A32FA-80	80 ns		

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{CAS0}} - \overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{RAS0}} - \overline{\text{RAS3}}$  : Row Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD0	67	NC	NC	NC
PD1	68	NC	NC	NC
PD2	69	NC	GND	NC
PD3	70	NC	NC	GND

Block Diagram



Remark D0 - D3:  $\mu$ PD4218160

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		4	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			40	pF
	$C_{I2}$	$\overline{WE}$			48	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			22	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			29	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			26	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	324	mA	3, 4, 7
			$t_{RAC} = 70 \text{ ns}$	304		
			$t_{RAC} = 80 \text{ ns}$	284		
Standby current	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}$ $I_O = 0 \text{ mA}$	8	mA		
		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ $I_O = 0 \text{ mA}$	4			
$\overline{RAS}$ only refresh current	I <sub>CC3</sub>	$\overline{RAS}$ Cycling $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	324	mA	3, 4, 5, 7
			$t_{RAC} = 70 \text{ ns}$	304		
			$t_{RAC} = 80 \text{ ns}$	284		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling $t_{PC} = t_{PC(MIN.)}$ $I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	184	mA	3, 4, 6
			$t_{RAC} = 70 \text{ ns}$	164		
			$t_{RAC} = 80 \text{ ns}$	144		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I <sub>CC5</sub>	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	324	mA	3, 4
			$t_{RAC} = 70 \text{ ns}$	304		
			$t_{RAC} = 80 \text{ ns}$	284		
Input leakage current	I <sub>I(L)</sub>	$V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_O = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_O = +2.1 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCd</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	15
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		16		16		16	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$

$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \geq t_{RCD(\text{MAX.})}$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 1, page 365.

Package Drawing

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.
Y	3.17 MIN.	0.124 MIN.

M72B-50A45

# MOS INTEGRATED CIRCUIT

## MC-422000A32, 422000A36 SERIES

### 2 M-WORD BY 32-BIT, 2 M-WORD BY 36-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-422000A32 series is a 2 097 152 words by 32 bits dynamic RAM module on which 16 pieces of 4 M DRAM ( $\mu$ PD424400) are assembled.

The MC-422000A36 series is a 2 097 152 words by 36 bits dynamic RAM module on which 16 pieces of 4 M DRAM ( $\mu$ PD424400) and 8 pieces of 1 M DRAM ( $\mu$ PD421000) are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 2 097 152 words by 32 bits organization (MC-422000A32 series)
- 2 097 152 words by 36 bits organization (MC-422000A36 series)
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-422000A32-60	60 ns	120 ns	5 355 mW	84 mW
MC-422000A32-70	70 ns	140 ns	4 515 mW	
MC-422000A32-80	80 ns	160 ns	4 095 mW	
MC-422000A32-10	100 ns	190 ns	3 675 mW	
MC-422000A36-70	70 ns	140 ns	6 195 mW	126 mW
MC-422000A36-80	80 ns	160 ns	5 565 mW	
MC-422000A36-10	100 ns	190 ns	4 935 mW	

- 1 024 refresh cycles/16 ms
- Three refresh modes are available:  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- All inputs and outputs are TTL compatible
- Single +5.0 V  $\pm$  5 % power supply
- Access time can be distinguished with characteristics of PD-pins(PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000A32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector : Solder coating (HAL)	16 pieces of $\mu$ PD424400LA (300 mil SOJ) [Double side]
MC-422000A32B-70	70 ns		
MC-422000A32B-80	80 ns		
MC-422000A32B-10	100 ns		
MC-422000A32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector : Gold plating	
MC-422000A32F-70	70 ns		
MC-422000A32F-80	80 ns		
MC-422000A32F-10	100 ns		
		72-pin Single In-line Memory Module (Socket Type) Edge connector : Solder coating (HAL)	16 pieces of $\mu$ PD424400LA (300 mil SOJ) 8 pieces of $\mu$ PD421000LA (300 mil SOJ) [Double side]
MC-422000A36BJ-70	70 ns		
MC-422000A36BJ-80	80 ns		
MC-422000A36BJ-10	100 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector : Gold plating	
MC-422000A36FJ-70	70 ns		
MC-422000A36FJ-80	80 ns		
MC-422000A36FJ-10	100 ns		

**Quality Grade**


Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations (Front view)

[MC-422000A32 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0-A9 : Address Inputs
- I/O0-I/O31 : Data Inputs/Outputs
- CAS0-CAS3 : Column Address Strobe
- RAS0-RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time			
		60 ns	70 ns	80 ns	100 ns
PD0	67	NC	NC	NC	NC
PD1	68	NC	NC	NC	NC
PD2	69	NC	GND	NC	GND
PD3	70	NC	NC	GND	GND

[MC-422000A36 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)



- A0-A9 : Address Inputs
- I/O0-I/O35 : Data Inputs/Outputs
- CAS0-CAS3 : Column Address Strobe
- RAS0-RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection



The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time			
		70 ns	80 ns	100 ns	
PD0	67	NC	NC	NC	NC
PD1	68	NC	NC	NC	NC
PD2	69	NC	GND	NC	GND
PD3	70	NC	NC	GND	GND


Block Diagrams

[MC-42200A32 series]

Remark D0-D15 :  $\mu$ PD424400




[MC-422000A36 series]



Remark D0-D15 :  $\mu$ PD424400

M0-M7 :  $\mu$ PD421000



**Electrical Specifications** Notes 1, 2

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$	MC-422000A32	16	W
		MC-422000A36	24	
Operating temperature	$T_{opt}$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.75	5.0	5.25	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Ambient temperature	$T_a$		0		70	°C

**Capacitance ( $T_a = +25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

[MC-422000A32 series]

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			121	pF
	$C_{I2}$	$\overline{WE}$			137	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			48	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			48	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			29	pF

[MC-422000A36 series]

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			161	pF
	$C_{I2}$	$\overline{WE}$			193	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			62	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			62	
Data Input/Output capacitance	$C_{I/O1}$	I/O0 - I/O7, I/O9 - I/O16, I/O18 - I/O25, I/O27 - I/O34			29	pF
	$C_{I/O2}$	I/O8, I/O17, I/O26, I/O35			39	

DC Characteristics (Recommended Operating Conditions unless otherwise noted)  
 [MC-422000A32 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1 020	mA	3,4,7
			t <sub>RAC</sub> = 70 ns	860		
			t <sub>RAC</sub> = 80 ns	780		
			t <sub>RAC</sub> = 100 ns	700		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \cong V_{\text{IH(MIN.)}}$ I <sub>O</sub> = 0 mA		32	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \cong V_{\text{CC}} - 0.2 \text{ V}$ I <sub>O</sub> = 0 mA		16		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \cong V_{\text{IH(MIN.)}}$ t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1 020	mA	3,4,5,7
			t <sub>RAC</sub> = 70 ns	860		
			t <sub>RAC</sub> = 80 ns	780		
			t <sub>RAC</sub> = 100 ns	700		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$ , $\overline{\text{CAS}}$ Cycling t <sub>PC</sub> = t <sub>PC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	780	mA	3,4,6
			t <sub>RAC</sub> = 70 ns	700		
			t <sub>RAC</sub> = 80 ns	620		
			t <sub>RAC</sub> = 100 ns	540		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1 020	mA	3,4
			t <sub>RAC</sub> = 70 ns	860		
			t <sub>RAC</sub> = 80 ns	780		
			t <sub>RAC</sub> = 100 ns	700		
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 5.5 V all other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	I/O0 to I/O31 is disabled (Hi-Z) V <sub>O</sub> = 0 to 5.5 V	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -5.0 mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +4.2 mA		0.4	V	

[MC-422000A36 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	1 180	mA	3,4,7
			$t_{\text{RAC}} = 80 \text{ ns}$	1 060		
			$t_{\text{RAC}} = 100 \text{ ns}$	940		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $I_o = 0 \text{ mA}$		48	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		24		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	1 180	mA	3,4,5,7
			$t_{\text{RAC}} = 80 \text{ ns}$	1 060		
			$t_{\text{RAC}} = 100 \text{ ns}$	940		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}, \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	980	mA	3,4,6
			$t_{\text{RAC}} = 80 \text{ ns}$	860		
			$t_{\text{RAC}} = 100 \text{ ns}$	740		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	1 180	mA	3,4
			$t_{\text{RAC}} = 80 \text{ ns}$	1 060		
			$t_{\text{RAC}} = 100 \text{ ns}$	940		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	I/O0 to I/O35 is disabled (Hi-Z) $V_o = 0 \text{ to } 5.5 \text{ V}$	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9, 18

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		t <sub>RAC</sub> = 100 ns		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Read or Write Cycle Time	t <sub>RC</sub>	120		140		160		190		ns		
Fast Page Mode Cycle Time (Read or Write)	t <sub>PC</sub>	40		45		50		60		ns		
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80		100	ns	10,11	
Access Time from $\overline{\text{CAS}}$ (Falling Edge)	MC-422000A32 MC-422000A36	t <sub>CAC</sub>		15		20		20		25	ns	10,11
Access Time from Column Address	t <sub>AA</sub>		30		35		40		50	ns	10,11	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		35		40		45		55	ns	11	
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	17	50	ns	10	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		0		ns	11	
Output Buffer Turn-off Delay Time ( $\overline{\text{CAS}}$ )	t <sub>OFF</sub>	0	15	0	15	0	20	0	25	ns	12	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns		
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	50		60		70		80		ns		
$\overline{\text{RAS}}$ Pulse Width (Random Read, Write Cycle)	t <sub>RAS</sub>	60	10 000	70	10 000	80	10 000	100	10 000	ns		
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125 000	70	125 000	80	125 000	100	125 000	ns		
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	20		20		20		25		ns		
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	20	10 000	20	10 000	20	10 000	25	10 000	ns		
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		100		ns		
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	MC-422000A32 MC-422000A36	t <sub>RCD</sub>	20	40	20	50	25	60	25	90	ns	10
										75		
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	10		10		10		10		ns	13	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		10		ns		
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		10		ns		
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	10		10		10		10		ns		
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35		40		45		55		ns		
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		0		ns		
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		12		ns		
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		0		ns		
Column Address Hold Time	MC-422000A32 MC-422000A36	t <sub>CAH</sub>	15		15		15		20	ns		
					17		20					
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		50		ns		
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		0		ns		
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	10		10		10		10		ns	14	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		0		ns	14	
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	15		15		15		20		ns	15	
Data-in Setup Time	t <sub>DS</sub>	0		0		0		0		ns	16	
Data-in Hold Time	MC-422000A32 MC-422000A36	t <sub>DH</sub>	15	15		15		20	ns	16		
						20						
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		0		ns	17	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CSR</sub>	10		10		10		10		ns		
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CHR</sub>	15		15		15		20		ns		
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		10		ns		
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		20		ns		
Refresh Time	t <sub>REF</sub>		16		16		16		16	ms		


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$  and  $t_{CC5}$  depend on cycle rates (  $t_{RC}$  and  $t_{PC}$  ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_T = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows :

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ , $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ , $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$

$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \geq t_{RCD(\text{MAX.})}$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirement should be applied for  $\overline{\text{RAS}}$  /  $\overline{\text{CAS}}$  cycles preceded by any cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
18. The column "trac = 60 ns" is not applicable to MC-422000A36.



## Timing Chart

Please refer to Timing Chart 2, page 375.

Package Drawings

MC-422000A32B, 422000A32F

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)




M72B-50A22-1


ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R 2.0	R 0.079
S	∅3.18	∅0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	6.5 MIN.	0.255 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.75 MIN.	0.147 MIN.

(Not Applicable)

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)




M72B-50A20-1




ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.354 MAX.
P	R 2.0	R 0.079
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.32 MIN.	0.209 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.75 MIN.	0.147 MIN.

MC-422000A36BJ, 422000A36FJ

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



M72B-50A44



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	31.75	1.250
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	3.17 MIN.	0.124 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.



# MOS INTEGRATED CIRCUIT

## MC-424000A32, 424000A36 SERIES

### 4 M-WORD BY 32-BIT, 4 M-WORD BY 36-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-424000A32 series is a 4,194,304 words by 32 bits dynamic RAM module on which 8 pieces of 16 M DRAM:  $\mu$ PD4217400 are assembled.

The MC-424000A36 series is a 4,194,304 words by 36 bits dynamic RAM module on which 8 pieces of 16 M DRAM:  $\mu$ PD4217400 and 4 pieces of 4 M DRAM:  $\mu$ PD424100 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 4,194,304 words by 32 bits organization (MC-424000A32 series)
- 4,194,304 words by 36 bits organization (MC-424000A36 series)
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-424000A32-60	60 ns	110 ns	4,840 mW	44 mW (CMOS level input)
MC-424000A32-70	70 ns	130 ns	4,400 mW	
MC-424000A32-80	80 ns	150 ns	3,960 mW	
MC-424000A36-60	60 ns	110 ns	7,480 mW	66 mW (CMOS level input)
MC-424000A36-70	70 ns	130 ns	6,600 mW	
MC-424000A36-80	80 ns	150 ns	5,940 mW	

- 2,048 refresh cycles/32 ms
- 2,048 refresh cycles/16 ms (MC-424000A36 burst refresh)
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm 0.5$  V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

**[MC-424000A32 series]**

Part number	Access time (MAX.)	Package	Mounted devices
MC-424000A32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	8 pieces of $\mu$ PD4217400LA (300 mil SOJ)  [Single side]
MC-424000A32B-70	70 ns		
MC-424000A32B-80	80 ns		
MC-424000A32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-424000A32F-70	70 ns		
MC-424000A32F-80	80 ns		

**[MC-424000A36 series]**

Part number	Access time (MAX.)	Package	Mounted devices
MC-424000A36BE-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	8 pieces of $\mu$ PD4217400LA (300 mil SOJ) 4 pieces of $\mu$ PD424100LA (300 mil SOJ)  [Double side]
MC-424000A36BE-70	70 ns		
MC-424000A36BE-80	80 ns		
MC-424000A36FE-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-424000A36FE-70	70 ns		
MC-424000A36FE-80	80 ns		
MC-424000A36BJ-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	8 pieces of $\mu$ PD4217400LA (300 mil SOJ) 4 pieces of $\mu$ PD424100LA (300 mil SOJ)  [Single side]
MC-424000A36BJ-70	70 ns		
MC-424000A36BJ-80	80 ns		
MC-424000A36FJ-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-424000A36FJ-70	70 ns		
MC-424000A36FJ-80	80 ns		

**Quality Grade**


Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configuration

[MC-424000A32 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A10 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{CAS0}} - \overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{RAS0}}, \overline{\text{RAS2}}$  : Row Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD0	67	GND	GND	GND
PD1	68	NC	NC	NC
PD2	69	NC	GND	NC
PD3	70	NC	NC	GND

[MC-424000A36 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)



- A0 - A10 : Address Inputs
- I/O0 - I/O35 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0, RAS2 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection


The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD0	67	GND	GND	GND
PD1	68	NC	NC	NC
PD2	69	NC	GND	NC
PD3	70	NC	NC	GND


Block Diagram

[MC-42400A32 series]

Remark D0 - D7 :  $\mu$ PD4217400



[MC-424000A36 series]



Remark D0 - D7 :  $\mu$ PD4217400  
M0 - M3 :  $\mu$ PD424100

Electrical Specifications **Notes 1, 2**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$	MC-424000A32	8	W
		MC-424000A36	12	
Operating temperature	$T_{opt}$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Ambient temperature	$T_a$		0		70	°C

**Capacitance ( $T_a = +25$  °C,  $f = 1$  MHz)**

**[MC-424000A32 series]**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			68	pF
	$C_{I2}$	$\overline{WE}$			76	
	$C_{I3}$	$\overline{RAS0}, \overline{RAS2}$			43	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			29	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			17	pF

**[MC-424000A36 series]**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			88	pF
	$C_{I2}$	$\overline{WE}$			104	
	$C_{I3}$	$\overline{RAS0}, \overline{RAS2}$			57	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			36	
Data Input/Output capacitance	$C_{I/O1}$	I/O0 - I/O7, I/O9 - I/O16, I/O18 - I/O25, I/O27 - I/O34			17	pF
	$C_{I/O2}$	I/O8, I/O17, I/O26, I/O35			22	

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

[MC-424000A32 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$	t <sub>RAC</sub> = 60 ns	880	mA	3, 4, 7
			t <sub>RAC</sub> = 70 ns	800		
			t <sub>RAC</sub> = 80 ns	720		
Standby current	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}$ $I_O = 0 \text{ mA}$		16	mA	
		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ $I_O = 0 \text{ mA}$		8		
$\overline{RAS}$ only refresh current	I <sub>CC3</sub>	$\overline{RAS}$ Cycling $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$	t <sub>RAC</sub> = 60 ns	880	mA	3, 4, 5, 7
			t <sub>RAC</sub> = 70 ns	800		
			t <sub>RAC</sub> = 80 ns	720		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling $t_{PC} = t_{PC(MIN.)}$ $I_O = 0 \text{ mA}$	t <sub>RAC</sub> = 60 ns	560	mA	3, 4, 6
			t <sub>RAC</sub> = 70 ns	480		
			t <sub>RAC</sub> = 80 ns	400		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I <sub>CC5</sub>	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_O = 0 \text{ mA}$	t <sub>RAC</sub> = 60 ns	880	mA	3, 4
			t <sub>RAC</sub> = 70 ns	800		
			t <sub>RAC</sub> = 80 ns	720		
Input leakage current	I <sub>I(IJ)</sub>	$V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(IJ)</sub>	$V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_O = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_O = +4.2 \text{ mA}$		0.4	V	

[MC-424000A36 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,360	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,200		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,080		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_o = 0 \text{ mA}$		24	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		12		
RAS only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,360	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,200		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,080		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	920	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	800		
			$t_{\text{RAC}} = 80 \text{ ns}$	680		
CAS before RAS refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,360	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	1,200		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,080		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

[MC-424000A32 series]

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Fast Page Mode Cycle Time	t <sub>FC</sub>	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>TCAC</sub>		15		18		20	ns	10, 11
Access Time Column Address	t <sub>TAA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>TACP</sub>		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>TRAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>TCLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>TOFF</sub>	0	15	0	15	0	20	ns	12
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>TRP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>TRSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>TCAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>TCSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>TRCD</sub>	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>TRCP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>TCPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>TCP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>TRPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>TRHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>TASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>TRAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>TASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>TCAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TRAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>TRCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>TRRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TRCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TWCH</sub>	10		10		15		ns	15
Data-in Setup Time	t <sub>TDS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>TDH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>TWCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TC SR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TCHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>TWSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>TWHR</sub>	15		15		15		ns	
Refresh Time	t <sub>TREF</sub>		32		32		32	ms	


[MC-424000A36 series]

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		150		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	trac		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		15		20		20	ns	10, 11
Access Time Column Address	tAA		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tACP		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	trAD	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tCLZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	toFF	0	15	0	15	0	20	ns	12
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	trP	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	trAS	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	trASP	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trSH	20		20		20		ns	
$\overline{\text{CAS}}$ Pulse Width	tcAS	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tCSH	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	trCD	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tcRP	10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcPN	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcP	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trPC	10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trHCP	35		40		45		ns	
Row Address Setup Time	tASR	0		0		0		ns	
Row Address Hold Time	trAH	10		10		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30		35		40		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twCH	15		15		15		ns	15
Data-in Setup Time	tDS	0		0		0		ns	16
Data-in Hold Time	tDH	15		15		15		ns	16
Write Command Setup Time	twCS	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCHR	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	twSR	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	twHR	15		15		15		ns	
Refresh Time	Distributed refresh	tREF	32		32		32	ms	
	Burst refresh		16		16		16	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$  and  $t_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{RAC (MAX.)}}$	$t_{\text{RAC (MAX.)}}$
$t_{\text{RAD}} > t_{\text{RAD (MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD (MAX.)}}$	$t_{\text{TAA (MAX.)}}$	$t_{\text{RAD}} + t_{\text{TAA (MAX.)}}$
$t_{\text{RCD}} > t_{\text{RCD (MAX.)}}$	$t_{\text{CAC (MAX.)}}$	$t_{\text{RCD}} + t_{\text{CAC (MAX.)}}$

$t_{\text{RAD (MAX.)}}$  and  $t_{\text{RCD (MAX.)}}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{TAA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD (MAX.)}}$  and  $t_{\text{RCD}} \geq t_{\text{RCD (MAX.)}}$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFF (MAX.)}}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{\text{CRP (MIN.)}}$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{\text{RCH (MIN.)}}$  or  $t_{\text{RRH (MIN.)}}$  should be met in read cycles.
15. In early write cycles,  $t_{\text{WCH (MIN.)}}$  should be met.
16.  $t_{\text{DS (MIN.)}}$  and  $t_{\text{DH (MIN.)}}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS (MIN.)}}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.



## Timing Chart

Please refer to Timing Chart 2, page 375.

Package Drawings

[MC-424000A32B, 424000A32F]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)





ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19±0.13	3.984 <sup>+0.005</sup> <sub>-0.006</sub>
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R1.57	R0.062
R	3.38±0.13	0.133 <sup>+0.006</sup> <sub>-0.005</sub>
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.5 MIN.	0.216 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72B-50A54

[MC-424000A36BE, 424000A36FE]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)





ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.08 MIN.	0.200 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.

M72B-50A47

[MC-424000A36BJ, 424000A36FJ]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	31.75	1.250
N	5.08 MAX.	0.200 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	3.17 MIN.	0.124 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.

M72B-50A51-1

# MOS INTEGRATED CIRCUIT

## MC-428000A32, 428000A36 SERIES

### 8 M-WORD BY 32-BIT, 8 M-WORD BY 36-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-428000A32 series is a 8,388,608 words by 32 bits dynamic RAM module on which 16 pieces of 16 M DRAM:  $\mu$ PD4217400 are assembled.

The MC-428000A36 series is a 8,388,608 words by 36 bits dynamic RAM module on which 16 pieces of 16 M DRAM:  $\mu$ PD4217400 and 8 pieces of 4 M DRAM:  $\mu$ PD424100 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 8,388,608 words by 32 bits organization (MC-428000A32 series)
- 8,388,608 words by 36 bits organization (MC-428000A36 series)
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-428000A32-60	60 ns	110 ns	5,170 mW	88 mW (CMOS level input)
MC-428000A32-70	70 ns	130 ns	4,730 mW	
MC-428000A32-80	80 ns	150 ns	4,290 mW	
MC-428000A36-60	60 ns	110 ns	7,810 mW	132 mW (CMOS level input)
MC-428000A36-70	70 ns	130 ns	6,930 mW	
MC-428000A36-80	80 ns	150 ns	6,270 mW	

- 2,048 refresh cycles/32 ms
- 2,048 refresh cycles/16 ms (MC-428000A36 burst refresh)
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

**[MC-428000A32 series]**

Part number	Access time (MAX.)	Package	Mounted devices
MC-428000A32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	16 pieces of $\mu$ PD4217400LA (300 mil SOJ)  [Double side]
MC-428000A32B-70	70 ns		
MC-428000A32B-80	80 ns		
MC-428000A32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-428000A32F-70	70 ns		
MC-428000A32F-80	80 ns		

**[MC-428000A36 series]**

Part number	Access time (MAX.)	Package	Mounted devices
MC-428000A36BJ-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	16 pieces of $\mu$ PD4217400LA (300 mil SOJ)  8 pieces of $\mu$ PD424100LA (300 mil SOJ)  [Double side]
MC-428000A36BJ-70	70 ns		
MC-428000A36BJ-80	80 ns		
MC-428000A36FJ-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-428000A36FJ-70	70 ns		
MC-428000A36FJ-80	80 ns		

**Quality Grade**


Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations

[MC-428000A32 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A10 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0 - RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD0	67	NC	NC	NC
PD1	68	GND	GND	GND
PD2	69	NC	GND	NC
PD3	70	NC	NC	GND

[MC-428000A36 series]

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A10 : Address Inputs
- I/O0 - I/O35 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0 - RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply.
- GND : Ground
- NC : No connection


The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD0	67	NC	NC	NC
PD1	68	GND	GND	GND
PD2	69	NC	GND	NC
PD3	70	NC	NC	GND


**Block Diagrams**  
[MC-42800A32 series]



Remark D0 - D15:  $\mu$ PD4217400



[MC-428000A36 series]



Remark D0 - D15:  $\mu$ PD4217400  
M0 - M7:  $\mu$ PD424100

- A0 - A10  $\longrightarrow$  D0 - D15, M0 - M7
- $\overline{WE}$   $\longrightarrow$  D0 - D15, M0 - M7
- Vcc  $\longrightarrow$  D0 - D15, M0 - M7
- GND  $\longrightarrow$  D0 - D15, M0 - M7
- C0 - C23

## Electrical Specifications Notes 1, 2

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$	MC-428000A32	16	W
		MC-428000A36	24	
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

## [MC-428000A32 series]

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			121	pF
	$C_{I2}$	$\overline{WE}$			137	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			48	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			48	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			29	pF

## [MC-428000A36 series]

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			161	pF
	$C_{I2}$	$\overline{WE}$			193	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			62	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			62	
Data Input/Output capacitance	$C_{I/O1}$	I/O0 - I/O7, I/O9 - I/O16, I/O18 - I/O25, I/O27 - I/O34			29	pF
	$C_{I/O2}$	I/O8, I/O17, I/O26, I/O35			39	

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

[MC-428000A32 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling t <sub>RC</sub> = t <sub>RC</sub> (MIN.) I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	940	mA	3, 4, 7
			t <sub>TRAC</sub> = 70 ns	860		
			t <sub>TRAC</sub> = 80 ns	780		
Standby current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}$ (MIN.) I <sub>O</sub> = 0 mA		32	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2$ V I <sub>O</sub> = 0 mA		16		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{IH}$ (MIN.) t <sub>RC</sub> = t <sub>RC</sub> (MIN.) I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	940	mA	3, 4, 5, 7
			t <sub>TRAC</sub> = 70 ns	860		
			t <sub>TRAC</sub> = 80 ns	780		
Operating current (Fast page mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{IL}$ (MAX.), $\overline{\text{CAS}}$ Cycling t <sub>PC</sub> = t <sub>PC</sub> (MIN.) I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	620	mA	3, 4, 6
			t <sub>TRAC</sub> = 70 ns	540		
			t <sub>TRAC</sub> = 80 ns	460		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$\overline{\text{RAS}}$ Cycling t <sub>RC</sub> = t <sub>RC</sub> (MIN.) I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	940	mA	3, 4
			t <sub>TRAC</sub> = 70 ns	860		
			t <sub>TRAC</sub> = 80 ns	780		
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 5.5 V All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	V <sub>O</sub> = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -5.0 mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +4.2 mA		0.4	V	

[MC-428000A36 series]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,420	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,260		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,140		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $I_o = 0 \text{ mA}$		48	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		24		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,420	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,260		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,140		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}} (\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	980	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
			$t_{\text{RAC}} = 80 \text{ ns}$	740		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,420	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	1,260		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,140		
Input leakage current	I <sub>I (L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O (L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

[MC-428000A32 series]

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>TRC</sub>	110		130		150		ns	
Fast Page Mode Cycle Time	t <sub>TPC</sub>	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>TCAC</sub>		15		18		20	ns	10, 11
Access Time Column Address	t <sub>TAA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>TACP</sub>		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>TRAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>TOFF</sub>	0	15	0	15	0	20	ns	12
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>TRP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>TRSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>TCAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>TCSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>TRCD</sub>	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>TRCP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>TCPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>TCP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>TRPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>TRHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>TRASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>TRAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>TASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>TCAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TRAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>TRCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>TRRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TRCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TWCH</sub>	10		10		15		ns	15
Data-in Setup Time	t <sub>TDS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>TDH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>TWCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TCSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TCHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>TWSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>TWHR</sub>	15		15		15		ns	
Refresh Time	t <sub>TREF</sub>		32		32		32	ms	


[MC-428000A36 series]

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>OFF</sub>	0	15	0	15	0	20	ns	12
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAW</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	20		20		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	15		15		15		ns	15
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	15		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	Distributed refresh	t <sub>REF</sub>		32		32		ms	
	Burst refresh			16		16		ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_T = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$

$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \geq t_{RCD(\text{MAX.})}$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.



## Timing Chart

Please refer to Timing Chart 2, page 375.

Package Drawings

[MC-428000A32B, 428000A32F]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)





ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19±0.13	3.984 <sup>+0.005</sup> <sub>-0.006</sub>
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
R	3.38±0.13	0.133 <sup>+0.006</sup> <sub>-0.005</sub>
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.5 MIN.	0.216 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72B-50A55

[MC-428000A36BJ, 428000A36FJ]

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	31.75	1.250
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	3.17 MIN.	0.124 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.

M72B-50A50



# 4 Byte SIMM [Hyper Page (EDO)]



**1 M-WORD BY 32-BIT DYNAMIC RAM MODULE  
HYPER PAGE MODE (EDO)**

**Description**

The MC-421000F32 is a 1,048,576 words by 32 bits dynamic RAM module on which 2 pieces of 16M DRAM:  $\mu$ PD4218165 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

**Features**

- Hyper page mode (EDO)
- 1,048,576 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-421000F32-60	60 ns	104 ns	25 ns	1,760 mW	11 mW
MC-421000F32-70	70 ns	124 ns	30 ns	1,650 mW	(CMOS level input)


- 1,024 refresh cycle / 16ms
- CAS before RAS refresh, RAS only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000F32BA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating(HAL)	2 pieces of $\mu$ PD4218165LE (400mil SOJ) [Single side]
MC-421000F32BA-70	70 ns		
MC-421000F32FA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-421000F32FA-70	70 ns		

**Pin Configuration**

**72-pin Single In-line Memory Module Socket Type (Edge connector : Solder coating, Gold plating)**




- A0-A9 : Address Inputs
- I/O0-I/O31 : Data Inputs/Outputs
- CAS0-CAS3 : Column Address Strobe
- RAS0,RAS2 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access times.

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD0	67	GND	GND
PD1	68	GND	GND
PD2	69	NC	GND
PD3	70	NC	NC

Block Diagram



**Electrical Specifications**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-1.0 to +7.0	V
Supply Voltage	$V_{CC}$		-1.0 to +7.0	V
Output Current	$I_O$		50	mA
Power Dissipation	$P_D$		2	W
Operating Ambient Temperature	$T_A$		0 to +70	°C
Storage Temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		4.5	5.0	5.5	V
High Level Input Voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	$V_{IL}$		-1.0		+0.8	V
Operating Ambient Temperature	$T_A$		0		70	°C

**Capacitance ( $T_a = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{I1}$	A0 - A9			30	pF
	$C_{I2}$	$\overline{WE}$			34	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			22	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS3}$			22	
Data Input/Output Capacitance	$C_{I/O}$	I/O0 - I/O31			20	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	320	mA	1,2,3
			$t_{\text{RAC}} = 70 \text{ ns}$	300		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		4	mA	
				2		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	320	mA	1,2,3,4
			$t_{\text{RAC}} = 70 \text{ ns}$	300		
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	220	mA	1,2,5
			$t_{\text{RAC}} = 70 \text{ ns}$	200		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	320	mA	1,2
			$t_{\text{RAC}} = 70 \text{ ns}$	300		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	

- Notes**
1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  2. Specified values are obtained with outputs unloaded.
  3. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$  and  $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ .
  4. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  5. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTLs.

**Common to Read, Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	104	—	124	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10 000	70	10 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10 000	12	10 000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RC</sub> D	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RA</sub> D	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CR</sub> P	5	—	5	—	ns	2
Row Address Setup Time	t <sub>AS</sub> R	0	—	0	—	ns	
Row Address Hold Time	t <sub>RA</sub> H	10	—	10	—	ns	
Column Address Setup Time	t <sub>AS</sub> C	0	—	0	—	ns	
Column Address Hold Time	t <sub>CA</sub> H	10	—	12	—	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CL</sub> Z	0	—	0	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	50	1	50	ns	
Refresh Time	t <sub>RE</sub> F	—	16	—	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$
$\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{AA}}(\text{MAX.})$	$\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$
$\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{CAC}}(\text{MAX.})$	$\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$

$\text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $\text{t}_{\text{RAC}}$ ,  $\text{t}_{\text{AA}}$  or  $\text{t}_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

**2.**  $\text{t}_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$\text{t}_{\text{RAC}} = 60 \text{ ns}$		$\text{t}_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$\text{t}_{\text{RAC}}$	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	$\text{t}_{\text{CAC}}$	—	15	—	18	ns	1
Access Time from Column Address	$\text{t}_{\text{AA}}$	—	30	—	35	ns	1
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$\text{t}_{\text{RAL}}$	30	—	35	—	ns	
Read Command Setup Time	$\text{t}_{\text{RCS}}$	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$\text{t}_{\text{RRH}}$	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$\text{t}_{\text{RCH}}$	0	—	0	—	ns	2

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$
$\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{AA}}(\text{MAX.})$	$\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$
$\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{CAC}}(\text{MAX.})$	$\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$

$\text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $\text{t}_{\text{RAC}}$ ,  $\text{t}_{\text{AA}}$  or  $\text{t}_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

**2.** Either  $\text{t}_{\text{RCH}}(\text{MIN.})$  or  $\text{t}_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.

**Write Cycle**

Parameter	Symbol	t <sub>rac</sub> = 60 ns		t <sub>rac</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	10	—	10	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	ns	1
Data-in Setup Time	t <sub>ds</sub>	0	—	0	—	ns	2
Data-in Hold Time	t <sub>dh</sub>	10	—	10	—	ns	2

- Notes**
1. If  $twcs \geq twcs_{(MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  2.  $t_{ds(MIN.)}$  and  $t_{dh(MIN.)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles.

**Hyper Page Mode**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	—	30	—	ns	1
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125 000	70	125000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>H<sub>CAS</sub></sub>	10	10 000	12	10 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	—	35	—	40	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35	—	40	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	2,3
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	—	10	—	ns	3
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OF<sub>R</sub></sub>	0	13	0	15	ns	2.3
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OF<sub>C</sub></sub>	0	13	0	15	ns	2.3

- Notes**
- t<sub>HPC(MIN.)</sub> is applied to access time from  $\overline{\text{CAS}}$
  - t<sub>OF<sub>C</sub>(MAX.)</sub>, t<sub>OF<sub>R</sub>(MAX.)</sub> and t<sub>WEZ(MAX.)</sub> define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
  - To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  as follows. The effective specification depends on state of each signal.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are Inactive (at the end of read cycle)
      - $\overline{\text{WE}}$  : inactive
      - t<sub>OF<sub>C</sub></sub> is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.
      - t<sub>OF<sub>R</sub></sub> is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive(at the end of read cycle)
      - $\overline{\text{WE}}$  : active and either t<sub>RRH</sub> or t<sub>RCH</sub> must be met... t<sub>WEZ</sub> and t<sub>WPZ</sub> is effective.

**Refresh Cycle**



Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t <sub>CSR</sub>	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	—	5	—	ns	
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t <sub>WHR</sub>	15	—	15	—	ns	

## Timing Chart

Please refer to Timing Chart 3, page 385.

Package Drawings

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.
Y	3.17 MIN.	0.124 MIN.

M72B-50A46

## 2 M-WORD BY 32-BIT DYNAMIC RAM MODULE HYPER PAGE MODE (EDO)

### Description

The MC-422000F32 is a 2,097,152 words by 32 bits dynamic RAM module on which 4 pieces of 16M DRAM:  $\mu$ PD4218165 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- Hyper page mode (EDO)
- 2,097,152 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-422000F32-60	60 ns	104 ns	25 ns	1,782 mW	22 mW
MC-422000F32-70	70 ns	124 ns	30 ns	1,122 mW	(CMOS level input)


- $\overline{1,024}$  refresh cycle / 16ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000F32BA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating(HAL)	4 pieces of $\mu$ PD4218165LE (400mil SOJ) [Single side]
MC-422000F32BA-70	70 ns		
MC-422000F32FA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-422000F32FA-70	70 ns		

**Pin Configuration**

**72-pin Single In-line Memory Module Socket Type (Edge connector : Solder coating, Gold plating)**




- A0-A9 : Address Inputs
- I/O0-I/O31 : Data Inputs/Outputs
- CAS0-CAS3 : Column Address Strobe
- RAS0-RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access times.

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD0	67	NC	NC
PD1	68	NC	NC
PD2	69	NC	GND
PD3	70	NC	NC

Block Diagram

Remark D0-D3 :  $\mu$ PD4218165



**Electrical Specifications**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-1.0 to +7.0	V
Supply Voltage	$V_{CC}$		-1.0 to +7.0	V
Output Current	$I_O$		50	mA
Power Dissipation	$P_D$		4	W
Operating Ambient Temperature	$T_A$		0 to +70	°C
Storage Temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		4.5	5.0	5.5	V
High Level Input Voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	$V_{IL}$		-1.0		+0.8	V
Operating Ambient Temperature	$T_A$		0		70	°C

**Capacitance ( $T_a = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_1$	A0 - A9			40	pF
	$C_2$	$\overline{WE}$			48	
	$C_3$	$\overline{RAS0} - \overline{RAS3}$			22	
	$C_4$	$\overline{CAS0} - \overline{CAS3}$			29	
Data Input/Output Capacitance	$C_{I/O}$	I/O0 - I/O31			26	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	324	mA	1,2,3
			$t_{\text{RAC}} = 70 \text{ ns}$	304		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		8	mA	
				4		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	324	mA	1,2,3,4
			$t_{\text{RAC}} = 70 \text{ ns}$	304		
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	224	mA	1,2,5
			$t_{\text{RAC}} = 70 \text{ ns}$	204		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	324	mA	1,2
			$t_{\text{RAC}} = 70 \text{ ns}$	304		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	

- Notes**
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  - Specified values are obtained with outputs unloaded.
  - I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$  and  $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ .
  - I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  - I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTLs.

**Common to Read, Write Cycle**

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	trc	104	—	124	—	ns	
$\overline{\text{RAS}}$ Precharge Time	trp	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	tcpn	10	—	10	—	ns	
$\overline{\text{RAS}}$ Pulse Width	tras	60	10 000	70	10 000	ns	
$\overline{\text{CAS}}$ Pulse Width	tcas	10	10 000	12	10 000	ns	
$\overline{\text{RAS}}$ Hold Time	trsh	10	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time	tcsH	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	trcd	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	trad	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tcrp	5	—	5	—	ns	2
Row Address Setup Time	tasr	0	—	0	—	ns	
Row Address Hold Time	trah	10	—	10	—	ns	
Column Address Setup Time	tasc	0	—	0	—	ns	
Column Address Hold Time	tcaH	10	—	12	—	ns	
$\overline{\text{CAS}}$ to Data Setup Time	tclz	0	—	0	—	ns	
Transition Time (Rise and Fall)	tt	1	50	1	50	ns	
Refresh Time	tref	—	16	—	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	18	ns	1
Access Time from Column Address	$t_{\text{AA}}$	—	30	—	35	ns	1
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	—	35	—	ns	
Read Command Setup Time	$t_{\text{RCS}}$	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	ns	2

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.

**Write Cycle**

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	10	—	10	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	ns	1
Data-in Setup Time	tDS	0	—	0	—	ns	2
Data-in Hold Time	tDH	10	—	10	—	ns	2

- Notes**
1. If  $twcs \geq twcs_{(MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  2.  $tDS_{(MIN.)}$  and  $tDH_{(MIN.)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles.

**Hyper Page Mode**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	—	30	—	ns	1
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125 000	70	125000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>H<math>\overline{\text{CAS}}</math></sub>	10	10 000	12	10 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	—	35	—	40	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35	—	40	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	2,3
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	—	10	—	ns	3
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OF<math>\overline{\text{R}}</math></sub>	0	13	0	15	ns	2,3
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OF<math>\overline{\text{C}}</math></sub>	0	13	0	15	ns	2,3

- Notes**
- t<sub>HPC(MIN.)</sub> is applied to access time from  $\overline{\text{CAS}}$
  - t<sub>OF $\overline{\text{C}}$ (MAX.)</sub>, t<sub>OF $\overline{\text{R}}$ (MAX.)</sub> and t<sub>WEZ(MAX.)</sub> define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
  - To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  as follows. The effective specification depends on state of each signal.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are Inactive (at the end of read cycle)
 

$\overline{\text{WE}}$  : inactive

t<sub>OF $\overline{\text{C}}$</sub>  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.

t<sub>OF $\overline{\text{R}}$</sub>  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive(at the end of read cycle)
 

$\overline{\text{WE}}$  : active and either t<sub>RRH</sub> or t<sub>TRCH</sub> must be met... t<sub>WEZ</sub> and t<sub>WPZ</sub> is effective.

**Refresh Cycle**



Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t <sub>CSR</sub>	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	—	5	—	ns	
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t <sub>WHR</sub>	15	—	15	—	ns	

## Timing Chart

Please refer to Timing Chart 3, page 385.

Package Drawings

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.
Y	3.17 MIN.	0.124 MIN.

M72B-50A45

## 4 M-WORD BY 32-BIT DYNAMIC RAM MODULE HYPER PAGE MODE (EDO)

### Description

The MC-424000F32 is a 4,194,304 words by 32 bits dynamic RAM module on which 8 pieces of 16M DRAM:  $\mu$ PD4217405 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- Hyper page mode (EDO)
- 4,194,304 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-424000F32-60	60 ns	104 ns	25 ns	4,840 mW	44 mW
MC-424000F32-70	70 ns	124 ns	30 ns	4,400 mW	(CMOS level input)


- 2,048 refresh cycle / 32ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-424000F32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating(HAL)	8 pieces of $\mu$ PD4217405LA (300mil SOJ) [Single side]
MC-424000F32B-70	70 ns		
MC-424000F32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-424000F32F-70	70 ns		

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector : Solder coating, Gold plating)




- A0-A10 : Address Inputs
- I/O0-I/O31 : Data Inputs/Outputs
- $\overline{\text{CAS0-CAS3}}$  : Column Address Strobe
- $\overline{\text{RAS0,RAS2}}$  : Row Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access times.

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD0	67	GND	GND
PD1	68	NC	NC
PD2	69	NC	GND
PD3	70	NC	NC

Block Diagram



Remark D0 - D7 : μPD4217405

**Electrical Specifications**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-1.0 to +7.0	V
Supply Voltage	$V_{CC}$		-1.0 to +7.0	V
Output Current	$I_O$		50	mA
Power Dissipation	$P_D$		8	W
Operating Ambient Temperature	$T_A$		0 to +70	°C
Storage Temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		4.5	5.0	5.5	V
High Level Input Voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	$V_{IL}$		-1.0		+0.8	V
Operating Ambient Temperature	$T_A$		0		70	°C

**Capacitance ( $T_a = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{I1}$	A0 - A10			68	pF
	$C_{I2}$	$\overline{WE}$			76	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			43	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS3}$			29	
Data Input/Output Capacitance	$C_{I/O}$	I/O0 - I/O31			17	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	880	mA	1,2,3
			$t_{RAC} = 70 \text{ ns}$	800		
Standby current	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		16	mA	
				8		
$\overline{RAS}$ only refresh current	I <sub>CC3</sub>	$\overline{RAS}$ Cycling $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	880	mA	1,2,3,4
			$t_{RAC} = 70 \text{ ns}$	800		
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX.)}$ $\overline{CAS}$ Cycling $t_{HPC} = t_{HPC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	720	mA	1,2,5
			$t_{RAC} = 70 \text{ ns}$	640		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I <sub>CC5</sub>	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	880	mA	1,2
			$t_{RAC} = 70 \text{ ns}$	800		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	

- Notes**
1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  2. Specified values are obtained with outputs unloaded.
  3. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL(MAX.)}$  and  $\overline{CAS} \geq V_{IH(MIN.)}$ .
  4. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  5. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 2 TTLs.

**Common to Read, Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	104	—	124	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10 000	70	10 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10 000	12	10 000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	ns	2
Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	—	0	—	ns	
Transition Time (Rise and Fall)	t <sub>r</sub>	1	50	1	50	ns	
Refresh Time	t <sub>REF</sub>	—	16	—	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	18	ns	1
Access Time from Column Address	$t_{\text{AA}}$	—	30	—	35	ns	1
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	—	35	—	ns	
Read Command Setup Time	$t_{\text{RCS}}$	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	ns	2

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twch	10	—	10	—	ns	
$\overline{\text{WE}}$ Setup Time	twcs	0	—	0	—	ns	1
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	ns	2
Data-in Hold Time	t <sub>DH</sub>	10	—	10	—	ns	2

- Notes**
1. If  $twcs \cong twcs_{(MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  2.  $t_{DS(MIN.)}$  and  $t_{DH(MIN.)}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.

## Hyper Page Mode

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	—	30	—	ns	1
RAS Pulse Width	t <sub>RASP</sub>	60	125 000	70	125000	ns	
CAS Pulse Width	t <sub>HCAS</sub>	10	10 000	12	10 000	ns	
CAS Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	—	35	—	40	ns	
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	35	—	40	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	ns	
Output Buffer Turn-off Delay from WE	t <sub>WEZ</sub>	0	13	0	15	ns	2,3
WE Pulse Width	t <sub>WPZ</sub>	10	—	10	—	ns	3
Output Buffer Turn-off Delay from RAS	t <sub>OFR</sub>	0	13	0	15	ns	2,3
Output Buffer Turn-off Delay from CAS	t <sub>OFC</sub>	0	13	0	15	ns	2,3

- Notes**
- t<sub>HPC(MIN.)</sub> is applied to access time from  $\overline{\text{CAS}}$
  - t<sub>OFC(MAX.)</sub>, t<sub>OFR(MAX.)</sub> and t<sub>WEZ(MAX.)</sub> define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
  - To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  as follows. The effective specification depends on state of each signal.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are Inactive (at the end of read cycle)
 

WE : inactive

t<sub>OFC</sub> is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.

t<sub>OFR</sub> is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive(at the end of read cycle)
 

WE : active and either t<sub>RRH</sub> or t<sub>RCH</sub> must be met... t<sub>WEZ</sub> and t<sub>WPZ</sub> is effective.

## Refresh Cycle



Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t <sub>CSR</sub>	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t <sub>CHR</sub>	10	—	10	—	ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5	—	5	—	ns	
WE Hold Time	t <sub>WHR</sub>	15	—	15	—	ns	
WE Setup Time	t <sub>WSR</sub>	10	—	10	—	ns	

## Timing Chart

Please refer to Timing Chart 4, page 397.

Package Drawings

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19±0.13	3.984 <sup>+0.005</sup> <sub>-0.006</sub>
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R1.57	R0.062
R	3.38±0.13	0.133 <sup>+0.008</sup> <sub>-0.005</sub>
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.5 MIN.	0.216 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72B-50A54

**8 M-WORD BY 32-BIT DYNAMIC RAM MODULE  
HYPER PAGE MODE (EDO)**

**Description**

The MC-428000F32 is a 8,388,608 words by 32 bits dynamic RAM module on which 16 pieces of 16M DRAM:  $\mu$ PD4217405 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

**Features**

- Hyper page mode (EDO)
- 8,388,608 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-428000F32-60	60 ns	104 ns	25 ns	5,170 mW	88 mW
MC-428000F32-70	70 ns	124 ns	30 ns	4,730 mW	(CMOS level input)


- $\underline{2,048}$  refresh cycle / 32ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-428000F32B-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating(HAL)	16 pieces of $\mu$ PD4217405LA (300mil SOJ) [Single side]
MC-428000F32B-70	70 ns		
MC-428000F32F-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-428000F32F-70	70 ns		

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector : Solder coating, Gold plating)




- A0-A10 : Address Inputs
- I/O0-I/O31 : Data Inputs/Outputs
- CAS0-CAS3 : Column Address Strobe
- RAS0-RAS3 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD0 to PD3) depends on access times.

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD0	67	NC	NC
PD1	68	GND	GND
PD2	69	NC	GND
PD3	70	NC	NC

Block Diagram



Remark D0 - D15:  $\mu$ PD4217405

**Electrical Specifications**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-1.0 to +7.0	V
Supply Voltage	$V_{CC}$		-1.0 to +7.0	V
Output Current	$I_O$		50	mA
Power Dissipation	$P_D$		16	W
Operating Ambient Temperature	$T_A$		0 to +70	°C
Storage Temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		4.5	5.0	5.5	V
High Level Input Voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	$V_{IL}$		-1.0		+0.8	V
Operating Ambient Temperature	$T_A$		0		70	°C

**Capacitance ( $T_a = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{I1}$	A0 - A10			121	pF
	$C_{I2}$	$\overline{WE}$			137	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			48	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			48	
Data Input/Output Capacitance	$C_{I/O}$	I/O0 - I/O31			29	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	940	mA	1,2,3
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \cong V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \cong V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		32	mA	
				16		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \cong V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	940	mA	1,2,3,4
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \cong V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	780	mA	1,2,5
			$t_{\text{RAC}} = 70 \text{ ns}$	700		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	940	mA	1,2
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	

- Notes**
1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  2. Specified values are obtained with outputs unloaded.
  3. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \cong V_{\text{IL}}(\text{MAX.})$  and  $\overline{\text{CAS}} \cong V_{\text{IH}}(\text{MIN.})$ .
  4. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  5. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 2 TTLs.

**Common to Read, Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	104	—	124	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10 000	70	10 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10 000	12	10 000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	ns	2
Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	—	0	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	50	1	50	ns	
Refresh Time	t <sub>REF</sub>	—	16	—	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tRAC (MAX.)}$	$\text{tRAC (MAX.)}$
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tAA (MAX.)}$	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	$\text{tCAC (MAX.)}$	$\text{trCD} + \text{tCAC (MAX.)}$

$\text{trAD(MAX.)}$  and  $\text{trCD(MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $\text{tRAC}$ ,  $\text{tAA}$  or  $\text{tCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{trAD} \geq \text{trAD(MAX.)}$  and  $\text{trCD} \geq \text{trCD(MAX.)}$  will not cause any operation problems.

**2.**  $\text{tCRP(MIN.)}$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$\text{trAC} = 60 \text{ ns}$		$\text{trAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$\text{tRAC}$	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	$\text{tCAC}$	—	15	—	18	ns	1
Access Time from Column Address	$\text{tAA}$	—	30	—	35	ns	1
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$\text{tRAL}$	30	—	35	—	ns	
Read Command Setup Time	$\text{tRCS}$	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$\text{tRRH}$	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$\text{tRCH}$	0	—	0	—	ns	2

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tRAC (MAX.)}$	$\text{tRAC (MAX.)}$
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tAA (MAX.)}$	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	$\text{tCAC (MAX.)}$	$\text{trCD} + \text{tCAC (MAX.)}$

$\text{trAD(MAX.)}$  and  $\text{trCD(MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $\text{tRAC}$ ,  $\text{tAA}$  or  $\text{tCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{trAD} \geq \text{trAD(MAX.)}$  and  $\text{trCD} \geq \text{trCD(MAX.)}$  will not cause any operation problems.

**2.** Either  $\text{tRCH(MIN.)}$  or  $\text{tRRH(MIN.)}$  should be met in read cycles.

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	10	—	10	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	ns	1
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	ns	2
Data-in Hold Time	t <sub>DH</sub>	10	—	10	—	ns	2

- Notes**
1. If  $twcs \geq twcs_{(MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  2.  $t_{DS(MIN.)}$  and  $t_{DH(MIN.)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles.

**Hyper Page Mode**

Parameter	Symbol	tRAC = 60 ns		tRAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	tHPC	25	—	30	—	ns	1
RAS Pulse Width	tRASP	60	125 000	70	125000	ns	
CAS Pulse Width	tHCAS	10	10 000	12	10 000	ns	
CAS Precharge Time	tCP	10	—	10	—	ns	
Access Time from CAS Precharge	tACP	—	35	—	40	ns	
RAS Hold Time from CAS Precharge	tRHCP	35	—	40	—	ns	
Data Output Hold Time	tDHC	5	—	5	—	ns	
Output Buffer Turn-off Delay from WE	tWEZ	0	13	0	15	ns	2,3
WE Pulse Width	tWPZ	10	—	10	—	ns	3
Output Buffer Turn-off Delay from RAS	tOFR	0	13	0	15	ns	2,3
Output Buffer Turn-off Delay from CAS	tOFC	0	13	0	15	ns	2,3

**Notes 1.** tHPC(MIN.) is applied to access time from CAS

**2.** tOFC(MAX.), tOFR(MAX.) and tWEZ(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.

**3.** To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE as follows. The effective specification depends on state of each signal.

(1) Both RAS and CAS are inactive (at the end of read cycle)

WE : inactive

tOFC is effective when RAS is inactivated before CAS is inactivated.

tOFR is effective when CAS is inactivated before RAS is inactivated.

(2) Both RAS and CAS are inactive or RAS is active and CAS is inactive(at the end of read cycle)

WE : active and either tRRH or tRCH must be met... tWEZ and tWPZ is effective.

**Refresh Cycle**



Parameter	Symbol	tRAC = 60 ns		tRAC = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	tCSR	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	tCHR	10	—	10	—	ns	
RAS Precharge CAS Hold Time	tRPC	5	—	5	—	ns	
WE Hold Time	tWHR	15	—	15	—	ns	
WE Setup Time	tWSR	10	—	10	—	ns	

## Timing Chart

Please refer to Timing Chart 4, page 397.

Package Drawings

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19±0.13	3.984 <sup>+0.005</sup> <sub>-0.006</sub>
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
R	3.38±0.13	0.133 <sup>+0.006</sup> <sub>-0.005</sub>
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
U	5.5 MIN.	0.216 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72B-50A65

# Small Outline DIMM



# MOS INTEGRATED CIRCUIT MC-42S1000LAD32S SERIES

## 1 M-WORD BY 32-BIT DYNAMIC RAM MODULE (SO DIMM) FAST PAGE MODE

### Description

The MC-42S1000LAD32S series is a 1,048,576 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 2 pieces of 16 M DRAM:  $\mu$ PD42S18160L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 1,048,576 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-42S1000LAD32S-A60	60 ns	110 ns	1,080 mW	1.08 mW (CMOS level input)
MC-42S1000LAD32S-A70	70 ns	130 ns	1,008 mW	
MC-42S1000LAD32S-A80	80 ns	150 ns	936 mW	


- 1,024 refresh cycles/128 ms
- 72-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-42S1000LAD32SA-A60	60 ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	2 pieces of $\mu$ PD42S18160LG5 (400 mil TSOP (II)) [Single side]
MC-42S1000LAD32SA-A70	70 ns		
MC-42S1000LAD32SA-A80	80 ns		

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)





- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{RAS0}}$ ,  $\overline{\text{RAS2}}$  : Row Address Strobe
- $\overline{\text{CAS0}}$  -  $\overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- PD1 - PD7 : Presence Detect Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD1 to PD7).

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	11	NC	NC	NC
PD2	66	GND	GND	GND
PD3	67	GND	GND	GND
PD4	68	NC	NC	NC
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram

Remark D0, D1 :  $\mu$ PD42S18160L (TSOP (II))



## Electrical Specifications Notes 1, 2

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		2	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			29	pF
	$C_{I2}$	$\overline{WE}$			29	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			23	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS3}$			17	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			12	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	300	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	280		
			$t_{\text{RAC}} = 80 \text{ ns}$	260		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$		1.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$		0.3		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	300	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	280		
			$t_{\text{RAC}} = 80 \text{ ns}$	260		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	180	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	160		
			$t_{\text{RAC}} = 80 \text{ ns}$	140		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	300	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	280		
			$t_{\text{RAC}} = 80 \text{ ns}$	260		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I <sub>CC6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 125.0 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ : $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : $V_{\text{IH}}$ or $V_{\text{IL}}$ $\overline{\text{WE}} : V_{\text{IH}}$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAS}} \leq 1 \mu\text{s}$	360	$\mu\text{A}$	3, 4
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ : $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$		300	$\mu\text{A}$	4
Input leakage current	I <sub>I(L)</sub>	$V_{\text{I}} = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	$\mu\text{A}$	
Output leakage current	I <sub>O(L)</sub>	$V_{\text{O}} = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_{\text{O}} = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_{\text{O}} = +2.0 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		150		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	trac		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		15		20		20	ns	10, 11
Access Time Column Address	tAA		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tACP		35		40		45	ns	11
RAS to Column Address Delay Time	trAD	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tCLZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	toff	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	trP	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	trAS	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	trASP	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trSH	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	tcAS	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tCSH	60		70		80		ns	
RAS to $\overline{\text{CAS}}$ Delay Time	trCD	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tcRP	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcPN	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcP	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trPC	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trHCP	35		40		45		ns	
Row Address Setup Time	tASR	0		0		0		ns	
Row Address Hold Time	tRAH	10		10		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30		35		40		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twCH	10		10		15		ns	15
Data-in Setup Time	tDS	0		0		0		ns	16
Data-in Hold Time	tDH	10		15		15		ns	16
Write Command Setup Time	twCS	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCSR	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	trASS	100		100		100		$\mu\text{s}$	
$\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	trPS	110		130		150		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	tCHS	-50		-50		-50		ns	
$\overline{\text{WE}}$ Hold Time	twHR	15		15		15		ns	
Refresh Time	trEF		128		128		128	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC5}$  and  $I_{CC6}$  depend on cycle rates ( $t_{rc}$  and  $t_{pc}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$

$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \geq t_{RCD(\text{MAX.})}$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 5, page 409.

Package Drawing

72 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.0	0.079
K	3.18	0.125
L	17.78	0.700
M	25.4	1.000
N	2.45 MAX.	0.097 MAX.
P	R2.0	R0.079
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ1.8	φ0.071
T	1.0±0.1	0.039 <sup>+0.005</sup> <sub>-0.004</sub>
U	3.18 MIN.	0.125 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54 MIN.	0.100 MIN.
Y	2.0 MIN.	0.078 MIN.
Z	2.0 MIN.	0.078 MIN.

M72S-50A4

# MOS INTEGRATED CIRCUIT

## MC-42S2000LAB32S SERIES

### 2 M-WORD BY 32-BIT DYNAMIC RAM MODULE (SO DIMM) FAST PAGE MODE

#### Description

The MC-42S2000LAB32S series is a 2,097,152 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 4 pieces of 16 M DRAM:  $\mu$ PD42S17800L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 2,097,152 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-42S2000LAB32S-A60	60 ns	110 ns	1,440 mW	2.16 mW (CMOS level input)
MC-42S2000LAB32S-A70	70 ns	130 ns	1,296 mW	
MC-42S2000LAB32S-A80	80 ns	150 ns	1,152 mW	


- 2,048 refresh cycles/128 ms
- 72-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply

#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-42S2000LAB32SA-A60	60 ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	4 pieces of $\mu$ PD42S17800LG5 (400 mil TSOP (II)) [Single side]
MC-42S2000LAB32SA-A70	70 ns		
MC-42S2000LAB32SA-A80	80 ns		

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




- A0 - A10 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{RAS0}}, \overline{\text{RAS2}}$  : Row Address Strobe
- $\overline{\text{CAS0}} - \overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- PD1 - PD7 : Presence Detect Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD1 to PD7).

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	11	GND	GND	GND
PD2	66	NC	NC	NC
PD3	67	GND	GND	GND
PD4	68	NC	NC	NC
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram



Remark D0-D3 :  $\mu\text{PD42S17800LG5}$  (TSOP (II))

**Electrical Specifications** Notes 1, 2

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		4	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

**Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			35	pF
	$C_{I2}$	$\overline{WE}$			43	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			30	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS3}$			17	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			12	pF

## DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling trc = trc (MIN.) I <sub>O</sub> = 0 mA	trac = 60 ns	400	mA	3, 4, 7
			trac = 70 ns	360		
			trac = 80 ns	320		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ I <sub>O</sub> = 0 mA		2.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ I <sub>O</sub> = 0 mA		0.6		
RAS only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ trc = trc (MIN.) I <sub>O</sub> = 0 mA	trac = 60 ns	400	mA	3, 4, 5, 7
			trac = 70 ns	360		
			trac = 80 ns	320		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}} (\text{MAX.}), \overline{\text{CAS}}$ Cycling tpc = tpc (MIN.) I <sub>O</sub> = 0 mA	trac = 60 ns	280	mA	3, 4, 6
			trac = 70 ns	240		
			trac = 80 ns	200		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling trc = trc (MIN.) I <sub>O</sub> = 0 mA	trac = 60 ns	400	mA	3, 4
			trac = 70 ns	360		
			trac = 80 ns	320		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I <sub>CC6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: trc = 62.5 $\mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ : $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}} (\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$  Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : $V_{\text{IH}}$ or $V_{\text{IL}}$ $\overline{\text{WE}} : V_{\text{IH}}$ I <sub>O</sub> = 0 mA	tras $\leq 1 \mu\text{s}$	800	$\mu\text{A}$	3, 4
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ : trass = 5 ms $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}} (\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ I <sub>O</sub> = 0 mA		600	$\mu\text{A}$	4
Input leakage current	I <sub>I (L)</sub>	V <sub>I</sub> = 0 to 3.6 V All other pins not under test = 0 V	-5	+5	$\mu\text{A}$	
Output leakage current	I <sub>O (L)</sub>	V <sub>O</sub> = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -2.0 mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +2.0 mA		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		18		20	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>CD</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>ASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	15
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t <sub>RASS</sub>	100		100		100		$\mu\text{s}$	
$\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t <sub>RPS</sub>	110		130		150		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t <sub>CHS</sub>	-50		-50		-50		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		128		128		128	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$ ,  $t_{CC5}$  and  $t_{CC6}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$	$t_{RAC(\text{MAX.})}$
$t_{RAD} > t_{RAD(\text{MAX.})}$ and $t_{RCD} \leq t_{RCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{RAD} + t_{AA(\text{MAX.})}$
$t_{RCD} > t_{RCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{RCD} + t_{CAC(\text{MAX.})}$

$t_{RAD(\text{MAX.})}$  and  $t_{RCD(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(\text{MAX.})}$  and  $t_{RCD} \geq t_{RCD(\text{MAX.})}$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 6, page 419.

Package Drawing

72PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.03±0.13	0.080 <sup>+0.005</sup> <sub>-0.006</sub>
K	3.175±0.13	0.125±0.006
L	17.78	0.700
M	25.4±0.13	1.000±0.006
N	2.463 MAX.	0.097 MAX.
P	R2.0	R0.079
Q	R2.0	R0.079
S	φ1.8	φ0.071
T	1.0±0.1	0.039 <sup>+0.005</sup> <sub>-0.004</sub>
U	3.175 MIN.	0.125 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72S-50A1-2



# MOS INTEGRATED CIRCUIT

## MC-42S2000LAD32S SERIES

### 2 M-WORD BY 32-BIT DYNAMIC RAM MODULE (SO DIMM) FAST PAGE MODE

#### Description

The MC-42S2000LAD32S series is a 2,097,152 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 4 pieces of 16 M DRAM:  $\mu$ PD42S18160L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 2,097,152 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-42S2000LAD32S-A60	60 ns	110 ns	1,083.6 mW	2.16 mW (CMOS level input)
MC-42S2000LAD32S-A70	70 ns	130 ns	1,011.6 mW	
MC-42S2000LAD32S-A80	80 ns	150 ns	939.6 mW	


- 1,024 refresh cycles/128 ms
- 72-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-42S2000LAD32SA-A60	60 ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	4 pieces of $\mu$ PD42S18160LG5 (400 mil TSOP (II)) [Double side]
MC-42S2000LAD32SA-A70	70 ns		
MC-42S2000LAD32SA-A80	80 ns		

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- RAS0 - RAS3 : Row Address Strobe
- CAS0 - CAS3 : Column Address Strobe
- WE : Write Enable
- PD1 - PD7 : Presence Detect Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD1 – PD7).

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	11	NC	NC	NC
PD2	66	GND	GND	GND
PD3	67	GND	GND	GND
PD4	68	GND	GND	GND
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram



Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		8	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			35	pF
	$C_{I2}$	$\overline{WE}$			43	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			23	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			24	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			19	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	301	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	281		
			$t_{\text{RAC}} = 80 \text{ ns}$	261		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$		2.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$		0.6		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	301	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	281		
			$t_{\text{RAC}} = 80 \text{ ns}$	261		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	181	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	161		
			$t_{\text{RAC}} = 80 \text{ ns}$	141		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	301	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	281		
			$t_{\text{RAC}} = 80 \text{ ns}$	261		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I <sub>CC6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 125.0 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ : $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : $V_{\text{IH}}$ or $V_{\text{IL}}$ WE : $V_{\text{IH}}$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAS}} \leq 1 \mu\text{s}$	720	$\mu\text{A}$	3, 4
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ : $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$		600	$\mu\text{A}$	4
Input leakage current	I <sub>I (L)</sub>	$V_{\text{I}} = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	$\mu\text{A}$	
Output leakage current	I <sub>O (L)</sub>	$V_{\text{O}} = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_{\text{O}} = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_{\text{O}} = +2.0 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		150		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	trac		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		15		20		20	ns	10, 11
Access Time Column Address	tAA		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tACP		35		40		45	ns	11
RAS to Column Address Delay Time	trAD	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tCLZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	tOFF	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	trP	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	trAS	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	trASP	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trSH	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	tcAS	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tCSH	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	trCD	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tcRP	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcPN	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcP	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trPC	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trHCP	35		40		45		ns	
Row Address Setup Time	tASR	0		0		0		ns	
Row Address Hold Time	tRAH	10		10		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30		35		40		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twCH	10		10		15		ns	15
Data-in Setup Time	tDS	0		0		0		ns	16
Data-in Hold Time	tDH	10		15		15		ns	16
Write Command Setup Time	twCS	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCSR	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	trASS	100		100		100		$\mu\text{s}$	
$\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	trPS	110		130		150		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	tCHS	-50		-50		-50		ns	
$\overline{\text{WE}}$ Hold Time	tWHR	15		15		15		ns	
Refresh Time	tREF		128		128		128	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$ ,  $t_{CC5}$  and  $t_{CC6}$  depend on cycle rates ( $t_{RC}$  and  $t_{WC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL}$  (MAX.) and  $\overline{\text{CAS}} \geq V_{IH}$  (MIN.).
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{RAD} \leq t_{RAD} (MAX.)$ and $t_{RCD} \leq t_{RCD} (MAX.)$	$t_{RAC} (MAX.)$	$t_{RAC} (MAX.)$
$t_{RAD} > t_{RAD} (MAX.)$ and $t_{RCD} \leq t_{RCD} (MAX.)$	$t_{AA} (MAX.)$	$t_{RAD} + t_{AA} (MAX.)$
$t_{RCD} > t_{RCD} (MAX.)$	$t_{CAC} (MAX.)$	$t_{RCD} + t_{CAC} (MAX.)$

$t_{RAD} (MAX.)$  and  $t_{RCD} (MAX.)$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD} (MAX.)$  and  $t_{RCD} \geq t_{RCD} (MAX.)$  will not cause any operation problems.


11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF} (MAX.)$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP} (MIN.)$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{RCH} (MIN.)$  or  $t_{RRH} (MIN.)$  should be met in read cycles.
15. In early write cycles,  $t_{WCH} (MIN.)$  should be met.
16.  $t_{DS} (MIN.)$  and  $t_{DH} (MIN.)$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS} (MIN.)$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 5, page 409.

Package Drawing

72 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.0	0.079
K	3.18	0.125
L	17.78	0.700
M	25.4	1.000
N	3.8 MAX.	0.150 MAX.
P	R2.0	R0.079
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ1.8	φ0.071
T	1.0±0.1	0.039 <sup>+0.005</sup> <sub>-0.004</sub>
U	3.18 MIN.	0.125 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54 MIN.	0.100 MIN.
Y	2.0 MIN.	0.078 MIN.
Z	2.0 MIN.	0.078 MIN.

M72S-50A3

# MOS INTEGRATED CIRCUIT

## MC-42S4000LAB32S SERIES

### 4 M-WORD BY 32-BIT DYNAMIC RAM MODULE (SO DIMM) FAST PAGE MODE

#### Description

The MC-42S4000LAB32S series is a 4,194,304 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 8 pieces of 16 M DRAM:  $\mu$ PD42S17800L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 4,194,304 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-42S4000LAB32S-A60	60 ns	110 ns	1,458 mW	4.32 mW (CMOS level input)
MC-42S4000LAB32S-A70	70 ns	130 ns	1,314 mW	
MC-42S4000LAB32S-A80	80 ns	150 ns	1,170 mW	


- 2,048 refresh cycles/128 ms
- 72-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply

#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-42S4000LAB32SA-A60	60 ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	8 pieces of $\mu$ PD42S17800LG5 (400 mil TSOP (II)) [Double side]
MC-42S4000LAB32SA-A70	70 ns		
MC-42S4000LAB32SA-A80	80 ns		

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




- A0 - A10 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{RAS0}} - \overline{\text{RAS3}}$  : Row Address Strobe
- $\overline{\text{CAS0}} - \overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- PD1 - PD7 : Presence Detect Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD1 to PD7).

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	11	GND	GND	GND
PD2	66	NC	NC	NC
PD3	67	GND	GND	GND
PD4	68	GND	GND	GND
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram



Remark D0-D7 :  $\mu$ PD42S17800LG5 (TSOP (II))

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		8	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			55	pF
	$C_{I2}$	$\overline{WE}$			71	
	$C_{I3}$	$\overline{RAS0} - \overline{RAS3}$			30	
	$C_{I4}$	$\overline{CAS0} - \overline{CAS3}$			24	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			19	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	405	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	365		
			$t_{\text{RAC}} = 80 \text{ ns}$	325		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$		4.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$		1.2		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	405	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	365		
			$t_{\text{RAC}} = 80 \text{ ns}$	325		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	285	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	245		
			$t_{\text{RAC}} = 80 \text{ ns}$	205		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	405	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	365		
			$t_{\text{RAC}} = 80 \text{ ns}$	325		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I <sub>CC6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 62.5 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : $V_{\text{IH}}$ or $V_{\text{IL}}$ WE : $V_{\text{IH}}$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAS}} \leq 1 \mu\text{s}$	1.6	mA	3, 4
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_{\text{O}} = 0 \text{ mA}$		1.2	mA	4
Input leakage current	I <sub>I(L)</sub>	$V_{\text{I}} = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	$\mu\text{A}$	
Output leakage current	I <sub>O(L)</sub>	$V_{\text{O}} = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_{\text{O}} = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_{\text{O}} = +2.0 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		150		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>TCAC</sub>		15		18		20	ns	10, 11
Access Time Column Address	t <sub>TAA</sub>		30		35		40	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>TACP</sub>		35		40		45	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>TRAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>TCLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>TOFF</sub>	0	13	0	15	0	15	ns	12
Transition Time (Rise and Fall)	t <sub>TT</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>TRP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>TRSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>TCAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>TCSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>TRCD</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>TRCP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>TCPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>TCP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>TRPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>TRHCP</sub>	35		40		45		ns	
Row Address Setup Time	t <sub>TASR</sub>	0		0		0		ns	
Row Address Hold Time	t <sub>TRAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>TASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>TCAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TRAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>TRCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>TRRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TRCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TWCH</sub>	10		10		15		ns	15
Data-in Setup Time	t <sub>TDS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>TDH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>TWCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TC SR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>TCHR</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Pulse Width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t <sub>TRASS</sub>	100		100		100		$\mu\text{s}$	
$\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t <sub>TRPS</sub>	110		130		150		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t <sub>TCHS</sub>	-50		-50		-50		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>TWSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>TWHR</sub>	15		15		15		ns	
Refresh Time	t <sub>TREF</sub>		128		128		128	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$ ,  $t_{CC5}$  and  $t_{CC6}$  depend on cycle rates ( $t_{rAC}$  and  $t_{rC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{rAD} \leq t_{rAD(\text{MAX.})}$ and $t_{rCD} \leq t_{rCD(\text{MAX.})}$	$t_{rAC(\text{MAX.})}$	$t_{rAC(\text{MAX.})}$
$t_{rAD} > t_{rAD(\text{MAX.})}$ and $t_{rCD} \leq t_{rCD(\text{MAX.})}$	$t_{AA(\text{MAX.})}$	$t_{rAD} + t_{AA(\text{MAX.})}$
$t_{rCD} > t_{rCD(\text{MAX.})}$	$t_{CAC(\text{MAX.})}$	$t_{rCD} + t_{CAC(\text{MAX.})}$

$t_{rAD(\text{MAX.})}$  and  $t_{rCD(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{rAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{rAD} \geq t_{rAD(\text{MAX.})}$  and  $t_{rCD} \geq t_{rCD(\text{MAX.})}$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{RCH(\text{MIN.})}$  or  $t_{RRH(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{WCH(\text{MIN.})}$  should be met.
16.  $t_{DS(\text{MIN.})}$  and  $t_{DH(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{WCS} \geq t_{WCS(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 6, page 419.

Package Drawing

72PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.03±0.13	0.080 <sup>+0.005</sup> <sub>-0.006</sub>
K	3.175±0.13	0.125±0.006
L	17.78	0.700
M	25.4±0.13	1.000±0.006
N	3.81 MAX.	0.150 MAX.
P	R2.0	R0.079
Q	R2.0	R0.079
S	φ1.8	φ0.071
T	1.0±0.1	0.039 <sup>+0.005</sup> <sub>-0.004</sub>
U	3.175 MIN.	0.125 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	2.54 MIN.	0.100 MIN.

M72S-50A2-2



# MOS INTEGRATED CIRCUIT MC-42S4000LAC32S SERIES

## 4 M-WORD BY 32-BIT DYNAMIC RAM MODULE (SO DIMM) FAST PAGE MODE

### Description

The MC-42S4000LAC32S series is a 4,194,304 words by 32 bits dynamic RAM module (Small Outline DIMM) on which 8 pieces of 16 M DRAM:  $\mu$ PD42S17400LG3 (TSOP (II)) are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 4,194,304 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-42S4000LAC32S-A60	60 ns	110 ns	2,880 mW	4.32 mW (CMOS level input)
MC-42S4000LAC32S-A70	70 ns	130 ns	2,592 mW	
MC-42S4000LAC32S-A80	80 ns	150 ns	2,304 mW	


- 2,048 refresh cycles/128 ms
- 72-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-42S4000LAC32SA-A60	60 ns	72-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	8 pieces of $\mu$ PD42S17400LG3 (300 mil TSOP (II)) [Double side]
MC-42S4000LAC32SA-A70	70 ns		
MC-42S4000LAC32SA-A80	80 ns		

Pin Configuration

72-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




- A0 - A10 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0 - CAS3 : Column Address Strobe
- WE : Write Enable
- PD1 - PD7 : Presence Detect Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

The internal connection of PD pins (PD1 to PD7).

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	11	NC	NC	NC
PD2	66	NC	NC	NC
PD3	67	GND	GND	GND
PD4	68	NC	NC	NC
PD5	69	NC	GND	NC
PD6	70	NC	NC	GND
PD7	71	GND	GND	GND

Block Diagram

Remark D0-07 :  $\mu$ PD42S17400LG3 (TSOP (II))



Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		8	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10			55	pF
	$C_{I2}$	$\overline{WE}$			71	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			36	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS3}$			19	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O31			10	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	800	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	720		
			$t_{\text{RAC}} = 80 \text{ ns}$	640		
Standby current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_o = 0 \text{ mA}$		4	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		1.2		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling $\text{CAS} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	800	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	720		
			$t_{\text{RAC}} = 80 \text{ ns}$	640		
Operating current (Fast page mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	560	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	480		
			$t_{\text{RAC}} = 80 \text{ ns}$	400		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	800	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	720		
			$t_{\text{RAC}} = 80 \text{ ns}$	640		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current	I <sub>cc6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 62.5 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ : $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : $V_{\text{IH}}$ or $V_{\text{IL}}$ WE : $V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 1 \mu\text{s}$	1.6	mA	3, 4
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current	I <sub>cc7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ : $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		1.2	mA	4
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	$\mu\text{A}$	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_o = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.0 \text{ mA}$		0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		150		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Access Time from RAS	trac		60		70		80	ns	10, 11
Access Time from CAS	tcac		15		18		20	ns	10, 11
Access Time Column Address	tAA		30		35		40	ns	10, 11
Access Time from CAS Precharge	tACP		35		40		45	ns	11
RAS to Column Address Delay Time	trAD	15	30	15	35	17	40	ns	10
CAS to Data Setup Time	tCLZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from CAS	tOFF	0	15	0	15	0	20	ns	12
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	ns	
RAS Precharge Time	trP	40		50		60		ns	
RAS Pulse Width	trAS	60	10,000	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	trASP	60	125,000	70	125,000	80	125,000	ns	
RAS Hold Time	trSH	15		18		20		ns	
CAS Pulse Width	tcAS	15	10,000	18	10,000	20	10,000	ns	
CAS Hold Time	tCSH	60		70		80		ns	
RAS to CAS Delay Time	trCD	20	40	20	50	25	60	ns	10
CAS to RAS Precharge Time	tCRP	5		5		5		ns	13
CAS Precharge Time	tcPN	10		10		10		ns	
CAS Precharge Time (Fast Page Mode)	tcP	10		10		10		ns	
RAS Precharge CAS Hold Time	tIHPC	5		5		5		ns	
RAS Hold Time from CAS Precharge	tIHCP	35		40		45		ns	
Row Address Setup Time	tAGR	0		0		0		ns	
Row Address Hold Time	trAH	10		10		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	15		15		15		ns	
Column Address Lead Time Referenced to RAS	trAL	30		35		40		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to RAS	trRH	0		0		0		ns	14
Read Command Hold Time Referenced to CAS	trCH	0		0		0		ns	14
WE Hold Time Referenced to CAS	twCH	10		10		15		ns	15
Data-in Setup Time	tDS	0		0		0		ns	16
Data-in Hold Time	tDH	10		15		15		ns	16
Write Command Setup Time	twCS	0		0		0		ns	17
CAS Setup Time (CAS before RAS Refresh)	tCSR	5		5		5		ns	
CAS Hold Time (CAS before RAS Refresh)	tCHR	10		10		10		ns	
WE Setup Time	twSR	10		10		10		ns	
WE Hold Time	twHR	15		15		15		ns	
RAS Pulse Width (CAS before RAS Self Refresh)	trASS	100		100		100		μs	
RAS Precharge Time (CAS before RAS Self Refresh)	trPS	110		130		150		ns	
CAS Hold Time (CAS before RAS Self Refresh)	tCHS	-50		-50		-50		ns	
Refresh Time	trEF		128		128		128	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$ ,  $t_{CC5}$  and  $t_{CC6}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}(\text{MAX.})}$  and  $t_{\text{RCD}(\text{MAX.})}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$  and  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{\text{OFF}(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{\text{CRP}(\text{MIN.})}$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{\text{RCH}(\text{MIN.})}$  or  $t_{\text{RRH}(\text{MIN.})}$  should be met in read cycles.
15. In early write cycles,  $t_{\text{WCH}(\text{MIN.})}$  should be met.
16.  $t_{\text{DS}(\text{MIN.})}$  and  $t_{\text{DH}(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

## Timing Chart

Please refer to Timing Chart 6, page 419.

Package Drawing

72 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	59.69±0.13	2.35±0.006
C	44.45	1.750
F	8.255	0.325
H	1.27 (T.P.)	0.050 (T.P.)
I	7.62	0.300
J	2.0	0.079
K	3.18	0.125
L	17.78	0.700
M	25.4	1.000
N	3.8 MAX.	0.150 MAX.
P	R2.0	R0.079
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ1.8	φ0.071
T	1.0±0.1	0.039 <sup>+0.005</sup> <sub>-0.004</sub>
U	3.18 MIN.	0.125 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54 MIN.	0.100 MIN.
Y	2.0 MIN.	0.078 MIN.
Z	2.0 MIN.	0.078 MIN.

M72S-50A5

# 8 Byte DIMM

## [Fast Page]



### 1 M-WORD BY 64-BIT DYNAMIC RAM MODULE FAST PAGE MODE

#### Description

The MC-421000AA64FA is a 1,048,576 words by 64 bits dynamic RAM module on which 16 pieces of 4 M DRAM:  $\mu$ PD424400 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 1,048,576 words by 64 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-421000AA64-60	60 ns	110 ns	10.42 W	420 mW (CMOS level input)
MC-421000AA64-70	70 ns	130 ns	8.74 W	
MC-421000AA64-80	80 ns	150 ns	7.90 W	


- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000AA64FA-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	16 pieces of $\mu$ PD424400LA (300 mil SOJ) [Double side]
MC-421000AA64FA-70	70 ns		
MC-421000AA64FA-80	80 ns		

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	L	L	L
PD2	163	L	L	L
PD3	80	H	H	H
PD4	164	L	L	L
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	H	H	H
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND


Remark H : V<sub>OH</sub>, L : V<sub>OL</sub>

- A0 - A9, B0 : Address Inputs
- I/O 0 - I/O 63 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0 - CAS7 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D15 :  $\mu$ PD424400



**Electrical Specifications** Notes 1, 2

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		18	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.75	5.0	5.25	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

**Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9, B0			20	pF
	$C_{I2}$	$\overline{WE0}$ , $\overline{WE2}$			20	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			78	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS7}$			20	
	$C_{I5}$	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O63			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1,984	mA	3, 4, 7
			t <sub>RAC</sub> = 70 ns	1,664		
			t <sub>RAC</sub> = 80 ns	1,504		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(MIN.)}$ I <sub>O</sub> = 0 mA		96	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ I <sub>O</sub> = 0 mA		80		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{IH(MIN.)}$ t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1,984	mA	3, 4, 5, 7
			t <sub>RAC</sub> = 70 ns	1,664		
			t <sub>RAC</sub> = 80 ns	1,504		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{IL(MAX.)}, \overline{\text{CAS}}$ Cycling t <sub>PC</sub> = t <sub>PC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1,504	mA	3, 4, 6
			t <sub>RAC</sub> = 70 ns	1,344		
			t <sub>RAC</sub> = 80 ns	1,184		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>RAC</sub> = 60 ns	1,984	mA	3, 4
			t <sub>RAC</sub> = 70 ns	1,664		
			t <sub>RAC</sub> = 80 ns	1,504		
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 5.5 V All other pins not under test = 0 V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$
			Others	-5	+1	
Output leakage current	I <sub>O(L)</sub>	V <sub>O</sub> = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -5.0 mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +4.2 mA		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		160		ns	
Read Modify Write Cycle Time	trwc	165		190		225		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	tprowc	80		90		100		ns	
Access Time from RAS	trac		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		20		25		25	ns	10, 11
Access Time Column Address	tac		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tacp		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	toea		20		25		25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	trad	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tclz	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	tolz	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	toff	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	toed	15		15		20		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	toez	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Hold Time	toeh	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	toes	0		0		0		ns	
Transition Time (Rise and Fall)	tt	3	50	3	50	3	50	ns	
RAS Precharge Time	trp	40		50		70		ns	
RAS Pulse Width	traw	60	10,000	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	trasp	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trsh	15		20		20		ns	
$\overline{\text{CAS}}$ Pulse Width	tcaw	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tcah	60		70		80		ns	
RAS to $\overline{\text{CAS}}$ Delay Time	trcd	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to RAS Precharge Time	trcp	10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcpn	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcp	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trpc	10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trhpc	40		45		50		ns	
Row Address Setup Time	tasr	5		5		5		ns	
Row Address Hold Time	trah	10		10		12		ns	
Column Address Setup Time	tasc	0		0		0		ns	
Column Address Hold Time	tcah	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	tral	30		35		40		ns	
Read Command Setup Time	trcs	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trrh	0		0		10		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trch	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twch	15		15		15		ns	15
$\overline{\text{WE}}$ Pulse Width	twp	10		10		15		ns	15

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	15		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
CAS to $\overline{WE}$ Delay Time	t <sub>CWD</sub>	35		40		45		ns	17
RAS to $\overline{WE}$ Delay Time	t <sub>TRWD</sub>	90		100		115		ns	17
CAS Precharge to $\overline{WE}$ Delay Time	t <sub>CPWD</sub>	55		60		70		ns	17
Column Address to $\overline{WE}$ Delay Time	t <sub>AWD</sub>	55		60		70		ns	17
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	t <sub>RWL</sub>	20		25		25		ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	t <sub>CWL</sub>	15		15		15		ns	
CAS Setup Time (CAS before $\overline{RAS}$ Refresh)	t <sub>CSR</sub>	10		10		10		ns	
CAS Hold Time (CAS before $\overline{RAS}$ Refresh)	t <sub>CHR</sub>	10		10		15		ns	
$\overline{WE}$ Setup Time	t <sub>WSR</sub>	0		0		10		ns	
$\overline{WE}$ Hold Time	t <sub>WHR</sub>	10		10		15		ns	
Refresh Time	t <sub>REF</sub>		16		16		16	ms	


Notes

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$  and  $t_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL}$  (MAX.) and  $\overline{\text{CAS}} \geq V_{IH}$  (MIN.).
8. AC measurements assume  $t_T = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{TAA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{TAA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{TAA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{\text{CRP}}(\text{MIN.})$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.



16.  $t_{DS (MIN.)}$  and  $t_{DH (MIN.)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{WE}$  falling edge.
17. If  $t_{WCS} \geq t_{WCS (MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD (MIN.)}$ ,  $t_{CWD} \geq t_{CWD (MIN.)}$ ,  $t_{AWD} \geq t_{AWD (MIN.)}$  and  $t_{CPWD} \geq t_{CPWD (MIN.)}$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
L	17.78	0.700
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54 MIN.	0.100 MIN.
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A1

1 M-WORD BY 64-BIT DYNAMIC RAM MODULE  
FAST PAGE MODE**Description**

The MC-421000AA64FB is a 1,048,576 words by 64 bits dynamic RAM module on which 4 pieces of 16 M DRAM:  $\mu$ PD4218160 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

**Features**

- 1,048,576 words by 64 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-421000AA64-60	60 ns	110 ns	3.68 W	336 mW (CMOS level input)
MC-421000AA64-70	70 ns	130 ns	3.47 W	
MC-421000AA64-80	80 ns	150 ns	3.26 W	


- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply

**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000AA64FB-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	4 pieces of $\mu$ PD4218160LE (400 mil SOJ) [Single side]
MC-421000AA64FB-70	70 ns		
MC-421000AA64FB-80	80 ns		

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	L	L	L
PD2	163	L	L	L
PD3	80	H	H	H
PD4	164	L	L	L
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	H	H	H
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : V<sub>OH</sub>, L : V<sub>OL</sub>

- A0 - A9, B0 : Address Inputs
- I/O 0 - I/O 63 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0 - CAS7 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- V<sub>cc</sub> : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D3 :  $\mu$ PD4218160

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		6	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.75	5.0	5.25	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9, B0			20	pF
	$C_{I2}$	$\overline{WE0}$ , $\overline{WE2}$			20	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			45	
	$C_{I4}$	$\overline{CAS0}$ - $\overline{CAS7}$			20	
	$C_{I5}$	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O63			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	700	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	660		
			$t_{\text{RAC}} = 80 \text{ ns}$	620		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_o = 0 \text{ mA}$		68	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		64		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	700	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	660		
			$t_{\text{RAC}} = 80 \text{ ns}$	620		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	420	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	380		
			$t_{\text{RAC}} = 80 \text{ ns}$	340		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	700	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	660		
			$t_{\text{RAC}} = 80 \text{ ns}$	620		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	$\overline{\text{RAS}}$	-10    +10	$\mu\text{A}$	
			Others	-5    +1		
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10    +10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RW</sub>	173		195		215		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRW</sub>	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		25		25	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>		20		25		25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13		15		15		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>OEH</sub>	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40		45		50		ns	
Row Address Setup Time	t <sub>ASR</sub>	5		5		5		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10		10		15		ns	15

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
CAS to $\overline{WE}$ Delay Time	t <sub>CWD</sub>	38		40		45		ns	17
RAS to $\overline{WE}$ Delay Time	t <sub>RWD</sub>	93		105		115		ns	17
$\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time	t <sub>CPWD</sub>	60		65		70		ns	17
Column Address to $\overline{WE}$ Delay Time	t <sub>AWD</sub>	58		65		70		ns	17
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	t <sub>RWL</sub>	25		25		25		ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	t <sub>CWL</sub>	15		15		15		ns	
CAS Setup Time (CAS before $\overline{RAS}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
CAS Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)	t <sub>CHR</sub>	10		10		15		ns	
$\overline{WE}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		16		16		16	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.
3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>PC</sub>).
4. Specified values are obtained with outputs unloaded.
5. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
6. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL}$  (MAX.) and  $\overline{CAS} \geq V_{IH}$  (MIN.).
8. AC measurements assume t<sub>r</sub> = 5 ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.




11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
13.  $t_{\text{CRP}}(\text{MIN.})$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.
16.  $t_{\text{DS}}(\text{MIN.})$  and  $t_{\text{DH}}(\text{MIN.})$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RW}} \geq t_{\text{RW}}(\text{MIN.})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 8, page 443.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
D1	2.0	0.079
D2	3.125	0.1230
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.05 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.7000
M	25.4±0.13	1.000±0.006
N	9.0 MAX.	0.355 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54±0.10	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A5

# MOS INTEGRATED CIRCUIT

## MC-421000AD72F

### 1 M-WORD BY 72-BIT DYNAMIC RAM MODULE FAST PAGE MODE (ECC)

#### Description

The MC-421000AD72F is a 1,048,576 words by 72 bits dynamic RAM module on which 4 pieces of 16 M DRAM:  $\mu$ PD4218160 and 2 pieces of 4 M DRAM:  $\mu$ PD424400 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 1,048,576 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-421000AD72-60	60 ns	110 ns	4.94 W	347 mW (CMOS level input)
MC-421000AD72-70	70 ns	130 ns	4.52 W	
MC-421000AD72-80	80 ns	150 ns	4.20 W	

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm 0.25$  V power supply


#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000AD72F-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	4 pieces of $\mu$ PD4218160G5 (400 mil TSOP(II)) and 2 pieces of $\mu$ PD424400G3 (300 mil TSOP(II)) [Double side]
MC-421000AD72F-70	70 ns		
MC-421000AD72F-80	80 ns		

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)






PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	L	L	L
PD2	163	L	L	L
PD3	80	H	H	H
PD4	164	L	L	L
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	L	L	L
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : VOH, L : VOL

- A0 - A9, B0 : Address Inputs
- I/O 0 - I/O 71 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0, D1, D3, D4:  $\mu$ PD4218160 D2, D5:  $\mu$ PD424400

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_b$		8	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.75	5.0	5.25	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{i1}$	A0 - A9, B0			20	pF
	$C_{i2}$	$\overline{WE0}$ , $\overline{WE2}$			20	
	$C_{i3}$	$\overline{RAS0}$ , $\overline{RAS2}$			36	
	$C_{i4}$	$\overline{CAS0}$ , $\overline{CAS4}$			20	
	$C_{i5}$	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	$C_{i/O}$	I/O0 - I/O71			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	940	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
			$t_{\text{RAC}} = 80 \text{ ns}$	800		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$	72	mA	
			$I_o = 0 \text{ mA}$	66		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\text{CAS} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	940	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
			$t_{\text{RAC}} = 80 \text{ ns}$	800		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	600	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	540		
			$t_{\text{RAC}} = 80 \text{ ns}$	480		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	940	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	860		
			$t_{\text{RAC}} = 80 \text{ ns}$	800		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	$\overline{\text{RAS}}$ Others	10	$\mu\text{A}$	
				+1		
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		160		ns	
Read Modify Write Cycle Time	trwrc	173		195		225		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	tprwc	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	trac		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		20		25		25	ns	10, 11
Access Time Column Address	tAA		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tACP		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	toEA		20		25		25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	trad	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tCLZ	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	tolZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	toff	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	toED	15		15		20		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	toEZ	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Hold Time	toEH	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	toES	0		0		0		ns	
Transition Time (Rise and Fall)	tT	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	trp	40		50		70		ns	
$\overline{\text{RAS}}$ Pulse Width	trAS	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	trASP	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trSH	15		20		20		ns	
$\overline{\text{CAS}}$ Pulse Width	tcAS	15	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tcSH	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	trCD	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	trCP	10		10		10		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcpN	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcp	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trPC	10		10		10		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trHCP	40		45		50		ns	
Row Address Setup Time	tASR	5		5		5		ns	
Row Address Hold Time	trAH	10		10		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30		35		40		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0		0		10		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	twCH	15		15		15		ns	15
$\overline{\text{WE}}$ Pulse Width	tWP	10		10		15		ns	15

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	38		40		45		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	93		105		115		ns	17
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	60		65		70		ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	58		65		70		ns	17
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	25		25		25		ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		16		16		16	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu\text{s}$  and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL}$  (MAX.) and  $\overline{\text{CAS}} \geq V_{IH}$  (MIN.).
8. AC measurements assume  $t_T = 5 \text{ ns}$ .
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{trAC (MAX.)}$	$\text{trAC (MAX.)}$
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	$\text{tAA (MAX.)}$	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	$\text{tCAC (MAX.)}$	$\text{trCD} + \text{tCAC (MAX.)}$

$\text{trAD (MAX.)}$  and  $\text{trCD (MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $\text{trAC}$ ,  $\text{tAA}$  or  $\text{tCAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{trAD} \geq \text{trAD (MAX.)}$  and  $\text{trCD} \geq \text{trCD (MAX.)}$  will not cause any operation problems.





11. Loading conditions are 1 TTL and 100 pF.
12.  $\text{tOFF (MAX.)}$  and  $\text{tOEZ (MAX.)}$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $\text{tCRP (MIN.)}$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $\text{trCH (MIN.)}$  or  $\text{trRH (MIN.)}$  should be met in read cycles.
15.  $\text{tWP (MIN.)}$  is applied to late write cycles or read modify write cycles. In early write cycles,  $\text{twCH (MIN.)}$  should be met.
16.  $\text{tDS (MIN.)}$  and  $\text{tDH (MIN.)}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $\text{twCS} \geq \text{twCS (MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $\text{trWD} \geq \text{trWD (MIN.)}$ ,  $\text{tcWD} \geq \text{tcWD (MIN.)}$ ,  $\text{tAWD} \geq \text{tAWD (MIN.)}$  and  $\text{tcpWD} \geq \text{tcpWD (MIN.)}$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R 2.0	R 0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	∅3.0	∅0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039±0.002
X	2.54	0.100
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A4

## 2M -WORD BY 64-BIT DYNAMIC RAM MODULE

### FAST PAGE MODE

## Description

The MC-422000AA64FB is a 2 097 152 words by 64 bits dynamic RAM module on which 8 pieces of 16M DRAM (  $\mu$ PD 4218160) are assembled.

This module provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

## Features

- 2 097 152 words by 64 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC- 422000AA64-60	60ns	110ns	3.74 w	378 mW (CMOS level)
MC- 422000AA64-70	70ns	130ns	3.53 w	
MC- 422000AA64-80	80ns	150ns	3.32 w	

- 1 024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh ,  $\overline{\text{RAS}}$  only refresh , Hidden refresh.
- 168-pin dual in-line memory module (pin pitch = 1.27 mm)
- Single +5.0V $\pm$ 0.25V power supply


The information in this document is subject to change without notice.

## Ordering information

Part Number	Access time (MAX.)	Package	Mounted devices
MC- 422000AA64FB-60	60ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	8 pieces of uPD 4218160LE (400mil SOJ) [Single side]
MC- 422000AA64FB-70	70ns		
MC- 422000AA64FB-80	80ns		

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge Connector : Gold plating)



PD and ID Table

Pin Name	Pin No.	Access Time		
		60ns	70ns	80ns
PD1	79	H	H	H
PD2	163	L	L	L
PD3	80	H	H	H
PD4	164	L	L	L
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	H	H	H
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Note) H : VOH, L : VOL

A0 - A9, B0 : Address Inputs

I/O 0-I/O 63 : Data Inputs / Outputs

RAS0-RAS3 : Row Address Strobe

CAS0-CAS7 : Column Address Strobe

WE0,WE2 : Write Enable

OE0,OE2 : Output Enable

PDE : Presence Detect Enable

PD1- PD8 : Presence Detect Pins




ID0, ID1 : Identity pins

Vcc : Power Supply

GND : Ground

NC : No connection

Block Diagram



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	VT		-1.0 to +7.0	V
Supply voltage	VCC		-1.0 to +7.0	V
Output current	IO		50	mA
Power dissipation	PD		10	W
Operating temperature	T <sub>opt</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (NOTES : 1, 2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	VCC		4.75	5.0	5.25	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>CC</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Ambient temperature	T <sub>a</sub>		0		70	°C

## CAPACITANCE (T<sub>a</sub>=25 °C , f=1 MHz )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C I 1	A0 - A9, B0			20	pF
	C I 2	$\overline{WE} 0, \overline{WE} 2$			20	pF
	C I 3	$\overline{RAS} 0 - \overline{RAS} 3$			45	pF
	C I 4	$\overline{CAS} 0 - \overline{CAS} 7$			20	pF
	C I 5	$\overline{OE} 0, \overline{OE} 2$			20	pF
Data Input/ Output capacitance	C I/O	I/O 0 - I/O 63			20	pF

## DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating Current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}}=t_{\text{RC}(\text{MIN})}, \text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	712	mA	3, 4, 7
			$t_{\text{RAC}}=70\text{ns}$	672		
			$t_{\text{RAC}}=80\text{ns}$	632		
Standby Current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{H}(\text{MIN})}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$		80	mA	
				72		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{H}}$ $t_{\text{RC}}=t_{\text{RC}(\text{MIN})}, \text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	712	mA	3, 4, 7
			$t_{\text{RAC}}=70\text{ns}$	672		
			$t_{\text{RAC}}=80\text{ns}$	632		
Operating Current (Fast Page Mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}, \overline{\text{CAS}}$ Cycling $t_{\text{PC}}=t_{\text{PC}(\text{MIN})}, \text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	432	mA	3, 4, 6
			$t_{\text{RAC}}=70\text{ns}$	392		
			$t_{\text{RAC}}=80\text{ns}$	352		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$t_{\text{RC}}=t_{\text{RC}(\text{MIN})}$ $\text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	712	mA	3, 4
			$t_{\text{RAC}}=70\text{ns}$	672		
			$t_{\text{RAC}}=80\text{ns}$	632		
Input Leakage Current	I <sub>I(L)</sub>	V <sub>I</sub> =0 to 5.5V all other pins not under test = 0V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$
			others	-5	+1	
Output Leakage Current	I <sub>O(L)</sub>	Outputs are disabled (Hi - Z) V <sub>O</sub> =0 to 5.5V	-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	IO=-5mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	IO=+4.2mA		0.4	V	

## AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

Notes 8, 9

(1/2)

PARAMETER	SYMBOL	t <sub>TRAC</sub> = 60ns		t <sub>TRAC</sub> = 70ns		t <sub>TRAC</sub> = 80ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	-	130	-	150	-	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	173	-	195	-	215	-	ns	
Fast Page Mode Cycle Time (Read or Write)	t <sub>PC</sub>	40	-	45	-	50	-	ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	85	-	90	-	105	-	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	-	60	-	70	-	80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	-	20	-	25	-	25	ns	10, 11
Access Time from Column Address	t <sub>AA</sub>	-	35	-	40	-	45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	-	40	-	45	-	50	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	-	20	-	25	-	25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	0	-	ns	11
Output Buffer Turn-off Delay Time( $\overline{\text{CAS}}$ )	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13	-	15	-	15	-	ns	
Output Buffer Turn-off Delay Time( $\overline{\text{OE}}$ )	t <sub>OEZ</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ Command Hold Time	t <sub>OEH</sub>	0	-	0	-	0	-	ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive Setup Time	t <sub>OES</sub>	0	-	0	-	0	-	ns	
Transition Time ( Rise and Fall )	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	-	50	-	60	-	ns	
$\overline{\text{RAS}}$ Pulse Width( Random Read, Write Cycle)	t <sub>RAS</sub>	60	10 000	70	10 000	80	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width ( Fast Page Mode)	t <sub>RASP</sub>	60	125 000	70	125 000	80	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15	-	18	-	20	-	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10 000	20	10 000	20	10 000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60	-	70	-	80	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	-	5	-	5	-	ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	-	10	-	10	-	ns	
$\overline{\text{CAS}}$ Precharge Time(Fast Page Mode)	t <sub>CP</sub>	10	-	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	-	5	-	5	-	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	-	45	-	50	-	ns	
Row Address Set Up Time	t <sub>ASR</sub>	5	-	5	-	5	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	-	10	-	12	-	ns	
Column Address Set Up Time	t <sub>ASC</sub>	0	-	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	-	15	-	15	-	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30	-	35	-	40	-	ns	
Lead Command Setup Time	t <sub>RCS</sub>	0	-	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	-	0	-	0	-	ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	-	0	-	0	-	ns	14
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10	-	10	-	15	-	ns	15


(2/2)

PARAMETER	SYMBOL	tRAC = 60ns		tRAC = 70ns		tRAC = 80ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write Comand Set-Up Time	tWP	10	-	10	-	15	-	ms	15
Data-in Seup Time	tDS	0	-	0	-	0	-	ns	16
Data-in Hold Time	tDH	10	-	15	-	15	-	ns	16
Write Comand Setup Time	tWCS	0	-	0	-	0	-	ns	17
CAS to WE Delay Time	tCWD	38	-	40	-	45	-	ns	17
RAS to WE Delay Time	tRWD	93	-	105	-	115	-	ns	17
CAS Precharge Delay Time Referenced to WE (Fast Page Mode)	tCPWD	60	-	65	-	70	-	ns	17
Column Address Delay Time Referenced to WE	tAWD	58	-	65	-	70	-	ns	17
Write Command Lead Time Referenced to RAS	tRWL	25	-	25	-	25	-	ns	
Write Command Lead Time Referenced to CAS	tCWL	15	-	15	-	15	-	ns	
CAS Setup Time for CAS before RAS Refresh	tCSR	5	-	5	-	5	-	ns	
CAS Hold Time for CAS before RAS Refresh	tCHR	10	-	10	-	10	-	ns	
WE Hold Time	tWHR	15	-	15	-	15	-	ns	
Refresh Time	tREF	-	16	-	16	-	16	ms	

**Notes:**

- All voltages are referenced to GND .
- After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
- $t_{CC1}$ ,  $t_{CC3}$ ,  $t_{CC4}$  and  $t_{CC5}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ) .
- Specified values are obtained with outputs unloaded.
- $t_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
- $t_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
- $t_{CC1}$  and  $t_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$  .
- AC measurements assume  $t_r = 5\text{ns}$  .
- AC Characteristics test condition

## (1) Input timing specification



## (2) Output timing specification



- For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{RAC}(\text{MAX.})}$	$t_{\text{RAC}(\text{MAX.})}$
$t_{\text{RAD}} > t_{\text{RAD}(\text{MAX.})}$ and $t_{\text{RCD}} \leq t_{\text{RCD}(\text{MAX.})}$	$t_{\text{AA}(\text{MAX.})}$	$t_{\text{RAD}} + t_{\text{AA}(\text{MAX.})}$
$t_{\text{RCD}} > t_{\text{RCD}(\text{MAX.})}$	$t_{\text{CAC}(\text{MAX.})}$	$t_{\text{RCD}} + t_{\text{CAC}(\text{MAX.})}$

$t_{\text{RAD}(\text{MAX.})}$  and  $t_{\text{RCD}(\text{MAX.})}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}(\text{MAX.})}$  and  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{MAX.})}$  will not cause any operation problems.





- Loading conditions are 1 TTLs and 100 pF.
- $t_{\text{OFF}(\text{MAX.})}$  defines the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{\text{CRP}(\text{MIN.})}$  requirement should be applied to  $\overline{\text{RAS}} / \overline{\text{CAS}}$  cycles.
- Either  $t_{\text{RCH}(\text{MIN.})}$  or  $t_{\text{RRH}(\text{MIN.})}$  should be met in read cycles.
- $t_{\text{WP}(\text{MIN.})}$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}(\text{MIN.})}$  should be met.
- $t_{\text{DS}(\text{MIN.})}$  and  $t_{\text{DH}(\text{MIN.})}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
- If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{MIN.})}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle . If  $t_{\text{RWD}} \geq t_{\text{RWD}(\text{MIN.})}$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}(\text{MIN.})}$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}(\text{MIN.})}$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}(\text{MIN.})}$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 8, page 443.

Package Drawing

UNIT: mm





# MOS INTEGRATED CIRCUIT

## MC-422000AB72F

### 2 M-WORD BY 72-BIT DYNAMIC RAM MODULE FAST PAGE MODE (ECC)

#### Description

The MC-422000AB72F is a 2,097,152 words by 72 bits dynamic RAM module on which 9 pieces of 16 M DRAM:  $\mu$ PD4217800 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 2,097,152 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-422000AB72-60	60 ns	110 ns	5.53 W	383 mW (CMOS level input)
MC-422000AB72-70	70 ns	130 ns	5.06 W	
MC-422000AB72-80	80 ns	150 ns	4.59 W	


- 2,048 refresh cycles/32 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply

#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000AB72F-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	9 pieces of $\mu$ PD4217800G5 (400 mil TSOP(II)) [Double side]
MC-422000AB72F-70	70 ns		
MC-422000AB72F-80	80 ns		

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)






PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	H	H	H
PD2	163	L	L	L
PD3	80	L	L	L
PD4	164	H	H	H
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	L	L	L
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : VOH, L : VOL

- A0 - A10, B0 : Address Inputs
- I/O 0 - I/O 71 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D8 : μPD4217800

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>r</sub>		-1.0 to +7.0	V
Supply voltage	V <sub>cc</sub>		-1.0 to +7.0	V
Output current	I <sub>o</sub>		50	mA
Power dissipation	P <sub>b</sub>		11	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>cc</sub>		4.75	5.0	5.25	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>cc</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>i1</sub>	A0 - A10, B0			20	pF
	C <sub>i2</sub>	$\overline{WE0}$ , $\overline{WE2}$			20	
	C <sub>i3</sub>	$\overline{RAS0}$ , $\overline{RAS2}$			50	
	C <sub>i4</sub>	$\overline{CAS0}$ , $\overline{CAS4}$			20	
	C <sub>i5</sub>	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	C <sub>i/O</sub>	I/O0 - I/O71			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		1,054	mA 3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$		964	
			$t_{\text{RAC}} = 80 \text{ ns}$		874	
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$		82	mA
			$I_o = 0 \text{ mA}$		73	
RAS only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		1,054	mA 3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$		964	
			$t_{\text{RAC}} = 80 \text{ ns}$		874	
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}} (\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		694	mA 3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$		604	
			$t_{\text{RAC}} = 80 \text{ ns}$		514	
CAS before RAS refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$		1,054	mA 3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$		964	
			$t_{\text{RAC}} = 80 \text{ ns}$		874	
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$
			Others	-5	+1	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	+10	$\mu\text{A}$
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$		2.4		V
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$			0.4	V

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RMWC</sub>	173		195		215		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	85		90		100		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		23		25	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OE A</sub>		20		23		25	ns	11
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OD</sub>	13		15		15		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>OE H</sub>	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OF S</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
RAS Precharge Time	t <sub>RP</sub>	40		50		60		ns	
RAS Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	ns	
RAS Hold Time	t <sub>RSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60		70		80		ns	
RAS to $\overline{\text{CAS}}$ Delay Time	t <sub>RC D</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to RAS Precharge Time	t <sub>CRP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
RAS Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
RAS Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40		45		50		ns	
Row Address Setup Time	t <sub>ASR</sub>	5		5		5		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10		10		15		ns	15

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	tds	0		0		0		ns	16
Data-in Hold Time	tdh	10		15		15		ns	16
Write Command Setup Time	twcs	0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tcwd	38		43		45		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	trwd	93		105		115		ns	17
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	tcpwd	58		65		70		ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	tawd	58		65		70		ns	17
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	trwl	25		25		25		ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	tcwl	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tcsr	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	tchr	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	twsr	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	twhr	15		15		15		ns	
Refresh Time	tREF		32		32		32	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu\text{s}$  and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $\text{Icc1}$ ,  $\text{Icc3}$ ,  $\text{Icc4}$  and  $\text{Icc5}$  depend on cycle rates ( $t_{\text{TRAC}}$  and  $t_{\text{TC}}$ ).
4. Specified values are obtained with outputs unloaded.
5.  $\text{Icc3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $\text{Icc4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $\text{Icc1}$  and  $\text{Icc3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{\text{IL}}$  (MAX.) and  $\overline{\text{CAS}} \geq V_{\text{IH}}$  (MIN.).
8. AC measurements assume  $\tau = 5 \text{ ns}$ .
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.




11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
13.  $t_{\text{CRP}}(\text{MIN.})$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.
16.  $t_{\text{DS}}(\text{MIN.})$  and  $t_{\text{DH}}(\text{MIN.})$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RW}} \geq t_{\text{RW}}(\text{MIN.})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54	0.100
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A6

# MOS INTEGRATED CIRCUIT

## MC-422000LAB72F

### 3.3 V OPERATION 2 M-WORD BY 72-BIT DYNAMIC RAM MODULE FAST PAGE MODE (ECC)

#### Description

The MC-422000LAB72F is a 2,097,152 words by 72 bits dynamic RAM module on which 9 pieces of 16 M DRAM:  $\mu$ PD4217800L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 2,097,152 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-422000LAB72-A60	60 ns	110 ns	3.28 W	147.6 mW (CMOS level input)
MC-422000LAB72-A70	70 ns	130 ns	2.95 W	
MC-422000LAB72-A80	80 ns	150 ns	2.63 W	


- 2,048 refresh cycles/32 ms
- CAS before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply

#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000LAB72F-A60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	9 pieces of $\mu$ PD4217800LG5 (400 mil TSOP(II)) [Double side]
MC-422000LAB72F-A70	70 ns		
MC-422000LAB72F-A80	80 ns		

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)







PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	H	H	H
PD2	163	L	L	L
PD3	80	L	L	L
PD4	164	H	H	H
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	L	L	L
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : V<sub>OH</sub>, L : V<sub>OL</sub>

- A0 - A10, B0 : Address Inputs
- I/O 0 - I/O 71 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D8 :  $\mu$ PD4217800L

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>r</sub>		-0.5 to +4.6	V
Supply voltage	V <sub>cc</sub>		-0.5 to +4.6	V
Output current	I <sub>o</sub>		20	mA
Power dissipation	P <sub>o</sub>		11	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>cc</sub>		3.0	3.3	3.6	V
High level input voltage	V <sub>IH</sub>		2.0		V <sub>cc</sub> + 0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A10, B0			20	pF
	C <sub>I2</sub>	$\overline{WE0}$ , $\overline{WE2}$			20	
	C <sub>I3</sub>	$\overline{RAS0}$ , $\overline{RAS2}$			50	
	C <sub>I4</sub>	$\overline{CAS0}$ , $\overline{CAS4}$			20	
	C <sub>I5</sub>	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	C <sub>I/O</sub>	I/O0 - I/O71			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	910	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	820		
			$t_{\text{RAC}} = 80 \text{ ns}$	730		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	82	mA		
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$	41			
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\text{CAS} \geq V_{\text{IH}} (\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	910	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	820		
			$t_{\text{RAC}} = 80 \text{ ns}$	730		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}} (\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	640	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	550		
			$t_{\text{RAC}} = 80 \text{ ns}$	460		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	910	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	820		
			$t_{\text{RAC}} = 80 \text{ ns}$	730		
Input leakage current	I <sub>I (L)</sub>	$V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	$\overline{\text{RAS}}$	-5	+5	$\mu\text{A}$
			Others	-5	+1	
Output leakage current	I <sub>O (L)</sub>	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_o = -2.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.0 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	173		195		215		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	85		90		100		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		23		25	ns	10, 11
Access Time Column Address	t <sub>AA</sub>		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEa</sub>		20		23		25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>OFF</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13		15		15		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	13	0	15	0	15	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>OEH</sub>	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RS</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CS</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RC</sub>	20	45	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40		45		50		ns	
Row Address Setup Time	t <sub>ASR</sub>	5		5		5		ns	
Row Address Hold Time	t <sub>RAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>ASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>CAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>RCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10		10		15		ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10		10		15		ns	15

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	38		43		45		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	93		105		115		ns	17
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	58		65		70		ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	58		65		70		ns	17
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	25		25		25		ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		32		32		32	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu\text{s}$  and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>PC</sub>).
4. Specified values are obtained with outputs unloaded.
5. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
6. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL}$  (MAX.) and  $\overline{\text{CAS}} \geq V_{IH}$  (MIN.).
8. AC measurements assume  $t_T = 5 \text{ ns}$ .
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{RAS}$
$t_{RAD} \leq t_{RAD (MAX.)}$ and $t_{RCD} \leq t_{RCD (MAX.)}$	$t_{RAC (MAX.)}$	$t_{RAC (MAX.)}$
$t_{RAD} > t_{RAD (MAX.)}$ and $t_{RCD} \leq t_{RCD (MAX.)}$	$t_{AA (MAX.)}$	$t_{RAD} + t_{AA (MAX.)}$
$t_{RCD} > t_{RCD (MAX.)}$	$t_{CAC (MAX.)}$	$t_{RCD} + t_{CAC (MAX.)}$

$t_{RAD (MAX.)}$  and  $t_{RCD (MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD (MAX.)}$  and  $t_{RCD} \geq t_{RCD (MAX.)}$  will not cause any operation problems.




11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{OFF (MAX.)}$  and  $t_{OEZ (MAX.)}$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP (MIN.)}$  requirements should be applied to  $\overline{RAS/CAS}$  cycles.
14. Either  $t_{RCH (MIN.)}$  or  $t_{RRH (MIN.)}$  should be met in read cycles.
15.  $t_{WP (MIN.)}$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{WCH (MIN.)}$  should be met.
16.  $t_{DS (MIN.)}$  and  $t_{DH (MIN.)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{WE}$  falling edge.
17. If  $t_{WCS} \geq t_{WCS (MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWd} \geq t_{RWd (MIN.)}$ ,  $t_{CWD} \geq t_{CWD (MIN.)}$ ,  $t_{AWD} \geq t_{AWD (MIN.)}$  and  $t_{CPWD} \geq t_{CPWD (MIN.)}$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
D1	2.0	0.079
D2	3.125	0.123
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.50	0.925
K	43.18	1.70
L	17.78	0.700
M	25.4±0.13	1.000±0.006
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54±0.10	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A8

### 4 M-WORD BY 72-BIT DYNAMIC RAM MODULE FAST PAGE MODE (ECC)

#### Description

The MC-424000AB72F is a 4,194,304 words by 72 bits dynamic RAM module on which 18 pieces of 16 M DRAM:  $\mu$ PD4217400 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 4,194,304 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-424000AB72-60	60 ns	110 ns	10.73 W	430 mW (CMOS level input)
MC-424000AB72-70	70 ns	130 ns	9.79 W	
MC-424000AB72-80	80 ns	150 ns	8.84 W	


- 2,048 refresh cycles/32 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply

#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-424000AB72F-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	18 pieces of $\mu$ PD4217400G3 (300 mil TSOP(II)) [Double side]
MC-424000AB72F-70	70 ns		
MC-424000AB72F-80	80 ns		

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	H	H	H
PD2	163	H	H	H
PD3	80	L	L	L
PD4	164	H	H	H
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	L	L	L
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : V<sub>OH</sub>, L : V<sub>OL</sub>

- A0 - A10, B0 : Address Inputs
- I/O 0 - I/O 71 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D17 :  $\mu\text{PD4217400}$

Electrical Specifications **Notes 1, 2**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>T</sub>		-1.0 to +7.0	V
Supply voltage	V <sub>CC</sub>		-1.0 to +7.0	V
Output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		20	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub>		4.75	5.0	5.25	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>CC</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A10, B0			20	pF
	C <sub>I2</sub>	$\overline{WE0}$ , $\overline{WE2}$			20	
	C <sub>I3</sub>	$\overline{RAS0}$ , $\overline{RAS2}$			78	
	C <sub>I4</sub>	$\overline{CAS0}$ , $\overline{CAS4}$			20	
	C <sub>I5</sub>	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	C <sub>I/O</sub>	I/O0 - I/O71			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	2,044	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,864		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,684		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	100	mA		
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$	82			
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	2,044	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,864		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,684		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,324	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	1,144		
			$t_{\text{RAC}} = 80 \text{ ns}$	964		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	2,044	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	1,864		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,684		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$
			Others	-5	+1	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	175		195		220		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>TCAC</sub>		20		23		25	ns	10, 11
Access Time Column Address	t <sub>TAA</sub>		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>TACP</sub>		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>TOEA</sub>		20		23		25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>TRAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>TCLZ</sub>	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>TOLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>TOFF</sub>	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>TOED</sub>	15		15		20		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>TOEZ</sub>	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>TOEH</sub>	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TOES</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>TRP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>TRSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>TCAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>TCSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>TRCD</sub>	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>TRCP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>TCPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>TCP</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>TRPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>TRHCP</sub>	40		45		50		ns	
Row Address Setup Time	t <sub>TASR</sub>	5		5		5		ns	
Row Address Hold Time	t <sub>TRAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>TASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>TCAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TRAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>TRCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>TRRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TRCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TWCH</sub>	10		10		15		ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>TWP</sub>	10		10		15		ns	15

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	40		43		50		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	95		105		120		ns	17
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	58		65		70		ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	60		65		75		ns	17
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	25		25		25		ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		32		32		32	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu\text{s}$  and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (t<sub>TRC</sub> and t<sub>TC</sub>).
4. Specified values are obtained with outputs unloaded.
5. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
6. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$  and  $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ .
8. AC measurements assume t<sub>r</sub> = 5 ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.




11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
13.  $t_{\text{CRP}}(\text{MIN.})$  requirements should be applied to  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.
16.  $t_{\text{DS}}(\text{MIN.})$  and  $t_{\text{DH}}(\text{MIN.})$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A2

# MOS INTEGRATED CIRCUIT

## MC-424000AC72F

### 4 M-WORD BY 72-BIT DYNAMIC RAM MODULE FAST PAGE MODE (ECC)

#### Description

The MC-424000AC72F is a 4,194,304 words by 72 bits dynamic RAM module on which 18 pieces of 16 M DRAM:  $\mu$ PD4216400 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 4,194,304 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-424000AC72-60	60 ns	110 ns	8.84 W	430 mW (CMOS level input)
MC-424000AC72-70	70 ns	130 ns	7.90 W	
MC-424000AC72-80	80 ns	150 ns	6.95 W	

- 4,096 refresh cycles/64 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply


#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-424000AC72F-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	18 pieces of $\mu$ PD4216400G3 (300 mil TSOP(II)) [Double side]
MC-424000AC72F-70	70 ns		
MC-424000AC72F-80	80 ns		

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	H	H	H
PD2	163	H	H	H
PD3	80	L	L	L
PD4	164	H	H	H
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	L	L	L
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : V<sub>OH</sub>, L : V<sub>OL</sub>

- A0 - A11, B0 : Address Inputs
- I/O 0 - I/O 71 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D17 :  $\mu$ PD4216400

**Electrical Specifications** Notes 1, 2

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>T</sub>		-1.0 to +7.0	V
Supply voltage	V <sub>CC</sub>		-1.0 to +7.0	V
Output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		20	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub>		4.75	5.0	5.25	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>CC</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A11, B0			20	pF
	C <sub>I2</sub>	$\overline{WE0}, \overline{WE2}$			20	
	C <sub>I3</sub>	$\overline{RAS0}, \overline{RAS2}$			78	
	C <sub>I4</sub>	$\overline{CAS0}, \overline{CAS4}$			20	
	C <sub>I5</sub>	$\overline{OE0}, \overline{OE2}$			20	
Data Input/Output capacitance	C <sub>I/O</sub>	I/O0 - I/O71			20	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,684	mA	3, 4, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,504		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,324		
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$	100	mA	
			$I_o = 0 \text{ mA}$	82		
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}} (\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,684	mA	3, 4, 5, 7
			$t_{\text{RAC}} = 70 \text{ ns}$	1,504		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,324		
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}} (\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,324	mA	3, 4, 6
			$t_{\text{RAC}} = 70 \text{ ns}$	1,144		
			$t_{\text{RAC}} = 80 \text{ ns}$	964		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}} (\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,684	mA	3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	1,504		
			$t_{\text{RAC}} = 80 \text{ ns}$	1,324		
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	RAS	-10	+10	$\mu\text{A}$
			Others	-5	+1	
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	+10	$\mu\text{A}$
High level output voltage	V <sub>OH</sub>	$I_o = -5.0 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_o = +4.2 \text{ mA}$		0.4	V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	trc	110		130		150		ns	
Read Modify Write Cycle Time	trwc	175		195		220		ns	
Fast Page Mode Cycle Time	tpc	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	tprwc	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	trac		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	tcac		20		23		25	ns	10, 11
Access Time Column Address	taa		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	tacp		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	toea		20		23		25	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	trad	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	tcLZ	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	tolZ	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	toff	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	toed	15		15		20		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	toez	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Hold Time	toeh	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	toes	0		0		0		ns	
Transition Time (Rise and Fall)	tt	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	trp	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	trAs	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	trASP	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	trsh	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	tcAs	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	tCSH	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	trcd	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tcRP	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	tcpn	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	tcp	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	trpc	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	trhCP	40		45		50		ns	
Row Address Setup Time	tASR	5		5		5		ns	
Row Address Hold Time	tRAH	10		10		12		ns	
Column Address Setup Time	tASC	0		0		0		ns	
Column Address Hold Time	tCAH	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30		35		40		ns	
Read Command Setup Time	trCS	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	tWCH	10		10		15		ns	15
$\overline{\text{WE}}$ Pulse Width	tWP	10		10		15		ns	15

Parameter	Symbol	t <sub>rac</sub> = 60 ns		t <sub>rac</sub> = 70 ns		t <sub>rac</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>ds</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>dH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>wCS</sub>	0		0		0		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>cWD</sub>	40		43		50		ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>rWD</sub>	95		105		120		ns	17
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>cPWD</sub>	58		65		70		ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	60		65		75		ns	17
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>rWL</sub>	25		25		25		ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>cWL</sub>	15		15		15		ns	
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10		10		10		ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		64		64		64	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu\text{s}$  and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  depend on cycle rates (t<sub>rc</sub> and t<sub>pc</sub>).
4. Specified values are obtained with outputs unloaded.
5.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
6.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.
7.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{IH}$  (MAX.) and  $\overline{\text{CAS}} \geq V_{IH}$  (MIN.).
8. AC measurements assume  $t_r = 5$  ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{RAS}$
$t_{RAD} \leq t_{RAD (MAX.)}$ and $t_{RCD} \leq t_{RCD (MAX.)}$	$t_{RAC (MAX.)}$	$t_{RAC (MAX.)}$
$t_{RAD} > t_{RAD (MAX.)}$ and $t_{RCD} \leq t_{RCD (MAX.)}$	$t_{AA (MAX.)}$	$t_{RAD} + t_{AA (MAX.)}$
$t_{RCD} > t_{RCD (MAX.)}$	$t_{CAC (MAX.)}$	$t_{RCD} + t_{CAC (MAX.)}$

$t_{RAD (MAX.)}$  and  $t_{RCD (MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD (MAX.)}$  and  $t_{RCD} \geq t_{RCD (MAX.)}$  will not cause any operation problems.




11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{OFF (MAX.)}$  and  $t_{OEZ (MAX.)}$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{CRP (MIN.)}$  requirements should be applied to  $\overline{RAS}/\overline{CAS}$  cycles.
14. Either  $t_{RCH (MIN.)}$  or  $t_{RRH (MIN.)}$  should be met in read cycles.
15.  $t_{WP (MIN.)}$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{WCH (MIN.)}$  should be met.
16.  $t_{DS (MIN.)}$  and  $t_{DH (MIN.)}$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{WE}$  falling edge.
17. If  $t_{WCS} \geq t_{WCS (MIN.)}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWd} \geq t_{RWd (MIN.)}$ ,  $t_{CWD} \geq t_{CWD (MIN.)}$ ,  $t_{AWD} \geq t_{AWD (MIN.)}$  and  $t_{CPWD} \geq t_{CPWD (MIN.)}$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A2

**MOS INTEGRATED CIRCUIT  
MC-424000LAB72F**

**3.3 V OPERATION 4 M-WORD BY 72-BIT DYNAMIC RAM MODULE  
FAST PAGE MODE (ECC)**

**Description**

The MC-424000LAB72F is a 4,194,304 words by 72 bits dynamic RAM module on which 18 pieces of 16 M DRAM:  $\mu$ PD4217400L are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

**Features**

- 4,194,304 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Power consumption (MAX.)	
			Active	Standby
MC-424000LAB72-A60	60 ns	110 ns	6.52 W	180 mW (CMOS level input)
MC-424000LAB72-A70	70 ns	130 ns	5.87 W	
MC-424000LAB72-A80	80 ns	150 ns	5.22 W	

- 2,048 refresh cycles/32 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3 V power supply


**Ordering Information**

Part number	Access time (MAX.)	Package	Mounted devices
MC-424000LAB72F-A60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	18 pieces of $\mu$ PD4217400LG3 (300 mil TSOP(II)) [Double side]
MC-424000LAB72F-A70	70 ns		
MC-424000LAB72F-A80	80 ns		

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time		
		60 ns	70 ns	80 ns
PD1	79	H	H	H
PD2	163	H	H	H
PD3	80	L	L	L
PD4	164	H	H	H
PD5	81	L	L	L
PD6	165	H	L	H
PD7	82	H	H	L
PD8	166	L	L	L
ID0	83	GND	GND	GND
ID1	167	GND	GND	GND

Remark H : VOH, L : VOL

- A0 - A10, B0 : Address Inputs
- I/O 0 - I/O 71 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D17 :  $\mu$ PD4217400L

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		20	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A10, B0			20	pF
	$C_{I2}$	$\overline{WE0}$ , $\overline{WE2}$			20	
	$C_{I3}$	$\overline{RAS0}$ , $\overline{RAS2}$			78	
	$C_{I4}$	$\overline{CAS0}$ , $\overline{CAS4}$			20	
	$C_{I5}$	$\overline{OE0}$ , $\overline{OE2}$			20	
Data Input/Output capacitance	$C_{I/O}$	I/O0 - I/O71			20	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,810	mA	3, 4, 7	
			$t_{\text{RAC}} = 70 \text{ ns}$	1,630			
			$t_{\text{RAC}} = 80 \text{ ns}$	1,450			
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $I_o = 0 \text{ mA}$		100	mA		
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		50			
RAS only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\text{CAS} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,810	mA	3, 4, 5, 7	
			$t_{\text{RAC}} = 70 \text{ ns}$	1,630			
			$t_{\text{RAC}} = 80 \text{ ns}$	1,450			
Operating current (Fast page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,270	mA	3, 4, 6	
			$t_{\text{RAC}} = 70 \text{ ns}$	1,090			
			$t_{\text{RAC}} = 80 \text{ ns}$	910			
CAS before RAS refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	1,810	mA	3, 4	
			$t_{\text{RAC}} = 70 \text{ ns}$	1,630			
			$t_{\text{RAC}} = 80 \text{ ns}$	1,450			
Input leakage current	I <sub>I(L)</sub>	$V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	$\overline{\text{RAS}}$	-5	+5	μA	
			Others	-5	+1		
Output leakage current	I <sub>O(L)</sub>	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)		-5	+5	μA	
High level output voltage	V <sub>OH</sub>	$I_o = -2.0 \text{ mA}$	2.4			V	
Low level output voltage	V <sub>OL</sub>	$I_o = +2.0 \text{ mA}$		0.4		V	

AC Characteristics (Recommended Operating Conditions unless otherwise noted) Notes 8, 9


Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		t <sub>TRAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	110		130		150		ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	175		195		220		ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40		45		50		ns	
Read Modify Write Cycle Time (Fast Page Mode)	t <sub>PRWC</sub>	85		90		105		ns	
Access Time from $\overline{\text{RAS}}$	t <sub>TRAC</sub>		60		70		80	ns	10, 11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		23		25	ns	10, 11
Access Time Column Address	t <sub>TAA</sub>		35		40		45	ns	10, 11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>TACP</sub>		40		45		50	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>TOEA</sub>		15		18		20	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>TRAD</sub>	15	30	15	35	17	40	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0		0		0		ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0		0		0		ns	11
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t <sub>TOFF</sub>	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ to Data Delay Time	t <sub>TOED</sub>	15		15		20		ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>TOEZ</sub>	0	15	0	15	0	20	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>TOEH</sub>	0		0		0		ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TOEB</sub>	0		0		0		ns	
Transition Time (Rise and Fall)	t <sub>TT</sub>	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>TRP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>TRAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>TRASP</sub>	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>TRSH</sub>	15		18		20		ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>TCAS</sub>	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>TCSH</sub>	60		70		80		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>TRCD</sub>	20	40	20	50	25	60	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>TRCP</sub>	5		5		5		ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>TCPN</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>TCF</sub>	10		10		10		ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>TRPC</sub>	5		5		5		ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>TRHCP</sub>	40		45		50		ns	
Row Address Setup Time	t <sub>TABR</sub>	5		5		5		ns	
Row Address Hold Time	t <sub>TAAH</sub>	10		10		12		ns	
Column Address Setup Time	t <sub>TASC</sub>	0		0		0		ns	
Column Address Hold Time	t <sub>TAAH</sub>	15		15		15		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>TRAL</sub>	30		35		40		ns	
Read Command Setup Time	t <sub>TRCS</sub>	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>TRRH</sub>	0		0		0		ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TRCH</sub>	0		0		0		ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>TWCH</sub>	10		10		15		ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>TWP</sub>	10		10		15		ns	15

Parameter	Symbol	t <sub>TRC</sub> = 60 ns		t <sub>TRC</sub> = 70 ns		t <sub>TRC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Data-in Setup Time	t <sub>DS</sub>	0		0		0		ns	16
Data-in Hold Time	t <sub>DH</sub>	10		15		15		ns	16
Write Command Setup Time	t <sub>WCS</sub>	0		0		0		ns	17
CAS to $\overline{WE}$ Delay Time	t <sub>CWD</sub>	40		43		50		ns	17
RAS to $\overline{WE}$ Delay Time	t <sub>TRWD</sub>	95		105		120		ns	17
CAS Precharge to $\overline{WE}$ Delay Time	t <sub>CPWD</sub>	58		65		70		ns	17
Column Address to $\overline{WE}$ Delay Time	t <sub>AWD</sub>	60		65		75		ns	17
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	t <sub>RWL</sub>	25		25		25		ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	t <sub>CWL</sub>	15		15		15		ns	
$\overline{CAS}$ Setup Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)	t <sub>CSR</sub>	5		5		5		ns	
$\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)	t <sub>CHR</sub>	10		10		10		ns	
$\overline{WE}$ Setup Time	t <sub>WBR</sub>	10		10		10		ns	
$\overline{WE}$ Hold Time	t <sub>WHR</sub>	15		15		15		ns	
Refresh Time	t <sub>REF</sub>		32		32		32	ms	


**Notes**

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.
3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (t<sub>TRC</sub> and t<sub>PC</sub>).
4. Specified values are obtained with outputs unloaded.
5. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
6. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast page cycle.
7. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IH}$  (MAX.) and  $\overline{CAS} \geq V_{IH}$  (MIN.).
8. AC measurements assume t<sub>r</sub> = 5 ns.
9. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



10. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.



11. Loading conditions are 1 TTL and 100 pF.
12.  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time at which the output achieves the condition of Hi-Z and are not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
13.  $t_{\text{CRP}}(\text{MIN.})$  requirements should be applied to  $\overline{\text{RAS/CAS}}$  cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.
16.  $t_{\text{DS}}(\text{MIN.})$  and  $t_{\text{DH}}(\text{MIN.})$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{MIN.})$ ,  $t_{\text{CWd}} \geq t_{\text{CWd}}(\text{MIN.})$ ,  $t_{\text{AWd}} \geq t_{\text{AWd}}(\text{MIN.})$  and  $t_{\text{CPWd}} \geq t_{\text{CPWd}}(\text{MIN.})$ , the cycle is read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Timing Chart

Please refer to Timing Chart 7, page 429.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	43.18	1.700
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A3

# 8 Byte DIMM [Hyper Page (EDO)]



# MOS INTEGRATED CIRCUIT

## MC-421000FA64FB

### 1 M-WORD BY 64-BIT DYNAMIC RAM MODULE HYPER PAGE MODE

#### Description

The MC-421000FA64FB is a 1,048,576 words by 64 bits dynamic RAM module on which 4 pieces of 16 M DRAM:  $\mu$ PD4218165 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- Hyper page mode (EDO)
- 1,048,576 words by 64 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle Time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-421000FA64-60	60 ns	104 ns	25 ns	3.89 W	336 mW
MC-421000FA64-70	70 ns	124 ns	30 ns	3.68 W	(CMOS level input)

- 1,024 refresh cycles/16 ms
- CAS before RAS refresh, RAS only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply


#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000FA64FB-60	60 ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	4 pieces of $\mu$ PD4218165LE (400 mil SOJ) [Single side]
MC-421000FA64FB-70	70 ns		

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time	
		60 ns	70 ns
PD1	79	L	L
PD2	163	L	L
PD3	80	H	H
PD4	164	L	L
PD5	81	H	H
PD6	165	H	L
PD7	82	H	H
PD8	166	H	H
ID0	83	GND	GND
ID1	167	GND	GND

Remark H :  $V_{OH}$ , L :  $V_{OL}$

- A0 - A9, B0 : Address Inputs
- I/O 0 - I/O 63 : Data Inputs/Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0 - CAS7 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D3 :  $\mu$ PD4218165

Electrical Specifications **Notes 1, 2**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>T</sub>		-1.0 to +7.0	V
Supply voltage	V <sub>CC</sub>		-1.0 to +7.0	V
Output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		6	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub>		4.75	5.0	5.25	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>CC</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A9, B0			20	pF
	C <sub>I2</sub>	$\overline{WE0}, \overline{WE2}$			20	
	C <sub>I3</sub>	$\overline{RAS0}, \overline{RAS2}$			45	
	C <sub>I4</sub>	$\overline{CAS0} - \overline{CAS7}$			20	
	C <sub>I5</sub>	$\overline{OE0}, \overline{OE2}$			20	
Data Input/Output capacitance	C <sub>VO</sub>	I/O0 - I/O63			20	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	700	mA	1,2,3	
			$t_{\text{RAC}} = 70 \text{ ns}$	660			
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ , $I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ , $I_o = 0 \text{ mA}$		68	mA		
				64			
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	700	mA	1,2,3,4	
			$t_{\text{RAC}} = 70 \text{ ns}$	660			
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	500	mA	1,2,5	
			$t_{\text{RAC}} = 70 \text{ ns}$	460			
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	700	mA	1,2	
			$t_{\text{RAC}} = 70 \text{ ns}$	660			
Input leakage current	I <sub>i(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$	
			others	-5	+1		
Output leakage current	I <sub>o(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$		2.4		V	
Level output voltage	V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$			0.4	V	

- Notes**
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  - Specified values are obtained with outputs unloaded.
  - I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$  and  $\overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ .
  - I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  - I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

**Common to Read, Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>RC</sub>	104	—	124	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10 000	70	10 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10 000	12	10 000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	ns	2
Row Address Setup Time	t <sub>ASR</sub>	5	—	5	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	—	12	—	ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0	—	0	—	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	—	0	—	ns	
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0	—	0	—	ns	
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13	—	15	—	ns	
Masked Byte Write Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>MRH</sub>	0	—	0	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	50	1	50	ns	
Refresh Time	t <sub>REF</sub>	—	16	—	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$
$\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{AA}}(\text{MAX.})$	$\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$
$\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{CAC}}(\text{MAX.})$	$\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$

$\text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $\text{t}_{\text{RAC}}$ ,  $\text{t}_{\text{AA}}$  or  $\text{t}_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

**2.**  $\text{t}_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$\text{t}_{\text{RAC}} = 60 \text{ ns}$		$\text{t}_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$\text{t}_{\text{RAC}}$	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	$\text{t}_{\text{CAC}}$	—	20	—	23	ns	1
Access Time from Column Address	$\text{t}_{\text{AA}}$	—	35	—	40	ns	1
Access Time from $\overline{\text{OE}}$	$\text{t}_{\text{OEA}}$	—	20	—	23	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$\text{t}_{\text{RAL}}$	30	—	35	—	ns	
Read Command Setup Time	$\text{t}_{\text{RCS}}$	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$\text{t}_{\text{RRH}}$	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$\text{t}_{\text{RCH}}$	0	—	0	—	ns	2
Output buffer Turn-off Delay Time from $\overline{\text{OE}}$	$\text{t}_{\text{OEZ}}$	0	13	0	15	ns	3
$\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$	$\text{t}_{\text{CHO}}$	5	—	5	—	ns	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$
$\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{AA}}(\text{MAX.})$	$\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$
$\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{CAC}}(\text{MAX.})$	$\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$

$\text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $\text{t}_{\text{RAC}}$ ,  $\text{t}_{\text{AA}}$  or  $\text{t}_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$  and  $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

**2.** Either  $\text{t}_{\text{RCH}}(\text{MIN.})$  or  $\text{t}_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.

**3.**  $\text{t}_{\text{OEZ}}(\text{MAX.})$  defines the time when the output achieves the condition of Hi-Z and is not referenced  $\text{V}_{\text{OH}}$  or  $\text{V}_{\text{OL}}$ .

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	10	—	10	—	ns	1
$\overline{WE}$ Pulse Width	twp	10	—	10	—	ns	1
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	trwl	15	—	17	—	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	tcwl	10	—	12	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	ns	2
$\overline{OE}$ Hold Time	toeh	0	—	0	—	ns	
Data-in Setup Time	t <sub>ds</sub>	0	—	0	—	ns	3
Data-in Hold Time	t <sub>dh</sub>	10	—	10	—	ns	3

- Notes**
1. t<sub>wp(MIN.)</sub> is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>wch(MIN.)</sub> should be met.
  2. If t<sub>wcs</sub> ≥ t<sub>wcs(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>ds(MIN.)</sub> and t<sub>dh(MIN.)</sub> are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	133	—	157	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	trwd	87	—	99	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ Delay Time	tcwd	32	—	37	—	ns	1
Column Address to $\overline{WE}$ Delay Time	tawd	52	—	59	—	ns	1

- Note 1.** If t<sub>wcs</sub> ≥ t<sub>wcs(MIN.)</sub> the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>trwd</sub> ≥ t<sub>trwd(MIN.)</sub>, t<sub>tcwd</sub> ≥ t<sub>tcwd(MIN.)</sub>, t<sub>tawd</sub> ≥ t<sub>tawd(MIN.)</sub>, and t<sub>tcpwd</sub> ≥ t<sub>tcpwd(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	—	30	—	ns	1
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125 000	70	125 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>HCAS</sub>	10	10 000	12	10 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	—	40	—	45	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	52	—	59	—	ns	2
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	—	45	—	ns	
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	—	75	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	ns	
$\overline{\text{OE}}$ to CAS Hold Time	t <sub>OCH</sub>	5	—	5	—	ns	
$\overline{\text{OE}}$ Precharge Time	t <sub>OEP</sub>	5	—	5	—	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	3,4
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	—	10	—	ns	4
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OFR</sub>	0	13	0	15	ns	3,4
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OFc</sub>	0	13	0	15	ns	3,4

**Notes 1.** t<sub>HPC(MIN.)</sub> is applied to access time from  $\overline{\text{CAS}}$

2. If  $t_{\text{WCS}} \geq t_{\text{WCS(MIN.)}}$ , the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If  $t_{\text{RWd}} \geq t_{\text{RWd(MIN.)}}$ ,  $t_{\text{CWD}} \geq t_{\text{CWD(MIN.)}}$ ,  $t_{\text{AWD}} \geq t_{\text{AWD(MIN.)}}$ , and  $t_{\text{CPWD}} \geq t_{\text{CPWD(MIN.)}}$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t<sub>OFc(MAX.)</sub>, t<sub>OFr(MAX.)</sub> and t<sub>WEz(MAX.)</sub> define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on state of each signal.
  - (1)  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  : Inactive (at the end of read cycle)  
 $\overline{\text{WE}}$  : inactive,  $\overline{\text{OE}}$  : active  
 t<sub>OFc</sub> is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 t<sub>OFr</sub> is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$  : inactive,  $\overline{\text{OE}}$  : inactive ... t<sub>OEz</sub> is effective.
  - (3) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either t<sub>RRH</sub> or t<sub>RCH</sub> must be met... t<sub>WEz</sub>, t<sub>WPZ</sub> are effective.




**Refresh Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t <sub>CSR</sub>	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	—	5	—	ns	
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t <sub>WHR</sub>	15	—	15	—	ns	

## Timing Chart

Please refer to Timing Chart 9, page 457.

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
D1	2.0	0.079
D2	3.125	0.1230
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.05 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.7000
M	25.4±0.13	1.000±0.006
N	9.0 MAX.	0.355 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157+0.005 -0.004
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039+0.003 -0.002
X	2.54±0.10	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A5

# MOS INTEGRATED CIRCUIT

## MC-422000FA64FB

### 2 M-WORD BY 64-BIT DYNAMIC RAM MODULE HYPER PAGE MODE

#### Description

The MC-422000FA64FB is a 1,048,576 words by 64 bits dynamic RAM module on which 8 pieces of 16 M DRAM:  $\mu$ PD4218165 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- Hyper page mode (EDO)
- 2,096,152 words by 64 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle Time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-422000FA64-60	60 ns	104 ns	25 ns	3.73 W	357 mW
MC-422000FA64-70	70 ns	124 ns	30 ns	3.52 W	(CMOS level input)

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before RAS refresh, RAS only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.25 V power supply


#### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000FA64FB-60	60 ns	168-pin Dual In-line Memory Module (Socket Type)	8 pieces of $\mu$ PD4218165LE (400 mil SOJ)
MC-422000FA64FB-70	70 ns	Edge connector: Gold plating	[Single side]

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

Pin Name	Pin No.	Access Time	
		60 ns	70 ns
PD1	79	H	H
PD2	163	L	L
PD3	80	H	H
PD4	164	L	L
PD5	81	H	H
PD6	165	H	L
PD7	82	H	H
PD8	166	H	H
ID0	83	GND	GND
ID1	167	GND	GND

Remark H : VO<sub>H</sub>, L : VO<sub>L</sub>

- A0 - A9, B0 : Address Inputs
- I/O 0 - I/O 63 : Data Inputs/Outputs
- RAS0 - RAS2 : Row Address Strobe
- CAS0 - CAS7 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D7 :  $\mu$ PD4218165

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V <sub>r</sub>		-1.0 to +7.0	V
Supply voltage	V <sub>cc</sub>		-1.0 to +7.0	V
Output current	I <sub>o</sub>		50	mA
Power dissipation	P <sub>o</sub>		6	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>cc</sub>		4.75	5.0	5.25	V
High level input voltage	V <sub>IH</sub>		2.4		V <sub>cc</sub> + 1.0	V
Low level input voltage	V <sub>IL</sub>		-1.0		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A9, B0			20	pF
	C <sub>I2</sub>	$\overline{WE0}, \overline{WE2}$			20	
	C <sub>I3</sub>	$\overline{RAS0} - \overline{RAS2}$			45	
	C <sub>I4</sub>	$\overline{CAS0} - \overline{CAS7}$			20	
	C <sub>I5</sub>	$\overline{OE0}, \overline{OE2}$			20	
Data Input/Output capacitance	C <sub>I/O</sub>	I/O0 - I/O63			20	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	710	mA	1,2,3	
			$t_{\text{RAC}} = 70 \text{ ns}$	670			
Standby current	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$		76	mA		
				68			
$\overline{\text{RAS}}$ only refresh current	I <sub>CC3</sub>	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	710	mA	1,2,3,4	
			$t_{\text{RAC}} = 70 \text{ ns}$	670			
Operating current (Hyper page mode)	I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	510	mA	1,2,5	
			$t_{\text{RAC}} = 70 \text{ ns}$	470			
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>CC5</sub>	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	710	mA	1,2	
			$t_{\text{RAC}} = 70 \text{ ns}$	670			
Input leakage current	I <sub>I(L)</sub>	$V_{\text{I}} = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$	
			others	-5	+1		
Output leakage current	I <sub>O(L)</sub>	$V_{\text{O}} = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_{\text{O}} = -2.5 \text{ mA}$	2.4			V	
Level output voltage	V <sub>OL</sub>	$I_{\text{O}} = +2.1 \text{ mA}$		0.4		V	

- Notes**
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  - Specified values are obtained with outputs unloaded.
  - I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$  and  $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ .
  - I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  - I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

**Common to Read, Write Cycle**

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	trc	104	—	124	—	ns	
$\overline{\text{RAS}}$ Precharge Time	trp	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	tcpn	10	—	10	—	ns	
$\overline{\text{RAS}}$ Pulse Width	tr <sub>as</sub>	60	10 000	70	10 000	ns	
$\overline{\text{CAS}}$ Pulse Width	tc <sub>as</sub>	10	10 000	12	10 000	ns	
$\overline{\text{RAS}}$ Hold Time	tr <sub>sh</sub>	10	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time	tc <sub>sh</sub>	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	tr <sub>cd</sub>	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	tr <sub>ad</sub>	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	tc <sub>rp</sub>	5	—	5	—	ns	2
Row Address Setup Time	t <sub>asr</sub>	5	—	5	—	ns	
Row Address Hold Time	t <sub>rah</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>asc</sub>	0	—	0	—	ns	
Column Address Hold Time	t <sub>cah</sub>	10	—	12	—	ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	to <sub>es</sub>	0	—	0	—	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>clz</sub>	0	—	0	—	ns	
$\overline{\text{OE}}$ to Data Setup Time	to <sub>lz</sub>	0	—	0	—	ns	
$\overline{\text{OE}}$ to Data Delay Time	to <sub>ed</sub>	13	—	15	—	ns	
Masked Byte Write Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>mrh</sub>	0	—	0	—	ns	
Transition Time (Rise and Fall)	t <sub>t</sub>	1	50	1	50	ns	
Refresh Time	t <sub>ref</sub>	—	16	—	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	ns	1
Access Time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	20	—	23	ns	1
Access Time from Column Address	$t_{\text{AA}}$	—	35	—	40	ns	1
Access Time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	20	—	23	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	—	35	—	ns	
Read Command Setup Time	$t_{\text{RCS}}$	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	ns	2
Output buffer Turn-off Delay Time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	13	0	15	ns	3
$\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$	$t_{\text{CHO}}$	5	—	5	—	ns	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.

3.  $t_{\text{OEZ}}(\text{MAX.})$  defines the time when the output achieves the condition of Hi-Z and is not referenced  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .

**Write Cycle**

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	twch	10	—	10	—	ns	1
$\overline{WE}$ Pulse Width	twp	10	—	10	—	ns	1
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	trwl	15	—	17	—	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	tcwl	10	—	12	—	ns	
$\overline{WE}$ Setup Time	twcs	0	—	0	—	ns	2
$\overline{OE}$ Hold Time	toeh	0	—	0	—	ns	
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	ns	3
Data-in Hold Time	t <sub>DH</sub>	10	—	10	—	ns	3

- Notes**
1. t<sub>WP(MIN.)</sub> is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH(MIN.)</sub> should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS(MIN.)</sub> and t<sub>DH(MIN.)</sub> are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	133	—	157	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	trwd	87	—	99	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ Delay Time	tcwd	32	—	37	—	ns	1
Column Address to $\overline{WE}$ Delay Time	t <sub>AWD</sub>	52	—	59	—	ns	1

- Note 1.** If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub> the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>TRWD</sub> ≥ t<sub>TRWD(MIN.)</sub>, t<sub>TCWD</sub> ≥ t<sub>TCWD(MIN.)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD(MIN.)</sub>, and t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	—	30	—	ns	1
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125 000	70	125 000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>HCAS</sub>	10	10 000	12	10 000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	—	40	—	45	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	52	—	59	—	ns	2
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	—	45	—	ns	
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	—	75	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	ns	
$\overline{\text{OE}}$ to CAS Hold Time	t <sub>OCH</sub>	5	—	5	—	ns	
$\overline{\text{OE}}$ Precharge Time	t <sub>OEP</sub>	5	—	5	—	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	3,4
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	—	10	—	ns	4
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OFR</sub>	0	13	0	15	ns	3.4
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OFC</sub>	0	13	0	15	ns	3.4

- Notes**
- t<sub>HPC(MIN.)</sub> is applied to access time from  $\overline{\text{CAS}}$
  - If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If t<sub>TRWD</sub> ≥ t<sub>TRWD(MIN.)</sub>, t<sub>TCWD</sub> ≥ t<sub>TCWD(MIN.)</sub>, t<sub>TAWD</sub> ≥ t<sub>TAWD(MIN.)</sub>, and t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
  - t<sub>OFC(MAX.)</sub>, t<sub>OFR(MAX.)</sub> and t<sub>WEZ(MAX.)</sub> define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
  - To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on state of each signal.
    - $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  : Inactive (at the end of read cycle)  
 $\overline{\text{WE}}$  : inactive,  $\overline{\text{OE}}$  : active  
 t<sub>OFC</sub> is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 t<sub>OFR</sub> is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$  : inactive,  $\overline{\text{OE}}$  : inactive ... t<sub>OEZ</sub> is effective.
    - Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either t<sub>TRH</sub> or t<sub>TRC</sub> must be met... t<sub>WEZ</sub>, t<sub>WPZ</sub> are effective.

**Refresh Cycle**




Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t <sub>CSR</sub>	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t <sub>CHR</sub>	10	—	10	—	ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5	—	5	—	ns	
WE Hold Time (Hidden Refresh Cycle)	t <sub>WHR</sub>	15	—	15	—	ns	

## Timing Chart

Please refer to Timing Chart 9, page 457.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
D1	2.0	0.079
D2	3.125	0.1230
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.05 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.7000
M	25.4±0.13	1.000±0.006
N	9.0 MAX.	0.355 MAX.
P	1.0	0.039
Q	R 2.0	R 0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	∅3.0	∅0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54±0.10	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A7

#### 2M -WORD BY 72-BIT DYNAMIC RAM MODULE HYPER PAGE MODE (ECC)

### Description

The MC-422000FB72F is a 2 097 152 words by 72 bits dynamic RAM module on which 9 pieces of 16M DRAM (  $\mu$  PD 4217805) are assembled.

This module provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- Hyper page mode ( EDO)
- 2 097 152 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC- 422000FB72-60	60 ns	104 ns	25 ns	5.51w	368mw (CMOS level)
MC- 422000FB72-70	70 ns	124 ns	30 ns	5.04w	

- 2 048 refresh cycles/32 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh ,  $\overline{\text{RAS}}$  only refresh , Hidden refresh.
- 168-pin dual in-line memory module (pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$  0.25V power supply


### Ordering information

Part Number	Access time (MAX.)	Package	Mounted devices
MC- 422000FB72F-60	60ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	9 pieces of $\mu$ PD 4217805G5 (400mil TSOP) [Double side]
MC- 422000FB72F-70	70ns		

The information in this document is subject to change without notice.

## Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge Connector : Gold plating)













PD and ID Table

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD1	79	H	H
PD2	163	L	L
PD3	80	L	L
PD4	164	H	H
PD5	81	H	H
PD6	165	H	L
PD7	82	H	H
PD8	166	L	L
ID0	83	GND	GND
ID1	167	GND	GND

(Note) H : VOH, L : VOL

A0 - A10, B0 : Address Inputs  
 I/O 0-I/O 71 : Data Inputs / Outputs  
 RAS0, RAS2 : Row Address Strobe  
 CAS0, CAS4 : Column Address Strobe  
 WE0, WE2 : Write Enable  
 OE0, OE2 : Output Enable  
 PDE : Presence Detect Enable  
 PD1- PD8 : Presence Detect Pins  
 ID0, ID1 : Identity pins  
 Vcc : Power Supply  
 GND : Ground  
 NC : No connection

Block Diagram



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	VT		-1.0 to +7.0	V
Supply voltage	VCC		-1.0 to +7.0	V
Output current	IO		50	mA
Power dissipation	PD		11	W
Operating temperature	Topt		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (NOTES : 1, 2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	VCC		4.75	5.0	5.25	V
High level input voltage	VIH		2.4		Vcc + 1.0	V
Low level input voltage	VIL		-1.0		+0.8	V
Ambient temperature	Ta		0		70	°C

## CAPACITANCE (Ta=25°C , f=1 MHz )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C I1	A0 - A10, B0			20	pF
	C I2	$\overline{WE}0, \overline{WE}2$			20	pF
	C I3	$\overline{RAS}0, \overline{RAS}2$			50	pF
	C I4	$\overline{CAS}0, \overline{CAS}4$			20	pF
	C I5	$\overline{OE}0, \overline{OE}2$			20	pF
Data Input/ Output capacitance	C I/O	I/O 0 - I/O 71			20	pF

## DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating Current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}}=t_{\text{RC}}(\text{MIN.}), I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 050	mA	3, 4, 7
			$t_{\text{RAC}}=70\text{ns}$	960		
Standby Current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$		90	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$		70		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}$ $t_{\text{RC}}=t_{\text{RC}}(\text{MIN.}), I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 050	mA	3, 4, 5, 7
			$t_{\text{RAC}}=70\text{ns}$	960		
Operating Current (Hyper Page Mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}, \overline{\text{CAS}}$ Cycling $t_{\text{HPC}}=t_{\text{HPC}}(\text{MIN.}), I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	870	mA	3, 4, 6
			$t_{\text{RAC}}=70\text{ns}$	780		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$t_{\text{RC}}=t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 050	mA	3, 4
			$t_{\text{RAC}}=70\text{ns}$	960		
Input Leakage Current	I <sub>I(L)</sub>	V <sub>I</sub> =0 to 5.25V all other pins not under test = 0V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$
			others	-5	+1	
Output Leakage Current	I <sub>O(L)</sub>	Outputs are disabled (Hi - Z) V <sub>O</sub> =0 to 5.25V	-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> =-5.0mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> =+4.2mA		0.4	V	

## AC CHARACTERISTICS

Notes 8,9

( Recommended Operating Conditions unless otherwise noted )

(1/2)

PARAMETER	SYMBOL	t <sub>RAC</sub> = 60ns		t <sub>RAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t <sub>RC</sub>	104	-	124	-	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	133	-	157	-	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	-	60	-	70	ns	10,11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	-	20	-	23	ns	10,11
Access Time from Column Address	t <sub>AA</sub>	-	35	-	40	ns	10,11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	-	40	-	45	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	-	20	-	23	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13	-	15	-	ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	13	0	15	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>OEH</sub>	0	-	0	-	ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0	-	0	-	ns	
Transition Time ( Rise and Fall )	t <sub>T</sub>	1	50	1	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	-	50	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	-	12	-	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	-	50	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	-	5	-	ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	-	5	-	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	-	45	-	ns	
Row Address Setup Time	t <sub>ASR</sub>	5	-	5	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	-	10	-	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	-	12	-	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30	-	35	-	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	-	0	-	ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	-	0	-	ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10	-	10	-	ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10	-	10	-	ns	15
Data-in Setup Time	t <sub>DS</sub>	0	-	0	-	ns	16
Data-in Hold Time	t <sub>DH</sub>	10	-	10	-	ns	16
Write command Setup Time	t <sub>WCS</sub>	0	-	0	-	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	32	-	37	-	ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	87	-	99	-	ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	52	-	59	-	ns	17

(2/2)



PARAMETER	SYMBOL	t <sub>RAC</sub> = 60ns		t <sub>RAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	15	-	17	-	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	10	-	12	-	ns	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CSR</sub>	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CHR</sub>	10	-	10	-	ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10	-	10	-	ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15	-	15	-	ns	
Refresh Time	t <sub>REF</sub>	-	32	-	32	ms	

## HYPER PAGE MODE

PARAMETER	SYMBOL	t <sub>RAC</sub> = 60ns		t <sub>RAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	-	30	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>HCAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	-	10	-	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	52	-	59	-	ns	17
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	-	75	-	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	-	5	-	ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ Hold Time	t <sub>OCH</sub>	5	-	5	-	ns	18
$\overline{\text{OE}}$ Precharge Time	t <sub>OEP</sub>	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$	t <sub>CHO</sub>	5	-	5	-	ns	18
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	12, 18
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	-	10	-	ns	18
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OFR</sub>	0	13	0	15	ns	12, 18
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OFC</sub>	0	13	0	15	ns	12, 18

## Notes:

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu$ s and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.
3. ICC1, ICC3, ICC4 and ICC5 depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
4. Specified values are obtained with outputs unloaded.
5. ICC3 is measured assuming that all column address inputs are held at either high or low.
6. ICC4 is measured assuming that all column address inputs are switched only once during each Hyper page cycle.
7. ICC1 and ICC3 are measured assuming that address can be changed once or less during  $\overline{\text{RAS}} \leq \text{VIL}(\text{MAX.})$  and  $\overline{\text{CAS}} \geq \text{VIH}(\text{MIN.})$ .
8. AC measurements assume t<sub>T</sub> = 2ns.

**Notes:****9. AC Characteristics test condition****(1) Input timing specification****(2) Output timing specification****10. For read cycles, access time is defined as follows:**

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD}(MAX.)$ and $t_{RCD} \leq t_{RCD}(MAX.)$	$t_{RAC}(MAX.)$	$t_{RAC}(MAX.)$
$t_{RAD} > t_{RAD}(MAX.)$ and $t_{RCD} \leq t_{RCD}(MAX.)$	$t_{AA}(MAX.)$	$t_{RAD} + t_{AA}(MAX.)$
$t_{RCD} > t_{RCD}(MAX.)$	$t_{CAC}(MAX.)$	$t_{RCD} + t_{CAC}(MAX.)$

$t_{RAD}(MAX.)$  and  $t_{RCD}(MAX.)$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD}(MAX.)$  and  $t_{RCD} \geq t_{RCD}(MAX.)$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.

12.  $t_{OFC}(MAX.)$ ,  $t_{OFR}(MAX.)$ ,  $t_{WEZ}(MAX.)$  and  $t_{OEZ}(MAX.)$  defines the time when the output achieves the condition of Hi-Z and are not referenced to  $VOH$  or  $VOL$ .

13.  $t_{CRP}(MIN.)$  requirement is applied to  $\overline{RAS}$  /  $\overline{CAS}$  cycles preceded by any cycles.

14. Either  $t_{RCH}(MIN.)$  or  $t_{RRH}(MIN.)$  should be met in read cycles.

15.  $t_{WP}(MIN.)$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{WCH}(MIN.)$  should be met.

16.  $t_{DS}(MIN.)$  and  $t_{DH}(MIN.)$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{WE}$  falling edge.

17. If  $t_{WCS} \geq t_{WCS}(MIN.)$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD}(MIN.)$ ,  $t_{CWD} \geq t_{CWD}(MIN.)$ ,  $t_{AWD} \geq t_{AWD}(MIN.)$  and  $t_{CPWD} \geq t_{CPWD}(MIN.)$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell.

If neither of the above conditions is met, the state of the data out is indeterminate.

18. To make I/O to Hi-Z in read cycle, it is necessary to control  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$  as follows. The effective specification depends on state of each signal.

(1)  $\overline{RAS}$ ,  $\overline{CAS}$ : inactive (at the end of read cycle)

$\overline{WE}$ : inactive,  $\overline{OE}$ : active

$t_{OFC}$  is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.

$t_{OFR}$  is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)

$\overline{WE}$ : active,  $\overline{OE}$ : active... $t_{WEZ}$ ,  $t_{WPZ}$  are effective.




$\overline{WE}$ : inactive,  $\overline{OE}$ : inactive... $t_{OEZ}$  is effective.

## Timing Chart

Please refer to Timing Chart 10, page 473.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)  
OUTLINE DRAWINGS



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	∅3.0	∅0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54	0.100
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

### 3.3 V OPERATION 2M -WORD BY 72-BIT DYNAMIC RAM MODULE HYPER PAGE MODE (ECC)

## Description

The MC-422000LFB72F is a 2 097 152 words by 72 bits dynamic RAM module on which 9 pieces of 16M DRAM (  $\mu$  PD 4217805L) are assembled.

This module provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

## Features

- Hyper page mode ( EDO)
- 2 097 152 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC- 422000LFB72-A60	60 ns	104 ns	25 ns	3.28 w	147.6mw (CMOS level)
MC- 422000LFB72-A70	70 ns	124 ns	30 ns	2.95 w	

- 2 048 refresh cycles/32 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh ,  $\overline{\text{RAS}}$  only refresh , Hidden refresh.
- 168-pin dual in-line memory module (pin pitch = 1.27 mm)
- Single +3.3 V $\pm$ 0.3V power supply


## Ordering information

Part Number	Access time (MAX.)	Package	Mounted devices
MC- 422000LFB72F-A60	60ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	9 pieces of uPD 4217805LG5 (400mil TSOP) [Double side]
MC- 422000LFB72F-A70	70ns		

The information in this document is subject to change without notice.

# Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge Connector : Gold plating)






**PD and ID Table**

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD1	79	H	H
PD2	163	L	L
PD3	80	L	L
PD4	164	H	H
PD5	81	H	H
PD6	165	H	L
PD7	82	H	H
PD8	166	L	L
ID0	83	GND	GND
ID1	167	GND	GND

Note) H : VOH, L : VOL

- A0 - A10, B0 : Address Inputs
- I/O 0-I/O 71 : Data Inputs / Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1- PD8 : Presence Detect Pins
- ID0, ID1 : Identity pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	VT		-0.5 to +4.6	V
Supply voltage	VCC		-0.5 to +4.6	V
Output current	IO		20	mA
Power dissipation	PD		11	W
Operating temperature	Topt		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (NOTES : 1, 2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	VCC		3.0	3.3	3.6	V
High level input voltage	VIH		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Ambient temperature	Ta		0		70	°C

## CAPACITANCE (Ta=25°C , f=1 MHz )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C11	A0 - A10, B0			20	pF
	C12	$\overline{WE}0, \overline{WE}2$			20	pF
	C13	$\overline{RAS}0, \overline{RAS}2$			50	pF
	C14	$\overline{CAS}0, \overline{CAS}4$			20	pF
	C15	$\overline{OE}0, \overline{OE}2$			20	pF
Data Input/ Output capacitance	C I/O	I/O 0 - I/O 71			20	pF

## DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating Current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}}=t_{\text{RC}(\text{MIN})}, \text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	910	mA	3, 4, 7
			$t_{\text{RAC}}=70\text{ns}$	820		
Standby Current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{H}(\text{MIN})}$		82	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$		41		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{H}}$ $t_{\text{RC}}=t_{\text{RC}(\text{MIN})}, \text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	910	mA	3, 4, 5, 7
			$t_{\text{RAC}}=70\text{ns}$	820		
Operating Current (Hyper Page Mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}, \overline{\text{CAS}}$ Cycling $t_{\text{HPC}}=t_{\text{HPC}(\text{MIN})}, \text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	820	mA	3, 4, 6
			$t_{\text{RAC}}=70\text{ns}$	730		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$t_{\text{RC}}=t_{\text{RC}(\text{MIN})}$ $\text{IO}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	910	mA	3, 4
			$t_{\text{RAC}}=70\text{ns}$	820		
Input Leakage Current	I <sub>i(L)</sub>	V <sub>I</sub> =0 to 3.6V all other pins not under test = 0V	$\overline{\text{RAS}}$	-5	+5	$\mu\text{A}$
			others	-5	+1	
Output Leakage Current	I <sub>o(L)</sub>	Outputs are disabled (Hi - Z) V <sub>O</sub> =0 to 3.6V	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> =-2.0mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> =+2.0mA		0.4	V	

## AC CHARACTERISTICS

Notes 8,9

(Recommended Operating Conditions unless otherwise noted)

(1/2)

PARAMETER	SYMBOL	t <sub>TRAC</sub> = 60ns		t <sub>TRAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t <sub>RC</sub>	104	-	124	-	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	133	-	157	-	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	-	60	-	70	ns	10,11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	-	20	-	23	ns	10,11
Access Time from Column Address	t <sub>AA</sub>	-	35	-	40	ns	10,11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	-	40	-	45	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	-	20	-	23	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13	-	15	-	ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	13	0	15	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>OEH</sub>	0	-	0	-	ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0	-	0	-	ns	
Transition Time ( Rise and Fall )	t <sub>T</sub>	1	50	1	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	-	50	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RS</sub>	10	-	12	-	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CS</sub>	40	-	50	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	-	5	-	ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	-	5	-	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	-	45	-	ns	
Row Address Setup Time	t <sub>ASR</sub>	5	-	5	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	-	10	-	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	-	12	-	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30	-	35	-	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	-	0	-	ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	-	0	-	ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10	-	10	-	ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10	-	10	-	ns	15
Data-in Setup Time	t <sub>IDS</sub>	0	-	0	-	ns	16
Data-in Hold Time	t <sub>IDH</sub>	10	-	10	-	ns	16
Write command Setup Time	t <sub>WCS</sub>	0	-	0	-	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	32	-	37	-	ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	87	-	99	-	ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	52	-	59	-	ns	17

(2/2)



PARAMETER	SYMBOL	t <sub>TRAC</sub> = 60ns		t <sub>TRAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	15	-	17	-	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	10	-	12	-	ns	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CSR</sub>	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	t <sub>CHR</sub>	10	-	10	-	ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WSR</sub>	10	-	10	-	ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15	-	15	-	ns	
Refresh Time	t <sub>REF</sub>	-	32	-	32	ms	

## HYPER PAGE MODE

PARAMETER	SYMBOL	t <sub>TRAC</sub> = 60ns		t <sub>TRAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	-	30	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>HCAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	-	10	-	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	52	-	59	-	ns	17
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	-	75	-	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	-	5	-	ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ Hold Time	t <sub>OCH</sub>	5	-	5	-	ns	18
$\overline{\text{OE}}$ Precharge Time	t <sub>OEP</sub>	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$	t <sub>CHO</sub>	5	-	5	-	ns	18
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	12, 18
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	-	10	-	ns	18
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OFR</sub>	0	13	0	15	ns	12, 18
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OFC</sub>	0	13	0	15	ns	12, 18

## Notes:

1. All voltages are referenced to GND.
2. After power up, wait more than 100  $\mu\text{s}$  and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.
3. ICC1, ICC3, ICC4 and ICC5 depend on cycle rates (t<sub>TRC</sub> and t<sub>HPC</sub>).
4. Specified values are obtained with outputs unloaded.
5. ICC3 is measured assuming that all column address inputs are held at either high or low.
6. ICC4 is measured assuming that all column address inputs are switched only once during each Hyper page cycle.
7. ICC1 and ICC3 are measured assuming that address can be changed once or less during  $\text{RAS} \leq \text{VIL}(\text{MAX.})$  and  $\text{CAS} \geq \text{VIH}(\text{MIN.})$ .
8. AC measurements assume t<sub>T</sub> = 2ns.

**Notes:****9. AC Characteristics test condition****(1) Input timing specification****(2) Output timing specification****10. For read cycles, access time is defined as follows:**

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

11. Loading conditions are 1 TTLs and 100 pF.
12.  $t_{\text{OFC}}(\text{MAX.})$ ,  $t_{\text{OFR}}(\text{MAX.})$ ,  $t_{\text{WEZ}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  defines the time when the output achieves the condition of Hi-Z and are not referenced to  $\text{VOH}$  or  $\text{VOL}$ .
13.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}} / \overline{\text{CAS}}$  cycles preceded by any cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.
16.  $t_{\text{DS}}(\text{MIN.})$  and  $t_{\text{DH}}(\text{MIN.})$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

18. To make I/O to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on state of each signal.

**(1)  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ : inactive (at the end of read cycle)**

$\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active

$t_{\text{OFC}}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.

$t_{\text{OFR}}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.

**(2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)**




$\overline{\text{WE}}$ : active,  $\overline{\text{OE}}$ : active... $t_{\text{WEZ}}$ ,  $t_{\text{WPZ}}$  are effective.

$\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : inactive... $t_{\text{OEZ}}$  is effective.

## Timing Chart

Please refer to Timing Chart 10, page 473.

Package Drawing



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
D1	2.0	0.079
D2	3.125	0.123
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.50	0.925
K	43.18	1.70
L	17.78	0.700
M	25.4±0.13	1.000±0.006
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54±0.10	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

4M -WORD BY 72-BIT DYNAMIC RAM MODULE  
HYPER PAGE MODE (ECC)

### Description

The MC-424000FC72F is a 4 194 304 words by 72 bits dynamic RAM module on which 18 pieces of 16M DRAM (  $\mu$ PD 4216405) are assembled.

This module provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- Hyper page mode ( EDO)
- 4 194 304 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC- 424000FC72-60	60 ns	104 ns	25 ns	8.82w	106mw (CMOS level)
MC- 421000FC72-70	70 ns	124 ns	30 ns	7.88w	

- 4 096 refresh cycles/64 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh ,  $\overline{\text{RAS}}$  only refresh , Hidden refresh.
- 168-pin dual in-line memory module (pin pitch = 1.27 mm)
- Single +5.5 V  $\pm$  0.25V power supply


### Ordering information

Part Number	Access time (MAX.)	Package	Mounted devices
MC- 424000FC72F-60	60ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	18 pieces of $\mu$ PD 4216405G3 (300mil TSOP) [Double side]
MC- 424000FC72F-70	70ns		

The information in this document is subject to change without notice.

# Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge Connector : Gold plating)






PD and ID Table

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD1	79	H	H
PD2	163	H	H
PD3	80	L	L
PD4	164	H	H
PD5	81	H	H
PD6	165	H	L
PD7	82	H	H
PD8	166	L	L
ID0	83	GND	GND
ID1	167	GND	GND

Note) H : VOH, L : VOL

- A0 - A11, B0 : Address Inputs
- I/O 0-I/O 71 : Data Inputs / Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1- PD8 : Presence Detect Pins
- ID0, ID1 : Identity pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	VT		-1.0to +7.0	V
Supply voltage	VCC		-1.0to +7.0	V
Output current	IO		50	mA
Power dissipation	PD		20	W
Operating temperature	Topt		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (NOTES : 1, 2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	VCC		4.75	5.0	5.25	V
High level input voltage	VIH		2.4		Vcc + 1.0	V
Low level input voltage	VIL		-1.0		+0.8	V
Ambient temperature	Ta		0		70	°C

## CAPACITANCE (Ta=25°C , f=1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CI1	A0 - A10, B0			20	pF
	CI2	$\overline{WE}0, \overline{WE}2$			20	pF
	CI3	$\overline{RAS}0, \overline{RAS}2$			78	pF
	CI4	$\overline{CAS}0, \overline{CAS}4$			20	pF
	CI5	$\overline{OE}0, \overline{OE}2$			20	pF
Data Input/ Output capacitance	CI/O	I/O 0 - I/O 71			20	pF

DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating Current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{rc}=t_{rc}(\text{MIN.}), I_O=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 680	mA	3, 4, 7
			$t_{\text{RAC}}=70\text{ns}$	1 500		
Standby Current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$		100	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$		82		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}$ $t_{rc}=t_{rc}(\text{MIN.}), I_O=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 680	mA	3, 4, 5, 7
			$t_{\text{RAC}}=70\text{ns}$	1 500		
Operating Current (Hyper Page Mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}, \overline{\text{CAS}}$ Cycling $t_{\text{HPC}}=t_{\text{HPC}}(\text{MIN.}), I_O=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 680	mA	3, 4, 6
			$t_{\text{RAC}}=70\text{ns}$	1 500		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$t_{rc}=t_{rc}(\text{MIN.})$ $I_O=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 680	mA	3, 4
			$t_{\text{RAC}}=70\text{ns}$	1 500		
Input Leakage Current	I <sub>i(L)</sub>	V <sub>I</sub> =0 to 5.25V all other pins not under test = 0V	$\overline{\text{RAS}}$	-10	+10	$\mu\text{A}$
			others	-5	+1	
Output Leakage Current	I <sub>o(L)</sub>	Outputs are disabled (Hi - Z) V <sub>O</sub> =0 to 5.25V	-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> =-5.0mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> =+4.2mA		0.4	V	

## AC CHARACTERISTICS

Notes 8,9

(Recommended Operating Conditions unless otherwise noted)

(1/2)

PARAMETER	SYMBOL	t <sub>TRAC</sub> = 60ns		t <sub>TRAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t <sub>RC</sub>	104	-	124	-	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	133	-	157	-	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	-	60	-	70	ns	10,11
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	-	20	-	23	ns	10,11
Access Time from Column Address	t <sub>AA</sub>	-	35	-	40	ns	10,11
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	-	40	-	45	ns	11
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	-	20	-	23	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	10
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	ns	11
$\overline{\text{OE}}$ to Data Delay Time	t <sub>OED</sub>	13	-	15	-	ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	13	0	15	ns	12
$\overline{\text{OE}}$ Hold Time	t <sub>OEH</sub>	0	-	0	-	ns	
$\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>OES</sub>	0	-	0	-	ns	
Transition Time ( Rise and Fall )	t <sub>T</sub>	1	50	1	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	-	50	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	-	12	-	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	-	50	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	-	5	-	ns	13
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	-	5	-	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	-	45	-	ns	
Row Address Setup Time	t <sub>ASR</sub>	5	-	5	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	-	10	-	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	-	12	-	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RAL</sub>	30	-	35	-	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	-	0	-	ns	14
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0	-	0	-	ns	14
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10	-	10	-	ns	15
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10	-	10	-	ns	15
Data-in Setup Time	t <sub>DS</sub>	0	-	0	-	ns	16
Data-in Hold Time	t <sub>DH</sub>	10	-	10	-	ns	16
Write command Setup Time	t <sub>WCS</sub>	0	-	0	-	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	32	-	37	-	ns	17
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	87	-	99	-	ns	17
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	52	-	59	-	ns	17

(2/2)



PARAMETER	SYMBOL	trAC = 60ns		trAC = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	tRWL	15	-	17	-	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	tCWL	10	-	12	-	ns	
CAS Setup Time for CAS before $\overline{RAS}$ Refresh	tCSR	5	-	5	-	ns	
CAS Hold Time for CAS before $\overline{RAS}$ Refresh	tCHR	10	-	10	-	ns	
$\overline{WE}$ Setup Time	tWSR	10	-	10	-	ns	
$\overline{WE}$ Hold Time	tWHR	15	-	15	-	ns	
Refresh Time	tREF	-	64	-	64	ms	

## HYPER PAGE MODE

PARAMETER	SYMBOL	trAC = 60ns		trAC = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	tHPC	25	-	30	-	ns	
$\overline{RAS}$ Pulse Width	tRASP	60	125,000	70	125,000	ns	
CAS Pulse Width	tHCAS	10	10,000	12	10,000	ns	
CAS Precharge Time	tCP	10	-	10	-	ns	
CAS Precharge to $\overline{WE}$ Delay Time	tCPWD	52	-	59	-	ns	17
Read Modify Write Cycle Time	tHPRWC	66	-	75	-	ns	
Data Output Hold Time	tDHC	5	-	5	-	ns	
$\overline{OE}$ to CAS Hold Time	tOCH	5	-	5	-	ns	18
$\overline{OE}$ Precharge Time	tOEP	5	-	5	-	ns	
CAS Hold Time to $\overline{OE}$	tCHO	5	-	5	-	ns	18
Output Buffer Turn-off Delay from $\overline{WE}$	tWEZ	0	13	0	15	ns	12, 18
$\overline{WE}$ Pulse Width	tWPZ	10	-	10	-	ns	18
Output Buffer Turn-off Delay from $\overline{RAS}$	tOFR	0	13	0	15	ns	12, 18
Output Buffer Turn-off Delay from CAS	tOFC	0	13	0	15	ns	12, 18

## Notes:

- All voltages are referenced to GND .
- After power up, wait more than 100  $\mu$ s and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.
- ICC1, ICC3, ICC4 and ICC5 depend on cycle rates ( tRC and tHPC ) .
- Specified values are obtained with outputs unloaded.
- ICC3 is measured assuming that all column address inputs are held at either high or low.
- ICC4 is measured assuming that all column address inputs are switched only once during each Hyper page cycle.
- ICC1 and ICC3 are measured assuming that address can be changed once or less during  $RAS \leq VIL(MAX.)$  and  $CAS \geq VIH(MIN.)$  .
- AC measurements assume tT =2ns .

**Notes:****9. AC Characteristics test condition****(1) Input timing specification****(2) Output timing specification****10. For read cycles, access time is defined as follows:**

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

11. Loading conditions are 2 TTLs and 100 pF.
12.  $t_{\text{OFC}}(\text{MAX.})$ ,  $t_{\text{OFR}}(\text{MAX.})$ ,  $t_{\text{WEZ}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  defines the time when the output achieves the condition of Hi-Z and are not referenced to VOH or VOL.
13.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}} / \overline{\text{CAS}}$  cycles preceded by any cycles.
14. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
15.  $t_{\text{WP}}(\text{MIN.})$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{\text{WCH}}(\text{MIN.})$  should be met.
16.  $t_{\text{DS}}(\text{MIN.})$  and  $t_{\text{DH}}(\text{MIN.})$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.
17. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

18. To make I/O to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on state of each signal.

**(1)  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ : inactive (at the end of read cycle)**

$\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active

$t_{\text{OFC}}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.

$t_{\text{OFR}}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.

**(2) Both RAS and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)**

$\overline{\text{WE}}$ : active,  $\overline{\text{OE}}$ : active... $t_{\text{WEZ}}$ ,  $t_{\text{WPZ}}$  are effective.




$\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : inactive... $t_{\text{OEZ}}$  is effective.

## Timing Chart

Please refer to Timing Chart 10, page 473.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)  
OUTLINE DRAWINGS



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	42.18	1.661
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

## MOS INTEGRATED CIRCUIT MC-424000LFC72F

### 3.3 V OPERATION 4M -WORD BY 72-BIT DYNAMIC RAM MODULE HYPER PAGE MODE (ECC)

#### Description

The MC-424000LFC72F is a 4 194 304 words by 72 bits dynamic RAM module on which 18 pieces of 16M DRAM (  $\mu$ PD 4216405L) are assembled.

This module provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- Hyper page mode ( EDO)
- 4 194 304 words by 72 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC- 424000LFC72-A60	60 ns	104 ns	25 ns	5.87 w	180 mw (CMOS level)
MC- 424000LFC72-A70	70 ns	124 ns	30 ns	5.22 w	

- 4 096 refresh cycles/64 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh ,  $\overline{\text{RAS}}$  only refresh , Hidden refresh.
- 168-pin dual in-line memory module (pin pitch = 1.27 mm)
- Single +3.3 V  $\pm$ 0.3V power supply


#### Ordering information

Part Number	Access time (MAX.)	Package	Mounted devices
MC- 424000LFC72F-A60	60ns	168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating	18 pieces of $\mu$ PD 4216405LG3 (300mil TSOP) [Double side]
MC- 424000LFC72F-A70	70ns		

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge Connector : Gold plating)






PD and ID Table

Pin Name	Pin No.	Access Time	
		60ns	70ns
PD1	79	H	H
PD2	163	H	H
PD3	80	L	L
PD4	164	H	H
PD5	81	H	H
PD6	165	H	L
PD7	82	H	H
PD8	166	L	L
ID0	83	GND	GND
ID1	167	GND	GND

Note) H : VOH, L : VOL

- A0 - A11, B0 : Address Inputs
- I/O 0-I/O 71 : Data Inputs / Outputs
- RAS0, RAS2 : Row Address Strobe
- CAS0, CAS4 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1- PD8 : Presence Detect Pins
- ID0, ID1 : Identity pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	VT		-0.5 to +4.6	V
Supply voltage	VCC		-0.5 to +4.6	V
Output current	IO		20	mA
Power dissipation	PD		20	W
Operating temperature	Topt		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

**Remark** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (NOTES : 1, 2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	VCC		3.0	3.3	3.6	V
High level input voltage	VIH		2.0		V <sub>CC</sub> + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Ambient temperature	Ta		0		70	°C

## CAPACITANCE (Ta=25 °C , f=1 MHz )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C I 1	A0 - A11, B0			20	pF
	C I 2	$\overline{WE}0, \overline{WE}2$			20	pF
	C I 3	$\overline{RAS}0, \overline{RAS}2$			78	pF
	C I 4	$\overline{CAS}0, \overline{CAS}4$			20	pF
	C I 5	$\overline{OE}0, \overline{OE}2$			20	pF
Data Input/ Output capacitance	C I/O	I/O 0 - I/O 71			20	pF

## DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating Current	I <sub>cc1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}}=t_{\text{RC}}(\text{MIN.}), I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 450	mA	3, 4, 7
			$t_{\text{RAC}}=70\text{ns}$	1 270		
Standby Current	I <sub>cc2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$		100	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}}-0.2\text{V}$		50		
$\overline{\text{RAS}}$ only refresh current	I <sub>cc3</sub>	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}$ $t_{\text{RC}}=t_{\text{RC}}(\text{MIN.}), I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 450	mA	3, 4, 5, 7
			$t_{\text{RAC}}=70\text{ns}$	1 270		
Operating Current (Hyper Page Mode)	I <sub>cc4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL}}, \overline{\text{CAS}}$ Cycling $t_{\text{HPC}}=t_{\text{HPC}}(\text{MIN.}), I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 630	mA	3, 4, 6
			$t_{\text{RAC}}=70\text{ns}$	1 450		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I <sub>cc5</sub>	$t_{\text{RC}}=t_{\text{RC}}(\text{MIN.})$ $I_{\text{O}}=0\text{mA}$	$t_{\text{RAC}}=60\text{ns}$	1 450	mA	3, 4
			$t_{\text{RAC}}=70\text{ns}$	1 270		
Input Leakage Current	I <sub>I(L)</sub>	V <sub>I</sub> =0 to 3.6V all other pins not under test = 0V	$\overline{\text{RAS}}$	-5	+5	$\mu\text{A}$
			others	-5	+1	
Output Leakage Current	I <sub>O(L)</sub>	Outputs are disabled (Hi - Z) V <sub>O</sub> =0 to 3.6V	-5	+5	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> =-2.0mA	2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> =+2.0mA		0.4	V	

## AC CHARACTERISTICS

Notes 8,9

( Recommended Operating Conditions unless otherwise noted )

(1/2)

PARAMETER	SYMBOL	t <sub>TRAC</sub> = 60ns		t <sub>TRAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t <sub>RC</sub>	104	-	124	-	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	133	-	157	-	ns	
Access Time from <u>RAS</u>	t <sub>RAC</sub>	-	60	-	70	ns	10,11
Access Time from <u>CAS</u>	t <sub>CAC</sub>	-	20	-	23	ns	10,11
Access Time from Column Address	t <sub>AA</sub>	-	35	-	40	ns	10,11
Access Time from <u>CAS</u> Precharge	t <sub>ACP</sub>	-	40	-	45	ns	11
Access Time from <u>OE</u>	t <sub>OEA</sub>	-	20	-	23	ns	11
<u>RAS</u> to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	10
<u>CAS</u> to Data Setup Time	t <sub>CLZ</sub>	0	-	0	-	ns	11
<u>OE</u> to Data Setup Time	t <sub>OLZ</sub>	0	-	0	-	ns	11
<u>OE</u> to Data Delay Time	t <sub>OED</sub>	13	-	15	-	ns	
Output Buffer Turn-off Delay Time from <u>OE</u>	t <sub>OEZ</sub>	0	13	0	15	ns	12
<u>OE</u> Hold Time	t <sub>OEH</sub>	0	-	0	-	ns	
<u>OE</u> Lead Time Referenced to <u>RAS</u>	t <sub>OES</sub>	0	-	0	-	ns	
Transition Time ( Rise and Fall )	t <sub>T</sub>	1	50	1	50	ns	
<u>RAS</u> Precharge Time	t <sub>RP</sub>	40	-	50	-	ns	
<u>RAS</u> Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	ns	
<u>RAS</u> Hold Time	t <sub>RSH</sub>	10	-	12	-	ns	
<u>CAS</u> Pulse Width	t <sub>CAS</sub>	10	10,000	12	10,000	ns	
<u>CAS</u> Hold Time	t <sub>CSH</sub>	40	-	50	-	ns	
<u>RAS</u> to <u>CAS</u> Delay Time	t <sub>RCD</sub>	14	45	14	52	ns	10
<u>CAS</u> to <u>RAS</u> Precharge Time	t <sub>CRP</sub>	5	-	5	-	ns	13
<u>CAS</u> Precharge Time	t <sub>CPN</sub>	10	-	10	-	ns	
<u>RAS</u> Precharge <u>CAS</u> Hold Time	t <sub>RPC</sub>	5	-	5	-	ns	
<u>RAS</u> Hold Time from <u>CAS</u> Precharge	t <sub>RHCP</sub>	40	-	45	-	ns	
Row Address Setup Time	t <sub>ASR</sub>	5	-	5	-	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	-	10	-	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	-	0	-	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	-	12	-	ns	
Column Address Lead Time Referenced to <u>RAS</u>	t <sub>RAL</sub>	30	-	35	-	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	-	0	-	ns	
Read Command Hold Time Referenced to <u>RAS</u>	t <sub>RRH</sub>	0	-	0	-	ns	14
Read Command Hold Time Referenced to <u>CAS</u>	t <sub>RCH</sub>	0	-	0	-	ns	14
<u>WE</u> Hold Time Referenced to <u>CAS</u>	t <sub>WCH</sub>	10	-	10	-	ns	15
<u>WE</u> Pulse Width	t <sub>WP</sub>	10	-	10	-	ns	15
Data-in Setup Time	t <sub>DS</sub>	0	-	0	-	ns	16
Data-in Hold Time	t <sub>DH</sub>	10	-	10	-	ns	16
Write command Setup Time	t <sub>WCS</sub>	0	-	0	-	ns	17
<u>CAS</u> to <u>WE</u> Delay Time	t <sub>CWD</sub>	32	-	37	-	ns	17
<u>RAS</u> to <u>WE</u> Delay Time	t <sub>RWD</sub>	87	-	99	-	ns	17
Column Address to <u>WE</u> Delay Time	t <sub>AWD</sub>	52	-	59	-	ns	17

(2/2)



PARAMETER	SYMBOL	t <sub>RAC</sub> = 60ns		t <sub>RAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	t <sub>RWL</sub>	15	-	17	-	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	t <sub>CWL</sub>	10	-	12	-	ns	
$\overline{CAS}$ Setup Time for $\overline{CAS}$ before $\overline{RAS}$ Refresh	t <sub>CSR</sub>	5	-	5	-	ns	
$\overline{CAS}$ Hold Time for $\overline{CAS}$ before $\overline{RAS}$ Refresh	t <sub>CHR</sub>	10	-	10	-	ns	
$\overline{WE}$ Setup Time	t <sub>WSR</sub>	10	-	10	-	ns	
$\overline{WE}$ Hold Time	t <sub>WHR</sub>	15	-	15	-	ns	
Refresh Time	t <sub>REF</sub>	-	64	-	64	ms	

## HYPER PAGE MODE

PARAMETER	SYMBOL	t <sub>RAC</sub> = 60ns		t <sub>RAC</sub> = 70ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	-	30	-	ns	
$\overline{RAS}$ Pulse Width	t <sub>RASP</sub>	60	125,000	70	125,000	ns	
$\overline{CAS}$ Pulse Width	t <sub>HCAS</sub>	10	10,000	12	10,000	ns	
$\overline{CAS}$ Precharge Time	t <sub>CP</sub>	10	-	10	-	ns	
$\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time	t <sub>CPWD</sub>	52	-	59	-	ns	17
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	-	75	-	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	-	5	-	ns	
$\overline{OE}$ to $\overline{CAS}$ Hold Time	t <sub>OCH</sub>	5	-	5	-	ns	18
$\overline{OE}$ Precharge Time	t <sub>OEP</sub>	5	-	5	-	ns	
$\overline{CAS}$ Hold Time to $\overline{OE}$	t <sub>CHO</sub>	5	-	5	-	ns	18
Output Buffer Turn-off Delay from $\overline{WE}$	t <sub>WEZ</sub>	0	13	0	15	ns	12, 18
$\overline{WE}$ Pulse Width	t <sub>WPZ</sub>	10	-	10	-	ns	18
Output Buffer Turn-off Delay from $\overline{RAS}$	t <sub>OFR</sub>	0	13	0	15	ns	12, 18
Output Buffer Turn-off Delay from $\overline{CAS}$	t <sub>OFC</sub>	0	13	0	15	ns	12, 18

## Notes:

- All voltages are referenced to GND.
- After power up, wait more than 100  $\mu$ s and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.
- ICC1, ICC3, ICC4 and ICC5 depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
- Specified values are obtained with outputs unloaded.
- ICC3 is measured assuming that all column address inputs are held at either high or low.
- ICC4 is measured assuming that all column address inputs are switched only once during each Hyper page cycle.
- ICC1 and ICC3 are measured assuming that address can be changed once or less during  $RAS \leq V_{IL}(MAX.)$  and  $CAS \geq V_{IH}(MIN.)$ .
- AC measurements assume t<sub>T</sub> = 2ns.

**Notes:****9. AC Characteristics test condition****(1) Input timing specification****(2) Output timing specification****10. For read cycles, access time is defined as follows:**

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{RAC(MAX.)}$	$t_{RAC(MAX.)}$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{AA(MAX.)}$	$t_{RAD} + t_{AA(MAX.)}$
$t_{RCD} > t_{RCD(MAX.)}$	$t_{CAC(MAX.)}$	$t_{RCD} + t_{CAC(MAX.)}$

$t_{RAD(MAX.)}$  and  $t_{RCD(MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(MAX.)}$  and  $t_{RCD} \geq t_{RCD(MAX.)}$  will not cause any operation problems.

11. Loading conditions are 1 TTLs and 100 pF.

12.  $t_{OFC} (MAX.)$ ,  $t_{OFR} (MAX.)$ ,  $t_{WEZ} (MAX.)$  and  $t_{OEZ} (MAX.)$  defines the time when the output achieves the condition of Hi-Z and are not referenced to  $VOH$  or  $VOL$ .

13.  $t_{CRP} (MIN.)$  requirement is applied to  $\overline{RAS} / \overline{CAS}$  cycles preceded by any cycles.

14. Either  $t_{RCH} (MIN.)$  or  $t_{RRH} (MIN.)$  should be met in read cycles.

15.  $t_{WP} (MIN.)$  is applied to late write cycles or read modify write cycles. In early write cycles,  $t_{WCH} (MIN.)$  should be met.

16.  $t_{DS} (MIN.)$  and  $t_{DH} (MIN.)$  are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify cycles, they are referenced to the  $\overline{WE}$  falling edge.

17. If  $t_{WCS} \geq t_{WCS} (MIN.)$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWD} \geq t_{RWD} (MIN.)$ ,  $t_{CWD} \geq t_{CWD} (MIN.)$ ,  $t_{AWD} \geq t_{AWD} (MIN.)$  and  $t_{CPWD} \geq t_{CPWD} (MIN.)$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell.

If neither of the above conditions is met, the state of the data out is indeterminate.

18. To make I/O to Hi-Z in read cycle, it is necessary to control  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$  as follows. The effective specification depends on state of each signal.

(1)  $\overline{RAS}$ ,  $\overline{CAS}$ : inactive (at the end of read cycle)

$\overline{WE}$ : inactive,  $\overline{OE}$ : active

$t_{OFC}$  is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.

$t_{OFR}$  is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)



$\overline{WE}$ : active,  $\overline{OE}$ : active... $t_{WEZ}$ ,  $t_{WPZ}$  are effective.

$\overline{WE}$ : inactive,  $\overline{OE}$ : inactive... $t_{OEZ}$  is effective.

## Timing Chart

Please refer to Timing Chart 10, page 473.

Package Drawing




ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.25±0.006
B	11.43	0.450
C	36.83	1.450
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	23.495	0.925
K	43.18	1.700
L	17.78	0.700
M	25.4	1.000
N	4.0 MAX.	0.158 MAX.
Q	R2.0	R0.079
R	4.0±0.1	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039±0.002
X	2.54 MIN.	0.100 MIN.
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.

M168S-50A3


# Timing Chart 1



# Read Cycle




### Early Write Cycle






### Fast Page Mode Early Write Cycle




**Remark** In the fast page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

**$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle**




**Remark** Address,  $\overline{\text{WE}}$ : Don't care I/O: Hi-Z

**$\overline{\text{RAS}}$  Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ : Don't care I/O: Hi-Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)







# Timing Chart 2




## Read Cycle



## Early Write Cycle




## Fast Page Mode Read Cycle




**Remark** In the fast page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

### Fast Page Mode Early Write Cycle




**Remark** In the fast page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

**$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle**




**Remark** Address: Don't care I/O: Hi-Z

**$\overline{\text{RAS}}$  Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ : Don't care I/O: Hi-Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)







# Timing Chart 3



# Read Cycle




## Early Write Cycle








# Hyper Page Mode Early Write Cycle



**Remark** In the hyper page mode, read and write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.




### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address,  $\overline{\text{WE}}$  = Don't care I/O = Hi - Z

### $\overline{\text{RAS}}$ Only Refresh Cycle




Remark  $\overline{\text{WE}}$  = Don't care, I/O = Hi - Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)







# Timing Chart 4




# Read Cycle



## Early Write Cycle




## Hyper Page Mode Read Cycle



**Remark** In the hyper page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.




## Hyper Page Mode Early Write Cycle




**Remark** In the hyper page mode, read and write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

# Hyper Page Mode Read and Write Cycle




**Remark** In the hyper page mode, read and write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address = Don't care I/O = Hi - Z

### $\overline{\text{RAS}}$ Only Refresh Cycle




Remark  $\overline{\text{WE}}$  = Don't care, I/O = Hi - Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)






# Timing Chart 5






## Early Write Cycle






### Fast Page Mode Early Write Cycle



**Remark** In the fast page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

## $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle



**Remark** Address,  $\overline{\text{WE}}$  : Don't care I/O : Hi-Z

## Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh can be used independently when used in combination with distributed  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh; However, when used in combination with burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh or with burst long  $\overline{\text{RAS}}$  only refresh, the following cautions must be observed.

### (1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh


When  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh and burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh are used in combination, please perform  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh 1,024 times within a 16 ms interval just before and after setting  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

### (2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst Long $\overline{\text{RAS}}$ Only Refresh

When  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh and burst  $\overline{\text{RAS}}$  only refresh are used in combination, please perform  $\overline{\text{RAS}}$  only refresh 1,024 times within a 16 ms interval just before and after setting  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.


For details, please refer to **How to use DRAM** User's Manual.

### CAS Before RAS Refresh Cycle




**Remark** Address,  $\overline{WE}$ : Don't care I/O: Hi-Z

### RAS Only Refresh Cycle




**Remark**  $\overline{WE}$ : Don't care I/O: Hi-Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)




# Timing Chart 6






## Early Write Cycle




## Fast Page Mode Read Cycle




**Remark** In the fast page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

## Fast Page Mode Early Write Cycle



**Remark** In the fast page mode, read and write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

## $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle



**Remark** Address : Don't care I/O : Hi-Z

## Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh can be used independently when used in combination with distributed  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh; However, when used in combination with burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh or with long  $\overline{\text{RAS}}$  only refresh (both distributed and burst), the following cautions must be observed.

### (1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh


When  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh and burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh are used in combination, please perform  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh 2,048 times within a 32 ms interval just before and after setting  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

### (2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Long $\overline{\text{RAS}}$ Only Refresh

When  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh and  $\overline{\text{RAS}}$  only refresh are used in combination, please perform  $\overline{\text{RAS}}$  only refresh 2,048 times within a 32 ms interval just before and after setting  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.


For details, please refer to **How to use DRAM** User's Manual.

**$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle**




**Remark** Address : Don't care I/O: Hi-Z

**$\overline{\text{RAS}}$  Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ : Don't care I/O: Hi-Z

### Hidden Refresh Cycle (Read)




### Hidden Refresh Cycle (Write)




# Timing Chart 7



# Read Cycle




## Early Write Cycle




**Remark**  $\overline{OE}$  : Don't care


### Late Write Cycle



# Read Modify Write Cycle




## Fast Page Mode Read Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.


### Fast Page Mode Early Write Cycle



**Remark**  $\overline{\text{OE}}$  : Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.


### Fast Page Mode Late Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.




**$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle**




**Remark** Address,  $\overline{\text{OE}}$  : Don't care I/O: Hi-Z

**$\overline{\text{RAS}}$  Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  : Don't care I/O: Hi-Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)




Remark  $\overline{\text{OE}}$  : Don't care




# Timing Chart 8



# Read Cycle




## Early Write Cycle




**Remark**  $\overline{OE}$  : Don't care

### Late Write Cycle




## Read Modify Write Cycle






### Fast Page Mode Early Write Cycle



**Remark**  $\overline{OE}$  : Don't care  
 In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## Fast Page Mode Late Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.




### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




**Remark** Address,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  : Don't care I/O : Hi - Z

### $\overline{\text{RAS}}$ Only Refresh Cycle




**Remark**  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  : Don't care I/O : Hi - Z

### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)




**Remark** OE : Don't care




# Timing Chart 9



### Read Cycle




### Early Write Cycle




**Remark**  $\overline{OE}$ : Don't care

### Late Write Cycle



### Read Modify Write Cycle










### Hyper Page Mode Early Write Cycle




**Remark 1.**  $\overline{OE}$  : Don't care

**2.** In the hyper page mode, read,write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.




## Hyper Page Mode Read Modify Write Cycle



**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.




### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




**Remark** Address,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  : Don't care I/O : Hi-Z

### $\overline{\text{RAS}}$ Only Refresh Cycle




**Remark**  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  : Don't care I/O : Hi-Z

### Hidden Refresh Cycle (Read)



**Hidden Refresh Cycle (Write)**




**Remark**  $\overline{OE}$  : Don't care

# Timing Chart 10






### Early Write Cycle



**Remark**  $\overline{OE}$  : Don't care

### Lato Writo Cyclo













## Hyper Page Mode Early Write Cycle



**Remark 1.**  $\overline{OE}$  : Don't care

**2.** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

### Hyper Page Mode Late Write Cycle




**Remark** In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.








### Hidden Refresh Cycle (Read)



### Hidden Refresh Cycle (Write)



**Remark**  $\overline{OE}$ : Don't care



# NEC

NEC Electronics Inc.

Corporate Headquarters  
475 Ellis Street  
Mountain View, CA 94043  
Telephone: 415-960-6000  
Fax: 415-965-6130

New Corporate Headquarters  
(Spring 1996)  
2880 Scott Blvd.  
Santa Clara, CA 95050

For literature, call toll-free 8 a.m. to 4 p.m., Pacific time: 1-800-366-9782