## **NEC**

## **User's Manual**

# $V_R 5000^{TM}, V_R 10000^{TM}$

**64-BIT MICROPROCESSOR** 

**INSTRUCTION** 

 $\mu$ PD30500  $\mu$ PD30700 [MEMO]

#### NOTES FOR CMOS DEVICES -

### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

VR4200, VR4300, VR4400, VR5000, VR10000, and VR Series are trademarks of NEC Corporation. R4000 is a trademark of MIPS Computer Systems, Inc.

MIPS is a registered trademark of MIPS Technologies, Inc. in the United States.

R4200, R4300, R4400, R5000, and R10000 are trademarks of MIPS Technologies, Inc.

UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company, Ltd.

The export of this product from Japan is prohibited without governmental license. To export or re-export this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

Exporting this product or equipment that includes this product may require a governmental license from the U.S.A. for some countries because this product utilizes technologies limited by the export control regulations of the U.S.A.

- The information in this document is current as of May, 1997. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:

  "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products

  developed based on a customer-designated "quality assurance program" for a specific application. The
  - developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

## **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

## NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

### **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands

Tel: 040-2445845 Fax: 040-2444580

### **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

## **NEC Electronics (France) S.A.**

Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

## **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

## **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

## NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829 [MEMO]

## **PREFACE**

**Readers** This manual targets users who wish to understand the functions of the VR5000 and the

VR10000 and design application systems using these microprocessors.

**Purpose** This manual introduces the instruction set of the VR5000 and the VR10000.

**Organization** This manual consists of the following contents:

- CPU Instruction set
- FPU Instruction set

#### How to read this manual

It is assumed that the reader of this manual has general knowledge in the fields of electric engineering, logic circuits, and microcomputers.

The R4200<sup>TM</sup> in this manual represents the VR4200<sup>TM</sup>. The R4300<sup>TM</sup> in this manual represents the VR4300<sup>TM</sup>. The R4400<sup>TM</sup> in this manual represents the VR4400<sup>TM</sup>. The R5000<sup>TM</sup> in this manual represents the VR5000. The R10000<sup>TM</sup> in this manual represents the VR10000.

To learn about detailed function of a specific instruction.

-> Read this manual in sequential order.

To learn about architecture and hardware functions.

-> Refer to **User's Manual** of each device.

To learn about electrical specifications.

-> Refer to **Data Sheet** of each device.

**Legend** Data significance: Higher on left and lower on right

Active low: XXX\*

Numeric representation: binary ... XXXX or XXXX<sub>2</sub>

decimal ... XXXX

hexadecimal ... 0xXXXX

Prefixes representing an exponent of 2 (for address space or memory capacity):

 $\begin{array}{lll} K \ (kilo) & 2^{10} = 1024 \\ M \ (mega) & 2^{20} = 1024^2 \\ G \ (giga) & 2^{30} = 1024^3 \\ T \ (tera) & 2^{40} = 1024^4 \\ P \ (peta) & 2^{50} = 1024^5 \\ E \ (exa) & 2^{60} = 1024^6 \end{array}$ 

#### **Related Documents**

The related documents indicated here may include preliminary version. However, preliminary versions are not marked as such.

Document Name	Data Sheet			
Product Name		Hardware	Architecture	Instruction
VR5000	U12031E	U11761E		U12754E
Vr10000	Planned	U10278E		(This manual)

[MEMO]

## **CONTENTS**

## 1 CPU Instruction Set

1.1	Introd	uction	1
1.2	Functi	onal Instruction Groups	2
	1.2.1	Load and Store Instructions	2
	1.2.2	Computational Instructions	6
	1.2.3	Jump and Branch Instructions	88
	1.2.4	Miscellaneous Instructions	9
	1.2.5	Coprocessor Instructions	11
1.3	CP0 In	nstructions	12
1.4	CACH	IE Instruction	14
	1.4.1	Index Invalidate (I)	18
	1.4.2	Index Writeback Invalidate (D)	18
	1.4.3	Index Writeback Invalidate (S) (R10000 only)	18
	1.4.4	Flash (S) (R5000 only)	19
	1.4.5	Index Load Tag (I)	20
	1.4.6	Index Load Tag (D)	21
	1.4.7	Index Load Tag (S)	22
	1.4.8	Index Store Tag (I)	23
	1.4.9	Index Store Tag (D)	24
	1.4.10	Index Store Tag (S)	25
	1.4.11	Create Dirty Exclusive (D) (R5000 only)	25
	1.4.12	Hit Invalidate (I)	25
	1.4.13	Hit Invalidate (D)	26
	1.4.14	Hit Invalidate (S) (R10000 only)	27
	1.4.15	Fill (I) (R5000 only)	27
	1.4.16	Cache Barrier (R10000 only)	27
	1.4.17	Hit Writeback Invalidate (D)	28
	1.4.18	Hit Writeback Invalidate (S) (R10000 only)	28
	1.4.19	Page Invalidate (S) (R5000 only)	29
	1.4.20	Hit Writeback (I) (R5000 only)	29
	1.4.21	Hit Writeback (D) (R5000 only)	29
	1.4.22		
	1.4.23	Index Load Data (D) (R10000 only)	29
	1.4.24	Index Load Data (S) (R10000 only)	30
	1.4.25	Index Store Data (I) (R10000 only)	30
	1.4.26	Index Store Data (D) (R10000 only)	30
	1.4.27	Index Store Data (S) (R10000 only)	30
1.5	Defini	ng Access Types	31
1.6	Memo	ry Access Types	
	1.6.1	Mixing References with Different Access Types	
	1.6.2	Cache Coherence Algorithms and Access Types	33
	163	Implementation-Specific Access Types	33

	1./	Description of an Instruction	
		1.7.1 Instruction Mnemonic and Name	32
		1.7.2 Instruction Encoding Picture	35
		1.7.3 Format	35
		1.7.4 Purpose	35
		1.7.5 Description	35
		1.7.6 Restrictions	36
		1.7.7 Operation	36
		1.7.8 Exceptions	36
		1.7.9 Programming Notes, Implementation Notes	37
	1.8	Operation Section Notation and Functions	37
		1.8.1 Pseudocode Language	
		1.8.2 Pseudocode Symbols	
		1.8.3 Pseudocode Functions	
	1.9	Individual CPU Instruction Descriptions	46
	1.10		
	1,11	CPU Instruction Encoding	
		1.11.1 Instruction Decode	
		<ul><li>1.11.2 Instruction Subsets of MIPS III and MIPS IV Processors.</li><li>1.11.3 Non-CPU Instructions in the Tables.</li></ul>	
2	FPU	J Instruction Set	
	2.1	Introduction	223
	2.2	FPU Data Types	224
		2.2.1 Floating-Point Formats	225
		2.2.2 Fixed-Point Formats	228
	2.3	Floating-Point Registers	228
		2.3.1 Organization	229
		2.3.2 Binary Data Transfers	229
		2.3.3 Formatted Operand Layout	231
		2.3.4 Implementation and Revision Register	232
		2.3.5 FPU Control and Status Register — FCSR	232
	2.4	Values in FP Registers	235
	2.5	FPU Exceptions	237
		2.5.1 Precise Exception Mode	
		2.5.2 Imprecise Exception Mode	238
		2.5.3 Exception Condition Definitions	
	2.6	Functional Instruction Groups	241
		2.6.1 Data Transfer Instructions	241
		2.6.2 Arithmetic Instructions	243
		2.6.3 Conversion Instructions	244

		2.6.4 Formatted Operand Value Move Instructions	244
		2.6.5 Conditional Branch Instructions	245
		2.6.6 Miscellaneous Instructions	245
	2.7	Valid Operands for FP Instructions	246
	2.8	Description of an Instruction	247
	2.9	Operation Notation Conventions and Functions	248
	2.10	Individual FPU Instruction Descriptions	248
	2.11	FPU Instruction Formats	312
	2.12	FPU (CP1) Instruction Opcode Bit Encoding	
		2.12.1 Instruction Decode	315
		2.12.2 Instruction Subsets of MIPS III and MIPS IV Processors	316
3	R50	000 Instruction Hazards	
	3.1	Introduction	337
	3.2	List of Instruction Hazards	338
Aı	mend	dix Index	339
7	print	ла писа	

## [MEMO]

## LIST OF FIGURES

Figure No.	Title	Page
1-1	Example Instruction Description	34
1-2	Unaligned Doubleword Load using LDL and LDR	108
1-3	Unaligned Doubleword Load using LDR and LDL	110
1-4	Unaligned Word Load using LWL and LWR	122
1-5	Unaligned Word Load using LWR and LWL	125
1-6	Unaligned Doubleword Store with SDL and SDR	160
1-7	Unaligned Doubleword Store with SDR and SDL	162
1-8	Unaligned Word Store using SWL and SWR	180
1-9	Unaligned Word Store using SWR and SWL	183
1-10	CPU Instruction Formats	210
2-1	Single-Precision Floating-Point Format (S)	225
2-2	Double-Precision Floating-Point Format (D)	226
2-3	Word Fixed-Point Format (W)	228
2-4	Longword Fixed-Point Format (L)	228
2-5	Coprocessor 1 General Registers (FGRs)	229
2-6	Effect of FPU Word Load or Move-to Operations	230
2-7	Effect of FPU Doubleword Load or Move-to Operations	230
2-8	Floating-point Operand Register (FPR) Organization	231
2-9	Single Floating Point (S) or Word Fixed (W) Operand in an FPR	231
2-10	Double Floating Point (D) or Long Fixed (L) Operand in an FPR	232
2-11	FPU Implementation and Revision Register	232
2-12	MIPS I - FPU Control and Status Register (FCSR)	233
2-13	MIPS III - FPU Control and Status Register (FCSR)	233
2-14	MIPS IV - FPU Control and Status Register (FCSR)	233
2-15	The Effect of FPU Operations on the Format of Values Held in FPRs	236
2-16	FPU Instruction Formats	312

## [MEMO]

## LIST OF TABLES (1/3)

Table No.	Title	Page
1-1	Load/Store Operations Using Register + Offset Addressing Mode	3
1-2	Load/Store Operations Using Register + Register Addressing Mode	3
1-3	Normal CPU Load/Store Instructions	4
1-4	Unaligned CPU Load/Store Instructions	4
1-5	Atomic Update CPU Load/Store Instructions	5
1-6	Coprocessor Load/Store Instructions	5
1-7	FPU Load/Store Instructions Using Register + Register Addressing	5
1-8	ALU Instructions With an Immediate Operand	6
1-9	3-Operand ALU Instructions	7
1-10	Shift Instructions	7
1-11	Multiply/Divide Instructions	8
1-12	Jump Instructions Jumping Within a 256 Megabyte Region	9
1-13	Jump Instructions to Absolute Address	9
1-14	PC-Relative Conditional Branch Instructions Comparing 2 Registers	9
1-15	PC-Relative Conditional Branch Instructions Comparing Against Zero	9
1-16	System Call and Breakpoint Instructions	9
1-17	Trap-on-Condition Instructions Comparing Two Registers	10
1-18	Trap-on-Condition Instructions Comparing an Immediate	10
1-19	Serialization Instructions	10
1-20	CPU Conditional Move Instructions	10
1-21	Prefetch Using Register + Offset Address Mode	11
1-22	Prefetch Using Register + Register Address Mode	11
1-23	Coprocessor Definition and Use in the MIPS Architecture	11
1-24	Coprocessor Operation Instructions	12
1-25	CP0 Instructions.	12
1-26	CP0 Move Instructions	13
1-27	CACHE Instruction Op Field Encoding	17
1-28	Byte Access within a Doubleword	31
1-29	Symbols in Instruction Operation Statements	38
1-30	Coprocessor General Register Access Functions	40
1-31	AccessLength Specifications for Loads/Stores	43
1-32	CACHE Instruction Op Field Encoding	70
1-33	Bytes Loaded by LDL Instruction	109
1-34	Bytes Loaded by LDR Instruction	111

## LIST OF TABLES (2/3)

Table No.	Title	Page
1-35	Bytes Loaded by LWL Instruction	123
1-36	Bytes Loaded by LWR Instruction	126
1-37	Values of Hint Field for Prefetch Instruction	148
1-38	Bytes Stored by SDL Instruction	161
1-39	Bytes Stored by SDR Instruction	163
1-40	Bytes Stored by SWL Instruction	181
1-41	Bytes Stored by SWR Instruction	184
1-42	CPU Instruction Encoding - MIPS I Architecture	213
1-43	CPU Instruction Encoding - MIPS II Architecture	214
1-44	CPU Instruction Encoding - MIPS III Architecture	215
1-45	CPU Instruction Encoding - MIPS IV Architecture	216
1-46	Architecture Level in Which CPU Instructions are Defined or Extended	217
1-47	CPU Instruction Encoding Changes - MIPS II Revision	218
1-48	CPU Instruction Encoding Changes - MIPS III Revision	219
1-49	CPU Instruction Encoding Changes - MIPS IV Revision	220
2-1	Parameters of Floating-Point Formats	225
2-2	Value of Single or Double Floating-Point Format Encoding	226
2-3	Value Supplied when a new Quiet NaN is Created	228
2-4	Default Result for IEEE Exceptions Not Trapped Precisely	239
2-5	FPU Loads and Stores Using Register + Offset Address Mode	242
2-6	FPU Loads and Stores Using Register + Register Address Mode	242
2-7	FPU Move To/From Instructions	242
2-8	FPU IEEE Arithmetic Operations	243
2-9	FPU Approximate Arithmetic Operations	243
2-10	FPU Multiply-Accumulate Arithmetic Operations	243
2-11	FPU Conversion Operations Using the FCSR Rounding Mode	244
2-12	FPU Conversion Operations Using a Directed Rounding Mode	244
2-13	FPU Formatted Operand Move Instructions	244
2-14	FPU Conditional Move on True/False Instructions	245
2-15	FPU Conditional Move on Zero/Nonzero Instructions	245
2-16	FPU Conditional Branch Instructions	245
2-17	CPU Conditional Move on FPU True/False Instructions	245
2-18	FPU Operand Format Field (fmt, fmt3) Decoding	246
2-19	Valid Formats for FPU Operations	247

## LIST OF TABLES (3/3)

Table No.	Title	Page
2-20	FPU Comparisons Without Special Operand Exceptions	260
2-21	FPU Comparisons With Special Operand Exceptions for QNaNs	261
2-22	Values of Hint Field for Prefetch Instruction	298
2-23	FPU (CP1) Instruction Encoding - MIPS I Architecture	317
2-24	FPU (CP1) Instruction Encoding - MIPS II Architecture	319
2-25	FPU (CP1) Instruction Encoding - MIPS III Architecture	321
2-26	FPU (CP1) Instruction Encoding - MIPS IV Architecture	323
2-27	Architecture Level In Which FPU Instructions are Defined or Extended	326
2-28	FPU Instruction Encoding Changes - MIPS II Revision	329
2-29	FPU Instruction Encoding Changes - MIPS III Revision	331
2-30	FPU Instruction Encoding Changes - MIPS IV Revision	333

## [MEMO]


## CPU Instruction Set

1

## 1.1 Introduction

This chapter describes the instruction set architecture (ISA) for the central processing unit (CPU) in the MIPS<sup>TM</sup> IV architecture. The CPU architecture defines the non-privileged instructions that execute in user mode. It does not define privileged instructions providing processor control executed by the implementation-specific System Control Processor. Instructions for the floating-point unit are described in Chapter 2.

The original MIPS I CPU ISA has been extended in a backward-compatible fashion three times. The ISA extensions are inclusive as the diagram illustrates; each new architecture level (or version) includes the former levels. The description of an architectural feature includes the architecture level in which the feature is (first) defined or extended. The feature is also available in all later (higher) levels of the architecture.



**MIPS Architecture Extensions** 

The practical result is that a processor implementing MIPS IV is also able to run MIPS I, MIPS II, or MIPS III binary programs without change.

The CPU instruction set is first summarized by functional group then each instruction is described separately in alphabetical order. This manual describe the organization of the individual instruction descriptions and the notation used in them (including FPU instructions). It concludes with the CPU instruction formats and opcode encoding tables.

## 1.2 Functional Instruction Groups

CPU instructions are divided into the following functional groups:

- · Load and Store
- ALU
- Jump and Branch
- Miscellaneous
- Coprocessor

## 1.2.1 Load and Store Instructions

Load and store instructions transfer data between the memory system and the general register sets in the CPU and the coprocessors. There are separate instructions for different purposes: transferring various sized fields, treating loaded data as signed or unsigned integers, accessing unaligned fields, selecting the addressing mode, and providing atomic memory update (read-modify-write).

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address among the bytes forming the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

Except for the few specialized instructions listed in Table 1-4, loads and stores must access naturally aligned objects. An attempt to load or store an object at an address that is not an even multiple of the size of the object will cause an Address Error exception.

Load and store operations have been added in each revision of the architecture:

## MIPS II

- 64-bit coprocessor transfers
- · atomic update

#### MIPS III

- 64-bit CPU transfers
- unsigned word load for CPU

### MIPS IV

• register + register addressing mode for FPU

Tables 1-1 and 1-2 tabulate the supported load and store operations and indicate the MIPS architecture level at which each operation was first supported. The instructions themselves are listed in the following sections.

Table 1-1 Load/Store Operations Using Register + Offset Addressing Mode

		CPU		coprocess	or (except 0)
Data Size	Load Signed	Load Unsigned	Store	Load	Store
byte	I	I	I		
halfword	I	I	I		
word	I	III	I	I	I
doubleword	III		III	II	II
unaligned word	I		I		
unaligned doubleword	III		III		
linked word (atomic modify)	II		II		
linked doubleword (atomic modify)	III		III		

Table 1-2 Load/Store Operations Using Register + Register Addressing Mode

floating-point coprocessor only			
Data Size	Load	Store	
word	IV	IV	
doubleword	IV	IV	

## (1) Delayed Loads

The MIPS I architecture defines delayed loads; an instruction scheduling restriction requires that an instruction immediately following a load into register Rn cannot use Rn as a source register. The time between the load instruction and the time the data is available is the "load delay slot". If no useful instruction can be put into the load delay slot, then a null operation (assembler mnemonic NOP) must be inserted.

In MIPS II, this instruction scheduling restriction is removed. Programs will execute correctly when the loaded data is used by the instruction following the load, but this may require extra real cycles. Most processors cannot actually load data quickly enough for immediate use and the processor will be forced to wait until the data is available. Scheduling load delay slots is desirable for performance reasons even when it is not necessary for correctness.

## (2) CPU Loads and Stores

There are instructions to transfer different amounts of data: bytes, halfwords, words, and doublewords. Signed and unsigned integers of different sizes are supported by loads that either sign-extend or zero-extend the data loaded into the register.

Table 1-3 Normal CPU Load/Store Instructions

Mnemonic	Description	Defined in
LB	Load Byte	MIPS I
LBU	Load Byte Unsigned	I
SB	Store Byte	I
LH	Load Halfword	I
LHU	Load Halfword Unsigned	I
SH	Store Halfword	I
LW	Load Word	I
LWU	Load Word Unsigned	III
SW	Store Word	I
LD	Load Doubleword	III
SD	Store Doubleword	III

Unaligned words and doublewords can be loaded or stored in only two instructions by using a pair of special instructions. The load instructions read the left-side or right-side bytes (left or right side of register) from an aligned word and merge them into the correct bytes of the destination register. MIPS I, though it prohibits other use of loaded data in the load delay slot, permits LWL and LWR instructions targeting the same destination register to be executed sequentially. Store instructions select the correct bytes from a source register and update only those bytes in an aligned memory word (or doubleword).

Table 1-4 Unaligned CPU Load/Store Instructions

Mnemonic	Description	Defined in
LWL	Load Word Left	MIPS I
LWR	Load Word Right	I
SWL	Store Word Left	I
SWR	Store Word Right	I
LDL	Load Doubleword Left	III
LDR	Load Doubleword Right	III
SDL	Store Doubleword Left	III
SDR	Store Doubleword Right	III

## (3) Atomic Update Loads and Stores

There are paired instructions, Load Linked and Store Conditional, that can be used to perform atomic read-modify-write of word and doubleword cached memory locations. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts. The individual instruction descriptions describe how to use them.

Table 1-5 Atomic Update CPU Load/Store Instructions

Mnemonic	Description	Defined in
LL	Load Linked Word	MIPS II
SC	Store Conditional Word	II
LLD	Load Linked Doubleword	III
SCD	Store Conditional Doubleword	III

## (4) Coprocessor Loads and Stores

These loads and stores are coprocessor instructions, however it seems more useful to summarize all load and store instructions in one place instead of listing them in the coprocessor instructions functional group.

If a particular coprocessor is not enabled, loads and stores to that processor cannot execute and will cause a Coprocessor Unusable exception. Enabling a coprocessor is a privileged operation provided by the System Control Coprocessor.

Table 1-6 Coprocessor Load/Store Instructions

Mnemonic	Description	Defined in
LWCz	Load Word to Coprocessor-z	MIPS I
SWCz	Store Word from Coprocessor-z	Ι
LDCz	Load Doubleword to Coprocessor-z	II
SDCz	Store Doubleword from Coprocessor-z	II

Table 1-7 FPU Load/Store Instructions Using Register + Register Addressing

Mnemonic	Description	Defined in
LWXC1	Load Word Indexed to Floating Point	MIPS IV
SWXC1	Store Word Indexed from Floating Point	IV
LDXC1	Load Doubleword Indexed to Floating Point	IV
SDXC1	Store Doubleword Indexed from Floating Point	IV

## 1.2.2 Computational Instructions

Two's complement arithmetic is performed on integers represented in two's complement notation. There are signed versions of add, subtract, multiply, and divide. There are add and subtract operations, called "unsigned", that are actually modulo arithmetic without overflow detection. There are unsigned versions of multiply and divide. There is a full complement of shift and logical operations.

MIPS I provides 32-bit integers and 32-bit arithmetic. MIPS III adds 64-bit integers and provides separate arithmetic and shift instructions for 64-bit operands. Logical operations are not sensitive to the width of the register.

## **(1) ALU**

Some arithmetic and logical instructions operate on one operand from a register and the other from a 16-bit immediate value in the instruction word. The immediate operand is treated as signed for the arithmetic and compare instructions, and treated as logical (zero-extended to register length) for the logical instructions.

Table 1-8 ALU Instructions With an Immediate Operand

Mnemonic	Description	Defined in
ADDI	Add Immediate Word	MIPS I
ADDIU	Add Immediate Unsigned Word	I
SLTI	Set on Less Than Immediate	I
SLTIU	Set on Less Than Immediate Unsigned	I
ANDI	And Immediate	I
ORI	Or Immediate	I
XORI	Exclusive Or Immediate	I
LUI	Load Upper Immediate	I
DADDI	Doubleword Add Immediate	III
DADDIU	Doubleword Add Immediate Unsigned	III

Table 1-9 3-Operand ALU Instructions

Mnemonic	Description	Defined in
ADD	Add Word	MIPS I
ADDU	Add Unsigned Word	I
SUB	Subtract Word	I
SUBU	Subtract Unsigned Word	I
DADD	Doubleword Add	III
DADDU	Doubleword Add Unsigned	III
DSUB	Doubleword Subtract	III
DSUBU	Doubleword Subtract Unsigned	III
SLT	Set on Less Than	I
SLTU	Set on Less Than Unsigned	I
AND	And	I
OR	Or	I
XOR	Exclusive Or	I
NOR	Nor	I

## (2) Shifts

There are shift instructions that take the shift amount from a 5-bit field in the instruction word and shift instructions that take a shift amount from the low-order bits of a general register. The instructions with a fixed shift amount are limited to a 5-bit shift count, so there are separate instructions for doubleword shifts of 0-31 bits and 32-63 bits.

Table 1-10 Shift Instructions

Mnemonic	Description	Defined in
SLL	Shift Word Left Logical	MIPS I
SRL	Shift Word Right Logical	I
SRA	Shift Word Right Arithmetic	I
SLLV	Shift Word Left Logical Variable	I
SRLV	Shift Word Right Logical Variable	I
SRAV	Shift Word Right Arithmetic Variable	I
DSLL	Doubleword Shift Left Logical	III
DSRL	Doubleword Shift Right Logical	III
DSRA	Doubleword Shift Right Arithmetic	III
DSLL32	Doubleword Shift Left Logical + 32	III
DSRL32	Doubleword Shift Right Logical + 32	III
DSRA32	Doubleword Shift Right Arithmetic + 32	III
DSLLV	Doubleword Shift Left Logical Variable	III
DSRLV	Doubleword Shift Right Logical Variable	III
DSRAV	Doubleword Shift Right Arithmetic Variable	III

## (3) Multiply and Divide

The multiply and divide instructions produce twice as many result bits as is typical with other processors and they deliver their results into the HI and LO special registers. Multiply produces a full-width product twice the width of the input operands; the low half is put in LO and the high half is put in HI. Divide produces both a quotient in LO and a remainder in HI. The results are accessed by instructions that transfer data between HI/LO and the general registers.

Table 1-11 Multiply/Divide Instructions

Mnemonic	Description	Defined in
MULT	Multiply Word	MIPS I
MULTU	Multiply Unsigned Word	I
DIV	Divide Word	I
DIVU	Divide Unsigned Word	I
DMULT	Doubleword Multiply	III
DMULTU	Doubleword Multiply Unsigned	III
DDIV	Doubleword Divide	III
DDIVU	Doubleword Divide Unsigned	III
MFHI	Move From HI	I
MTHI	Move To HI	I
MFLO	Move From LO	I
MTLO	Move To LO	I

## 1.2.3 Jump and Branch Instructions

The architecture defines PC-relative conditional branches, a PC-region unconditional jump, an absolute (register) unconditional jump, and a similar set of procedure calls that record a return link address in a general register. For convenience this discussion refers to them all as branches.

All branches have an architectural delay of one instruction. When a branch is taken, the instruction immediately following the branch instruction, in the branch delay slot, is executed before the branch to the target instruction takes place. Conditional branches come in two versions that treat the instruction in the delay slot differently when the branch is not taken and execution falls through. The "branch" instructions execute the instruction in the delay slot, but the "branch likely" instructions do not (they are said to nullify it).

By convention, if an exception or interrupt prevents the completion of an instruction occupying a branch delay slot, the instruction stream is continued by re-executing the branch instruction. To permit this, branches must be restartable; procedure calls may not use the register in which the return link is stored (usually register 31) to determine the branch target address.

Table 1-12 Jump Instructions Jumping Within a 256 Megabyte Region

Mnemonic	Description	Defined in
J	Jump	MIPS I
JAL	Jump and Link	I

Table 1-13 Jump Instructions to Absolute Address

Mnemonic	Description	Defined in
JR	Jump Register	MIPS I
JALR	Jump and Link Register	I

Table 1-14 PC-Relative Conditional Branch Instructions Comparing 2 Registers

Mnemonic	Description	Defined in
BEQ	Branch on Equal	MIPS I
BNE	Branch on Not Equal	I
BLEZ	Branch on Less Than or Equal to Zero	I
BGTZ	Branch on Greater Than Zero	I
BEQL	Branch on Equal Likely	II
BNEL	Branch on Not Equal Likely	II
BLEZL	Branch on Less Than or Equal to Zero Likely	II
BGTZL	Branch on Greater Than Zero Likely	II

Table 1-15 PC-Relative Conditional Branch Instructions Comparing Against Zero

Mnemonic	Description	Defined in
BLTZ	Branch on Less Than Zero	MIPS I
BGEZ	Branch on Greater Than or Equal to Zero	I
BLTZAL	Branch on Less Than Zero and Link	I
BGEZAL	Branch on Greater Than or Equal to Zero and Link	I
BLTZL	Branch on Less Than Zero Likely	II
BGEZL	Branch on Greater Than or Equal to Zero Likely	II
BLTZALL	Branch on Less Than Zero and Link Likely	II
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely	II

## 1.2.4 Miscellaneous Instructions

## (1) Exception Instructions

Exception instructions have as their sole purpose causing an exception that will transfer control to a software exception handler in the kernel. System call and breakpoint instructions cause exceptions unconditionally. The trap instructions cause exceptions conditionally based upon the result of a comparison.

Table 1-16 System Call and Breakpoint Instructions

Mnemonic	Description	Defined in
SYSCALL	System Call	MIPS I
BREAK	Breakpoint	I

Table 1-17 Trap-on-Condition Instructions Comparing Two Registers

Mnemonic	Description	Defined in
TGE	Trap if Greater Than or Equal	MIPS II
TGEU	Trap if Greater Than or Equal Unsigned	II
TLT	Trap if Less Than	II
TLTU	Trap if Less Than Unsigned	II
TEQ	Trap if Equal	II
TNE	Trap if Not Equal	II

Table 1-18 Trap-on-Condition Instructions Comparing an Immediate

Mnemonic	Description	Defined in
TGEI	Trap if Greater Than or Equal Immediate	MIPS II
TGEIU	Trap if Greater Than or Equal Unsigned Immediate	II
TLTI	Trap if Less Than Immediate	II
TLTIU	Trap if Less Than Unsigned Immediate	II
TEQI	Trap if Equal Immediate	II
TNEI	Trap if Not Equal Immediate	II

## (2) Serialization Instructions

The order in which memory accesses from load and store instruction appear **outside** the processor executing them, in a multiprocessor system for example, is not specified by the architecture. The SYNC instruction creates a point in the executing instruction stream at which the relative order of some loads and stores is known. Loads and stores executed before the SYNC are completed before loads and stores after the SYNC can start.

Table 1-19 Serialization Instructions

Mnemonic	Description	Defined in	
SYNC	Synchronize Shared Memory	MIPS II	

## (3) Conditional Move Instructions

Instructions were added in MIPS IV to conditionally move one CPU general register to another based on the value in a third general register.

Table 1-20 CPU Conditional Move Instructions

Mnemonic Description		Defined in	
MOVN	Move Conditional on Not Zero	MIPS IV	
MOVZ	Move Conditional on Zero	IV	

## (4) Prefetch (R10000 only)

There are two prefetch advisory instructions; one with register+offset addressing and the other with register+register addressing. These instructions advise that memory is likely to be used in a particular way in the near future and should be prefetched into the cache. The PREFX instruction using register+register addressing mode is coded in the FPU opcode space along with the other operations using register+register addressing.

Table 1-21 Prefetch Using Register + Offset Address Mode

Mnemonic Description		Defined in	
PREF	Prefetch Indexed	MIPS IV	

Table 1-22 Prefetch Using Register + Register Address Mode

Mnemonic	Description	Defined in
PREFX	Prefetch Indexed	MIPS IV

## 1.2.5 Coprocessor Instructions

Coprocessors are alternate execution units, with register files separate from the CPU. The MIPS architecture provides an abstraction for up to 4 coprocessor units, numbered 0 to 3. Each architecture level defines some of these coprocessors as shown in Table 1-23. Coprocessor 0 is always used for system control and coprocessor 1 is used for the floating-point unit. Other coprocessors are architecturally valid, but do not have a reserved use. Some coprocessors are not defined and their opcodes are either reserved or used for other purposes.

Table 1-23 Coprocessor Definition and Use in the MIPS Architecture

	MIPS architecture level				
coprocessor	I II III IV				
0	Sys Control	Sys Control	Sys Control	Sys Control	
1	FPU	FPU	FPU	FPU	
2	unused	unused	unused	unused	
3	unused	unused	not defined	FPU (COP 1X)	

The coprocessors may have two register sets, coprocessor general registers and coprocessor control registers, each set containing up to thirty two registers. Coprocessor computational instructions may alter registers in either set.

System control for all MIPS processors is implemented as coprocessor 0 (CP0), the System Control Coprocessor. It provides the processor control, memory management, and exception handling functions. The CP0 instructions are specific to each CPU and are documented with the CPU-specific information.

If a system includes a floating-point unit, it is implemented as coprocessor 1 (CP1). In MIPS IV, the FPU also uses the computation opcode space for coprocessor unit 3, renamed COP1X. The FPU instructions are documented in Chapter 2.

The coprocessor instructions are divided into two main groups:

- Load and store instructions that are reserved in the main opcode space.
- Coprocessor-specific operations that are defined entirely by the coprocessor.

## (1) Coprocessor Load and Store

Load and store instructions are not defined for CP0; the move to/from coprocessor instructions are the only way to write and read the CP0 registers.

The loads and stores for coprocessors are summarized in **1.2.1 Load and Store Instructions**.

## (2) Coprocessor Operations

There are up to four coprocessors and the instructions are shown generically for coprocessor-z. Within the operation main opcode, the coprocessor has further coprocessor-specific instructions encoded.

Table 1-24 Coprocessor Operation Instructions

Mnemonic	Description	Defined in
COPz	Coprocessor-z Operation	MIPS I

## 1.3 CP0 Instructions

Table 1-25 lists the CP0 instructions defined for the R5000 and the R10000 processors.

Table 1-25 CP0 Instructions

Mnemonic	Description	Defined in
CACHE	Cache Operation	MIPS III
DMFC0	Doubleword Move From CP0	MIPS III
DMTC0	Doubleword Move To CP0	MIPS III
ERET	Exception Return	MIPS III
MFC0	Move from CP0	MIPS I
MTC0	Move to CP0	MIPS I
TLBP	Probe TLB for Matching Entry	MIPS I
TLBR	Read Indexed TLB Entry	MIPS I
TLBWI	Write Indexed TLB Entry	MIPS I
TLBWR	Write Random TLB Entry	MIPS I

## (1) Hazards

The R5000 has some instruction hazards and the results of executing certain combinations of instructions are unpredictable. For details, see **Chapter 3 R5000 Instruction Hazards**.

The R10000 detects most of the pipeline hazards in hardware, including CP0 hazards and load hazards. No NOP instructions are required to correct instruction sequences.

## (2) Branch on Coprocessor 0

On the R4400 processor, CacheOps that hit in the specified cache set the *CH* bit in the Diagnostic field of the CP0 *Status* register (bit 18). Though it was undocumented, this bit could be tested by the *Branch on Coprocessor 0* instructions (BC0T, BC0FL, BC0FL).

The R5000 and the R10000 processors also implement the *CH* bit but it is not associated with a Coprocessor 0 condition. Instead, execution of a branch on Coprocessor 0 instruction takes a Reserved Instruction exception.

## (3) CP0 Move Instructions

The R5000 and the R10000 processors implement Coprocessor 0 move instructions, MTC0, MFC0, DMTC0, and DMFC0, exactly the same as in the R4400 processor, even though some operations are undefined during certain conditions. The exact operations of CP0 move instructions on 32/64-bit CP0 registers are summarized Table 1-26.

Table 1-26 CP0 Move Instructions

Instruction	CP0 Register Size	MIPS 3 Enable?	Operation
MFC0 rt,rd	32 or 64	Don't care	$rt < -rd_{31}^{32}    rd_{310}$
MTC0 rt,rd	32	Don't care	rd <- rt <sub>310</sub>
	64	Don't care	rd <- rt <sub>630</sub>
DMFC0 rt,rd	32	Yes	undefined (rt $<$ - $0^{32}$    rd <sub>310</sub> )
	64	Yes	rt <- rd <sub>630</sub>
	32 or 64	No	Reserved Instruction exception
DMTC0 rt,rd	32	Yes	undefined (rd $<$ - rt <sub>310</sub> )
	64	Yes	rd <- rt <sub>630</sub>
	32 or 64	No	Reserved Instruction exception.

The returned value of MFC0/DMFC0 from a non-existing CP0 register is undefined.

## 1.4 CACHE Instruction

This section describes the operations of the CACHE instructions in the R5000 and the R10000 processors.

**NOTE:** The operation of any operation/cache combination not listed below is undefined, and the operation of this instruction on uncached addresses is also undefined.

### (1) Virtual Address

The CACHE instruction uses the following portions of the VA to specify a primary cache block and way:

## <R5000>

- **VA[13:5]** defines a 32-byte block in the primary data or instruction cache array.
- **VA[14]** defines the way needed by Index operations.

### <R10000>

- VA[13:5] defines a 32-byte block in the primary data cache array.
- VA[13:6] defines a 64-byte block in the primary instruction cache array.
- In both cases, VA[0] defines the way needed by Index operations. Since VA[0] is used to indicate the way, it does not cause alignment errors.

When accessing data in the primary caches, **VA[Blocksize-1]** is also used to read or write a specific word.

## (2) Physical Address

The CACHE instruction uses the following portions of the PA to specify a secondary cache block and way:

#### <R5000>

PA[Size of secondary cache: Block size of secondary cache] is used to
access the secondary cache.

#### <R10000>

- PA[Size of secondary cache 2:Blocksize of secondary cache] is used to access the secondary cache.
- **PA[0]** is used to specify the way needed by Index operations. Since **PA[0]** is used to indicate the way during CACHE Index operations, alignment errors are suppressed.

When accessing data in the secondary cache, **PA[Blocksize-1:3]** is also used to read or write a specific doubleword.

### (3) CP0 Not Usable

If the CP0 is not usable (if not in Kernel mode, *CU0* must be set in the *Status* register for CP0 to be usable), a Coprocessor Unusable exception is taken.

## (4) TLB Refill and TLB Invalid Exceptions on CacheOps

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations, where the address (virtual address for the primary caches, physical address for the secondary cache) is used to index the cache but need not match the cache tag, unmapped addresses may be used to avoid TLB exceptions. The operation never causes TLB Modified exceptions.

## (5) Hit Operation Accesses

A Hit operation accesses the specified cache as a normal data reference, and performs the specified operation if the cache block contains valid data at the specified physical address (a hit).

The operation is undefined if a CacheOp hit occurs in both ways of the cache.

## (6) Watch Exception

There is no Watch exception for CacheOps.

## (7) Address Error Exception

During an Index CacheOp, bit 0 is not checked for an Address Error exception since this bit is used as the *Way* indicator bit, and may be non-zero. Bit 1 of an Index CacheOp can still generate an Address Error exception if it is not set to zero.

For all remaining CacheOps, the low-order two bits of the instruction must be set to zero, or else they will generate an Address Error exception.

A CacheOp is never checked for alignment Address Error exceptions, only for privilegetype Address Error exceptions.

## (8) Write Back

Write back from the primary data cache goes to the secondary cache. Write back from a secondary cache always goes to the System interface unit.

A secondary write back always writes the most recent data; the primary data cache must be interrogated, and any dirty inconsistent data written back to the secondary cache before the secondary block is written back to the system interface unit. The address to be written is specified by the cache tag and not the translated PA.

## (9) Invalidation

When a block is invalidated in the secondary cache, all subset blocks in the primary cache are also invalidated. The *StateMod* bits on invalidated block in the primary data cache are set to "001" (*Normal*) during any invalidation.

## (10) CE Bit

The R5000 and the R10000 processors do not support the *CE* bit. The functionality of the *CE* bit has been replaced by the Index Load Data and Index Store Data instructions.

## (11) CH Bit

The *CH* bit is supported in the R5000 and the R10000 processors. It is modified by a Hit Invalidate (S) or Hit WriteBack Invalidate (S) CACHE instruction. *CH* is set if there is a hit in the secondary cache, and cleared if there is a miss. The *CH* bit can also be modified by a MTC0 instruction.

## (12) Serial Operation of CACHE Instructions

All CACHE instruction variations are performed serially. From the aspect of the primary cache, this means CACHE instructions can impede the instruction stream. For this reason, load/store speculation is not allowed beyond a CACHE instruction until the CACHE instruction has graduated. All load/store accesses, including writebacks to the external agent, must be complete before the CACHE instruction can graduate, and any load/store following a CACHE instruction cannot be issued speculatively until the CACHE instruction graduates. Uncached operations and instruction fetches are not affected.

## (13) Instructions Not Supported

The processors do not support the following CACHE instructions:

#### <R5000>

- · Cache Barrier
- Index Load Data
- Index Store Data
- Hit Set Virtual Variations

#### < R10000>

- Create DirtyExclusive
- · Hit WriteBack
- Fill (I)
- Hit Set Virtual variations
- Flash
- Page Invalidate

## (14) Op Field Encoding

Table 1-27 presents the Op field encoding for the CACHE instruction. Encodings not listed in this table are undefined.

Table 1-27 CACHE Instruction Op Field Encoding

On Field	CACHE Instru	Target Cache	
Op Field	R5000 R10000		
00000	Index Invalidate		I
00100	Index Load Tag		I
01000	Index Store Tag		I
10000	Hit Invalidate		I
10100	Fill	Cache Barrier	I (Fill)
11000	Hit Writeback	Index Load Data	I
11100	-	Index Store Data	I
00001	Index Writeback Invalidate		D
00101	Index Load Tag		D
01001	Index Store Tag		D
01101	Create Dirty Exclusive –		D
10001	Hit Invalidate		D
10101	Hit Writeback Invalidate		D
11001	Hit Writeback	Index Load Data	D
11101	-	Index Store Data	D
00011	Flash	Index Writeback Invalidate	S
00111	Index Load Tag	S	
01011	Index Store Tag		S
10011	_	Hit Invalidate	S
10111	Page Invalidate	Hit Writeback Invalidate	S
11011	_	Index Load Data	S
11111	-	Index Store Data	S

## 1.4.1 Index Invalidate (I)

Index Invalidate (I) sets a block in the primary instruction cache to *Invalid*. **VA[13:5]** (R5000) or **VA[13:6]** (R10000) defines the address and **VA[14]** (R5000) or **VA[0]** (R10000) defines the way to be invalidated.

The invalidation takes place by writing the primary instruction cache state bit to 0 (*Invalid*). This also sets the instruction cache state parity bit to 0.

The LRU bit (R10000) does not change.

Parity check is suppressed.

## 1.4.2 Index Writeback Invalidate (D)

Index Writeback Invalidate (D) sets a block in the primary data cache to *Invalid*. **VA[13:5]** defines the address and **VA[14]** (R5000) or **VA[0]** (R10000) defines the way to be invalidated.

The invalidation takes place by writing the following bits:

- primary data cache state bits are set to 00 (*Invalid*)
- the **SCWay** bit is set to 0 (R10000)
- the **StateMod** bits = 001 (*Normal*) (R10000)
- the state parity is set to 0 (R10000).

The LRU bit (R10000) does not change.

If the **StateMod** of the block to be invalidated =  $010_2$  (*Inconsistent*), the block in the primary data cache must be written back to the secondary cache (R10000).

The address and way in the secondary cache to be written back to are read out of the primary data cache tag address and secondary way fields and all 32 bytes are written back (R10000).

Only the data field of the secondary cache is modified by this instruction since the processor follows state and data subset rules.

Since the *CE* bit is not defined in the R5000 and the R10000 processors, this instruction no longer has a CP0 *ECC* register mode.

## 1.4.3 Index Writeback Invalidate (S) (R10000 only)

The Index Writeback Invalidate (S) instruction sets a block in the secondary cache to *Invalid* and writes back any dirty data to the System interface unit. This operation extends to any blocks in the primary data or instruction caches which are subsets of the secondary cache block.

The CACHE instruction physical address, **PA[Cachesize-2..Blocksize]**, defines the address and **PA[0]** defines the way to be invalidated.

The invalidation occurs in the following sequence:

- 1. The processor reads the **STag**, **PIdx**, and **State** bits from the secondary cache tag array. If **State** = 00 (*Invalid*) no further activity takes place. If there is a valid entry, then the STag is used to interrogate the primary instruction and data caches.
- 2. The processor reads each subset block from the primary instruction cache. If **ITag** = **STag** and **IState** = 1 (*Valid*) then the block is invalidated by writing the **IState** bit to 0 (*Invalid*) and the **IState** parity bit to 0.
- 3. Read each subset block from the primary data cache. If **DTag** = **STag** and **DState** is not equal to 00 (*Invalid*), then write the **DState** bits = 00 (*Invalid*), the **StateMod** bits = 001 (*Normal*), the **SCWay** bit = 0, and the **DState** parity bit = 0. If the original block is **DState** = 11<sub>2</sub> (*Dirty*) and **StateMod** = 010<sub>2</sub> (*Inconsistent*), also write this block back to the secondary cache using the **DTag** and the **SCWay** bit from the primary data tag array.
- 4. Set the state of the secondary cache block to 00 (*Invalid*). Since the secondary cache is designed so all tag bits must be written at once, the Tag, VA, and ECC bits are also written. The tag is written with the PA and **VA[13:12]** (virtual index) of the original CACHE instruction address. The ECC is generated.
- 5. If the secondary cache block's original **State** bits were 11<sub>2</sub> (*Dirty*), the block is written back to the system interface unit. If the block's **State** was *Shared* or *CleanExclusive* the system interface unit is notified with a Tag Invalidation request that the block has been deleted.

The MRU bit is set to point away from the block invalidated unless the line was already invalid.

# 1.4.4 Flash (S) (R5000 only)

Flash the entire secondary cache in one operation for tag RAMs which support this function.

# 1.4.5 Index Load Tag (I)

Index Load Tag (I) reads the primary instruction cache tag fields into the CP0 *TagLo* and *TagHi* registers. **VA[13:5]** (R5000) or **VA[13:6]** (R10000) defines the address and **VA[14]** (R5000) or **VA[0]** (R10000) defines the way of the tag to be read.

All parity errors caused by Index Load Tag (I) are ignored.

The following mapping defines the operation:

```
<R5000>
```

TagLo[0] = Tag parity bit
TagLo[5:2] = Predecode bits
TagLo[7:6] = State bits
TagLo[31:8] = Tag[35:12]

<R10000>
TagLo[0] = Tag parity bit
TagLo[2] = State parity bit
TagLo[3] = LRU bit

**TagLo[6]** = State bit **TagLo[31:8]** = Tag[35:12] **TagHi[3:0]** = Tag[39:36]

All other CP0 TagLo and TagHi bits are set to 0.

# 1.4.6 Index Load Tag (D)

Index Load Tag (D) reads the primary data cache tag fields into the CP0 *TagLo* and *TagHi* registers. **VA[13:5]** defines the address and **VA[14]** (R5000) or **VA[0]** (R10000) defines the way of the tag to be read.

All parity errors caused by Index Load Tag (D) are ignored. The following mapping defines the operation:

#### <R5000>

 TagLo[0]
 = Tag parity bit

 TagLo[7:6]
 = State bits

 TagLo[31:8]
 = Tag[35:12]

## <R10000>

**TagLo[0]** = Tag parity bit

TagLo[1] = SCWay

TagLo[2] = State parity bit

TagLo[3] = LRU bit
TagLo[7:6] = State bits
TagLo[31:8] = Tag[35:12]
TagHi[3:0] = Tag[39:36]
TagHi[31:29] = StateMod bits

All other CP0 TagLo and TagHi bits are set to 0.

# 1.4.7 Index Load Tag (S)

Index Load Tag (S) reads the secondary cache tag fields into the CP0 *TagLo* and *TagHi* registers. The **PA[Cachesize..Blocksize]** (R5000) or **PA[Cachesize-2..Blocksize]** (R10000) defines the address and **PA[0]** (R10000) defines the way to be read.

All parity and ECC errors caused by Index Load Tag (D) are ignored.

The following mapping defines the operation:

```
<R5000>
```

**TagLo[9:7]** = Virtual index bits

TagLo[12:10] = State bits TagLo[31:13] = Tag[35:17]

<R10000>

**TagLo[6:0]** = Tag ECC bits

**TagLo[8:7**] = Virtual index bits

**TagLo[11:10]** = State bits **TagLo[31:14]** = Tag[35:18] **TagHi[3:0]** = Tag[39:36]

**TagHi**[31] = MRU Bit

All other CP0 TagLo and TagHi register bits are set to 0.

# 1.4.8 Index Store Tag (I)

Index Store Tag (I) stores the CP0 TagLo and TagHi registers into the primary instruction cache tag array. **VA[13:5]** (R5000) or **VA[13:6]** (R10000) defines the address and **VA[14]** (R5000) or **VA[0]** (R10000) defines the way of the tag to be written.

The following mapping defines the operation:

```
<R5000>
```

Tag parity bit = TagLo[0]
Predecode bits = TagLo[5:2]
State bits = TagLo[7:6]
Tag[35:12] = TagLo[31:8]

## <R10000>

Tag parity bit = TagLo[0]State parity bit = TagLo[2]LRU bit = TagLo[3]State bit = TagLo[6]Tag[35:12] = TagLo[31:8]Tag[39:36] = TagHi[3:0]

All the Tag fields, including parity, are directly written.

Parity check is suppressed for all Index Store Tags.

# 1.4.9 Index Store Tag (D)

Index Store Tag (D) stores the CP0 *TagLo* and *TagHi* registers into the primary data cache tag array. **VA[13:5]** defines the address and **VA[14]** (R5000) or **VA[0]** (R10000) defines the way of the tag to be written.

The following mapping defines the operation:

```
<R5000>
```

Tag parity bit = TagLo[0]
State bits = TagLo[7:6]
Tag[35:12] = TagLo[31:8]
<R10000>
Tag parity bit = TagLo[0]
SCWay = TagLo[1]

 SCWay
 = TagLo[1]

 State parity bit
 = TagLo[2]

 LRU bit
 = TagLo[3]

 State bits
 = TagLo[7:6]

 Tag[35:12]
 = TagLo[31:8]

 Tag[39:36]
 = TagHi[3:0]

 StateMod bits
 = TagHi[31:29]

All Tag fields, including parity, are directly written.

Parity check is suppressed for all Index Store Tags.

# 1.4.10 Index Store Tag (S)

Index Store Tag (S) stores fields from the CP0 *TagLo* and *TagHi* registers into the secondary cache tag and MRU array fields. The **PA[Cachesize..Blocksize]** (R5000) or **PA[Cachesize-2..Blocksize]** (R10000) defines the address and **PA[0]** (R10000) defines the way to be read.

The following mapping defines the operation:

```
<R5000>
```

Virtual index bits = TagLo[9:7]Status bits = TagLo[12:10]Tag[35:17] = TagLo[31:13]

<R10000>

 Tag ECC bits
 = TagLo[6:0]

 Virtual index bits
 = TagLo[8:7]

 Status bits
 = TagLo[11:10]

 Tag[35:18]
 = TagLo[31:14]

 Tag[39:36]
 = TagHi[3:0]

 MRU bit
 = TagHi[31]

All Tag fields, including ECC, are directly written.

Parity check is suppressed for all Index Store Tags.

# 1.4.11 Create Dirty Exclusive (D) (R5000 only)

This operation is used to avoid loading data needlessly from secondary cache or memory when writing new contents into an entire cache block.

If the cache block does not contain the specified address, and the block is dirty, write it back to the secondary cache (if present) and to memory.

In all cases, set the cache block tag to the specified physical address, set the cache state to Dirty Exclusive.

#### 1.4.12 Hit Invalidate (I)

Hit Invalidate (I) invalidates an entry in the instruction cache which matches the PA of the CACHE instruction. Both way tags at **VA[13:5]** (R5000) or **VA[13:6]** (R10000) are read from the instruction cache.

If the **PState** is 1 (*Valid*), and the PA of the CACHE instruction matches the Tag from the instruction cache tag array, the **PState** bit of the entry is written to 0 (*Invalid*) and the **PState** parity bit is written to 0 (R10000).

The LRU bit (R10000) does not change.

Parity error is checked.

Hit CacheOps can cause cache error exceptions if they check ECC or parity bits.

# 1.4.13 Hit Invalidate (D)

Hit Invalidate (D) invalidates an entry in the data cache which matches the PA of the CACHE instruction. Both ways tags at VA[13:5] are read from the data cache.

If the **PState** is not equal to 00 (*Invalid*) and the PA of the CACHE instruction matches the DTag from the data cache tag array, then the **PState** bits are written to 00 (*Invalid*), the **SCWay** bit = 0 (R10000), the **StateMod** bits =  $001_2$  (*Normal*) (R10000), and the **PState** parity = 0 (R10000).

The **LRU** bit (R10000) is left unchanged.

Parity check is enabled.

Hit CacheOps can cause cache error exceptions if they check ECC or parity bits.

# **1.4.14** Hit Invalidate (S) (R10000 only)

Hit Invalidate (S) invalidates all entries in the secondary, primary instruction, and primary data caches which match the PA of the CACHE instruction. The following sequence takes place:

- 1. The processor reads the Tags from both ways of the secondary cache at the address pointed to by the PA of the CACHE instruction. If the tag entry's STag matches the CACHE instruction PA, and the **State** of the entry is not equal to 00 (*Invalid*), then a Hit has occurred in that entry. If there is no Hit, the CACHE instruction completes.
- 2. The processor checks each entry in the primary caches to determine which corresponds to the CACHE instruction PA and the *PIdx* read from the secondary cache tag array. Any entry which matches is invalidated. No write back is required by Hit Invalidate (S).
- 3. The processor sets the tag array entry of the secondary cache block which was hit to **State** = 00 (*Invalid*), **Tag** = PA of CACHE instruction, and **PIdx** = **VA[13:12]** of CACHE instruction.
- 4. ECC is generated.
- 5. The **MRU** bit is written to point to the way opposite to that being invalidated.
- 6. If the processor Eliminate Request mode bit, **PrcElmReq**, is set, a processor eliminate request is sent to notify the external agent that a block in the secondary cache has been invalidated.
- 7. Hit Invalidate (S) sets the **CH** bit if it hits in the secondary cache.
- 8. Once the **CH** bit is set it stays set until cleared by a MTC0 instruction, or the next CacheOp that can change the **CH** bit.

Hit CacheOps can cause cache error exceptions if they check ECC or parity bits.

#### 1.4.15 Fill (I) (R5000 only)

Fill the primary instruction cache block from secondary cache or memory.

#### **1.4.16** Cache Barrier (R10000 only)

Cache Barrier does not change any cache fields. It is used when serialization of a CACHE instruction is needed without unwanted side effects. For more information, see the section titled Serial Operation of CACHE Instructions, in this chapter.

# 1.4.17 Hit Writeback Invalidate (D)

Hit Writeback Invalidate (D) invalidates an entry in the primary data cache which matches the PA of the CACHE instruction. In addition, it writes back to the secondary cache any *DirtyExclusive* or *Inconsistent* data found in the primary data cache. Both way DTags at **VA[13:5]** are read from the data cache.

If the **PState** is not equal to 00 (*Invalid*) and PA of the CACHE instruction matches the DTag, then the **PState** bits of the entry are set to 00 (*Invalid*), the **SCWay** is set to 0, the **PState** parity is set to 0 (R10000), and the **StateMod** bits are set to 001<sub>2</sub> (*Normal*) (R10000).

The **LRU** bit (R10000) is left unchanged.

If the state of the block to be invalidated was found to be **StateMod** =  $010_2$  (*Inconsistent*), the block in the primary data cache must be written back to the secondary cache. The address and way in the secondary cache to be written back to are read out of the primary data cache Tag Address and secondary way fields, and all 32 bytes are written back (R10000).

Only the data field of the secondary cache is modified by this instruction since the processor obeys State and data subset rules.

Since the *CE* bit is not defined in the R5000 and the R10000 processors, this instruction no longer has an *ECC* register mode.

Hit CacheOps can cause cache error exceptions if they check ECC or parity bits.

# 1.4.18 Hit Writeback Invalidate (S) (R10000 only)

Hit Writeback Invalidate (S) checks for a block which matches the CACHE instruction PA in the secondary cache, invalidates it, and writes back any dirty data to the System interface unit. This operation extends to any blocks in the primary data or instruction caches which are subsets of the secondary cache block. The operation takes place in the following sequence:

- 1. The processor reads the **STag**, **PIdx**, and **State** bits from both ways of the secondary tag array.
- 2. If the PA of the CACHE instruction matches the **STag**, and the **State** does not equal 00 (*Invalid*), a hit has occurred. If there is a hit, the **STag** is used to interrogate the primary caches. If there is not a hit, the instruction ends.
- 3. The processor reads each subset block from the primary instruction cache. If there is a match then invalidate the block by writing the **IState** bit to 0 (*Invalid*) and the **IState** parity bit to 0.
- 4. Read each subset block from the primary data cache. If there is a match then write the **DState** bits = 00 (*Invalid*), the **StateMod** bits = 001 (*Normal*), the **SCWay** bit = 0, and the **DState** parity bit = 0. If the original State of any subset block is **StateMod** = 010<sub>2</sub> (*Inconsistent*), also write it back to the secondary cache using the DTag and the secondary way bit from the primary data tag array.

- 5. Write the **State** of the secondary cache block = 00 (*Invalid*). Since the secondary cache is designed so all tag bits must be written at once, the STag, PIdx, and ECC bits are also written. The STag is written with whatever the PA and **VA[13:12]** of the original CACHE instruction were. The Tag ECC is generated.
- 6. If the secondary block's original **State** bits were 11<sub>2</sub> (*Dirty*) then the block is written back to the system interface unit. If the block's State was *Shared* or *CleanExclusive* the system interface unit is simply notified that the block has been deleted with a "Tag Invalidation" request.
- 7. The **MRU** bit is set to point away from the block invalidated.

Hit WriteBack Invalidate (S) set the *CH* bit if it hits in the secondary cache. Once the *CH* bit is set it stays set until cleared by a MTC0 Instruction.

Hit CacheOps can cause cache error exceptions if they check ECC or parity bits.

### **1.4.19 Page Invalidate (S) (R5000 only)**

The processor will generate a page invalidate by doing a burst of 128 line invalidates to the secondary cache at the page specified by the effective address generated by the CACHE instruction, which must be page aligned. Interrupts are deferred during page invalidates.

#### **1.4.20** Hit Writeback (I) (R5000 only)

If the cache block contains the specified address, data is written back unconditionally.

### 1.4.21 Hit Writeback (D) (R5000 only)

If the cache block contains the specified address, and its state is Dirty, write back the data and clear the state to not Dirty.

# **1.4.22** Index Load Data (I) (R10000 only)

Index Load Data (I) loads a single instruction from the primary instruction cache into the CP0 *TagHi*, *TagLo*, and *ECC* registers. A predecoded instruction in R10000 is 36 bits of data and one bit of parity. The address of the target instruction is **VA[13:2]** of the CACHE instruction. The way of the target instruction is **VA[0]** of the CACHE instruction. The instruction itself is loaded into CP0 *TagHi[3:0]* and *TagLo[31:0]*. The parity bit is loaded into CP0 *ECC[0]*. The tag field is not read.

Parity checking is suppressed during operation of Index Load Data (I).

#### 1.4.23 Index Load Data (D) (R10000 only)

Index Load Data (D) loads a singleword of data and the corresponding four bits of byte parity into CP0 *TagLo* and *ECC*. The address of the target singleword is **VA[13:2]** of the CACHE instruction. The way of the target singleword is **VA[0]** of the CACHE instruction. The singleword of data will be loaded into the CP0 *TagLo* register. The byte parity will be loaded into CP0 *ECC*[3:0] register. The tag field is not read.

Parity checking is suppressed during operation of Index Load Data (D).

# 1.4.24 Index Load Data (S) (R10000 only)

Index Load Data (S) loads a doubleword of data and all 10 check bits into the CP0 *TagHi*, *TagLo*, and *ECC* registers. The address of the target doublewords comes from the PA of the CACHE instruction. The way comes from **PA[0]** of the CACHE instruction. The high word will be loaded into CP0 *TagHi* and the low word of data will be loaded into CP0 *TagLo*. The check bits will be loaded into CP0 *ECC[9:0]*. The MRU field is unmodified.

ECC correction and checking is suppressed during Index Load Data (S).

# **1.4.25** Index Store Data (I) (R10000 only)

Index Store Data (I) stores a single instruction into the primary instruction cache. The address where this instruction will be written comes from **VA[13:2]** of the CACHE instruction. The way where the data will be written comes from **VA[0]** of the CACHE instruction. The instruction itself comes from CP0 TagHi[3:0] and TagLo[31:0]. The parity bit is also stored. This comes from CP0 ECC[0]. The data to be stored bypasses the predecode and is written directly into the instruction cache. The tag field is unmodified.

### **1.4.26** Index Store Data (D) (R10000 only)

Index Store Data (D) stores a word of data and its byte parity into the data cache from the CP0 *TagLo* and *ECC* registers. The address where this word will be written is defined by **VA[13:2]** of the CACHE instruction. The way is defined by **VA[0]**. The data word comes from CP0 *TagLo*. The parity bits come from CP0 *ECC[3:0]*. The data cache tag array including the LRU bit is left unchanged.

### **1.4.27** Index Store Data (S) (R10000 only)

Index Store Data (S) stores a quadword of data and 10 check bits into the secondary cache data array. It stores a doubleword of data from CP0 TagHi and TagLo and pads the remaining doubleword with zeroes. This allows the ECC and parity, which are based on the quadword, to be valid for the doubleword of data stored. The address of the quadword stored is defined by the PA of the CACHE instruction, and the way is defined by PA[0]. The data stored in the non-padded doubleword comes from CP0 TagHi and TagLo. The check bits are stored from ECC[9:0]. The tag array including the MRU bit is left unchanged.

# 1.5 Defining Access Types

*Access type* indicates the size of the R5000 and the R10000 processors data item to be loaded or stored, set by the load or store instruction opcode.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed doubleword (shown in Table 1-28). Only the combinations shown in Table 1-28 are permissible; other combinations cause address error exceptions.

Table 1-28 Byte Access within a Doubleword

Low Order		der	Bytes Accessed																
Access Type Mnemonic	Address Bits			(63	Big endian (63 31 0)				Little endian (63 0)				- 0)						
(Value)	2	1	0	(			By				/	(				yte			
Doubleword (7)	0	0	0	0	1	2	3	4	5	6	7	7	6	5	4	3	2	1	0
Septibyte (6)	0	0	0	0	1	2	3	4	5	6			6	5	4	3	2	1	0
Septioyte (o)	0	0	1		1	2	3	4	5	6	7	7	6	5	4	3	2	1	
Sextibyte (5)	0	0	0	0	1	2	3	4	5					5	4	3	2	1	0
Beautoyte (5)	0	1	0			2	3	4	5	6	7	7	6	5	4	3	2		
Quintibyte (4)	0	0	0	0	1	2	3	4							4	3	2	1	0
<b>Q</b> , 10 (1)	0	1	1				3	4	5	6	7	7	6	5	4	3			
Word (3)	0	0	0	0	1	2	3	_	_			_		_		3	2	1	0
	1	0	0			_		4	5	6	7	7	6	5	4		_		
	0	0	0	0	1	2											2	1	0
Triplebyte (2)	0	0	1		1	2	3		_	_			_	_		3	2	1	
	1	0	0					4	5	6	_	_	6	5	4				
	1	0	1						5	6	7	7	6	5					
	0	0	0	0	1	2	3									3	2	1	0
Halfword (1)	1	0	0				3	4	5					5	4	3			
	1	1	0					4	3	6	7	7	6	3	4				
	0	0	0	0						0			0						0
	0	0	1		1													1	
	0	1	0		1	2											2	1	
	0	1	1			_	3									3	_		
Byte (0)	1	0	0					4							4				
	1	0	1						5					5					
	1	1	0							6			6						
	1	1	1								7	7							

# 1.6 Memory Access Types

MIPS systems provide a few *memory access types* that are characteristic ways to use physical memory and caches to perform a memory access. The memory access type is specified as a cache coherence algorithm (CCA) in the TLB entry for a mapped virtual page. The access type used for a location is associated with the virtual address, not the physical address or the instruction making the reference. Implementations without multiprocessor (MP) support provide uncached and cached accesses. Implementations with MP support provide uncached, cached noncoherent and cached coherent accesses. The memory access types use the memory hierarchy as follows:

# (1) Uncached

Physical memory is used to resolve the access. Each reference causes a read or write to physical memory. Caches are neither examined nor modified.

#### (2) Cached Noncoherent

Physical memory and the caches of the processor performing the access are used to resolve the access. Other caches are neither examined nor modified.

# (3) Cached Coherent

Physical memory and all caches in the system containing a coherent copy of the physical location are used to resolve the access. A copy of a location is coherent (noncoherent) if the copy was placed in the cache by a cached coherent (cached noncoherent) access. Caches containing a coherent copy of the location are examined and/or modified to keep the contents of the location coherent. It is unpredictable whether caches holding a noncoherent copy of the location are examined and/or modified during a cached coherent access.

#### (4) Cached

For early 32-bit processors without MP support, cached is equivalent to cached noncoherent. If an instruction description mentions the cached noncoherent access type, the comment applies equally to the cached access type in a processor that has the cached access type.

For processors with MP support, cached is a collective term, e.g. "cached memory" or "cached access", that includes both cached noncoherent and cached coherent. Such a collective use does not imply that cached is an access type, it means that the statement applies equally to cached noncoherent and cached coherent access types.

# 1.6.1 Mixing References with Different Access Types

It is possible to have more than one virtual location simultaneously mapped to the same physical location. The memory access type used for the virtual mappings may be different, but it is not generally possible to use mappings with different access types at the same time.

A processor executing load and store instructions must observe the effect of the load and store instructions to a physical location in the order that they occur in the instruction stream (i.e. program order) for all accesses to virtual locations with the **same** memory access type.

If a processor executes a load or store using one access type to a physical location, the behavior of a subsequent load or store to the same location using a different memory access type is undefined unless a privileged instruction sequence is executed between the two accesses. Each implementation has a privileged implementation-specific mechanism that must be used to change the access type being used to access a location.

The memory access type of a location affects the behavior of I-fetch, load, store, and prefetch operations to the location. In addition, memory access types affect some instruction descriptions. Load linked (LL, LLD) and store conditional (SC, SCD) have defined operation only for locations with cached memory access type. SYNC affects only load and stores made to locations with uncached or cached coherent memory access types.

# 1.6.2 Cache Coherence Algorithms and Access Types

The memory access types are specified by implementation-specific cache coherence algorithms (CCAs) in TLB entries. Slightly different cache coherence algorithms such as "cached coherent, update on write" and "cached coherent, exclusive on write" can map to the same memory access type, in this case they both map to cached coherent. In order to map to the same access type the fundamental mechanism of both CCAs must be the same. When it affects the operation of the instruction, the instructions are described in terms of the memory access types. The load and store operations in a processor proceeds according to the specific CCA of the reference, however, and the pseudocode for load and store common functions in 1.8.3 (2) Load and Store Memory Functions use the CCA value rather than the corresponding memory access type.

# 1.6.3 Implementation-Specific Access Types

An implementation may provide memory access types other than uncached, cached noncoherent, or cached coherent. Implementation-specific documentation will define the properties of the new access types and their effect on all memory-related operations.

# 1.7 Description of an Instruction

The CPU instructions are described in alphabetic order. Each description contains several sections that contain specific information about the instruction. The content of the section is described in detail below. An example description is shown in Figure 1-1.




Figure 1-1 Example Instruction Description

#### 1.7.1 Instruction Mnemonic and Name

The instruction mnemonic and name are printed as page headings for each page in the instruction description.

# 1.7.2 Instruction Encoding Picture

The instruction word encoding is shown in pictorial form at the top of the instruction description. This picture shows the values of all constant fields and the opcode names for opcode fields in upper-case. It labels all variable fields with lower-case names that are used in the instruction description. Fields that contain zeroes but are not named are unused fields that are required to be zero. A summary of the instruction formats and a definition of the terms used to describe the contents can be found in **1.10 CPU Instruction Formats**.

#### **1.7.3** Format

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are shown. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in order of extension. The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

The assembler format is shown with literal parts of the assembler instruction in upper-case characters. The variable parts, the operands, are shown as the lower-case names of the appropriate fields in the instruction encoding picture. The architecture level at which the instruction was first defined, e.g. "MIPS I", is shown at the right side of the page.

There can be more than one assembler format per architecture level. This is sometimes an alternate form of the instruction. Floating-point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the "fmt" field. For example the ADD.fmt instruction shows ADD.S and ADD.D.

The assembler format lines sometimes have comments to the right in parentheses to help explain variations in the formats. The comments are not a part of the assembler format.

#### 1.7.4 Purpose

This is a very short statement of the purpose of the instruction.

#### 1.7.5 Description

If a one-line symbolic description of the instruction is feasible, it will appear immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR rt" is CPU General Purpose Register specified by the instruction field rt. "FPR fs" is the Floating Point Operand Register specified by the instruction field fs. "CP1 register fd" is the coprocessor 1 General Register specified by the instruction field fs. "FCSR" is the floating-point control and status register.

#### 1.7.6 Restrictions

This section documents the restrictions on the instruction. Most restrictions fall into one of six categories:

- The valid values for instruction fields (see floating-point ADD.fmt).
- The alignment requirements for memory addresses (see LW).
- The valid values of operands (see DADD).
- The valid operand formats (see floating-point ADD.fmt).
- The order of instructions necessary to guarantee correct execution. These
  ordering constraints avoid pipeline hazards for which some processors do not
  have hardware interlocks (see MUL).
- The valid memory access types (see LL/SC).

## 1.7.7 Operation

This section describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. The purpose of this section is to describe the operation of the instruction clearly in a form with less ambiguity than prose. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or omitted for readability.

There will be separate *Operation* sections for 32-bit and 64-bit processors if the operation is different. This is usually necessary because the path to memory is a different size on these processors.

See 1.8 Operation Section Notation and Functions for more information on the formal notation.

#### 1.7.8 Exceptions

This section lists the exceptions that can be caused by **operation** of the instruction. It omits exceptions that can be caused by instruction fetch, e.g. TLB Refill. It omits exceptions that can be caused by asynchronous external events, e.g. Interrupt. Although the Bus Error exception may be caused by the operation of a load or store instruction this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are implementation dependent.

Reserved Instruction is listed for every instruction not in MIPS I because the instruction will cause this exception on a MIPS I processor. To execute a MIPS II, MIPS III, or MIPS IV instruction, the processor must both support the architecture level and have it enabled. The mechanism to do this is implementation specific.

The mechanism used to signal a floating-point unit (FPU) exception is implementation specific. Some implementations use the exception named "Floating Point". Others use external interrupts (the Interrupt exception). This section lists Floating Point to represent all such mechanisms. The specific FPU traps possible are listed, indented, under the Floating Point entry.

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

# 1.7.9 Programming Notes, Implementation Notes

These sections contain material that is useful for programmers and implementors respectively but that is not necessary to describe the instruction and does not belong in the description sections.

# 1.8 Operation Section Notation and Functions

In an instruction description, the *Operation* section describes the operation performed by each instruction using a high-level language notation. The contents of the *Operation* section are described here. The special symbols and functions used are documented here.

# 1.8.1 Pseudocode Language

Each of the high-level language statements is executed in sequential order (as modified by conditional and loop constructs).

# 1.8.2 Pseudocode Symbols

Special symbols used in the notation are described in Table 1-29.

Table 1-29 Symbols in Instruction Operation Statements

Symbol	Meaning
<b>←</b>	Assignment.
=,≠	Tests for equality and inequality.
	Bit string concatenation.
x <sup>y</sup>	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i> .
x <sub>yz</sub>	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.
+, -	2's complement or floating-point arithmetic: addition, subtraction.
*,×	2's complement or floating-point multiplication (both used for either).
div	2's complement integer division.
mod	2's complement modulo.
/	Floating-point division.
<	2's complement less than comparison.
nor	Bit-wise logical NOR.
xor	Bit-wise logical XOR.
and	Bit-wise logical AND.
or	Bit-wise logical OR.
GPRLEN	The length in bits (32 or 64), of the CPU General Purpose Registers.
GPR[x]	CPU General Purpose Register x. The content of GPR[0] is always zero.
FPR[x]	Floating-Point operand register x.
FCC[cc]	Floating-Point condition code cc. FCC[0] has the same value as COC[1].
FGR[x]	Floating-Point (Coprocessor unit1), general register x.
CPR[z,x]	Coprocessor unit z, general register x.
CCR[z,x]	Coprocessor unit z, control register x.
COC[z]	Coprocessor unit z condition signal.
BigEndianMem	Endian mode as configured at chip reset (0 ÆLittle, 1 Æ Big). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory), and the endianness of Kernel and Supervisor mode execution.
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is effected by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as (SR <sub>RE</sub> and User mode).
BigEndianCPU	The endianness for load and store instructions (0 Æ Little, 1 Æ Big). In User mode, this endianness may be switched by setting the RE bit in the Status Register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
LLbit	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. It is set when a linked load occurs. It is tested and cleared by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.

Table 1-29 (cont.) Symbols in Instruction Operation Statements

Symbol	Meaning
I:, I+n:, I-n:	This occurs as a prefix to operation description lines and functions as a label. It indicates the instruction time during which the effects of the pseudocode lines appears to occur (i.e. when the pseudocode is "executed"). Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of "I:". Sometimes effects of an instruction appear to occur either earlier or later – during the instruction time of another instruction. When that happens, the instruction operation is written in sections labelled with the instruction time, relative to the current instruction I, in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction will have the portion of the instruction operation description that writes the result register in a section labelled "I+1:"  The effect of pseudocode statements for the current instruction labelled "I+1:" appears to occur "at the same time" as the effect of pseudocode statements labelled "I:" for the following instruction. Within one pseudocode sequence the effects of the statements takes place in order. However, between sequences of statements for different instructions that occur "at the same time", there is no order defined. Programs must not depend on a particular order of evaluation between such sections.
PC	The Program Counter value. During the instruction time of an instruction this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to PC during an instruction time. If no value is assigned to PC during an instruction time by any pseudocode statement, it is automatically incremented by 4 before the next instruction time. A taken branch assigns the target address to PC during the instruction time of the instruction in the branch delay slot.
PSIZE	The SIZE, number of bits, of Physical address in an implementation.

#### 1.8.3 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation specific behavior, or both. The functions are defined in this section.

# (1) Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into functions:

Table 1-30 Coprocessor General Register Access Functions

#### COP\_LW (z, rt, memword)

z: The coprocessor unit number.

rt: Coprocessor general register specifier.

memword: A 32-bit word value supplied to the coprocessor.

This is the action taken by coprocessor *z* when supplied with a word from memory during a load word operation. The action is coprocessor specific. The typical action would be to store the contents of *memword* in coprocessor general register *rt*.

#### COP\_LD (z, rt, memdouble)

z: The coprocessor unit number.

rt: Coprocessor general register specifier.

memdouble: 64-bit doubleword value supplied to the coprocessor.

This is the action taken by coprocessor *z* when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor specific. The typical action would be to store the contents of *memdouble* in coprocessor general register *rt*.

#### dataword $\leftarrow$ COP SW (z, rt)

z: The coprocessor unit number.

rt: Coprocessor general register specifier.

dataword: 32-bit word value.

This defines the action taken by coprocessor z to supply a word of data during a store word operation. The action is coprocessor specific. The typical action would be to supply the contents of the low-order word in coprocessor general register rt.

#### datadouble $\leftarrow$ COP\_SD (z, rt)

z: The coprocessor unit number.

rt: Coprocessor general register specifier.

datadouble: 64-bit doubleword value.

This defines the action taken by coprocessor z to supply a doubleword of data during a store doubleword operation. The action is coprocessor specific. The typical action would be to supply the contents of the doubleword in coprocessor general register rt.

#### (2) Load and Store Memory Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address among the bytes forming the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the operation description pseudocode for load and store operations, the functions shown below are used to summarize the handling of virtual addresses and accessing physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in Table 1-31. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) which are used can be determined directly from the AccessLength and the two or three low-order bits of the address.

(pAddr, CCA) ←AddressTranslation (vAddr, IorD, LorS)

pAddr: Physical Address.

CCA: Cache Coherence Algorithm: the method used to access caches

and memory and resolve the reference.

vAddr: Virtual Address.

IorD: Indicates whether access is for INSTRUCTION or DATA.

LorS: Indicates whether access is for LOAD or STORE.

Translate a virtual address to a physical address and a cache coherence algorithm describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cache coherence algorithm (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB is used to determine the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted the function fails and an exception is taken.

MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, lorD)

MemElem: Data is returned in a fixed width with a natural alignment. The

width is the same size as the CPU general purpose register, 32 or 64 bits, aligned on a 32 or 64-bit boundary respectively.

CCA: Cache Coherence Algorithm: the method used to access caches

and memory and resolve the reference.

AccessLength: Length, in bytes, of access.

pAddr: Physical Address. vAddr: Virtual Address.

IorD: Indicates whether access is for Instructions or Data.

#### Load a value from memory.

Uses the cache and main memory as specified in the Cache Coherence Algorithm (*CCA*) and the sort of access (*IorD*) to find the contents of *AccessLength* memory bytes starting at physical location *pAddr*. The data is returned in the fixed width naturally-aligned memory element (MemElem). The low-order two (or three) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* needs to be given to the processor. If the memory access type of the reference is uncached then only the referenced bytes are read from memory and valid within the memory element. If the access type is cached, and the data is not present in cache, an implementation specific size and alignment block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, the block is the entire memory element.

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)

CCA: Cache Coherence Algorithm: the method used to access caches

and memory and resolve the reference.

AccessLength: Length, in bytes, of access.

MemElem: Data in the width and alignment of a memory element. The

width is the same size as the CPU general purpose register, 4 or 8 bytes, aligned on a 4 or 8-byte boundary. For a partial-memory-element store, only the bytes that will be stored must

be valid.

pAddr: Physical Address. vAddr: Virtual Address.

Store a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cache Coherence Algorithm (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (word for 32-bit processors, doubleword for 64-bit processors), though only the bytes that will actually be stored to memory need to be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicates which of the bytes within the *MemElem* data should actually be stored; only these bytes in memory will be changed.

Prefetch (CCA, pAddr, vAddr, DATA, hint)

CCA: Cache Coherence Algorithm: the method used to access caches

and memory and resolve the reference.

pAddr: physical Address. vAddr: Virtual Address.

DATA: Indicates that access is for DATA.

hint: hint that indicates the possible use of the data.

Prefetch data from memory.

Prefetch is an advisory instruction for which an implementation specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally-visible state.

Table 1-31 AccessLength Specifications for Loads/Stores

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

#### (3) Access Functions for Floating-Point Registers

The details of the relationship between CP1 general registers and floating-point operand registers is encapsulated in the functions included in this section. See **2.7 Valid Operands for FP Instructions** for more information.

This function returns the current logical width, in bits, of the CP1 general registers. All 32-bit processors will return "32". 64-bit processors will return "32" when in 32-bit-CP1-register emulation mode and "64" when in native 64-bit mode.

The following pseudocode referring to the Status<sub>FR</sub> bit is valid for all existing MIPS 64-bit processors at the time of this writing, however this is a privileged processor-specific mechanism and it may be different in some future processor.

```
SizeFGR() -- current size, in bits, of the CP1 general registers size ← SizeFGR()

if 32_bit_processor then size ← 32

else

/* 64-bit processor */

if Status<sub>FR</sub> = 1 then size ← 64

else

size ← 32

endif

endif
```

This pseudocode specifies how the unformatted contents loaded or moved-to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format, but not to interpret it in a different format.

```
ValueFPR() -- Get a formatted value from an FPR.
value ← ValueFPR (fpr, fmt)
                                  /* get a formatted value from an FPR */
    if SizeFGR() = 64 then
        case fmt of
            S, W:
                 value \leftarrow FGR[fpr]<sub>31..0</sub>
            D, L:
                 value ← FGR[fpr]
        endcase
   elseif fpr_0 = 0 then
                                  /* fpr is valid (even), 32-bit wide FGRs */
        case fmt of
            S, W:
                 value \leftarrow FGR[fpr]
            D, L:
                 value \leftarrow FGR[fpr+1] || FGR[fpr]
        endcase
                                  /* undefined for odd 32-bit FGRs */
    else
        UndefinedResult
   endif
```

This pseudocode specifies the way that a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR contains a value via StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

```
StoreFPR() -- store a formatted value into an FPR.
StoreFPR(fpr, fmt, value):
                                    /* place a formatted value into an FPR */
    if SizeFGR() = 64 then /* 64-bit wide FGRs */
         case fmt of
             S, W:
                  FGR[fpr] \leftarrow undefined^{32} \parallel value
                  FGR[fpr] \leftarrow value
         endcase
    elseif fpr_0 = 0 then
                                    /* fpr is valid (even), 32-bit wide FGRs */
         case fmt of
             S, W:
                  FGR[fpr+1] \leftarrow undefined<sup>32</sup>
                  FGR[fpr] ← value
             D, L:
                  FGR[fpr+1] \leftarrow value_{63..32}
                  FGR[fpr] \leftarrow value_{31..0}
         endcase
                                    /* undefined for odd 32-bit FGRs */
    else
         UndefinedResult
    endif
```

#### (4) Miscellaneous Functions

```
SyncOperation(stype)
stype: Type of load/store ordering to perform.
```

order loads and stores to synchronize shared memory.

Perform the action necessary to make the effects of groups synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

SignalException(Exception)

Exception The exception condition that exists.

Signal an exception condition.

This will result in an exception that aborts the instruction. The instruction operation pseudocode will never see a return from this function call.

UndefinedResult()

This function indicates that the result of the operation is undefined.

NullifyCurrentInstruction()

Nullify the current instruction.

This occurs during the instruction time for some instruction and that instruction is not executed further. This appears for branch-likely instructions during the execution of the instruction in the delay slot and it kills the instruction in the delay slot.

CoprocessorOperation (z, cop\_fun)

z Coprocessor unit number

cop\_fun Coprocessor function from function field of instruction

Perform the specified Coprocessor operation.

# 1.9 Individual CPU Instruction Descriptions

The user-mode CPU instructions are described in alphabetic order. See **1.7 Description of an Instruction** for a description of the information in each instruction description.

# Add Word ADD

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL	rs	rt	rd	0	ADD
000000				00000	100000
6	5	5	5	5	6

Format: ADD rd, rs, rt MIPS I

**Purpose:** To add 32-bit integers. If overflow occurs, then trap.

**Description:**  $rd \leftarrow rs + rt$ 

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR rd.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

# Operation:

## **Exceptions:**

Integer Overflow

## **Programming Notes:**

ADDU performs the same arithmetic operation but, does not trap on overflow.

# ADDI Add Immediate Word

31 26	25 21	20 16	15 0
ADDI 0 0 1 0 0 0	rs	rt	immediate
6	5	5	16

Format: ADDI rt, rs, immediate MIPS I

**Purpose:** To add a constant to a 32-bit integer. If overflow occurs, then trap.

**Description:**  $rt \leftarrow rs + immediate$ 

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rt*.

#### **Restrictions:**

On 64-bit processors, if GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

### **Operation:**

```
if (NotWordValue(GPR[rs])) then UndefinedResult() endif temp ←GPR[rs] + sign_extend(immediate) if (32_bit_arithmetic_overflow) then SignalException(IntegerOverflow) else GPR[rt] ←sign_extend(temp<sub>31..0</sub>) endif
```

## **Exceptions:**

Integer Overflow

#### **Programming Notes:**

ADDIU performs the same arithmetic operation but, does not trap on overflow.

# **Add Immediate Unsigned Word**

# **ADDIU**

31 26	25 21	20 16	15 0
ADDIU 0 0 1 0 0 1	rs	rt	immediate
6	5	5	16

Format: ADDIU rt, rs, immediate MIPS I

**Purpose:** To add a constant to a 32-bit integer.

**Description:**  $rt \leftarrow rs + immediate$ 

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

# Operation:

if (NotWordValue(GPR[rs])) then UndefinedResult() endiftemp  $\leftarrow$ GPR[rs] + sign\_extend(immediate) GPR[rt]  $\leftarrow$  sign\_extend(temp<sub>31..0</sub>)

# **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

# **ADDU**

# **Add Unsigned Word**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	ADDU 100001
6	5	5	5	5	6

Format: ADDU rd, rs, rt MIPS I

**Purpose:** To add 32-bit integers.

**Description:**  $rd \leftarrow rs + rt$ 

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endiftemp  $\leftarrow$ GPR[rs] + GPR[rt] GPR[rd] $\leftarrow$  sign\_extend(temp<sub>31..0</sub>)

### **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

Α	nd						AND	<u>)</u>
	31 2	6 25	21	20 16	5 15 11	10 6	5 0	
	SPECIAL 0 0 0 0 0 0		rs	rt	rd	00000	AND 1 0 0 1 0 0	
	6		5	5	5	5	6	

Format: AND rd, rs, rt MIPS I

**Purpose:** To do a bitwise logical AND.

**Description:**  $rd \leftarrow rs AND rt$ 

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

## **Restrictions:**

None

# Operation:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{GPR}[\mathsf{rs}] \text{ and } \mathsf{GPR}[\mathsf{rt}]$ 

# **Exceptions:**

None

# ANDI And Immediate

31 26	25 21	20 16	15 0
ANDI 0 0 1 1 0 0	rs	rt	immediate
6	5	5	16

Format: ANDI rt, rs, immediate MIPS I

**Purpose:** To do a bitwise logical AND with a constant.

 $\textbf{Description:} \quad \mathsf{rt} \leftarrow \mathsf{rs} \; \mathsf{AND} \; \mathsf{immediate}$ 

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical AND operation. The result is placed into GPR rt.

## **Restrictions:**

None

# Operation:


 $GPR[rt] \leftarrow zero\_extend(immediate)$  and GPR[rs]

# **Exceptions:**

None

# **Branch on Equal**

# **BEQ**



Format: BEQ rs, rt, offset MIPS I

**Purpose:** To compare GPRs then do a PC-relative conditional branch.

**Description:** if (rs = rt) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

None

# Operation:

```
    I: tgt_offset ← sign_extend(offset || 0²) condition ← (GPR[rs] = GPR[rt])
    I+1: if condition then
    PC ← PC + tgt_offset endif
```

#### **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

# **BEQL**

# **Branch on Equal Likely**

31 26	25 21	20 16	15 0
BEQL 010100	rs	rt	offset
6	5	5	16

Format: BEQL rs, rt, offset

MIPS II

Purpose: To c

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if (rs = rt) then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

None

# Operation:

```
    I: tgt_offset ← sign_extend(offset || 0²) condition ← (GPR[rs] = GPR[rt])
    I+1: if condition then
        PC ← PC + tgt_offset
        else
            NullifyCurrentInstruction()
        endif
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

## **Branch on Greater Than or Equal to Zero**

# **BGEZ**

31	26	25 21	20 16	15 0
	REGIMM 0 0 0 0 0 1	rs	BGEZ 0 0 0 0 1	offset
	6	5	5	16

Format: BGEZ rs, offset MIPS I

**Purpose:** To test a GPR then do a PC-relative conditional branch.

**Description:** if  $(rs \ge 0)$  then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

None

### Operation:

```
\label{eq:condition} \begin{split} \textbf{I:} & & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & & condition \leftarrow GPR[rs] \geq 0^{GPRLEN} \\ \textbf{I+1:} & \text{if condition then} \\ & & PC \leftarrow PC + tgt\_offset \\ & end if \end{split}
```

#### **Exceptions:**

None

#### **Programming Notes:**

## **BGEZAL**

## Branch on Greater Than or Equal to Zero and Link

MIPS I

31	26	25	21	20	16	15	0
	EGIMM 0001	rs		BGEZAL 1 0 0 0 1		offset	
	6	5		5		16	

Format: BGEZAL rs, offset

**Purpose:** To test a GPR then do a PC-relative conditional procedure call.

**Description:** if  $(rs \ge 0)$  then procedure\_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

#### Operation:

```
I: tgt\_offset \leftarrow sign\_extend(offset || 0^2)

condition \leftarrow GPR[rs] \ge 0^{GPRLEN}

GPR[31] \leftarrow PC + 8

I+1: if condition then

PC \leftarrow PC + tgt\_offset

endif
```

#### **Exceptions:**

None

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

# Branch on Greater Than or Equal to Zero and Link Likely BGEZALL

31 26	25	21 20	) 16	15 0
REGIMM 0 0 0 0 0 1	rs		BGEZALL 1 0 0 1 1	offset
6	5		5	16

Format: BGEZALL rs, offset

**Purpose:** To test a GPR then do a PC-relative conditional procedure call; execute the delay

MIPS II

slot only if the branch is taken.

**Description:** if  $(rs \ge 0)$  then procedure\_call\_likely

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

#### Operation:

```
\label{eq:linear_condition} \begin{split} \textbf{I}: & & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & & condition \leftarrow GPR[rs] \geq 0^{GPRLEN} \\ & & GPR[31] \leftarrow PC + 8 \\ \textbf{I+1}: & if condition then \\ & & PC \leftarrow PC + tgt\_offset \\ & else \\ & & NullifyCurrentInstruction() \\ & endif \\ \end{split}
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

## **BGEZL**

## **Branch on Greater Than or Equal to Zero Likely**

MIPS II

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	BGEZL 0 0 0 1 1	offset
6	5	5	16

Format: BGEZL rs, offset

**Purpose:** To test a GPR then do a PC-relative conditional branch; execute the delay slot only

if the branch is taken.

**Description:** if  $(rs \ge 0)$  then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

None

#### Operation:

```
\label{eq:condition} \begin{split} \textbf{I}: & & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & & condition \leftarrow GPR[rs] \geq 0^{GPRLEN} \\ \textbf{I+1}: & if condition then \\ & & PC \leftarrow PC + tgt\_offset \\ & else \\ & & NullifyCurrentInstruction() \\ & endif \\ \end{split}
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

#### **Branch on Greater Than Zero**

## **BGTZ**

31	26	25	21	20 10	3 15 0
BGT 0 0 0 1		rs		0 0 0 0 0	offset
6		5		5	16

Format: BGTZ rs, offset MIPS I

**Purpose:** To test a GPR then do a PC-relative conditional branch.

**Description:** if (rs > 0) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

None

### Operation:

```
 \begin{array}{ll} \textbf{I:} & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow GPR[rs] > 0^{GPRLEN} \\ \textbf{I+1:} & if condition then \\ & PC \leftarrow PC + tgt\_offset \\ & endif \\ \end{array}
```

#### **Exceptions:**

None

#### **Programming Notes:**

## **BGTZL**

## **Branch on Greater Than Zero Likely**

31	1 26	25 21	20 16	15 0
	BGTZL 0 1 0 1 1 1	rs	0 0 0 0 0	offset
	6	5	5	16

Format: BGTZL rs, offset MIPS II

**Purpose:** To test a GPR then do a PC-relative conditional branch; execute the delay slot only

if the branch is taken.

**Description:** if (rs > 0) then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

None

### Operation:

```
 \begin{array}{ll} \textbf{I:} & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow GPR[rs] > 0^{GPRLEN} \\ \textbf{I+1:} & if condition then \\ & PC \leftarrow PC + tgt\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \\ \end{array}
```


#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

## Branch on Less Than or Equal to Zero

# **BLEZ**



Format: BLEZ rs, offset MIPS I

**Purpose:** To test a GPR then do a PC-relative conditional branch.

**Description:** if  $(rs \le 0)$  then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

None

### Operation:

```
I: tgt\_offset \leftarrow sign\_extend(offset || 0^2)

condition \leftarrow GPR[rs] \le 0^{GPRLEN}

I+1: if condition then

PC \leftarrow PC + tgt\_offset
```

endif

#### **Exceptions:**

None

### **Programming Notes:**

## **BLEZL**

## Branch on Less Than or Equal to Zero Likely

3	1 26	25 21	20 16	15 0
	BLEZL 0 1 0 1 1 0	rs	0 0 0 0 0	offset
	6	5	5	16

Format: BLEZL rs, offset

MIPS II

**Purpose:** To test a GPR then do a PC-relative conditional branch; execute the delay slot only

if the branch is taken.

**Description:** if  $(rs \le 0)$  then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

None

### Operation:

```
\label{eq:condition} \begin{split} \textbf{I}: & & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & & condition \leftarrow GPR[rs] \leq 0^{GPRLEN} \\ \textbf{I+1}: & if condition then \\ & & PC \leftarrow PC + tgt\_offset \\ & else \\ & & NullifyCurrentInstruction() \\ & endif \\ \end{split}
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

#### **Branch on Less Than Zero**

# **BLTZ**

31 2	6 25	21 2	0 16	0
REGIMM 0 0 0 0 0 1		(	BLTZ 0 0 0 0 0	offset
6	5		5	16

Format: BLTZ rs, offset MIPS I

**Purpose:** To test a GPR then do a PC-relative conditional branch.

**Description:** if (rs < 0) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

None

### Operation:

```
\label{eq:condition} \begin{split} \textbf{I}\colon & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow GPR[rs] < 0^{GPRLEN} \\ \textbf{I+1}\colon & \text{if condition then} \\ & PC \leftarrow PC + tgt\_offset \\ & end if \end{split}
```

#### **Exceptions:**

None

#### **Programming Notes:**

## **BLTZAL**

## **Branch on Less Than Zero And Link**

	31 26	25 21	20 16	15 0
	REGIMM 0 0 0 0 0 1	rs	BLTZAL 1 0 0 0 0	offset
•	6	5	5	16

Format: BLTZAL rs, offset MIPS I

**Purpose:** To test a GPR then do a PC-relative conditional procedure call.

**Description:** if (rs < 0) then procedure\_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch (**not** the branch itself), where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch, in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

#### Operation:

```
I: tgt\_offset \leftarrow sign\_extend(offset || 0^2)

condition \leftarrow GPR[rs] < 0^{GPRLEN}

GPR[31] \leftarrow PC + 8

I+1: if condition then

PC \leftarrow PC + tgt\_offset

endif
```

#### **Exceptions:**

None

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

## **Branch on Less Than Zero And Link Likely**

## **BLTZALL**

MIPS II

31 2	26 25	21	20 16	15 0
REGIMM 0 0 0 0 0 1		rs	BLTZALL 1 0 0 1 0	offset
6		5	5	16

Format: BLTZALL rs, offset

**Purpose:** To test a GPR then do a PC-relative conditional procedure call; execute the delay

slot only if the branch is taken.

**Description:** if (rs < 0) then procedure\_call\_likely

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch (**not** the branch itself), where execution would continue after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch, in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### Restrictions:

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

#### Operation:

```
I: tgt_offset ← sign_extend(offset || 0²)
    condition ← GPR[rs] < 0<sup>GPRLEN</sup>
    GPR[31] ← PC + 8

I+1: if condition then
    PC ← PC + tgt_offset
    else
        NullifyCurrentInstruction()
    endif
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to more distant addresses.

## **BLTZL**

## **Branch on Less Than Zero Likely**

31	26 2	25 21	20 16	15 0
	6IMM 0 0 1	rs	BLTZL 0 0 0 1 0	offset
	 6	5	5	16

Format: BLTZ rs, offset MIPS II

**Purpose:** To test a GPR then do a PC-relative conditional branch; execute the delay slot only

if the branch is taken.

**Description:** if (rs < 0) then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

None

### Operation:


#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

## **Branch on Not Equal**

## **BNE**



Format: BNE rs, rt, offset MIPS I

**Purpose:** To compare GPRs then do a PC-relative conditional branch.

**Description:** if  $(rs \neq rt)$  then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

None

### **Operation:**

```
    I: tgt_offset ← sign_extend(offset || 0²) condition ← (GPR[rs] ≠ GPR[rt])
    I+1: if condition then
    PC ← PC + tgt_offset endif
```

#### **Exceptions:**

None

#### **Programming Notes:**

## **BNEL**

## **Branch on Not Equal Likely**

31 26	25 21	20 16	15 0
BNEL 010101	rs	rt	offset
6	5	5	16

Format: BNEL rs, rt, offset MIPS II

**Purpose:** To compare GPRs then do a PC-relative conditional branch; execute the delay slot

only if the branch is taken.

**Description:** if  $(rs \neq rt)$  then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

None

#### Operation:


```
    I: tgt_offset ← sign_extend(offset || 0²) condition ← (GPR[rs] ≠ GPR[rt])
    I+1: if condition then
        PC ← PC + tgt_offset
        else
            NullifyCurrentInstruction()
        endif
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

# Breakpoint BREAK



Format: BREAK MIPS I

**Purpose:** To cause a Breakpoint exception.

## **Description:**

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler.

The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Restrictions:**


None

### Operation:

SignalException(Breakpoint)

## **Exceptions:**

Breakpoint



Format: CACHE op, offset(base) MIPS III

### **Description:**

The 16 bit *offset* is sign-extended and added to the contents of general register *base* to form a CacheOp virtual address (VA). The VA is translated to a physical address (PA) through the TLB, and the 5-bit opcode (decoded in Table 1-32) specifies a cache operation for that address, together with the affected cache. Operation of this instruction on any combination not listed in the tables below is undefined. The operation of this instruction on uncached addresses is also undefined.

Table 1-32 CACHE Instruction Op Field Encoding

On Field	CACHE Instru	uction Variation	Target Cache	
Op Field	R5000	R10000	rarget Cache	
00000	Index Invalidate		I	
00100	Index Load Tag		I	
01000	Index Store Tag		I	
10000	Hit Invalidate		I	
10100	Fill	Cache Barrier	I (Fill)	
11000	Hit Writeback	Index Load Data	I	
11100	_	Index Store Data	I	
00001	Index Writeback Invalidate		D	
00101	Index Load Tag		D	
01001	Index Store Tag		D	
01101	Create Dirty Exclusive	_	D	
10001	Hit Invalidate		D	
10101	Hit Writeback Invalidate		D	
11001	Hit Writeback	Index Load Data	D	
11101	-	Index Store Data	D	
00011	Flash	Index Writeback Invalidate	S	
00111	Index Load Tag		S	
01011	Index Store Tag		S	
10011	_	Hit Invalidate	S	
10111	Page Invalidate	Hit Writeback Invalidate	S	
11011	_	Index Load Data	S	
11111	-	Index Store Data	S	

Cache

*Fill, Create Dirty, Hit WriteBack* and *Hit Set Virtual* are not supported in the R5000 and the R10000 processors.

The R5000 and the R10000 processors add two new CacheOps: *Index Load Data* (110<sub>2</sub>) and *Index Store Data* (111<sub>2</sub>). These changes are also reflected in the CP0 *TagHi*, *TagLo* and *ECC* registers.

Both of the primary instruction and data caches of the R5000 have a block size of 32 bytes (8 data words).

The primary instruction and data caches of the R10000 have a block size of 16 words and 32 bytes (8 data words), respectively.

**NOTE:** A 32-bit instruction is predecoded into a 36-bit instruction word before entering the primary instruction cache. The instruction fetch addresses remain the same and are not affected by the predecode.

The secondary cache, a unified cache, has a block size of 32 bytes (R5000) or either 64 or 128 bytes (R10000), configurated during reset.

For a cache of 2<sup>CACHESIZE</sup> bytes with 2<sup>BLOCKSIZE</sup> bytes per tag,

```
VA<sub>13..5</sub> (R5000)
VA<sub>CACHESIZE-2..BLOCKSIZE</sub> (R10000)
```

specifies the block for the primary cache, and

```
PA<sub>CACHESIZE..BLOCKSIZE</sub> (R5000)
PA<sub>CACHESIZE-2..BLOCKSIZE</sub> (R10000)
```

specifies the block for the secondary cache.

For the Index CacheOps of the R5000, virtual address bit 14 is used to specify the way, 0 or 1, for the CacheOp.

For the Index CacheOps of the R10000, address bit 0 is used to specify the way, 0 or 1, for the CacheOp. For this reason, bit 0 is not checked for alignment-type Address Error exception for the Index CacheOps.

For CacheOps that access data in caches,

```
VA<sub>BLOCKSIZE-1..2</sub> (R5000)
VA<sub>BLOCKSIZE-1..2</sub> (R10000)
```

specifies a word within a block for primary caches, and

```
PA<sub>BLOCKSIZE-1..2</sub> (R5000)
PA<sub>BLOCKSIZE-1..3</sub> (R10000)
```

specifies a doubleword in the secondary cache.

A cache *hit* accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data at the specified physical address. If the cache line is invalid or contains a differing physical address (a cache *miss*), no operation is performed. Since the R5000 and the R10000 processors use 2-way set associative caches, the Hit operation performs tag comparison in both ways of the cache. No index needs to be provided for such CacheOps. If both ways register a hit, the execution of the CacheOp is undefined.

CACHE

Write back from the primary data cache goes to the secondary cache, and write back from the secondary cache goes to the system interface. The primary data cache is written back to the secondary cache before the secondary cache is written back to the system interface; the address to be written is based by the cache tag, rather than the translated PA from the CacheOp instruction. A secondary cache write back also interrogates the primary data cache for any dirty inconsistent data.

When a line is invalidated in the secondary cache, all subset lines in the primary caches are also invalidated.

CacheOps are serialized with respect to cached loads/stores and CP0 instructions. Therefore, in general, there are no hazards for CacheOps. However, if the CacheOps modify the current instruction fetching stream, they may not work properly since the instruction fetch pipeline usually prefetches and buffers instructions and CacheOps are not serialized with respect to the instruction fetch pipeline. Programmers should be aware of such potential hazards; one solution is to put a COP0 instruction after the CacheOp to prevent the speculative execution and force the CacheOp to complete, and then use a Jump Register instruction to flush the instruction fetch pipeline. Succeeding instructions will then be re-fetched from caches.

If CP0 is not usable, a Coprocessor Unusable exception is taken. CacheOps may induce Address Error or TLBL exceptions (Refill or Invalid) during address translation, but never take a TLBS or Mod exception. The virtual address is used to index the cache for an Index CacheOp, but need not match the cache physical tag; unmapped addresses may be used to avoid TLB exceptions.

The R5000 and the R10000 processors do not support the *CE* bit, and programmers must supply correct parity bits or ECC for some CacheOps.

The R5000 and the R10000 processors support the *CH* bit for secondary CacheOps, Hit Invalidate, and Hit WriteBack Invalidate. As in the R4400, a hit sets the *CH* bit of the *Status* register, and a miss resets it. This bit is readable and writable by software.

#### Operation:

```
vAddr \leftarrow ((offset_{15})^{48} || offset_{15...0}) + GPR[base]
(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
CacheOp (op, vAddr, pAddr)
```

#### **Exceptions:**

Coprocessor unusable

### **Coprocessor Operation**

**COPz** 



Format: COP0 cop\_fun

MIPS I

COP1 cop\_fun COP2 cop\_fun COP3 cop\_fun

**Purpose:** To execute a coprocessor instruction.

#### **Description:**

The coprocessor operation specified by *cop\_fun* is performed by coprocessor unit *zz*. Details of coprocessor operations must be found in the specification for each coprocessor.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **1.2.5 Coprocessor Instructions**). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

#### **Restrictions:**

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

See specification for the specific coprocessor being programmed.

#### Operation:

CoprocessorOperation (z, cop\_fun)

#### **Exceptions:**

Reserved Instruction

Coprocessor Unusable

Coprocessor interrupt or Floating-Point Exception (CP1 only for some processors)

#### **DADD Doubleword Add** 26 25 21 20 16 15 11 10 **SPECIAL** 0 DADD rs rt rd 00000 00000 101100 6 5 5 5 5 6

Format: DADD rd, rs, rt MIPS III

**Purpose:** To add 64-bit integers. If overflow occurs, then trap.

**Description:**  $rd \leftarrow rs + rt$ 

The 64-bit doubleword value in GPR rt is added to the 64-bit value in GPR rs to produce a 64-bit result. If the addition results in 64-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR rd.

#### **Restrictions:**

None

### **Operation:** 64-bit processors

```
\begin{split} \text{temp} &\leftarrow \text{GPR[rs]} + \text{GPR[rt]} \\ \text{if } &(64\_\text{bit\_arithmetic\_overflow}) \text{ then} \\ &\quad \text{SignalException(IntegerOverflow)} \\ \text{else} \\ &\quad \text{GPR[rd]} \leftarrow \text{temp} \\ \text{endif} \end{split}
```

#### **Exceptions:**

Integer Overflow

Reserved Instruction

### **Programming Notes:**

DADDU performs the same arithmetic operation but, does not trap on overflow.

#### **Doubleword Add Immediate**

## **DADDI**

31 26	25 21	20 16	15 0
DADDI 0 1 1 0 0 0	rs	rt	immediate
6	5	5	16

Format: DADDI rt, rs, immediate MIPS III

**Purpose:** To add a constant to a 64-bit integer. If overflow occurs, then trap.

**Description:**  $rt \leftarrow rs + immediate$ 

The 16-bit signed *immediate* is added to the 64-bit value in GPR *rs* to produce a 64-bit result. If the addition results in 64-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR *rt*.

#### **Restrictions:**

None

#### **Operation:** 64-bit processors

```
\begin{split} \text{temp} &\leftarrow \text{GPR[rs]} + \text{sign\_extend(immediate)} \\ \text{if } &(64\_\text{bit\_arithmetic\_overflow) then} \\ &\quad \text{SignalException(IntegerOverflow)} \\ \text{else} \\ &\quad \text{GPR[rt]} \leftarrow \text{temp} \\ \text{endif} \end{split}
```

#### **Exceptions:**

Integer Overflow

Reserved Instruction

#### **Programming Notes:**

DADDIU performs the same arithmetic operation but, does not trap on overflow.

# **DADDIU**

## **Doubleword Add Immediate Unsigned**

31 26	25 21	20 16	15 0
DADDIU 0 1 1 0 0 1	rs	rt	immediate
6	5	5	16

Format: DADDIU rt, rs, immediate MIPS III

**Purpose:** To add a constant to a 64-bit integer.

**Description:**  $rt \leftarrow rs + immediate$ 

The 16-bit signed *immediate* is added to the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

None

**Operation:** 64-bit processors

 $GPR[rt] \leftarrow GPR[rs] + sign\_extend(immediate)$ 

#### **Exceptions:**

Reserved Instruction

## **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

## **Doubleword Add Unsigned**

## **DADDU**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	DADDU 1 0 1 1 0 1
6	5	5	5	5	6

Format: DADDU rd, rs, rt MIPS III

**Purpose:** To add 64-bit integers.

**Description:**  $rd \leftarrow rs + rt$ 

The 64-bit doubleword value in GPR *rt* is added to the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

None

**Operation:** 64-bit processors  $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ 

#### **Exceptions:**

Reserved Instruction

## **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

## **DDIV** Doubleword Divide

31 2	26 2	5 :	21	20	16	15			6	5		0
SPECIAL 0 0 0 0 0 0		rs		rt		0 0	0 0 0 0	0000			DDIV 1 1 1 1 (	)
6	•	5		5			10				6	

Format: DDIV rs, rt MIPS III

**Purpose:** To divide 64-bit signed integers.

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as signed values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### Restrictions:

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

If the divisor in GPR rt is zero, the arithmetic result value is undefined.

**Operation:** 64-bit processors

**I-2**:, **I-1**: LO, HI  $\leftarrow$  undefined

I: LO  $\leftarrow$  GPR[rs] div GPR[rt]

 $HI \leftarrow GPR[rs] \mod GPR[rt]$ 

#### **Exceptions:**

Reserved Instruction

### **Programming Notes:**

See the Programming Notes for the DIV instruction.

## **Doubleword Divide Unsigned**

## **DDIVU**

3	31 26	25 21	20 16	15 6	5 0
	SPECIAL 000000	rs	rt	0000000000	DDIVU 0 1 1 1 1
	6	5	5	10	6

Format: DDIVU rs, rt MIPS III

**Purpose:** To divide 64-bit unsigned integers.

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as unsigned values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### Restrictions:

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

If the divisor in GPR rt is zero, the arithmetic result value is undefined.

**Operation:** 64-bit processors

**I-2**:, **I-1**: LO, HI  $\leftarrow$  undefined

I: LO  $\leftarrow$  (0 || GPR[rs]) div (0 || GPR[rt])

HI  $\leftarrow$  (0 || GPR[rs]) mod (0 || GPR[rt])

#### **Exceptions:**

Reserved instruction

### **Programming Notes:**

See the Programming Notes for the DIV instruction.

**DIV** Divide Word

31 26	25 2	1 20 10	6 15	5 5 0
SPECIAL 0 0 0 0 0 0	rs	rt	0 00 0000 0000	DIV 0 1 1 0 1 0
6	5	5	10	6

Format: DIV rs, rt MIPS I

**Purpose:** To divide 32-bit signed integers.

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as signed values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

If the divisor in GPR rt is zero, the arithmetic result value is undefined.

#### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

 $\begin{array}{lll} \textbf{I-2:, I-1:} & LO, \, HI & \leftarrow \text{undefined} \\ \textbf{I:} & q & \leftarrow \text{GPR[rs]}_{31..0} \, \, \text{div GPR[rt]}_{31..0} \\ & LO & \leftarrow \text{sign\_extend}(q_{31..0}) \\ & r & \leftarrow \text{GPR[rs]}_{31..0} \, \, \text{mod GPR[rt]}_{31..0} \\ & HI & \leftarrow \text{sign\_extend}(r_{31..0}) \\ \end{array}$ 

Exceptions:

## None

#### **Programming Notes:**

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.


Divide Word DIV

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions should be detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself or more typically, the system software; one possibility is to take a BREAK exception with a code field value to signal the problem to the system software.

As an example, the C programming language in a UNIX<sup>TM</sup> environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if one is detected.

## **DIVU**

### **Divide Unsigned Word**



Format: DIVU rs, rt MIPS I

**Purpose:** To divide 32-bit unsigned integers.

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as unsigned values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them, like this one, by two or more other instructions.

If the divisor in GPR rt is zero, the arithmetic result is undefined.

#### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

$$\begin{array}{lll} \textbf{I-2:, I-1:} & LO, \ HI & \leftarrow \ \text{undefined} \\ \textbf{I:} & q & \leftarrow (0 \ || \ \text{GPR[rs]}_{31..0}) \ \text{div} \ (0 \ || \ \text{GPR[rt]}_{31..0}) \\ & LO & \leftarrow \ \text{sign\_extend}(q_{31..0}) \\ & r & \leftarrow (0 \ || \ \text{GPR[rs]}_{31..0}) \ \text{mod} \ (0 \ || \ \text{GPR[rt]}_{31..0}) \\ & HI & \leftarrow \ \text{sign\_extend}(r_{31..0}) \\ \end{array}$$

### **Exceptions:**

None

## **Programming Notes:**

See the Programming Notes for the DIV instruction.

## **Doubleword Move From System Control Coprocessor**

# **DMFC0**

31	26	25 21	20 16	15 11	10 0	)
C	COP0 10000	DMF 0 0 0 0 1	rt	rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	6	5	5	5	11	-

Format: DMFC0 rt, rd MIPS III

## **Description:**

The contents of coprocessor register rd of the CP0 are loaded into general register rt.

This operation is defined for the R5000 and the R10000 operating in 64-bit mode and in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

**Operation:** 64-bit processors

 $data \leftarrow CPR[0,rd]$  $GPR[rt] \leftarrow data$ 

## **Exceptions:**

Coprocessor unusable

Reserved instruction (In 32-bit user mode

In 32-bit supervisor mode)

# **DMTC0**

## **Doubleword Move To System Control Coprocessor**

31	26	25 21	20 16	15 11	10 0
	COP0 0 1 0 0 0 0	DMT 0 0 1 0 1	rt	rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5	11

Format: DMTC0 rt, rd MIPS III

## **Description:**

The contents of general register rt are loaded into coprocessor register rd of the CP0.

This operation is defined for the R5000 and the R10000 operating in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

**Operation:** 64-bit processors

 $data \leftarrow GPR[rt]$   $CPR[0,rd] \leftarrow data$ 

### **Exceptions:**

Coprocessor unusable (In 32-bit user mode

In 32-bit supervisor mode)

### **Doubleword Multiply**

# **DMULT**

31 26	5 25	21	20	16	15	6	5	0
SPECIAL 0 0 0 0 0 0	rs		r	t	0 0 0 0 0 0 0 0 0 0		DMULT 0 1 1 1 0 0	1
6	5		5	5	10	•	6	

Format: DMULT rs, rt MIPS III

**Purpose:** To multiply 64-bit signed integers.

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 64-bit doubleword value in GPR *rt* is multiplied by the 64-bit value in GPR *rs*, treating both operands as signed values, to produce a 128-bit result. The low-order 64-bit doubleword of the result is placed into special register *LO*, and the high-order 64-bit doubleword is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

### **Operation:** 64-bit processors

$$\begin{array}{lll} \textbf{I-2:, I-1: LO, HI} & \leftarrow \text{undefined} \\ \textbf{I:} & \text{prod} & \leftarrow \text{GPR[rs] * GPR[rt]} \\ & \text{LO} & \leftarrow \text{prod}_{63..0} \\ & \text{H I} & \leftarrow \text{prod}_{127..64} \\ \end{array}$$

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

## **DMULTU**

## **Doubleword Multiply Unsigned**

31 26	25	21	20	16	15	6	5	0
SPECIAL 0 0 0 0 0 0	rs		rt		0 0 0 0 0 0 0 0 0 0 0		DMULTU 0 1 1 1 0 1	
6	5		5	;	10	•	6	

Format: DMULTU rs, rt MIPS III

**Purpose:** To multiply 64-bit unsigned integers.

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 64-bit doubleword value in GPR *rt* is multiplied by the 64-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 128-bit result. The low-order 64-bit doubleword of the result is placed into special register *LO*, and the high-order 64-bit doubleword is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

### **Operation:** 64-bit processors

$$\begin{array}{lll} \textbf{I-2:, I-1:} \ LO, \ HI & \leftarrow \ undefined \\ \textbf{I:} & prod & \leftarrow \ (0 \ || \ GPR[rs]) * (0 \ || \ GPR[rt]) \\ & LO & \leftarrow \ prod_{63..0} \\ & HI & \leftarrow \ prod_{127..64} \\ \end{array}$$

#### **Exceptions:**

## **Doubleword Shift Left Logical**

# **DSLL**

31 2	26 2	5 21	20	16 15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0		0 0 0 0 0	rt		rd	sa		DSLL 111000	)
6	•	5	5		5	5		6	

Format: DSLL rd, rt, sa MIPS III

**Purpose:** To left shift a doubleword by a fixed amount — 0 to 31 bits.

**Description:**  $rd \leftarrow rt \ll sa$ 

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 31 is specified by *sa*.

#### **Restrictions:**

None

**Operation:** 64-bit processors

s 
$$\leftarrow 0 \parallel \text{sa}$$
  
GPR[rd] $\leftarrow \text{GPR[rt]}_{(63-\text{s})...0} \parallel 0^{\text{s}}$ 

## **Exceptions:**

# DSLL32

## **Doubleword Shift Left Logical Plus 32**

31 2	6 25	21	20	16 1	5 11	10	6	5	0
SPECIAL 0 0 0 0 0 0		0 0 0 0	rt		rd	sa			DSLL32 1 1 1 1 0 0
6		5	5		5	5			6

Format: DSLL32 rd, rt, sa MIPS III

**Purpose:** To left shift a doubleword by a fixed amount — 32 to 63 bits.

**Description:**  $rd \leftarrow rt \ll (sa+32)$ 

The 64-bit doubleword contents of GPR rt are shifted left, inserting zeros into the emptied bits; the result is placed in GPR rd. The bit shift count in the range 32 to 63 is specified by sa+32.

#### **Restrictions:**

None

**Operation:** 64-bit processors

s 
$$\leftarrow$$
 1 || sa /\* 32+sa \*/ GPR[rd] $\leftarrow$  GPR[rt]<sub>(63-s)..0</sub> || 0<sup>s</sup>

#### **Exceptions:**

## **Doubleword Shift Left Logical Variable**

# **DSLLV**

31 20	6 25	21	20	16	15	1	1 10	6	5	0	
SPECIAL 0 0 0 0 0 0		rs	rt			rd	0	0000	(	DSLLV 0 1 0 1 0 0	
6		5	5			5	•	5		6	

Format: DSLLV rd, rt, rs MIPS III

**Purpose:** To left shift a doubleword by a variable number of bits.

**Description:**  $rd \leftarrow rt \ll rs$ 

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 63 is specified by the low-order six bits in GPR *rs*.

#### **Restrictions:**

None

**Operation:** 64-bit processors

 $\begin{array}{ll} s & \leftarrow 0 \parallel \mathsf{GPR[rs]}_{5..0} \\ \mathsf{GPR[rd]} \leftarrow \mathsf{GPR[rt]}_{(63-s)..0} \parallel 0^s \end{array}$ 

## **Exceptions:**

# **DSRA**

## **Doubleword Shift Right Arithmetic**

31 2	6 25	21	20	16 15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0	0	0 0 0 0	rt		rd	:	sa	DS 1 1 1	SRA 0 1 1
6		5	5		5		5	6	5

Format: DSRA rd, rt, sa MIPS III

**Purpose:** To arithmetic right shift a doubleword by a fixed amount — 0 to 31 bits.

**Description:**  $rd \leftarrow rt \gg sa$  (arithmetic)

The 64-bit doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 31 is specified by *sa*.

#### **Restrictions:**

None

**Operation:** 64-bit processors

s  $\leftarrow$  0 || sa GPR[rd] $\leftarrow$  (GPR[rt]<sub>63</sub>)<sup>s</sup> || GPR[rt] <sub>63..s</sub>

### **Exceptions:**

### **Doubleword Shift Right Arithmetic Plus 32**

# DSRA32

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	0 0 0 0 0	rt	rd	sa	DSRA32 1 1 1 1 1 1
6	5	5	5	5	6

Format: DSRA32 rd, rt, sa MIPS III

**Purpose:** To arithmetic right shift a doubleword by a fixed amount — 32-63 bits.

**Description:**  $rd \leftarrow rt \gg (sa+32)$  (arithmetic)

The doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 32 to 63 is specified by *sa*+32.

### **Restrictions:**

None

**Operation:** 64-bit processors

s  $\leftarrow$  1 || sa /\* 32+sa \*/ GPR[rd] $\leftarrow$  (GPR[rt]<sub>63</sub>)<sup>s</sup> || GPR[rt] <sub>63..s</sub>

### **Exceptions:**

# **DSRAV**

### **Doubleword Shift Right Arithmetic Variable**

31 26	25 2	1 20 16	5 15 11	1 10 6	5 0	)
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	DSRAV 0 1 0 1 1 1	
6	5	5	5	5	6	

Format: DSRAV rd, rt, rs MIPS III

**Purpose:** To arithmetic right shift a doubleword by a variable number of bits.

**Description:**  $rd \leftarrow rt \gg rs$  (arithmetic)

The doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 63 is specified by the low-order six bits in GPR *rs*.

### **Restrictions:**

None

**Operation:** 64-bit processors

 $\begin{array}{ll} s & \leftarrow \mathsf{GPR[rs]}_{5..0} \\ \mathsf{GPR[rd]} \!\!\leftarrow (\mathsf{GPR[rt]}_{63})^s \mid\mid \mathsf{GPR[rt]}_{63..s} \end{array}$ 

### **Exceptions:**

### **Doubleword Shift Right Logical**

# **DSRL**

31	26	25	21	20	16	15	1	1 10		6	5		0
SPECIA 0 0 0 0 0		0 0 0 0	0	r	t		rd		sa			DSRL I 1 0 1 0	
6		5			5		5		5			6	

Format: DSRL rd, rt, sa MIPS III

**Purpose:** To logical right shift a doubleword by a fixed amount — 0 to 31 bits.

**Description:**  $rd \leftarrow rt \gg sa$  (logical)

The doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 31 is specified by *sa*.

### **Restrictions:**

None


**Operation:** 64-bit processors

s 
$$\leftarrow 0 \parallel \text{sa}$$
  
GPR[rd] $\leftarrow 0^{\text{s}} \parallel \text{GPR[rt]}_{63..s}$ 

### **Exceptions:**

# DSRL32

### **Doubleword Shift Right Logical Plus 32**



Format: DSRL32 rd, rt, sa MIPS III

**Purpose:** To logical right shift a doubleword by a fixed amount — 32 to 63 bits.

**Description:**  $rd \leftarrow rt \gg (sa+32)$  (logical)

The 64-bit doubleword contents of GPR rt are shifted right, inserting zeros into the emptied bits; the result is placed in GPR rd. The bit shift count in the range 32 to 63 is specified by sa+32.

### **Restrictions:**

None

**Operation:** 64-bit processors

s 
$$\leftarrow$$
 1 || sa /\* 32+sa \*/ GPR[rd] $\leftarrow$  0<sup>s</sup> || GPR[rt]<sub>63..s</sub>

### **Exceptions:**

### **Doubleword Shift Right Logical Variable**

# **DSRLV**

31 26	25	21	20 1	16 15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0	rs		rt		rd	00000	0	DSRLV 0 1 0 1 1 0	
6	5		5		5	5		6	•

Format: DSRLV rd, rt, rs MIPS III

**Purpose:** To logical right shift a doubleword by a variable number of bits.

**Description:**  $rd \leftarrow rt \gg rs$  (logical)

The 64-bit doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit shift count in the range 0 to 63 is specified by the low-order six bits in GPR *rs*.

### **Restrictions:**

None

**Operation:** 64-bit processors

 $\begin{array}{ll} s & \leftarrow \mathsf{GPR[rs]}_{5..0} \\ \mathsf{GPR[rd]} \leftarrow \ 0^s \ || \ \mathsf{GPR[rt]}_{63..s} \end{array}$ 

### **Exceptions:**

# **DSUB**

### **Doubleword Subtract**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	DSUB 101110
6	5	5	5	5	6

Format: DSUB rd, rs, rt MIPS III

**Purpose:** To subtract 64-bit integers; trap if overflow.

**Description:**  $rd \leftarrow rs - rt$ 

The 64-bit doubleword value in GPR rt is subtracted from the 64-bit value in GPR rs to produce a 64-bit result. If the subtraction results in 64-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR rd.

### **Restrictions:**

None

### **Operation:** 64-bit processors

```
\begin{split} \text{temp} &\leftarrow \text{GPR[rs]} - \text{GPR[rt]} \\ \text{if } &(64\_\text{bit\_arithmetic\_overflow}) \text{ then} \\ &\quad \text{SignalException(IntegerOverflow)} \\ \text{else} \\ &\quad \text{GPR[rd]} \leftarrow \text{temp} \\ \text{endif} \end{split}
```

### **Exceptions:**

Integer Overflow

Reserved Instruction

### **Programming Notes:**

DSUBU performs the same arithmetic operation but, does not trap on overflow.

### **Doubleword Subtract Unsigned**

# **DSUBU**

31	26	25	21	20 16	15	11	10	3	5	0
	SPECIAL 0 0 0 0 0 0	rs		rt	rd		0 0 0 0 0		DSUBU 1 0 1 1 1	
	6	5		5	5		5		6	

Format: DSUBU rd, rs, rt MIPS III

**Purpose:** To subtract 64-bit integers.

**Description:**  $rd \leftarrow rs - rt$ 

The 64-bit doubleword value in GPR *rt* is subtracted from the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

### **Restrictions:**

None

**Operation:** 64-bit processors  $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$ 

### **Exceptions:**

Reserved Instruction

### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

### 

Format: ERET MIPS III

### **Description:**

ERET is the R5000 and the R10000 instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap  $(SR_2 = 1)$ , then load the PC from the *ErrorEPC* and clear the *ERL* bit of the *Status* register  $(SR_2)$ . Otherwise  $(SR_2 = 0)$ , load the PC from the *EPC*, and clear the *EXL* bit of the *Status* register  $(SR_1)$ .

An ERET executed between a LL and SC also causes the SC to fail.

If there is no exception (*EXL*=0 and *ERL*=0 in the *Status* register), execution of an ERET instruction is meaningless.


Execution of an ERET when *ERL*=0, regardless of the state of *EXL*, sets *EXL* to 0 and a jump is taken to the address presently held in the *EPC* register, even when there is no exception.

### Operation:

```
\begin{split} &\text{if SR}_2 = 1 \text{ then} \\ & \quad \text{PC} \leftarrow \text{ErrorEPC} \\ & \quad \text{SR} \leftarrow \text{SR}_{31\dots3} \parallel 0 \parallel \text{SR}_{1\dots0} \\ &\text{else} \\ & \quad \text{PC} \leftarrow \text{EPC} \\ & \quad \text{SR} \leftarrow \text{SR}_{31\dots2} \parallel 0 \parallel \text{SR}_0 \\ &\text{endif} \\ &\text{LLbit} \leftarrow 0 \end{split}
```

### **Exceptions:**

Coprocessor unusable



Format: J target MIPS I

**Purpose:** To branch within the current 256 MB aligned region.

### **Description:**

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (**not** the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

### **Restrictions:**

None

### Operation:

I:

 $\textbf{I+1}: PC \leftarrow PC_{GPRLEN..28} \mid\mid instr\_index \mid\mid 0^2$ 

### **Exceptions:**

None

### **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.





Format: JAL target MIPS I

**Purpose:** To procedure call within the current 256 MB aligned region.

### **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (**not** the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

### **Restrictions:**

None

### **Operation:**

I: GPR[31]  $\leftarrow$  PC + 8 I+1: PC  $\leftarrow$  PC<sub>GPRI FN 28</sub> || instr\_index ||  $0^2$ 

### **Exceptions:**

None


### **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.

### **Jump And Link Register**

# **JALR**



Format: JALR rs (rd = 31 implied) MIPS I

JALR rd, rs

**Purpose:** To procedure call to an instruction address in a register.

**Description:**  $rd \leftarrow return\_addr$ ,  $PC \leftarrow rs$ 

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

Jump to the effective target address in GPR rs. Execute the instruction following the jump, in the branch delay slot, before jumping.

### Restrictions:

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

### Operation:

I:  $temp \leftarrow GPR[rs]$   $GPR[rd] \leftarrow PC + 8$ I+1:  $PC \leftarrow temp$ 

### **Exceptions:**

None

### **Programming Notes:**

This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31 The default register for *GPR rd*, if omitted in the assembly language instruction, is GPR 31.

### **JR Jump Register** 31 26 25 21 20 65 JR 001000 SPECIAL rs 000000 $0\,0\,0\,\,0\,0\,0\,0\,\,0\,0\,0\,0\,0\,0\,0$ 6 5 15 6

Format: JR rs MIPS I

**Purpose:** To branch to an instruction address in a register.

**Description:**  $PC \leftarrow rs$ 

Jump to the effective target address in GPR rs. Execute the instruction following the jump, in the branch delay slot, before jumping.

### **Restrictions:**

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.


### Operation:

 $\begin{array}{ll} \textbf{I:} & temp \leftarrow GPR[rs] \\ \textbf{I+1:} \, PC \leftarrow temp \end{array}$ 

### **Exceptions:**

None

# Load Byte LB



Format: LB rt, offset(base) MIPS I

**Purpose:** To load a byte from memory as a signed value.

**Description:** rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

None

### **Operation:** 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, L O A D) \\ p A d d r \leftarrow p A d d r_{(PS|ZE-1)...2} || (p A d d r_{1...0} xor Reverse Endian^2) \\ memword \leftarrow Load Memory (uncached, BYTE, p A d d r, v A d d r, D A T A) \\ byte \leftarrow v A d d r_{1...0} xor Big Endian CPU^2 \\ GPR[rt] \leftarrow sign\_extend(memword_{7+8*byte...8*byte}) \end{array}$ 

### **Operation:** 64-bit processors

$$\begin{split} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..3}} \parallel \text{(pAddr}_{2..0} \text{ xor ReverseEndian}^3\text{)} \\ \text{memdouble} \leftarrow \text{LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{2..0} \text{ xor BigEndianCPU}^3 \\ \text{GPR[rt]} \leftarrow \text{sign\_extend(memdouble}_{7+8*\text{byte}..8*\text{byte}}\text{)} \end{split}$$

### **Exceptions:**

TLB Refill, TLB Invalid

Address Error

# **LBU**

### **Load Byte Unsigned**

31 26	25 21	20 16	15 0
LBU 100100	base	rt	offset
6	5	5	16

Format: LBU rt, offset(base)

MIPS I

**Purpose:** To load a byte from memory as an unsigned value.

**Description:** rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

None

### **Operation:** 32-bit processors

```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE}-1..2} \mid\mid (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{zero\_extend(memword}_{7+8^* \text{ byte}..8^* \text{ byte}}) \end{array}
```

### **Operation:** 64-bit processors


```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \mid\mid (p A d d r_{2..0} \ xor \ ReverseEndian^3) \\ mem d o u b le \leftarrow Load Memory (uncached, BYTE, p A d d r, v A d d r, D A T A) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ B ig Endian CPU^3 \\ GPR[rt] \leftarrow z e ro\_extend(mem d o u b le_{7+8^* \ byte..8^* \ byte}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid

Address Error

# Load Doubleword LD



Format: LD rt, offset(base) MIPS III

**Purpose:** To load a doubleword from memory.

**Description:** rt ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

The effective address must be naturally aligned. If any of the three least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

### **Operation:** 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{2..0}) \neq 0^3 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation \ (v A d d r, \ D A T A, \ LOAD) \\ mem d o u b l e \leftarrow Load Memory \ (uncached, \ DOUBLEWORD, \ p A d d r, \ v A d d r, \ D A T A) \\ GPR[rt] \leftarrow mem d o u b l e \\ \end{array}$ 

### **Exceptions:**

TLB Refill, TLB Invalid

**Bus Error** 

Address Error

# **LDCz**

### **Load Doubleword to Coprocessor**

31	26	25 21	20 16	15 0
	LDCz 1 1 0 1 z z	base	rt	offset
	6	5	5	16

Format: LDC1 rt, offset(base)

MIPS II

LDC2 rt, offset(base)

**Purpose:** To load a doubleword from memory to a coprocessor general register.

**Description:** rt ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and made available to coprocessor unit zz. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications. The usual operation would place the data into coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **1.2.5 Coprocessor Instructions**). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

### **Restrictions:**

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not available for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If any of the three least-significant bits of the effective address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

### **Operation:** 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if \ (v A d d r_{2..0}) \neq 0^3 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation \ (v A d d r, \ D A T A, \ LOAD) \\ memdouble \leftarrow LoadMemory \ (uncached, \ DOUBLEWORD, \ p A d d r, \ v A d d r, \ D A T A) \\ COP\_LD \ (z, \ rt, \ memdouble) \\ \end{array}$ 

### **Load Doubleword to Coprocessor**

**LDCz** 

### **Operation:** 64-bit processors

 $\label{eq:vAddr} $$ vAddr \leftarrow sign\_extend(offset) + GPR[base] $$ if $(vAddr_{2..0}) \neq 0^3$ then SignalException(AddressError) endif $$ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) $$ memdouble \leftarrow LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) $$ COP\_LD (z, rt, memdouble) $$$ 

### **Exceptions:**


TLB Refill, TLB Invalid

**Bus Error** 

Address Error

Reserved Instruction

Coprocessor Unusable



Format: LDL rt, offset(base) MIPS III

**Purpose:** To load the most-significant part of a doubleword from an unaligned memory

address.

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the most-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. This part of *DW* is loaded appropriately into the most-significant (left) part of GPR *rt* leaving the remainder of GPR *rt* unchanged.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, six bytes, is contained in the aligned doubleword containing the most-significant byte at 2. First, LDL loads these six bytes into the left part of the destination register and leaves the remainder of the destination unchanged. Next, the complementary LDR loads the remainder of the unaligned doubleword.




Figure 1-2 Unaligned Doubleword Load using LDL and LDR

**Load Doubleword Left** 

LDL

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr<sub>2..0</sub>), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.




Table 1-33 Bytes Loaded by LDL Instruction

### **Restrictions:**

None

```
Operation: 64-bit processors
```

```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel (\text{pAddr}_{2..0} \text{ xor ReverseEndian}^3) \\ \text{if BigEndianMem} = 0 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel 0^3 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{2..0} \text{ xor BigEndianCPU}^3 \\ \text{memdouble} \leftarrow \text{LoadMemory (uncached, byte, pAddr, vAddr, DATA)} \\ \text{GPR[rt]} \leftarrow \text{memdouble}_{7+8^*\text{byte}..0} \parallel \text{GPR[rt]}_{55-8^*\text{byte}..0} \end{split}
```

### **Exceptions:**

TLB Refill, TLB Invalid

**Bus Error** 

Address Error

L	.DR						Load Do	ubleword Ri	ght
	31 2	6 25	21	20	16	15			0
	LDR 011011	ba	se	rt			offset		
	6		5	5	•		16		

Format: LDR rt, offset(base) MIPS III

**Purpose:** To load the least-significant part of a doubleword from an unaligned memory

address.

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the least-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. This part of *DW* is loaded appropriately into the least-significant (right) part of GPR *rt* leaving the remainder of GPR *rt* unchanged.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, two bytes, is contained in the aligned doubleword containing the least-significant byte at 9. First, LDR loads these two bytes into the right part of the destination register and leaves the remainder of the destination unchanged. Next, the complementary LDL loads the remainder of the unaligned doubleword.




Figure 1-3 Unaligned Doubleword Load using LDR and LDL

### **Load Doubleword Right**

**LDR** 

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr<sub>2..0</sub>), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.




Table 1-34 Bytes Loaded by LDR Instruction

### **Restrictions:**

None

### **Operation:** 64-bit processors

```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel (\text{pAddr}_{2..0} \text{ xor ReverseEndian}^3) \\ \text{if BigEndianMem} = 1 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel 0^3 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{2..0} \text{ xor BigEndianCPU}^3 \\ \text{memdouble} \leftarrow \text{LoadMemory (uncached, byte, pAddr, vAddr, DATA)} \\ \text{GPR[rt]} \leftarrow \text{GPR[rt]}_{63..64-8*byte} \parallel \text{memdouble}_{63..8*byte} \end{split}
```

### **Exceptions:**

TLB Refill, TLB Invalid

**Bus Error** 

Address Error

# LH base rt offset 0 6 5 5 5 16

Format: LH rt, offset(base) MIPS I

**Purpose:** To load a halfword from memory as a signed value.

**Description:** rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

### **Operation:** 32-bit processors

```
 \begin{array}{l} v Addr \leftarrow sign\_extend(offset) + GPR[base] \\ if \ (vAddr_0) \neq 0 \ then \ SignalException(AddressError) \ endif \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA, LOAD) \\ pAddr \leftarrow \ pAddr_{PSIZE - 1..2} \ || \ (pAddr_{1..0} \ xor \ (ReverseEndian \ || \ 0)) \\ memword \leftarrow LoadMemory \ (uncached, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{1..0} \ xor \ (BigEndianCPU \ || \ 0) \\ GPR[rt] \leftarrow sign\_extend(memword_{15+8*byte..8*byte}) \end{array}
```

### **Operation:** 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \ || \ (p A d d r_{2..0} \ xor \ (ReverseEnd ian \ || \ 0)) \\ mem d o u b l e \leftarrow Load Memory \ (uncached, \ HALFWORD, \ p A d d r, \ v A d d r, \ DATA) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ (BigEndian CPU^2 \ || \ 0) \\ GPR[rt] \leftarrow sign\_extend (mem d o u b l e_{15+8*byte..8*byte}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid

**Bus Error** 

Address Error

### Load Halfword Unsigned



31	26	25 21	20 16	15 0
	LHU 1 0 0 1 0 1	base	rt	offset
	6	5	5	16

Format: LHU rt, offset(base)

MIPS I

**Purpose:** To load a halfword from memory as an unsigned value.

**Description:** rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

### **Operation:** 32-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..2} \ || \ (p A d d r_{1..0} \ xor \ (ReverseEnd ian \ || \ 0)) \\ memword \leftarrow Load Memory \ (uncached, \ HALFWORD, \ p A d d r, \ v A d d r, \ DATA) \\ byte \leftarrow v A d d r_{1..0} \ xor \ (BigEndianCPU \ || \ 0) \\ GPR[rt] \leftarrow zero\_extend (memword_{15+8*byte..8*byte}) \end{array}
```


### **Operation:** 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \parallel (p A d d r_{2..0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ mem d o u b l e \leftarrow Load Memory \ (uncached, \ HALFWORD, \ p A d d r, \ v A d d r, \ DATA) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ (BigEndian CPU^2 \parallel 0) \\ GPR[rt] \leftarrow z e ro\_extend \ (mem d o u b l e_{15+8*byte..8*byte}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid

Address Error



Format: LL rt, offset(base) MIPS II

**Purpose:** To load a word from memory for an atomic read-modify-write.

**Description:** rt ← memory[base+offset]

The LL and SC instructions provide primitives to implement atomic Read-Modify-Write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and written into GPR *rt*. This begins a RMW sequence on the current processor.

There is one active RMW sequence per processor. When an LL is executed it starts the active RMW sequence replacing any other sequence that was active.

The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails. See the description of SC for a list of events and conditions that cause the SC to fail and an example instruction sequence using LL and SC.

Executing LL on one processor does not cause an action that, by itself, would cause an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

### **Restrictions:**

The addressed location must be cached; if it is not, the result is undefined (see **1.6 Memory Access Types**).

The effective address must be naturally aligned. If either of the two least-significant bits of the effective address are non-zero an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Load Linked Word

### **Operation:** 32-bit processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr<sub>1..0</sub>) \neq 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) memword \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) GPR[rt] \leftarrow memword LLbit \leftarrow 1
```

### **Operation:** 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \parallel (p A d d r_{2..0} \ xor \ (ReverseEnd ian \parallel 0^2)) \\ mem d o uble \leftarrow Load Memory \ (uncached, \ WORD, \ p A d d r, \ v A d d r, \ D A T A) \\ byte \leftarrow v A d d r_{2..0} \ xor \ (BigEndian CPU \parallel 0^2) \\ GPR[rt] \leftarrow sign\_extend(mem d o uble_{31+8*byte..8*byte}) \\ LLbit \leftarrow 1 \\ \end{array}
```

### **Exceptions:**

```
TLB Refill, TLB Invalid
```

Address Error

Reserved Instruction

### **Programming Notes:**


There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

### **Implementation Notes:**

An LL on one processor must not take action that, by itself, would cause an SC for the same block on another processor to fail. If an implementation depends on retaining the data in cache during the RMW sequence, cache misses caused by LL must not fetch data in the exclusive state, thus removing it from the cache, if it is present in another cache.

# LLD

### **Load Linked Doubleword**



Format: LLD rt, offset(base)

MIPS III

**Purpose:** To load a doubleword from memory for an atomic read-modify-write.

**Description:** rt ← memory[base+offset]

The LLD and SCD instructions provide primitives to implement atomic Read-Modify-Write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. This begins a RMW sequence on the current processor.

There is one active RMW sequence per processor. When an LLD is executed it starts the active RMW sequence replacing any other sequence that was active.

The RMW sequence is completed by a subsequent SCD instruction that either completes the RMW sequence atomically and succeeds, or does not and fails. See the description of SCD for a list of events and conditions that cause the SCD to fail and an example instruction sequence using LLD and SCD.

Executing LLD on one processor does not cause an action that, by itself, would cause an SCD for the same block to fail on another processor.

An execution of LLD does not have to be followed by execution of SCD; a program is free to abandon the RMW sequence without attempting a write.

### **Restrictions:**

The addressed location must be cached; if it is not, the result is undefined (see **1.6 Memory Access Types**).

The effective address must be naturally aligned. If either of the three least-significant bits of the effective address are non-zero an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

### **Load Linked Doubleword**

LLD

### **Operation:** 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{2..0}) \neq 0^3 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ LOAD) \\ mem d o u b l e \leftarrow Load Memory (uncached, \ DOUBLEWORD, \ p A d d r, \ v A d d r, \ DATA) \\ GPR[rt] \leftarrow mem d o u b l e \\ LL b i t \leftarrow 1 \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid

Address Error

Reserved Instruction

### **Programming Notes:**

### **Implementation Notes:**

An LLD on one processor must not take action that, by itself, would cause an SCD for the same block on another processor to fail. If an implementation depends on retaining the data in cache during the RMW sequence, cache misses caused by LLD must not fetch data in the exclusive state, thus removing it from the cache, if it is present in another cache.

# **LUI**

### **Load Upper Immediate**

31 2	26 2	5 21	20 16	15 0
LUI 0 0 1 1 1 1	1	0	rt	immediate
6	•	5	5	16

Format: LUI rt, immediate MIPS I

**Purpose:** To load a constant into the upper half of a word.

**Description:**  $rt \leftarrow immediate || 0^{16}$ 

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is sign-extended and placed into GPR *rt*.

### **Restrictions:**

None

### Operation:

 $GPR[rt] \leftarrow sign\_extend(immediate || 0^{16})$ 

### **Exceptions:**

None

# Load Word 26 25 21 20 16 15 0

31	26	25 2	1 20 16	15 0
	W 011	base	rt	offset
	6	5	5	16

Format: LW rt, offset(base) MIPS I

**Purpose:** To load a word from memory as a signed value.

**Description:** rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

### **Operation:** 32-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ Signal Exception(Address Error) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ress Translation (v A d d r, \ D A T A, \ LOAD) \\ memword \leftarrow Load Memory (uncached, \ WORD, \ p A d d r, \ v A d d r, \ D A T A) \\ GPR[rt] \leftarrow memword \\ \end{array}
```

### **Operation:** 64-bit processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr_{1..0}) \neq 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, LOAD) pAddr \leftarrow pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0<sup>2</sup>)) memdouble \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte \leftarrow vAddr_{2..0} xor (BigEndianCPU || 0<sup>2</sup>) GPR[rt] \leftarrow sign_extend(memdouble_{31+8*byte..8*byte})
```

### **Exceptions:**

TLB Refill, TLB Invalid

**Bus Error** 

Address Error

# **LWCz**

### **Load Word To Coprocessor**

31	26	25 21	20 16	15 0
	LWCz 1 1 0 0 z z	base	rt	offset
	6	5	5	16

Format: LWC1 rt, offset(base)

MIPS I

LWC2 rt, offset(base) LWC3 rt, offset(base)

**Purpose:** To load a word from memory to a coprocessor general register.

**Description:** rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and made available to coprocessor unit zz. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specification. The usual operation would place the data into coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **1.2.5 Coprocessor Instructions**). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

### Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not available for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

### **Operation:** 32-bit processors

 I: vAddr ← sign\_extend(offset) + GPR[base] if (vAddr<sub>1...0</sub>) ≠ 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) memword ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
 I+1: COP\_LW (z, rt, memword)

### **Load Word To Coprocessor**

# **LWCz**

### **Operation:** 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base\} \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \parallel (p A d d r_{2..0} \ xor \ (ReverseEnd ian \parallel 0^2)) \\ mem d o uble \leftarrow Load Memory \ (uncached, \ DOUBLEWORD, \ p A d d r, \ v A d d r, \ DATA) \\ byte \leftarrow v A d d r_{2..0} \ xor \ (BigEnd ian CPU \parallel 0^2) \\ memword \leftarrow mem d o uble_{31+8*byte..8*byte} \\ COP\_LW \ (z, \ rt, \ mem d o uble) \\ \end{array}
```


### **Exceptions:**

TLB Refill, TLB Invalid

**Bus Error** 

Address Error

Coprocessor Unusable



Format: LWL rt, offset(base) MIPS I

**Purpose:** To load the most-significant part of a word as a signed value from an unaligned

memory address.

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of four consecutive bytes forming a word in memory (*W*) starting at an arbitrary byte boundary. A part of *W*, the most-significant one to four bytes, is in the aligned word containing *EffAddr*. This part of *W* is loaded into the most-significant (left) part of the word in GPR *rt*. The remaining least-significant part of the word in GPR *rt* is unchanged.

If GPR *rt* is a 64-bit register, the destination word is the low-order word of the register. The loaded value is treated as a signed value; the word sign bit (bit 31) is always loaded from memory and the new sign bit value is copied into bits 63..32.





Figure 1-4 Unaligned Word Load using LWL and LWR

Load Word Left LWL

The figure above illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W, two bytes, is in the aligned word containing the most-significant byte at 2. First, LWL loads these two bytes into the left part of the destination register word and leaves the right part of the destination word unchanged. Next, the complementary LWR loads the remainder of the unaligned word.

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address ( $vAddr_{1..0}$ ), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.



The unaligned loads, LWL and LWR, are exceptions to the load-delay scheduling restriction in the MIPS I architecture. An unaligned load instruction to GPR rt that immediately follows another load to GPR rt can "read" the loaded data. It will correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction.

LWL Load Word Left

### **Restrictions:**

MIPS I scheduling restriction: The loaded data is not available for use by the following instruction. The instruction immediately following this one, unless it is an unaligned load (LWL, LWR), may not use GPR *rt* as a source register. If this restriction is violated, the result of the operation is undefined.

### **Operation:** 32-bit processors

```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})...2} \parallel \text{(pAddr}_{1..0} \text{ xor ReverseEndian}^2\text{)} \\ \text{if BigEndianMem} = 0 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})...2} \parallel 0^2 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{memword} \leftarrow \text{LoadMemory (uncached, byte, pAddr, vAddr, DATA)} \\ \text{GPR[rt]} \leftarrow \text{memword}_{7+8\text{*byte}...0} \parallel \text{GPR[rt]}_{23-8\text{*byte}...0} \end{split}
```

### **Operation:** 64-bit processors


```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel (\text{pAddr}_{2..0} \text{ xor ReverseEndian}^3) \\ \text{if BigEndianMem} = 0 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel 0^3 \\ \text{endif} \\ \text{byte} \leftarrow 0 \parallel (\text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2) \\ \text{word} \leftarrow \text{vAddr}_2 \text{ xor BigEndianCPU} \\ \text{memdouble} \leftarrow \text{LoadMemory (uncached, byte, pAddr, vAddr, DATA)} \\ \text{temp} \leftarrow \text{memdouble}_{31+32*\text{word}-8*\text{byte}..32*\text{word}} \parallel \text{GPR[rt]}_{23-8*\text{byte}..0} \\ \text{GPR[rt]} \leftarrow (\text{temp}_{31})^{32} \parallel \text{temp} \end{split}
```

### **Exceptions:**

```
TLB Refill, TLB Invalid
Bus Error
Address Error
```

### **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, i.e. zeroing bits 63..32 of the destination register when bit 31 is loaded. See SLL or SLLV for a single-instruction method of propagating the word sign bit in a register into the upper half of a 64-bit register.



Format: LWR rt, offset(base) MIPS I

**Purpose:** To load the least-significant part of a word from an unaligned memory address as

a signed value.

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of four consecutive bytes forming a word in memory (*W*) starting at an arbitrary byte boundary. A part of *W*, the least-significant one to four bytes, is in the aligned word containing *EffAddr*. This part of *W* is loaded into the least-significant (right) part of the word in GPR *rt*. The remaining most-significant part of the word in GPR *rt* is unchanged.

If GPR *rt* is a 64-bit register, the destination word is the low-order word of the register. The loaded value is treated as a signed value; if the word sign bit (bit 31) is loaded (i.e. when all four bytes are loaded) then the new sign bit value is copied into bits 63..32. If bit 31 is not loaded then the value of bits 63..32 is implementation dependent; the value is either unchanged or a copy of the current value of bit 31. Executing both LWR and LWL, in either order, delivers in a sign-extended word value in the destination register.




Figure 1-5 Unaligned Word Load using LWR and LWL

**LWR** 

### **Load Word Right**

The figure above illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is in the aligned word containing the least-significant byte at 5. First, LWR loads these two bytes into the right part of the destination register. Next, the complementary LWL loads the remainder of the unaligned word.

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address ( $vAddr_{1..0}$ ), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes loaded for every combination of offset and byte ordering.

Table 1-36 Bytes Loaded by LWR Instruction Memory contents and byte offsets Initial contents of Dest Register 0 1 2 3 ← big-endian 64-bit register ı offset (vAddr<sub>1 0</sub>) d Κ а е h 3  $0 \leftarrow little-endian$ - significance most least least 32-bit register h most е g - significance -Destination 64-bit register contents after instruction (shaded is unchanged) Big-endian byte ordering Little-endian byte ordering vAddr<sub>1..0</sub> No cng or sign-extend I 0 J Κ L sign bit (31) extended g No cng or sign-extend f ı J 1 ı J Κ No cng or sign-extend 2 ı J Κ ı J No cng or sign-extend No cng or sign-extend f sign bit (31) extended J K L 3 ı No cng or sign-extend f е g When the word sign bit (31) is loaded, its value is copied into bits 63..32. When it is not loaded, the behavior is implementation specific. Bits 63..32 are either unchanged or a the value of the unloaded bit 31 is copied into them. 32-bit register big-endian vAddr<sub>1 0</sub> little-endian ı 0 Κ L g f ı J 1 е ı J Κ e 2 ı J Κ f ı J е ı J K L 3 f ı g

The unaligned loads, LWL and LWR, are exceptions to the load-delay scheduling restriction in the MIPS I architecture. An unaligned load to GPR rt that immediately follows another load to GPR rt can "read" the loaded data. It will correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction.

Load Word Right LWR

#### **Restrictions:**

MIPS I scheduling restriction: The loaded data is not available for use by the following instruction. The instruction immediately following this one, unless it is an unaligned load (LWL, LWR), may not use GPR *rt* as a source register. If this restriction is violated, the result of the operation is undefined.

#### **Restrictions:**

None

```
Operation: 32-bit processors
```

```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{if BigEndianMem} = 0 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel 0^2 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{memword} \leftarrow \text{LoadMemory (uncached, byte, pAddr, vAddr, DATA)} \\ \text{GPR[rt]} \leftarrow \text{memword}_{31..32\text{-8*byte}} \parallel \text{GPR[rt]}_{31\text{-8*byte}..0} \end{split}
```

#### **Operation:** 64-bit processors

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr \leftarrow pAddr_{(PSIZE-1)...3} || (pAddr_{2...0} xor ReverseEndian^3)
if BigEndianMem = 1 then
     pAddr \leftarrow pAddr_{(PSIZE-1)...3} || 0^3
endif
\text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2
word ← vAddr<sub>2</sub> xor BigEndianCPU
memdouble ← LoadMemory (uncached, 0 || byte, pAddr, vAddr, DATA)
temp \leftarrow GPR[rt]_{31..32-8*byte} \parallel memdouble_{31+32*word..32*word+8*byte}
if byte = 4 then
                                                      /* loaded bit 31, must sign extend */
      utemp \leftarrow (\text{temp}_{31})^{32}
else
     one of the following two behaviors:
           \begin{array}{l} \text{utemp} \leftarrow \text{GPR[rt]}_{63..32} \\ \text{utemp} \leftarrow (\text{GPR[rt]}_{31})^{32} \end{array}
                                                      /* leave what was there alone */
/* sign-extend bit 31 */
endif
\mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{utemp} \mid\mid \mathsf{temp}
```

#### **Exceptions:**

```
TLB Refill, TLB Invalid
Bus Error
Address Error
```

**LWR** 

# **Load Word Right**

# **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, i.e. zeroing bits 63..32 of the destination register when bit 31 is loaded. See SLL or SLLV for a single-instruction method of propagating the word sign bit in a register into the upper half of a 64-bit register.

## **Load Word Unsigned**

# LWU

MIPS III

31	26	25 21	20 16	15 0
	LWU 1 0 0 1 1 1	base	rt	offset
	6	5	5	16

Format: LWU rt, offset(base)

**Purpose:** To load a word from memory as an unsigned value.

**Description:** rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 64-bit processors

vAddr  $\leftarrow$  sign\_extend(offset) + GPR[base] if (vAddr<sub>1..0</sub>)  $\neq$  0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached)  $\leftarrow$  AddressTranslation (vAddr, DATA, LOAD) pAddr  $\leftarrow$  pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>)) memdouble  $\leftarrow$  LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte  $\leftarrow$  vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>) GPR[rt]  $\leftarrow$  0<sup>32</sup> || memdouble<sub>31+8\*byte</sub>..8\*byte

#### **Exceptions:**

TLB Refill, TLB Invalid


Bus Error

Address Error

Reserved Instruction

# MFC0

# **Move From System Control Coprocessor**



Format: MFC0 rt, rd

MIPS I

# **Description:**

The contents of coprocessor register rd of the CP0 are loaded into general register rt.

**Operation:** 32-bit processors

 $data \leftarrow CPR[0,rd]$  $GPR[rt] \leftarrow data$ 

**Operation:** 64-bit processors

 $\begin{aligned} \text{data} \leftarrow \text{CPR[0,rd]} \\ \text{GPR[rt]} \leftarrow \left(\text{data}_{31}\right)^{32} || \text{ data}_{31...0} \end{aligned}$ 

# **Exceptions:**

Coprocessor unusable

# **Move From HI Register**

# **MFHI**

31	26	25 1	6	15	11	10	6	5	0	
	SPECIAL 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0	rd		0 00000		-	MFHI 0000	
	6	10		5		5			6	

Format: MFHI rd MIPS I

**Purpose:** To copy the special purpose HI register to a GPR.

**Description:** rd ← HI

The contents of special register HI are loaded into GPR rd.

#### **Restrictions:**

The two instructions that follow an MFHI instruction must not be instructions that modify the *HI* register: DDIV, DDIVU, DIV, DIVU, DMULT, DMULTU, MTHI, MULT, MULTU. If this restriction is violated, the result of the MFHI is undefined.

# Operation:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{HI}$ 

# **Exceptions:**

# **MFLO**

# **Move From LO Register**

31 26	25 16	6 15	11 10 6	5 0
SPECIAL 0 0 0 0 0 0	00 0000 0000	rd	0 0 0 0 0	MFLO 0 1 0 0 1 0
6	10	5	5	6

Format: MFLO rd MIPS I

**Purpose:** To copy the special purpose LO register to a GPR.

**Description:**  $rd \leftarrow LO$ 

The contents of special register LO are loaded into GPR rd.

#### **Restrictions:**

The two instructions that follow an MFLO instruction must not be instructions that modify the *LO* register: DDIV, DDIVU, DIV, DIVU, DMULT, DMULTU, MTLO, MULT, MULTU. If this restriction is violated, the result of the MFLO is undefined.


# Operation:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{LO}$ 

# **Exceptions:**

# **Move From Performance Counter**

# (R10000 only) MFPC



Format: MFPC rt, reg

# **Description:**

The contents of a performance counter reg of the CP0 are loaded into general register rt. Only 0 and 1 are valid for reg in the R10000 implementation.

**Operation:** 32-bit processors

 $data \leftarrow \mathsf{CPR}[0,\mathsf{reg}]$   $\mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{data}$ 


**Operation:** 64-bit processors

data  $\leftarrow$  CPR[0,reg] GPR[rt]  $\leftarrow$  (data<sub>31</sub>)<sup>32</sup> || data<sub>31...0</sub>

## **Exceptions:**

Coprocessor Unusable

# MFPS (R10000 only) Move From Performance Event Specifier



Format: MFPS rt, reg

# **Description:**

The contents of a performance event specifier *reg* of the CP0 are loaded into general register *rt*. Only 0 and 1 are valid for *reg* in the R10000 implementation.

**Operation:** 32-bit processors

 $\begin{aligned} \text{data} \leftarrow \text{CPR[0,reg]} \\ \text{GPR[rt]} \leftarrow \text{data} \end{aligned}$ 

**Operation:** 64-bit processors

data  $\leftarrow$  CPR[0,reg] GPR[rt]  $\leftarrow$  (data<sub>31</sub>)<sup>32</sup> || data<sub>31...0</sub>

# **Exceptions:**

Coprocessor Unusable

#### **Move Conditional on Not Zero**

# **MOVN**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	MOVN 0 0 1 0 1 1
6	5	5	5	5	6

Format: MOVN rd, rs, rt MIPS IV

**Purpose:** To conditionally move a GPR after testing a GPR value.

**Description:** if  $(rt \neq 0)$  then  $rd \leftarrow rs$ 

If the value in GPR rt is not equal to zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

# Operation:

 $\begin{aligned} \text{if GPR[rt]} \neq 0 \text{ then} \\ \text{GPR[rd]} \leftarrow \text{GPR[rs]} \\ \text{endif} \end{aligned}$ 

## **Exceptions:**

Reserved Instruction

## **Programming Notes:**

The nonzero value tested here is the "condition true" result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

# **MOVZ**

# **Move Conditional on Zero**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 00000	rs	rt	rd	0 0 0 0 0	MOVZ 0 0 1 0 1 0
6	5	5	5	5	6

Format: MOVZ rd, rs, rt MIPS IV

**Purpose:** To conditionally move a GPR after testing a GPR value.

**Description:** if (rt = 0) then  $rd \leftarrow rs$ 

If the value in GPR rt is equal to zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

# Operation:

 $\begin{aligned} \text{if GPR[rt]} &= 0 \text{ then} \\ &\text{GPR[rd]} \leftarrow \text{GPR[rs]} \\ &\text{endif} \end{aligned}$ 

## **Exceptions:**


Reserved Instruction

## **Programming Notes:**

The zero value tested here is the "condition false" result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

# **Move To System Control Coprocessor**

# MTC0



Format: MTC0 rt, rd MIPS I

# **Description:**

The contents of general register rt are loaded into coprocessor register rd of CP0.

# Operation:

 $\begin{aligned} \text{data} \leftarrow \text{GPR[rt]} \\ \text{CPR[0,rd]} \leftarrow \text{data} \end{aligned}$ 

# **Exceptions:**

Coprocessor Unusable

# MTHI Move To HI Register

31 26	25	21 20	)	6	5 (	)
SPECIAL 0 0 0 0 0 0	rs		0 0000 0000 0000 0	0	MTHI 0 1 0 0 0 1	
6	5		15		6	

Format: MTHI rs MIPS I

**Purpose:** To copy a GPR to the special purpose HI register.

**Description**: HI ← rs

The contents of GPR rs are loaded into special register HI.

#### **Restrictions:**

If either of the two preceding instructions is MFHI, the result of that MFHI is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

A computed result written to the *HI/LO* pair by DDIV, DDIVU, DIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before another result is written into either *HI* or *LO*. If an MTHI instruction is executed following one of these arithmetic instructions, but before a MFLO or MFHI instruction, the contents of *LO* are undefined. The following example shows this illegal situation:

MUL r2,r4 # start operation that will eventually write to HI,LO

... # code not containing mfhi or mflo

MTHI r6

.. # code not containing mflo

MFLO r3 # this mflo would get an undefined value

# Operation:

**I-2**:, **I-1**: HI  $\leftarrow$  undefined **I**: HI  $\leftarrow$  GPR[rs]

#### **Exceptions:**

# Move To LO Register

# **MTLO**

31 26	25 21	20	6	5	0
SPECIAL 0 0 0 0 0 0	rs	0 0000 0000 0000 00	)	MTLO 0 1 0 0 1 1	
6	5	15		6	

Format: MTLO rs MIPS I

**Purpose:** To copy a GPR to the special purpose LO register.

**Description:** LO  $\leftarrow$  rs

The contents of GPR rs are loaded into special register LO.

#### Restrictions:

If either of the two preceding instructions is MFLO, the result of that MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

A computed result written to the *HI/LO* pair by DDIV, DDIVU, DIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before another result is written into either *HI* or *LO*. If an MTLO instruction is executed following one of these arithmetic instructions, but before a MFLO or MFHI instruction, the contents of *HI* are undefined. The following example shows this illegal situation:

MUL r2,r4 # start operation that will eventually write to HI,LO

... # code not containing mfhi or mflo

MTLO r6

.. # code not containing mfhi

MFHI r3 # this mfhi would get an undefined value


#### Operation:

I-2:, I-1: LO  $\leftarrow$  undefined I: LO  $\leftarrow$  GPR[rs]

#### **Exceptions:**

# MTPC (R10000 only)

# **Move To Performance Counter**



Format: MTPC rt, reg

# **Description:**

The contents of general register *rt* are loaded into a performance counter *reg* of CP0. Only 0 and 1 are valid for *reg* in the R10000 implementation.

## Operation:


 $\begin{aligned} \text{data} \leftarrow \text{GPR[rt]} \\ \text{CPR[0, reg]} \leftarrow \text{data} \end{aligned}$ 

# **Exceptions:**

Coprocessor Unusable

# **Move To Performance Event Specifier**

# (R10000 only) MTPS



Format: MTPS rt, reg

# **Description:**

The contents of general register *rt* are loaded into a performance event specifier *reg* of CP0. Only 0 and 1 are valid for *reg* in the R10000 implementation.

## Operation:

 $\begin{aligned} \text{data} \leftarrow \text{GPR[rt]} \\ \text{CPR[0, reg]} \leftarrow \text{data} \end{aligned}$ 

# **Exceptions:**

Coprocessor Unusable

Multiply Word

31 26	25	21	20	16	15	6	5	0
SPECIAL 0 0 0 0 0 0	!	rs	rt		00 0000 0000		MULT 0 1 1 0 0 0	
6		5	5		10		6	

Format: MULT rs, rt MIPS I

**Purpose:** To multiply 32-bit signed integers.

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register *LO*, and the high-order 32-bit word is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

#### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

$$\begin{array}{lll} \textbf{I-2:, I-1:} & LO, \ HI & \leftarrow \ \text{undefined} \\ \textbf{I:} & \ \text{prod} & \leftarrow \ \text{GPR[rs]}_{31..0} \ ^* \ \text{GPR[rt]}_{31..0} \\ & LO & \leftarrow \ \text{sign\_extend(prod}_{31..0}) \\ & H \ I & \leftarrow \ \text{sign\_extend(prod}_{63..32}) \\ \end{array}$$

#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

# **Multiply Unsigned Word**

# **MULTU**

31 26	3 25	21	20 10	6 15	6	5	0
SPECIAL 0 0 0 0 0 0	rs		rt	000000	0000	MULTU 0 1 1 0 0 1	
6	5		5	10		6	

Format: MULTU rs, rt MIPS I

**Purpose:** To multiply 32-bit unsigned integers.

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register *LO*, and the high-order 32-bit word is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

If either of the two preceding instructions is MFHI or MFLO, the result of the MFHI or MFLO is undefined. Reads of the *HI* or *LO* special registers must be separated from subsequent instructions that write to them by two or more other instructions.

#### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif

$$\begin{array}{lll} \textbf{I-2:, I-1:} & LO, \, HI & \leftarrow \text{undefined} \\ \textbf{I:} & \text{prod} & \leftarrow (0 \mid \mid \text{GPR[rs]}_{31..0}) * (0 \mid \mid \text{GPR[rt]}_{31..0}) \\ & LO & \leftarrow \text{sign\_extend(prod}_{31..0}) \\ & H \, I & \leftarrow \text{sign\_extend(prod}_{63..32}) \\ \end{array}$$


#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written will wait (interlock) until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.



Format: NOR rd, rs, rt MIPS I

**Purpose:** To do a bitwise logical NOT OR.

**Description:**  $rd \leftarrow rs NOR rt$ 

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical NOR operation. The result is placed into GPR *rd*.

#### **Restrictions:**

None

# Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ nor } GPR[rt]$ 

# **Exceptions:**

0	r												<u>OR</u>
	31	26	25	2	20	1	6 15		11	10	6	5	0
	SPE 0 0 0	CIAL 0 0 0		rs		rt		rd		0000	0	OF 1 0 0 1	
		3		5		5	•	5		5		6	

Format: OR rd, rs, rt MIPS I

**Purpose:** To do a bitwise logical OR.

**Description:**  $rd \leftarrow rs OR rt$ 

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical OR operation. The result is placed into GPR *rd*.


## **Restrictions:**

None

# Operation:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{GPR}[\mathsf{rs}] \text{ or } \mathsf{GPR}[\mathsf{rt}]$ 

# **Exceptions:**



Format: ORI rt, rs, immediate MIPS I

**Purpose:** To do a bitwise logical OR with a constant.

**Description:**  $rd \leftarrow rs OR immediate$ 

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical OR operation. The result is placed into GPR rt.

## **Restrictions:**

None

## Operation:

 $GPR[rt] \leftarrow zero\_extend(immediate) or <math>GPR[rs]$ 

# **Exceptions:**

# Prefetch (R10000 only) PREF

31	26	25 2	21 20 16	3 15	0
PREF 1 1 0 0 1		base	hint	offset	
6		5	5	16	

Format: PREF hint, offset(base) MIPS IV

**Purpose:** To prefetch data from memory.

**Description:** prefetch\_memory(base+offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. It advises that data at the effective address may be used in the near future. The *hint* field supplies information about the way that the data is expected to be used.

PREF is an advisory instruction. It may change the performance of the program. For all *hint* values and all effective addresses, it neither changes architecturally-visible state nor alters the meaning of the program. An implementation may do nothing when executing a PREF instruction.

If MIPS IV instructions are supported and enabled, PREF does not cause addressing-related exceptions. If it raises an exception condition, the exception condition is ignored. If an addressing-related exception condition is raised and ignored, no data will be prefetched, Even if no data is prefetched in such a case, some action that is not architecturally-visible, such as writeback of a dirty cache line, might take place.

PREF will never generate a memory operation for a location with an uncached memory access type (see **1.6 Memory Access Types**).

If PREF results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

PREF enables the processor to take some action, typically prefetching the data into cache, to improve program performance. The action taken for a specific PREF instruction is both system and context dependent. Any action, including doing nothing, is permitted that does not change architecturally-visible state or alter the meaning of a program. It is expected that implementations will either do nothing or take an action that will increase the performance of the program.

For a cached location, the expected, and useful, action is for the processor to prefetch a block of data that includes the effective address. The size of the block, and the level of the memory hierarchy it is fetched into are implementation specific.

# PREF (R10000 only)

Prefetch

The *hint* field supplies information about the way the data is expected to be used. No *hint* value causes an action that modifies architecturally-visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action. The defined *hint* values and the recommended prefetch action are shown in the table below. The *hint* table may be extended in future implementations.

Table 1-37 Values of Hint Field for Prefetch Instruction

Value	Name	Data use and desired prefetch action
0	load	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	store	Data is expected to be stored or modified. Fetch data as if for a store.
2-3		Not yet defined.
4	load_streamed	Data is expected to be loaded (not modified) but not reused extensively; it will "stream" through cache.  Fetch data as if for a load and place it in the cache so that it will not displace data prefetched as "retained".
5	store_streamed	Data is expected to be stored or modified but not reused extensively; it will "stream" through cache.  Fetch data as if for a store and place it in the cache so that it will not displace data prefetched as "retained".
6	load_retained	Data is expected to be loaded (not modified) and reused extensively; it should be "retained" in the cache.  Fetch data as if for a load and place it in the cache so that it will not be displaced by data prefetched as "streamed".
7	store_retained	Data is expected to be stored or modified and reused extensively; it should be "retained" in the cache.  Fetch data as if for a store and place it in the cache so that will not be displaced by data prefetched as "streamed".
8-31		Not yet defined.

#### **Restrictions:**

None

#### Operation:

vAddr ← GPR[base] + sign\_extend(offset)
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(uncached, pAddr, vAddr, DATA, hint)

#### **Exceptions:**

Reserved Instruction

## **Prefetch**

# (R10000 only) PREF

# **Programming Notes:**

Prefetch can not prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It will not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

## **Implementation Notes:**

It is recommended that a reserved *hint* field value either cause a default prefetch action that is expected to be useful for most cases of data use, such as the "load" *hint*, or cause the instruction to be treated as a NOP.

# Store Byte 31 26 25 21 20 16 15 0 SB base rt offset 1 0 <

Format: SB rt, offset(base) MIPS I

**Purpose:** To store a byte to memory.

**Description:** memory[base+offset]  $\leftarrow$  rt

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

None

## **Operation:** 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, S T O R E) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...2} \mid\mid (p A d d r_{1...0} \ xor \ R e v e r s e E n d i an^2) \\ b y t e \leftarrow v A d d r_{1...0} \ xor \ B i g E n d i an C P U^2 \\ d a t a w o r d \leftarrow G P R[rt]_{31-8*byte...0} \mid\mid 0^{8*byte} \\ S t o r e M e mory (uncached, B Y T E, dataword, p A d d r, v A d d r, D A T A) \\ \end{array}$ 

## **Operation:** 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, S T O R E) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...3} || (p A d d r_{2...0} \ xor \ R everse Endian^3) \\ byte \leftarrow v A d d r_{2...0} \ xor \ BigEndian C P U^3 \\ data double \leftarrow GPR[rt]_{63-8*byte...0} || 0^{8*byte} \\ Store Memory (uncached, BYTE, data double, p A d d r, v A d d r, D A T A) \\ \end{array}$ 

#### **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error

Store	Can	ditiona	I Word
Store	COII	ultiona	ıı vvora

SC

31 26	25 21	20 16	15 0
SC 111000	base	rt	offset
6	5	5	16

Format: SC rt, offset(base)

MIPS II

**Purpose:** To store a word to memory to complete an atomic read-modify-write.

**Description:** if (atomic\_update) then memory[base+offset]  $\leftarrow$  rt, rt  $\leftarrow$  1 else rt  $\leftarrow$  0

The LL and SC instructions provide primitives to implement atomic Read-Modify-Write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. If it would complete the RMW sequence atomically, then the least-significant 32-bit word of GPR rt is stored into memory at the location specified by the aligned effective address and a one, indicating success, is written into GPR rt. Otherwise, memory is not modified and a zero, indicating failure, is written into GPR rt.

If any of the following events occurs between the execution of LL and SC, the SC will fail:

- A coherent store is completed by another processor or coherent I/O module into the block of physical memory containing the word. The size and alignment of the block is implementation dependent. It is at least one word and is at most the minimum page size.
- An exception occurs on the processor executing the LL/SC.
   An implementation may detect "an exception" in one of three ways:
  - 1) Detect exceptions and fail when an exception occurs.
  - 2) Fail after the return-from-interrupt instruction (RFE or ERET) is executed.
  - 3) Do both 1 and 2.

If any of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is unpredictable. Portable programs should not cause one of these events.

- A load, store, or prefetch is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. The region does not have to be aligned, other than the alignment required for instruction words.

The following conditions must be true or the result of the SC will be undefined:

• Execution of SC must have been preceded by execution of an LL instruction.

# SC

#### **Store Conditional Word**

A RMW sequence executed without intervening exceptions must use the same address
in the LL and SC. The address is the same if the virtual address, physical address, and
cache-coherence algorithm are identical.

Atomic RMW is provided only for cached memory locations. The extent to which the detection of atomicity operates correctly depends on the system implementation and the memory access type used for the location. See **1.6 Memory Access Types**.

**MP** atomicity: To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of cached coherent.

**Uniprocessor atomicity**: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either cached noncoherent or cached coherent. All accesses must be to one or the other access type, they may not be mixed.

**I/O System**: To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of cached coherent. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

The definition above applies to user-mode operation on all MIPS processors that support the MIPS II architecture. There may be other implementation-specific events, such as privileged CP0 instructions, that will cause an SC instruction to fail in some cases. System programmers using LL/SC should consult implementation-specific documentation.

#### **Restrictions:**

The addressed location must have a memory access type of cached noncoherent or cached coherent; if it does not, the result is undefined (see **1.6 Memory Access Types**).

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 32-bit processors

```
\begin{split} \text{vAddr} \leftarrow & \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ \text{if } & (\text{vAddr}_{1..0}) \neq 0^2 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ & (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation} \text{ (vAddr, DATA, STORE)} \\ & \text{dataword} \leftarrow \text{GPR[rt]} \\ & \text{if LLbit then} \\ & \text{StoreMemory (uncached, WORD, dataword, pAddr, vAddr, DATA)} \\ & \text{endif} \\ & \text{GPR[rt]} \leftarrow 0^{31} \parallel \text{LLbit} \end{split}
```

Store Conditional Word SC

```
Operation: 64-bit processors
```

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ STORE) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \parallel (p A d d r_{2..0} \ xor \ (ReverseEnd ian \parallel 0^2)) \\ byte \leftarrow v A d d r_{2..0} \ xor \ (BigEndianCPU \parallel 0^2) \\ datadouble \leftarrow GPR[rt]_{63-8*byte..0} \parallel 0^{8*byte} \\ if \ LLbit \ then \\ Store Memory \ (uncached, \ WORD, \ datadouble, \ p A d d r, \ v A d d r, \ D A T A) \\ end if \\ GPR[rt] \leftarrow 0^{63} \parallel LLbit \\ \end{array}
```

# **Exceptions:**

```
TLB Refill, TLB Invalid
```

TLB Modified

Address Error

Reserved Instruction

#### **Programming Notes:**

LL and SC are used to atomically update memory locations as shown in the example atomic increment operation below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity

BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, floating-point operations that trap or require software emulation assistance.

LL and SC function on a single processor for cached noncoherent memory so that parallel programs can be run on uniprocessor systems that do not support cached coherent memory access types.

#### **Implementation Notes:**

The block of memory that is "locked" for LL/SC is typically the largest cache line in use.

# SCD

#### **Store Conditional Doubleword**

31	26	25 21	20 16	15 0
	SCD 111100	base	rt	offset
	6	5	5	16

**Format:** SCD rt, offset(base)

MIPS III

**Purpose:** To store a doubleword to memory to complete an atomic read-modify-write.

**Description:** if (atomic\_update) then memory[base+offset]  $\leftarrow$  rt, rt  $\leftarrow$  1 else rt  $\leftarrow$  0

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SCD completes the RMW sequence begun by the preceding LLD instruction executed on the processor. If it would complete the RMW sequence atomically, then the 64-bit doubleword of GPR rt is stored into memory at the location specified by the aligned effective address and a one, indicating success, is written into GPR rt. Otherwise, memory is not modified and a zero, indicating failure, is written into GPR rt.

If any of the following events occurs between the execution of LLD and SCD, the SCD will fail:

- A coherent store is completed by another processor or coherent I/O module into the block of physical memory containing the word. The size and alignment of the block is implementation dependent. It is at least one doubleword and is at most the minimum page size.
- An exception occurs on the processor executing the LLD/SCD.

  An implementation may detect "an exception" in one of three ways:
  - 1) Detect exceptions and fail when an exception occurs.
  - 2) Fail after the return-from-interrupt instruction (RFE or ERET) is executed.
  - 3) Do both 1 and 2.

If any of the following events occurs between the execution of LLD and SCD, the SCD may succeed or it may fail; the success or failure is unpredictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LLD/SCD.
- The instructions executed starting with the LLD and ending with the SCD do not lie in a 2048-byte contiguous region of virtual memory. The region does not have to be aligned, other than the alignment required for instruction words.

The following conditions must be true or the result of the SCD will be undefined:

• Execution of SCD must have been preceded by execution of an LLD instruction.

#### **Store Conditional Doubleword**

SCD

A RMW sequence executed without intervening exceptions must use the same address
in the LLD and SCD. The address is the same if the virtual address, physical address,
and cache-coherence algorithm are identical.

Atomic RMW is provided only for memory locations with cached noncoherent or cached coherent memory access types. The extent to which the detection of atomicity operates correctly depends on the system implementation and the memory access type used for the location. See **1.6 Memory Access Types**.

**MP atomicity**: To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of cached coherent.

**Uniprocessor atomicity**: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either cached noncoherent or cached coherent. All accesses must be to one or the other access type, they may not be mixed.

**I/O System**: To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of cached coherent. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

The defemination above applies to user-mode operation on all MIPS processors that support the MIPS III architecture. There may be other implementation-specific events, such as privileged CP0 instructions, that will cause an SCD instruction to fail in some cases. System programmers using LLD/SCD should consult implementation-specific documentation.

#### **Restrictions:**

The addressed location must have a memory access type of cached noncoherent or cached coherent; if it does not, the result is undefined (see **1.6 Memory Access Types**). The 64-bit doubleword of register *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The effective address must be naturally aligned. If any of the three least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 64-bit processors

```
\begin{split} \text{vAddr} \leftarrow & \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ \text{if } & (\text{vAddr}_{2..0}) \neq 0^3 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ & (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation} \text{ (vAddr, DATA, STORE)} \\ & \text{datadouble} \leftarrow \text{GPR[rt]} \\ & \text{if LLbit then} \\ & \text{StoreMemory (uncached, DOUBLEWORD, datadouble, pAddr, vAddr, DATA)} \\ & \text{endif} \\ & \text{GPR[rt]} \leftarrow 0^{63} \, || \, \text{LLbit} \end{split}
```

# SCD

#### **Store Conditional Doubleword**

#### **Exceptions:**

TLB Refill, TLB Invalid

TLB Modified

Address Error

Reserved Instruction

## **Programming Notes:**

LLD and SCD are used to atomically update memory locations as shown in the example atomic increment operation below.

```
L1:

LLD T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SCD T2, (T0) # try to store, checking for atomicity

BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LLD and SCD cause SCD to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, floating-point operations that trap or require software emulation assistance.


LLD and SCD function on a single processor for cached noncoherent memory so that parallel programs can be run on uniprocessor systems that do not support cached coherent memory access types.

## **Implementation Notes:**

The block of memory that is "locked" for LLD/SCD is typically the largest cache line in use.

SD

# Store Doubleword



Format: SD rt, offset(base) MIPS III

**Purpose:** To store a doubleword to memory.

**Description:** memory[base+offset]  $\leftarrow$  rt

The 64-bit doubleword in GPR *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

The effective address must be naturally aligned. If any of the three least-significant bits of the effective address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{2..0}) \neq 0^3 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ STORE) \\ data double \leftarrow GPR[rt] \\ Store Memory (uncached, \ DOUBLEWORD, \ data double, \ p A d d r, \ v A d d r, \ DATA) \\ \end{array}$ 

#### **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction

# **SDCz**

## **Store Doubleword From Coprocessor**

31	26	25 21	20 16	15 0
	SDCz 1 1 1 1 z z	base	rt	offset
	6	5	5	16

Format: SDC1 rt, offset(base)

MIPS II

SDC2 rt, offset(base)

**Purpose:** To store a doubleword from a coprocessor general register to memory.

**Description:** memory[base+offset] ← rt

Coprocessor unit zz supplies a 64-bit doubleword which is stored at the memory location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The data supplied by each coprocessor is defined by the individual coprocessor specifications. The usual operation would read the data from coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **1.2.5 Coprocessor Instructions**). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

#### **Restrictions:**

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not defined for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If any of the three least-significant bits of the effective address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 32-bit processors

vAddr  $\leftarrow$  sign\_extend(offset) + GPR[base] if (vAddr<sub>2..0</sub>)  $\neq$  0<sup>3</sup> then SignalException(AddressError) endif (pAddr, uncached)  $\leftarrow$  AddressTranslation (vAddr, DATA, STORE) datadouble  $\leftarrow$  COP\_SD(z, rt) StoreMemory (uncached, DOUBLEWORD, datadouble, pAddr, vAddr, DATA)

# **Store Doubleword From Coprocessor**


**SDCz** 

# **Operation:** 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{2..0}) \neq 0^3 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ STORE) \\ data double \leftarrow \ COP\_SD(z, \ rt) \\ Store Memory (uncached, \ DOUBLEWORD, \ data double, \ p A d d r, \ v A d d r, \ DATA) \\ \end{array}$ 

# **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable



Format: SDL rt, offset(base) MIPS III

**Purpose:** To store the most-significant part of a doubleword to an unaligned memory

address.

**Description:** memory[base+offset]  $\leftarrow$  Some\_Bytes\_From rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the most-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. The same number of most-significant (left) bytes of GPR *rt* are stored into these bytes of *DW*.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2..4 part of DW, six bytes, is contained in the aligned doubleword containing the most-significant byte at 2..4 First, SDL stores the six most-significant bytes of the source register into these bytes in memory. Next, the complementary SDR instruction stores the remainder of DW.




Figure 1-6 Unaligned Doubleword Store with SDL and SDR

Store Doubleword Left SDL

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr<sub>2..0</sub>), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes stored for every combination of offset and byte ordering.

Initial Memory contents and byte offsets Contents of Source Register most - significance least - significance -5 6  $7 \leftarrow \text{big}$ most least i Α В С D E F G Н k 1 р m n 0 3 2 1 0 ← little-endian Memory contents after instruction (shaded is unchanged) Big-endian byte ordering Little-endian byte ordering vAddr<sub>2 0</sub> В С D Ε F G H 0 k Α 1 m n 0 В С D Ε F 1 k m n Α В В С D Ε 2 А В С Α m j i i k Α В С D E 3 k - 1 A B C D i j k I Α В C D 4 j k A B C D Ε Α В С 5 Α В С D Ε F 1 m A B 6 i Α В С D Ε F i k 1 G m n 7 Α С Ε k 1 m n 0

Table 1-38 Bytes Stored by SDL Instruction

#### **Restrictions:**

None

#### **Operation:** 64-bit processors

```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel (\text{pAddr}_{2..0} \text{ xor ReverseEndian}^3) \\ \text{If BigEndianMem} = 0 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel 0^3 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{2..0} \text{ xor BigEndianCPU}^3 \\ \text{datadouble} \leftarrow 0^{56-8*\text{byte}} \parallel \text{GPR[rt]}_{63..56-8*\text{byte}} \\ \text{StoreMemory (uncached, byte, datadouble, pAddr, vAddr, DATA)} \\ \end{split}
```

#### **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error Reserved Instruction

SDR							Store Doubleword Right		
	31	26	25	2	21 20	)	16	15	0
	SDR 1011			base		rt			offset
	6		•	5		5			16

Format: SDR rt, offset(base) MIPS III

**Purpose:** To store the least-significant part of a doubleword to an unaligned memory

address.

**Description:** memory[base+offset] ← Some\_Bytes\_From rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of eight consecutive bytes forming a doubleword in memory (*DW*) starting at an arbitrary byte boundary. A part of *DW*, the least-significant one to eight bytes, is in the aligned doubleword containing *EffAddr*. The same number of least-significant (right) bytes of GPR *rt* are stored into these bytes of *DW*.

The figure below illustrates this operation for big-endian byte ordering. The eight consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of *DW*, two bytes, is contained in the aligned doubleword containing the least-significant byte at 9. First, SDR stores the two least-significant bytes of the source register into these bytes in memory. Next, the complementary SDL stores the remainder of *DW*.




Figure 1-7 Unaligned Doubleword Store with SDR and SDL

# **Store Doubleword Right**

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned doubleword, i.e. the low three bits of the address (vAddr<sub>20</sub>), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes stored for every combination of offset and byte ordering.

Initial Memory contents and byte offsets Contents of Source Register - significance - least 5 6  $7 \leftarrow \text{big}$ most — significance — least i k 1 Α В С D Е F G m n 0 р 7 4 3 2 1  $0 \leftarrow little-endian$ Memory contents after instruction (shaded is unchanged) Big-endian byte ordering vAddr<sub>2 0</sub> Little-endian byte ordering 0 B C D Ε F G Н k Τ m 0 р G Н k 1 1 С D Ε G Н m n 0 р р G Н 2 D Ε F 1 G Н m n р F G Н 3 D E F G H m n 0 р n 0 р Ε F G Н 4 E F G H n 0 р m n 0 р D Ε F G 5 G Н 0 р Η | - [ р В C D Ε F G н 6 Н G k р 1 m n 0 р С D Ε F G 7 k р

Table 1-39 Bytes Stored by SDR Instruction

#### Restrictions:

None

#### Operation: 64-bit processors

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, uncached) ← AddressTranslation (vAddr, DATA, STORE)
pAddr \leftarrow pAddr_{(PSIZE-1)...3} \parallel (pAddr_{2...0} \text{ xor ReverseEndian}^3)
If BigEndianMem = 0 then
     pAddr \leftarrow pAddr_{(PSIZE-1)...3} \parallel 0^3
endif
\text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^3
\text{datadouble} \leftarrow \text{GPR[rt]}_{63-8^*\text{byte}} \parallel 0^{8^*\text{byte}}
StoreMemory (uncached, DOUBLEWORD-byte, datadouble, pAddr, vAddr, DATA)
```

#### **Exceptions:**

TLB Refill, TLB Invalid TLB Modified **Bus Error** Address Error Reserved Instruction

SH Store Halfword

31	26	25 21	20 16	15 0
1 0	SH 1 0 0 1	base	rt	offset
	6	5	5	16

Format: SH rt, offset(base)

**Purpose:** To store a halfword to memory.

**Description:** memory[base+offset]  $\leftarrow$  rt

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

MIPS I

#### **Restrictions:**

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

#### **Operation:** 32-bit processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr<sub>0</sub>) \neq 0 then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor (ReverseEndian || 0)) byte \leftarrow vAddr<sub>1...0</sub> xor (BigEndianCPU || 0) dataword \leftarrow GPR[rt]<sub>31-8*byte...0</sub> || 0<sup>8*byte</sup> StoreMemory (uncached, HALFWORD, dataword, pAddr, vAddr, DATA)
```

#### **Operation:** 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ STORE) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...3} \mid (p A d d r_{2...0} \ xor \ (ReverseEndian^2 \mid\mid 0)) \\ b y t e \leftarrow v A d d r_{2...0} \ xor \ (BigEndianCPU^2 \mid\mid 0) \\ d a t a d o u b l e \leftarrow GPR[rt]_{63-8*byte...0} \mid\mid 0^{8*byte} \\ Store Memory \ (uncached, \ HALFWORD, \ datadouble, \ p A d d r, \ v A d d r, \ D A T A) \\ \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Address Error

# **Shift Word Left Logical**

# SLL

31 2	26 2	25 21	20 16	15 11	10 6	5 0	)
SPECIAL 0 0 0 0 0 0		0 0 0 0 0	rt	rd	sa	SLL 000000	
6		5	5	5	5	6	-

Format: SLL rd, rt, sa MIPS I

**Purpose:** To left shift a word by a fixed number of bits.

**Description:**  $rd \leftarrow rt \ll sa$ 

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeroes into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

## **Restrictions:**

None

#### Operation:

s  $\leftarrow$  sa temp  $\leftarrow$  GPR[rt]<sub>(31-s)..0</sub> || 0<sup>s</sup> GPR[rd] $\leftarrow$  sign\_extend(temp)

## **Exceptions:**

None

## **Programming Notes:**

Unlike nearly all other word operations the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign extends it.

Some assemblers, particularly 32-bit assemblers, treat this instruction with a shift amount of zero as a NOP and either delete it or replace it with an actual NOP.

# **SLLV**

# **Shift Word Left Logical Variable**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SLLV 000100
6	5	5	5	5	6

Format: SLLV rd, rt, rs MIPS I

**Purpose:** To left shift a word by a variable number of bits.

**Description:**  $rd \leftarrow rt \ll rs$ 

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeroes into the emptied bits; the result word is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

#### **Restrictions:**

None

## Operation:

$$\begin{array}{lll} s & \leftarrow \mathsf{GP[rs]}_{4..0} \\ \mathsf{temp} & \leftarrow \mathsf{GPR[rt]}_{(31\text{-}s)..0} \parallel 0^s \\ \mathsf{GPR[rd]} \leftarrow \mathsf{sign\_extend(temp)} \end{array}$$

# **Exceptions:**

None

## **Programming Notes:**

Unlike nearly all other word operations the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign extends it.

Some assemblers, particularly 32-bit assemblers, treat this instruction with a shift amount of zero as a NOP and either delete it or replace it with an actual NOP.

# Set On Less Than

# SLT

31 26	25	21	20 16	5 15	11 10	6	5	0
SPECIAL 0 0 0 0 0 0		rs	rt	rd	0	0000	SLT 10101	0
6		5	5	5		5	6	

Format: SLT rd, rs, rt MIPS I

**Purpose:** To record the result of a less-than comparison.

**Description:**  $rd \leftarrow (rs < rt)$ 

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

# Operation:

```
\begin{aligned} &\text{if GPR[rs]} < \text{GPR[rt] then} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} \parallel 1 \\ &\text{else} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ &\text{endif} \end{aligned}
```

## **Exceptions:**

# **SLTI**

# **Set on Less Than Immediate**

31	26	25 21	20 16	15 0
	SLTI 0 0 1 0 1 0	rs	rt	immediate
	6	5	5	16

Format: SLTI rt, rs, immediate MIPS I

**Purpose:** To record the result of a less-than comparison with a constant.

**Description:**  $rt \leftarrow (rs < immediate)$ 

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

## Operation:

```
\begin{split} &\text{if GPR[rs]} < \text{sign\_extend(immediate) then} \\ &\quad \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}}||\ 1 \\ &\text{else} \\ &\quad \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ &\text{endif} \end{split}
```

# **Exceptions:**

# Set on Less Than Immediate Unsigned

# **SLTIU**

31	26	25	21	20	16	6 15	0
SLTIU 0 0 1 0 1		rs		rt		immediate	
6		5		5	;	16	

Format: SLTIU rt, rs, immediate MIPS I

**Purpose:** To record the result of an unsigned less-than comparison with a constant.

**Description:**  $rt \leftarrow (rs < immediate)$ 

Compare the contents of GPR *rs* and the sign-extended 16-bit *immediate* as unsigned integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate* the result is 1 (true), otherwise 0 (false).

Because the 16-bit *immediate* is sign-extended before comparison, the instruction is able to represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

## Operation:

```
\label{eq:continuous} \begin{array}{l} \text{if } (0 \mid | \text{GPR[rs]}) < (0 \mid | \text{sign\_extend(immediate)}) \text{ then } \\ \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} \mid\mid 1 \\ \text{else} \\ \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ \text{endif} \end{array}
```

## **Exceptions:**

# **SLTU**

# Set on Less Than Unsigned

31	26	25	21	20	16	15	11	10	6	5		0
SPECIAI 0 0 0 0 0 0		rs		rt	t		rd	0	0 0 0 0	1	SLTU 0 1 0 1 1	
6		5			5		5	•	5	•	6	

Format: SLTU rd, rs, rt MIPS I

**Purpose:** To record the result of an unsigned less-than comparison.

**Description:**  $rd \leftarrow (rs < rt)$ 

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

## Operation:

```
\begin{array}{l} \text{if (0 || GPR[rs]) < (0 || GPR[rt]) then} \\ \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} \,|| \,\, 1 \\ \text{else} \\ \text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ \text{endif} \end{array}
```

# **Exceptions:**

# **Shift Word Right Arithmetic**

# **SRA**

31	26	25	21	20	16	15	11	10		6	5	(	)
SPECIAL 0 0 0 0 0 0		0 0 0 0	0	rt			rd		sa		SF 0 0 0 0		
6		5		5			5		5		6		_

Format: SRA rd, rt, sa MIPS I

**Purpose:** To arithmetic right shift a word by a fixed number of bits.

**Description:**  $rd \leftarrow rt \gg sa$  (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

## **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

# Operation:

if (NotWordValue(GPR[rt])) then UndefinedResult() endif

s ← sa

temp  $\leftarrow (GPR[rt]_{31})^s || GPR[rt]_{31..s}$ 

GPR[rd]← sign\_extend(temp)

# **Exceptions:**

# **SRAV**

# **Shift Word Right Arithmetic Variable**

31 26	25 21	20 16	15 11	10 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	SRAV 0 0 0 1 1 1	
6	5	5	5	5	6	

Format: SRAV rd, rt, rs MIPS I

**Purpose:** To arithmetic right shift a word by a variable number of bits.

**Description:**  $rd \leftarrow rt \gg rs$  (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

## **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

#### Operation:

```
\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endifs} \\ \text{s} & \leftarrow \text{GPR[rs]}_{4..0} \\ \text{temp} & \leftarrow \text{(GPR[rt]}_{31})^{\text{S}} \mid\mid \text{GPR[rt]}_{31..\text{S}} \\ \text{GPR[rd]} \leftarrow \text{sign\_extend(temp)} \end{array}
```

# **Exceptions:**

# **Shift Word Right Logical**

# SRL

31 26	25 21	20 16	15 11	10 6	5 0	
SPECIAL 000000	00000	rt	rd	sa	SRL 000010	
6	5	5	5	5	6	

Format: SRL rd, rt, sa MIPS I

**Purpose:** To logical right shift a word by a fixed number of bits.

**Description:**  $rd \leftarrow rt \gg sa$  (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by *sa*. If *rd* is a 64-bit register, the result word is sign-extended.

## **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

# Operation:

if (NotWordValue(GPR[rt])) then UndefinedResult() endif

s ← sa

 $temp \quad \leftarrow 0^{\text{S}} \parallel \text{GPR[rt]}_{31..\text{S}}$ 

GPR[rd]← sign\_extend(temp)

# **Exceptions:**

# **SRLV**

# **Shift Word Right Logical Variable**

31 26	25 21	20 16	15 11	10 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SRLV 0 0 0 1 1 0	
6	5	5	5	5	6	

Format: SRLV rd, rt, rs MIPS I

**Purpose:** To logical right shift a word by a variable number of bits.

**Description:**  $rd \leftarrow rt \gg rs$  (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit shift count is specified by the low-order five bits of GPR *rs*. If *rd* is a 64-bit register, the result word is sign-extended.

## **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

#### Operation:

 $\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif s} & \leftarrow \text{GPR[rs]}_{4..0} \\ \text{temp} & \leftarrow 0^s \mid\mid \text{GPR[rt]}_{31..s} \\ \text{GPR[rd]} \leftarrow \text{sign\_extend(temp)} \end{array}$ 

# **Exceptions:**

# Subtract Word SUB

31 26	25 21	20 16	15 11	10 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	SUB 100010	
6	5	5	5	5	6	

Format: SUB rd, rs, rt MIPS I

**Purpose:** To subtract 32-bit integers. If overflow occurs, then trap.

**Description:**  $rd \leftarrow rs - rt$ 

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rd*.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

## Operation:

## **Exceptions:**

Integer Overflow

## **Programming Notes:**

SUBU performs the same arithmetic operation but, does not trap on overflow.

# **SUBU**

# **Subtract Unsigned Word**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0	SUBU 100011
6	5	5	5	5	6

Format: SUBU rd, rs, rt MIPS I

**Purpose:** To subtract 32-bit integers.

**Description:**  $rd \leftarrow rs - rt$ 

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No integer overflow exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

#### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endiftemp  $\leftarrow$ GPR[rs] - GPR[rt] GPR[rd]  $\leftarrow$ temp


#### **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

# Store Word SW



Format: SW rt, offset(base) MIPS I

**Purpose:** To store a word to memory.

**Description:** memory[base+offset]  $\leftarrow$  rt

The least-significant 32-bit word of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation: 32-bit Processors**

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation \ (v A d d r, \ D A T A, \ S T O R E) \\ dataword \leftarrow GPR[rt] \\ Store Memory \ (uncached, \ W O R D, \ dataword, \ p A d d r, \ v A d d r, \ D A T A) \\ \end{array}$ 

#### **Operation:** 64-bit Processors

vAddr  $\leftarrow$  sign\_extend(offset) + GPR[base] if (vAddr<sub>1..0</sub>)  $\neq$  0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached)  $\leftarrow$  AddressTranslation (vAddr, DATA, STORE) pAddr  $\leftarrow$  pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>) byte  $\leftarrow$  vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>) datadouble  $\leftarrow$  GPR[rt]<sub>63-8\*byte</sub> || 0<sup>8\*byte</sup> StoreMemory (uncached, WORD, datadouble, pAddr, vAddr, DATA)

## **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Address Error

# **SWCz**

# **Store Word From Coprocessor**

31	26	25 21	20 16	15 0
	SWCz 1 1 1 0 z z	base	rt	offset
	6	5	5	16

Format: SWC1 rt, offset(base)

MIPS I

SWC2 rt, offset(base) SWC3 rt, offset(base)

**Purpose:** To store a word from a coprocessor general register to memory.

**Description:** memory[base+offset] ← rt

Coprocessor unit zz supplies a 32-bit word which is stored at the memory location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The data supplied by each coprocessor is defined by the individual coprocessor specifications. The usual operation would read the data from coprocessor general register *rt*.

Each MIPS architecture level defines up to 4 coprocessor units, numbered 0 to 3 (see **1.2.5 Coprocessor Instructions**). The opcodes corresponding to coprocessors that are not defined by an architecture level may be used for other instructions.

#### Restrictions:

Access to the coprocessors is controlled by system software. Each coprocessor has a "coprocessor usable" bit in the System Control coprocessor. The usable bit must be set for a user program to execute a coprocessor instruction. If the usable bit is not set, an attempt to execute the instruction will result in a Coprocessor Unusable exception. An unimplemented coprocessor must never be enabled. The result of executing this instruction for an unimplemented coprocessor when the usable bit is set, is undefined.

This instruction is not available for coprocessor 0, the System Control coprocessor, and the opcode may be used for other instructions.

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if \ (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation \ (v A d d r, \ D A T A, \ S T O R E) \\ dataword \leftarrow C O P\_SW \ (z, \ rt) \\ Store Memory \ (uncached, \ W O R D, \ dataword, \ p A d d r, \ v A d d r, \ D A T A) \\ \end{array}$ 

# **Store Word From Coprocessor**

# **SWCz**

# **Operation:** 64-bit processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr_{1..0}) \neq 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr_{SIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0<sup>2</sup>) byte \leftarrow vAddr_{2..0} xor (BigEndianCPU || 0<sup>2</sup>) dataword\leftarrow COP_SW (z, rt) datadouble \leftarrow 0<sup>32-8*byte</sup> || dataword || 0<sup>8*byte</sup> StoreMemory (uncached, WORD, datadouble, pAddr, vAddr DATA)
```

# **Exceptions:**


TLB Refill, TLB Invalid

TLB Modified

Address Error

Reserved Instruction

Coprocessor Unusable



Format: SWL rt, offset(base) MIPS I

**Purpose:** To store the most-significant part of a word to an unaligned memory address.

**Description:** memory[base+offset] ← rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of four consecutive bytes forming a word in memory (*W*) starting at an arbitrary byte boundary. A part of *W*, the most-significant one to four bytes, is in the aligned word containing *EffAddr*. The same number of the most-significant (left) bytes from the word in GPR *rt* are stored into these bytes of *W*.

If GPR rt is a 64-bit register, the source word is the low word of the register.

The figure below illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is contained in the aligned word containing the most-significant byte at 2. First, SWL stores the most-significant two bytes of the low-word from the source register into these two bytes in memory. Next, the complementary SWR stores the remainder of the unaligned word.




Figure 1-8 Unaligned Word Store using SWL and SWR

Store Word Left SWL

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address ( $vAddr_{1..0}$ ), and the current byte ordering mode of the processor (big- or little-endian). The table below shows the bytes stored for every combination of offset and byte ordering.




Table 1-40 Bytes Stored by SWL Instruction

#### **Operation: 32-bit Processors**

```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{If BigEndianMem} = 0 \text{ then} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel 0^2 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{dataword} \leftarrow 0^{24-8*\text{byte}} \parallel \text{GPR[rt]}_{31..24-8*\text{byte}} \\ \text{StoreMemory (uncached, byte, dataword, pAddr, vAddr, DATA)} \\ \end{array}
```

SWL Store Word Left

# **Operation:** 64-bit Processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ress Translation (v A d d r, D A T A, S T O R E) \\ p A d d r \leftarrow p A d d r_{(PSIZE-1)...3} \parallel (p A d d r_{2..0} \ xor \ Reverse Endian^3) \\ If BigEndian Mem = 0 \ then \\ p A d d r \leftarrow p A d d r_{(PSIZE-1)...2} \parallel 0^2 \\ end if \\ byte \leftarrow v A d d r_{1..0} \ xor \ BigEndian C P U^2 \\ if (v A d d r_2 \ xor \ BigEndian C P U) = 0 \ then \\ data double \leftarrow 0^{32} \parallel 0^{24-8*byte} \parallel G P R[rt]_{31...24-8*byte} \\ else \\ data double \leftarrow 0^{24-8*byte} \parallel G P R[rt]_{31...24-8*byte} \parallel 0^{32} \\ end if \\ Store Memory (uncached, byte, data double, p A d d r, v A d d r, D A T A) \\ \end{array}
```

# **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error

# Store Word Right SWR 31 26 25 21 20 16 15 0 SWR base rt offset 1 0 16 16

Format: SWR rt, offset(base) MIPS I

**Purpose:** To store the least-significant part of a word to an unaligned memory address.

**Description:** memory[base+offset]  $\leftarrow$  rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of four consecutive bytes forming a word in memory (*W*) starting at an arbitrary byte boundary. A part of *W*, the least-significant one to four bytes, is in the aligned word containing *EffAddr*. The same number of the least-significant (right) bytes from the word in GPR *rt* are stored into these bytes of *W*.

If GPR rt is a 64-bit register, the source word is the low word of the register.

The figure below illustrates this operation for big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, two bytes, is contained in the aligned word containing the least-significant byte at 5. First, SWR stores the least-significant two bytes of the low-word from the source register into these two bytes in memory. Next, the complementary SWL stores the remainder of the unaligned word.




Figure 1-9 Unaligned Word Store using SWR and SWL

**SWR** 

# **Store Word Right**

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word, i.e. the low two bits of the address ( $vAddr_{1..0}$ ), and the current byte ordering mode of the processor (big- or little-endian). The tabel below shows the bytes stored for every combination of offset and byte ordering.

Memory contents and byte offsets Initial contents of Dest Register 2 0 3 ← big-endian 64-bit register i k 1 offset (vAddr<sub>1 0</sub>) Α В C D G Н Ε 3 2 1 0 ← little-endian most - significance least most least 32-bit register G Н - significance Memory contents after instruction (shaded is unchanged) Big-endian Little-endian byte vAddr<sub>1..0</sub> byte ordering ordering 0 G Н G Н k 1 G Н ı 1 G Н 2 Н ı k Ε F 3 Н G Н ı

Table 1-41 Bytes Stored by SWR Instruction

#### **Restrictions:**

None

## **Operation:** 32-bit Processors

```
\begin{split} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ & (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ & \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ & \text{BigEndianMem} = 0 \text{ then} \\ & \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel 0^2 \\ & \text{endif} \\ & \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ & \text{dataword} \leftarrow \text{GPR[rt]}_{31-8\text{"byte}} \parallel 0^{8\text{"byte}} \\ & \text{StoreMemory (uncached, WORD-byte, dataword, pAddr, vAddr, DATA)} \end{split}
```

# Store Word Right SWR

# **Operation:** 64-bit Processors

```
 \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..3} \parallel (\text{pAddr}_{2..0} \ \text{xor ReverseEndian}^3) \\ \text{If BigEndianMem} = 0 \ \text{then} \\ \quad \text{pAddr} \leftarrow \text{pAddr}_{(\text{PSIZE-1})..2} \parallel 0^2 \\ \text{endif} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \ \text{xor BigEndianCPU}^2 \\ \text{if (vAddr}_2 \ \text{xor BigEndianCPU)} = 0 \ \text{then} \\ \quad \text{datadouble} \leftarrow 0^{32} \parallel \text{GPR[rt]}_{31\text{-}8\text{+byte..0}} \parallel 0^{8\text{+byte}} \\ \text{else} \\ \quad \text{datadouble} \leftarrow \text{GPR[rt]}_{31\text{-}8\text{+byte..0}} \parallel 0^{8\text{+byte}} \parallel 0^{32} \\ \text{endif} \\ \text{StoreMemory(uncached, WORD-byte, datadouble, pAddr, vAddr, DATA)} \\ \end{array}
```

# **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error

# SYNC

# **Synchronize Shared Memory**

31 26	25	11	10 6	5	0
SPECIAL 000000	0 00 0000 0000 0000	0	stype	SYNC 001111	
6	15		5	6	_

Format: SYNC (stype = 0 implied) MIPS II

**Purpose:** To order loads and stores to shared memory in a multiprocessor system.

## **Description:**

To serve a broad audience, two descriptions are given. A simple description of SYNC that appeals to intuition is followed by a precise and detailed description.

#### A Simple Description:

SYNC affects only uncached and cached coherent loads and stores. The loads and stores that occur prior to the SYNC must be completed before the loads and stores after the SYNC are allowed to start.

Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.

#### A Precise Description:

If the *stype* field has a value of zero, every synchronizable load and store that occurs in the instruction stream prior to the SYNC instruction must be globally performed before any synchronizable load or store that occurs after the SYNC may be performed with respect to any other processor or coherent I/O module.

Sync does not guarantee the order in which instruction fetches are performed.

The *stype* values 1-31 are reserved; they produce the same result as the value zero.

*Synchronizable*: A load or store instruction is *synchronizable* if the load or store occurs to a physical location in shared memory using a virtual location with a memory access type of either uncached or cached coherent. *Shared memory* is memory that can be accessed by more than one processor or by a coherent I/O system module.

**1.6 Memory Access Types** contains information on memory access types.

**Performed load**: A load instruction is *performed* when the value returned by the load has been determined. The result of a load on processor A has been *determined* with respect to processor or coherent I/O module B when a subsequent store to the location by B cannot affect the value returned by the load. The store by B must use the same memory access type as the load.

**Performed store**: A store instruction is *performed* when the store is observable. A store on processor A is *observable* with respect to processor or coherent I/O module B when a subsequent load of the location by B returns the value written by the store. The load by B must use the same memory access type as the store.

# **Synchronize Shared Memory**

**SYNC** 

*Globally performed load*: A load instruction is *globally performed* when it is performed with respect to all processors and coherent I/O modules capable of storing to the location.

*Globally performed store*: A store instruction is *globally performed* when it is globally observable. It is *globally observable* when it observable by all processors and I/O modules capable of loading from the location.

**Coherent I/O module**: A coherent I/O module is an Input/Output system component that performs coherent Direct Memory Access (DMA). It reads and writes memory independently as though it were a processor doing loads and stores to locations with a memory access type of cached coherent.

#### Restrictions:

The effect of SYNC on the global order of the effects of loads and stores for memory access types other than uncached and cached coherent is not defined.

#### **Operation:**

SyncOperation(stype)

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

A processor executing load and store instructions observes the effects of the loads and stores that use the same memory access type in the order that they occur in the instruction stream; this is known as *program order*. A *parallel program* has multiple instruction streams that can execute at the same time on different processors. In multiprocessor (MP) systems, the order in which the effects of loads and stores are observed by other processors, the *global order* of the loads and stores, determines the actions necessary to reliably share data in parallel programs.

When all processors observe the effects of loads and stores in program order, the system is *strongly ordered*. On such systems, parallel programs can reliably share data without explicit actions in the programs. For such a system, SYNC has the same effect as a NOP. Executing SYNC on such a system is not necessary, but is also not an error.

If a multiprocessor system is not strongly ordered, the effects of load and store instructions executed by one processor may be observed out of program order by other processors. On such systems, parallel programs must take explicit actions in order to reliably share data. At critical points in the program, the effects of loads and stores from an instruction stream must occur in the same order for all processors. SYNC separates the loads and stores executed on the processor into two groups and the effects of these **groups** are seen in program order by all processors. The effect of all loads and stores in one group is seen by all processors before the effect of any load or store in the other group. In effect, SYNC causes the system to be strongly ordered for the executing processor at the instant that the SYNC is executed.

# **SYNC**

# **Synchronize Shared Memory**

Many MIPS-based multiprocessor systems are strongly ordered or have a mode in which they operate as strongly ordered for at least one memory access type. The MIPS architecture also permits MP systems that are not strongly ordered. SYNC enables the reliable use of shared memory on such systems. A parallel program that does not use SYNC will generally not operate on a system that is not strongly ordered, however a program that does use SYNC will work on both types of systems. System-specific documentation will describe the actions necessary to reliably share data in parallel programs for that system.

The behavior of a load or store using one memory access type is undefined if a load or store was previously made to the same physical location using a different memory access type. The presence of a SYNC between the references does not alter this behavior. See **1.6.1 Mixing References with Different Access Types** for a more complete discussion.

SYNC affects the order in which the effects of load and store instructions appears to all processors; it not generally affect the **physical** memory-system ordering or synchronization issues that arise in system programming. The effect of SYNC on implementation specific aspects of the cached memory system, such as writeback buffers, is not defined. The effect of SYNC on reads or writes to memory caused by privileged implementation-specific instructions, such as CACHE, is not defined.

Prefetch operations have no effects detectable by user-mode programs so ordering the effects of prefetch operations is not meaningful.

# **Synchronize Shared Memory**

**SYNC** 

**EXAMPLE**: These code fragments show how SYNC can be used to coordinate the use of shared data between separate writer and reader instruction streams in a multiprocessor environment. The FLAG location is used by the instruction streams to determine whether the shared data item DATA is valid. The SYNC executed by processor A forces the store of DATA to be performed globally before the store to FLAG is performed. The SYNC executed by processor B ensures that DATA is not read until after the FLAG value indicates that the shared data is valid.

```
Processor A (writer)

# Conditions at entry:

# The value 0 has been stored in FLAG and that value is observable by B.

SW R1, DATA # change shared DATA value

LI R2, 1

SYNC # perform DATA store before performing FLAG store

SW R2, FLAG # say that the shared DATA value is valid
```


	Processor B (reader)						
	LI	R2, 1					
1:	LW	R1, FLAG	# get FLAG				
	BNE	R2, R1, 1B	# if it says that DATA is not valid, poll again				
	NOP						
	SYNC		# FLAG value checked before doing DATA reads				
	LW	R1, DATA	# read (valid) shared DATA values				

#### **Implementation Notes:**

There may be side effects of uncached loads and stores that affect cached coherent load and store operations. To permit the reliable use of such side effects, buffered uncached stores that occur before the SYNC must be written to memory before cached coherent loads and stores after the SYNC may be performed.

# **SYSCALL**

# **System Call**



Format: SYSCALL MIPS I

**Purpose:** To cause a System Call exception.

# **Description:**

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Restrictions:**

None

# Operation:

SignalException(SystemCall)

## **Exceptions:**

System Call

# Trap if Equal TEQ

31	26	25	21 20	16	15	6	5	0
	SPECIAL 000000	rs	rt		code		TEQ 1 1 0 1 0 0	
	6	5		5	10		6	

Format: TEQ rs, rt MIPS II

**Purpose:** To compare GPRs and do a conditional Trap.

**Description:** if (rs = rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

# Operation:

if GPR[rs] = GPR[rt] then
 SignalException(Trap)
endif

# **Exceptions:**

Reserved Instruction

Trap

# **TEQI**

# Trap if Equal Immediate

MIPS II

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	TEQI 0 1 1 0 0	immediate
6	5	5	16

Format: TEQI rs, immediate

**Purpose:** To compare a GPR to a constant and do a conditional Trap.

**Description:** if (rs = immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is equal to *immediate* then take a Trap exception.

## **Restrictions:**

None

## Operation:

if GPR[rs] = sign\_extend(immediate) then
 SignalException(Trap)
endif

# **Exceptions:**

# **Trap if Greater or Equal**

# **TGE**

31 26	25 21	20 16	15 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	code	TGE 1 1 0 0 0 0	
6	5	5	10	6	

Format: TGE rs, rt MIPS II

**Purpose:** To compare GPRs and do a conditional Trap.

**Description:** if  $(rs \ge rt)$  then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is greater than or equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

## Operation:

 $\begin{aligned} &\text{if GPR[rs]} \geq &\text{GPR[rt] then} \\ &\text{SignalException(Trap)} \\ &\text{endif} \end{aligned}$ 

## **Exceptions:**

# **TGEI**

# **Trap if Greater or Equal Immediate**

31 26	25 21	20 16	15 0	
REGIMM 0 0 0 0 0 1	rs	TGEI 0 1 0 0 0	immediate	
6	5	5	16	

Format: TGEI rs, immediate MIPS II

**Purpose:** To compare a GPR to a constant and do a conditional Trap.

**Description:** if (rs ≥ immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is greater than or equal to *immediate* then take a Trap exception.

#### **Restrictions:**

None

## Operation:

if GPR[rs] ≥ sign\_extend(immediate) then
 SignalException(Trap)
endif

# **Exceptions:**

# **Trap If Greater Or Equal Immediate Unsigned**

# **TGEIU**

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	TGEIU 0 1 0 0 1	immediate
6	5	5	16

Format: TGEIU rs, immediate MIPS II

**Purpose:** To compare a GPR to a constant and do a conditional Trap.

**Description:** if (rs ≥ immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit sign-extended *immediate* as unsigned integers; if GPR *rs* is greater than or equal to *immediate* then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction is able to represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

#### **Restrictions:**

None

## Operation:

if  $(0 || GPR[rs]) \ge (0 || sign\_extend(immediate))$  then SignalException(Trap) endif

## **Exceptions:**

# **TGEU**

# Trap If Greater or Equal Unsigned

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	code	TGEU 1 1 0 0 0 1
6	5	5	10	6

Format: TGEU rs, rt MIPS II

**Purpose:** To compare GPRs and do a conditional Trap.

**Description:** if  $(rs \ge rt)$  then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is greater than or equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None


## Operation:

if  $(0 || GPR[rs]) \ge (0 || GPR[rt])$  then SignalException(Trap) endif

## **Exceptions:**

# **Probe TLB For Matching Entry**

# **TLBP**



Format: TLBP MIPS I

## **Description:**

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set to 0x80000000, as it is in the R4400 processor.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

# **Operation:** 32-bit processors

```
\begin{array}{l} \text{Index} \leftarrow 1 \parallel 0^{25} \parallel \text{undefined}^6 \\ \text{for i in } 0...\text{TLBEntries} - 1 \\ \text{if } (\text{TLB[i]}_{95...77} = \text{EntryHi}_{31...12)} \text{ and } (\text{TLB[i]}_{76} \text{ or } \\ (\text{TLB[i]}_{71...64} = \text{EntryHi}_{7...0})) \text{ then } \\ \text{Index} \leftarrow 0^{26} \parallel \text{i}_{5...0} \\ \text{endif} \end{array}
```

# **Operation:** 64-bit processors


```
\begin{array}{l} \text{Index} \leftarrow 1 \parallel 0 \ ^{25} \parallel \text{ undefined}^6 \\ \text{for i in 0...TLBEntries--1} \\ \quad \text{if } (\text{TLB}[i]_{171...141} \text{ and not } (0^{15} \parallel \text{TLB}[i]_{216...205})) \\ \quad = \text{EntryHi}_{43...13} \text{) and not } (0^{15} \parallel \text{TLB}[i]_{216...205})) \text{ and } \\ (\text{TLB}[i]_{140} \text{ or } (\text{TLB}[i]_{135...128} = \text{EntryHi}_{7...0})) \text{ then } \\ \quad \quad \quad \text{Index} \leftarrow 0^{26} \parallel i_{5...0} \\ \quad \quad \text{endif} \\ \text{endfor} \end{array}
```

## **Exceptions:**

Coprocessor Unusable

# **TLBR**

# **Read Indexed TLB Entry**



Format: TLBR MIPS I

## **Description:**

The G bit (which controls ASID matching) read from the TLB is written into both of the EntryLo0 and EntryLo1 registers.

The *EntryHi* and *EntryLo* registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB *Index* register.

In the R4400, this instruction had to be executed in unmapped spaces, and in the R5000 and the R10000 processor it can be executed in unmapped spaces without any hazard. In addition, TLBR can be executed in mapped spaces.

# **Operation:** 32-bit processors

```
\begin{array}{l} \textbf{PageMask} \leftarrow \textbf{TLB}[\textbf{Index}_{5...0}]_{127...96} \\ \textbf{EntryHi} \leftarrow \textbf{TLB}[\textbf{Index}_{5...0}]_{95...64} \ \ \text{and not TLB}[\textbf{Index}_{5...0}]_{127...96} \\ \textbf{EntryLo1} \leftarrow \textbf{TLB}[\textbf{Index}_{5...0}]_{63...32} \\ \textbf{EntryLo0} \leftarrow \textbf{TLB}[\textbf{Index}_{5...0}]_{31...0} \end{array}
```

# **Operation:** 64-bit processors


```
\begin{array}{l} \text{PageMask} \leftarrow \text{ TLB[Index}_{5...0}]_{255...192} \\ \text{EntryHi} \leftarrow \text{TLB[Index}_{5...0}]_{191...128} \text{ and not TLB[Index}_{5...0}]_{255...192} \\ \text{EntryLo1} \leftarrow \text{TLB[Index}_{5...0}]_{127...65} \text{ || TLB[Index}_{5...0}]_{140} \\ \text{EntryLo0} \leftarrow \text{TLB[Index}_{5...0}]_{63...1} \text{ || TLB[Index}_{5...0}]_{140} \end{array}
```

## **Exceptions:**

Coprocessor Unusable

#### **Write Indexed TLB Entry**

# **TLBWI**



Format: TLBWI MIPS I

#### **Description:**

The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

The TLB entry pointed at by the contents of the TLB *Index* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

In the R4400, this instruction had to be executed in unmapped spaces, and in the R5000 and the R10000 processor it can be executed in unmapped spaces without any hazard.

There is no hazard to executing a TLB write in mapped space unless the write affects those instructions that have been fetched and buffered by the processor. If necessary, a flush to the instruction-fetch pipeline, such as execution of a jump register instruction, after a TLB write can avoid this hazard.

In the R4400 processor, a TLB write instruction is used to write the whole page frame number from the *EntryLo* registers to the TLB entry. Depending on the page size specified in the corresponding *PageMask* register, the lower bits of PFN may not be used for address translation. In the R5000 and the R10000 processor, the lower bits not used for address translation are forced to zeroes during a TLB write. This does not affect TLB address translation, however a TLB read may not retrieve what was originally written.

#### Operation:


TLB[Index<sub>5...0</sub>]  $\leftarrow$  PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

#### **Exceptions:**

Coprocessor Unusable

# **TLBWR**

#### Write Random TLB Entry



Format: TLBWR MIPS I

#### **Description:**

The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

The TLB entry pointed at by the contents of the TLB *Random* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

In the R4400, this instruction had to be executed in unmapped spaces, and in the R5000 and the R10000 processor it can be executed in unmapped spaces without any hazard.

There is no hazard to executing a TLB write in mapped space unless the write affects those instructions that have been fetched and buffered by the processor. If necessary, a flush to the instruction-fetch pipeline, such as execution of a jump register instruction, after a TLB write can avoid this hazard.

In the R4400 processor, a TLB write instruction is used to write the whole page frame number from the *EntryLo* registers to the TLB entry. Depending on the page size specified in the corresponding *PageMask* register, the lower bits of PFN may not be used for address translation. In the R5000 and the R10000 processor, the lower bits not used for address translation are forced to zeroes during a TLB write. This does not affect TLB address translation, however a TLB read may not retrieve what was originally written.

#### Operation:

TLB [Random $_{5...0}$ ]  $\leftarrow$  PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

#### **Exceptions:**

Coprocessor Unusable

#### TLT **Trap if Less Than** 6 5 26 25 21 20 16 15 TLT 110010 SPECIAL rs rt code 000000 6 5 5 10 6

Format: TLT rs, rt MIPS II

**Purpose:** To compare GPRs and do a conditional Trap.

**Description:** if (rs < rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is less than GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

#### Operation:

if GPR[rs] < GPR[rt] then
 SignalException(Trap)
endif</pre>

#### **Exceptions:**

# **TLTI**

### **Trap if Less Than Immediate**

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	TLTI 0 1 0 1 0	immediate
6	5	5	16

Format: TLTI rs, immediate MIPS II

**Purpose:** To compare a GPR to a constant and do a conditional Trap.

**Description:** if (rs < immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is less than *immediate* then take a Trap exception.

#### **Restrictions:**

None

#### Operation:

if GPR[rs] < sign\_extend(immediate) then
 SignalException(Trap)
endif</pre>

#### **Exceptions:**

#### **Trap if Less Than Immediate Unsigned**

# **TLTIU**

31 26	25 21	20 16	15 0
REGIMM 0 0 0 0 0 1	rs	TLTIU 0 1 0 1 1	immediate
6	5	5	16

Format: TLTIU rs, immediate MIPS II

**Purpose:** To compare a GPR to a constant and do a conditional Trap.

**Description:** if (rs < immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit sign-extended *immediate* as unsigned integers; if GPR *rs* is less than *immediate* then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction is able to represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

#### **Restrictions:**

None

#### Operation:

if (0 || GPR[rs]) < (0 || sign\_extend(immediate)) then SignalException(Trap) endif

#### **Exceptions:**

# **TLTU**

#### Trap if Less Than Unsigned

31 26	25 2	1 20 16	15 6	5 0	
SPECIAL 0 0 0 0 0 0	rs	rt	code	TLTU 1 1 0 0 1 1	
6	5	5	10	6	

Format: TLTU rs, rt MIPS II

**Purpose:** To compare GPRs and do a conditional Trap.

**Description:** if (rs < rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is less than GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

#### Operation:

if (0 || GPR[rs]) < (0 || GPR[rt]) then
 SignalException(Trap)
endif</pre>

#### **Exceptions:**

### **Trap if Not Equal**

# **TNE**

31 26	25 21	20 16	15 6	5 0	)
SPECIAL 0 0 0 0 0 0	rs	rt	code	TNE 1 1 0 1 1 0	
6	5	5	10	6	•

Format: TNE rs, rt MIPS II

**Purpose:** To compare GPRs and do a conditional Trap.

**Description:** if (rs ≠ rt) then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is not equal to GPR *rt* then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

#### Operation:

if GPR[rs] ≠ GPR[rt] then SignalException(Trap) endif

#### **Exceptions:**

# **TNEI**

### **Trap if Not Equal Immediate**

31 26	5 25 2°	1 20 16	15 0
REGIMM 0 0 0 0 0 1	rs	TNEI 0 1 1 1 0	immediate
6	5	5	16

Format: TNEI rs, immediate MIPS II

**Purpose:** To compare a GPR to a constant and do a conditional Trap.

**Description:** if (rs ≠ immediate) then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is not equal to *immediate* then take a Trap exception.

#### **Restrictions:**

None


#### Operation:

if GPR[rs] ≠ sign\_extend(immediate) then
 SignalException(Trap)
endif

#### **Exceptions:**

#### **Enter Standby Mode**

# (R5000 only) WAIT



Format: WAIT

**Purpose:** To put the CPU into Standby Mode.

#### **Description:**

In Standby Mode, most of the internal clocks are shut down which freezes the pipeline and reduces power consumption. See  $V_R5000$  User's Manual for more details.

#### **Restrictions:**

None

#### Operation:

if SysAD bus is idle then Enter Standby Mode endif

#### **Exceptions:**

Coprocessor Unusable

#### **XOR Exclusive OR** 6 5 26 25 21 20 16 15 11 10 SPECIAL 0 0 0 0 0 0 XOR 100110 $\begin{smallmatrix}&&&0\\0&0&0&0&0\end{smallmatrix}$ rs rt rd 6 5 5 5 5 6

Format: XOR rd, rs, rt MIPS I

**Purpose:** To do a bitwise logical EXCLUSIVE OR.

**Description:**  $rd \leftarrow rs XOR rt$ 

Combine the contents of GPR *rs* and GPR *rt* in a bitwise logical exclusive OR operation and place the result into GPR *rd*.

#### **Restrictions:**

None

#### Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$ 

### **Exceptions:**

None

#### **Exclusive OR Immediate**

# **XORI**

31	26	25 21	20 16	15 0
	XORI 0 0 1 1 1 0	rs	rt	immediate
	6	5	5	16

Format: XORI rt, rs, immediate MIPS I

**Purpose:** To do a bitwise logical EXCLUSIVE OR with a constant.

**Description:**  $rt \leftarrow rs XOR immediate$ 

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical exclusive OR operation and place the result into GPR *rt*.

#### **Restrictions:**

None

#### Operation:

 $GPR[rt] \leftarrow GPR[rs] \text{ xor zero\_extend(immediate)}$ 

#### **Exceptions:**

None

### 1.10 CPU Instruction Formats

A CPU instruction is a single 32-bit aligned word. The major instruction formats are shown in Figure 1-10.




Figure 1-10 CPU Instruction Formats

### 1.11 CPU Instruction Encoding

This section describes the encoding of user-level, i.e. non-privileged, CPU instructions for the four levels of the MIPS architecture, MIPS I through MIPS IV. Each architecture level includes the instructions in the previous level; MIPS IV includes all instructions in MIPS II, MIPS II, and MIPS III. This section presents eight different views of the instruction encoding.

- Separate encoding tables for each architecture level.
- A MIPS IV encoding table showing the architecture level at which each opcode was originally defined and subsequently modified (if modified).
- Separate encoding tables for each architecture revision showing the changes made during that revision.

#### 1.11.1 Instruction Decode

Instruction field names are printed in **bold** in this section.

The primary **opcode** field is decoded first. Most **opcode** values completely specify an instruction that has an immediate value or offset. **Opcode** values that do not specify an instruction specify an instruction class. Instructions within a class are further specified by values in other fields. The **opcode** values *SPECIAL* and *REGIMM* specify instruction classes. The *COP0*, *COP1*, *COP2*, *COP3*, and *COP1X* instruction classes are not CPU instructions; they are discussed in **1.11.3 Non-CPU Instructions in the Tables**.

#### (1) SPECIAL Instruction Class

The **opcode**=*SPECIAL* instruction class encodes 3-register computational instructions, jump register, and some special purpose instructions. The class is further decoded by examining the **format** field. The **format** values fully specify the CPU instructions; the *MOVCI* instruction class is not a CPU instruction class.

#### (2) REGIMM Instruction Class

The **opcode**=*REGIMM* instruction class encodes conditional branch and trap immediate instructions. The class is further decode, and the instructions fully specified, by examining the **rt** field.

#### 1.11.2 Instruction Subsets of MIPS III and MIPS IV Processors

MIPS III processors, such as the R4200, R4300, and R4400, have a processor mode in which only the MIPS II instructions are valid. The MIPS II encoding table describes the MIPS II-only mode except that the Coprocessor 3 instructions (COP3, LWC3, SWC3, LDC3, SDC3) are not available and cause a Reserved Instruction exception.

<sup>†</sup> An exception to this rule is that the reserved, but never implemented, Coprocessor 3 instructions were removed or changed to another use starting in MIPS III.

MIPS IV processors, such as the R5000 and the R10000, have processor modes in which only the MIPS II or MIPS III instructions are valid. The MIPS II encoding table describes the MIPS II-only mode except that the Coprocessor 3 instructions (COP3, LWC3, SWC3, LDC3, SDC3) are not available and cause a Reserved Instruction exception. The MIPS III encoding table describes the MIPS III-only mode.

#### 1.11.3 Non-CPU Instructions in the Tables

The encoding tables show all values for the field they describe and by doing this they include some entries that are not user-level CPU instructions. The primary opcode table includes coprocessor instruction classes (COP0, COP1, COP2, COP3/COP1X) and coprocessor load/store instructions (LWCx, SWCx, LDCx, SDCx for x=1, 2, or 3). The **opcode**=*SPECIAL* + **function**=*MOVCI* instruction class is an FPU instruction.

#### (1) Coprocessor 0 - COP0

*COP0* encodes privileged instructions for Coprocessor 0, the System Control Coprocessor. The definition of the System Control Coprocessor is processor-specific and further information on these instructions are not included in this document.

#### (2) Coprocessor 1 - COP1, COP1X, MOVCI, and CP1 load/store

Coprocessor 1 is the floating-point unit in the MIPS architecture. *COP1*, *COP1X*, and the (**opcode**=*SPECIAL* + **function**=*MOVCI*) instruction classes encode floating-point instructions. LWC1, SWC1, LDC1, and SDC1 are floating-point loads and stores. The FPU instruction encoding is documented in **2.12 FPU** (**CP1**) **Instruction Opcode Bit Encoding**.

#### (3) Coprocessor 2 - COP2 and CP2 load/store

Coprocessor 2 is optional and implementation-specific. None of the  $V_R$ -Series  $^{TM}$  processors have implemented coprocessor 2. At this time the  $V_R$ -Series processors are: R4200, R4300, R4400, R5000, and R10000.

#### (4) Coprocessor 3 - COP3 and CP3 load/store

Coprocessor 3 is optional and implementation-specific in the MIPS I and MIPS II architecture levels. It was removed from MIPS III and later architecture levels. Note that in MIPS IV the COP3 primary opcode was reused for the COP1X instruction class. None of the  $V_R$ -Series processors have implemented coprocessor 2. At this time the  $V_R$ -Series processors are: R4200, R4300, R4400, R5000, and R10000.

 $Table \ 1\text{--}42 \quad CPU \ Instruction \ Encoding - MIPS \ I \ Architecture$ 

31 26	0
opcode	

<b>opcode</b> bits 2826 Instructions encoded by <b>opcode</b> field.									
ŀ	oits	0	1	2	3	4	5	6	7
31	29	000	001	010	011	100	101	110	111
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	СОРО б, я	СОРІ б, п	СОР2 б,π	СОРЗ б, п, к	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	101	SB	SH	SWL	SW	*	*	SWR	*
6	110	*	LWC1 π	LWC2 π	LWC3 π,κ	*	*	*	*
7	111	*	SWC1 π	SWC2 π	SWC3 π,κ	*	*	*	*



fun	ction	bits 20		Instructions	encoded by	function field	d when opco	de field = SF	ECIAL.
ŀ	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	*
2	010	MFHI	MTHI	MFLO	MTLO	*	*	*	*
3	011	MULT	MULTU	DIV	DIVU	*	*	*	*
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

31 26	20	16	0
opcode = <i>REGIMM</i>	r	t	

	rt	bits 1816	Instructions encoded by the <b>rt</b> field when opcode field = REGIMM.			MM.			
ŀ	oits	0	1	2	3	4	5	6	7
20	19	000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	t	†	†	†	†	t
1	01	†	†	†	†	†	†	†	†
2	10	BLTZAL	BGEZAL	†	t	t	t	t	t
3	11	†	†	†	†	†	†	†	†

Table 1-43 CPU Instruction Encoding - MIPS II Architecture

31 26	0
opcode	

op	code	bits 2826		Instructions	encoded by	opcode field			
b	its	0	1	2	3	4	5	6	7
31	29	000	001	010	011	100	101	110	111
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	СОРО б, я	СОРІ б, п	СОР2 б,π	СОРЗ б, п, к	BEQL	BNEL	BLEZL	BGTZL
3	011	*	*	*	*	*	*	*	*
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	101	SB	SH	SWL	SW	*	*	SWR	r
6	110	LL	LWC1 π	LWC2 π	LWC3 π,κ	*	LDC1 π	LDC2 π	LDC3 π,κ
7	111	SC	SWC1 π	SWC2 π	SWC3 π,κ	*	SDC1 π	SDC2 π	SDC3 π,κ



function	bits 20	bits 20 Instructions encoded by <b>function</b> field when opcode field = SPECIAL.										
bits	0	1	2	3	4	5	6	7				
53	000	001	010	011	100	101	110	111				
0 000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV				
1 001	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC				
2 010	MFHI	MTHI	MFLO	MTLO	*	*	*	*				
3 011	MULT	MULTU	DIV	DIVU	*	*	*	*				
4 100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR				
5 101	*	*	SLT	SLTU	*	*	*	*				
6 110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*				
7 111	*	*	*	*	*	*	*	*				

31 26	 20	16	0
opcode = <i>REGIMM</i>	rt		

rt bits 1816 Instructions encoded by the rt field when opcode f								field = REGI	IMM.
bits		0	1	2	3	4	5	6	7
2019		000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	11	*	*	*	*	*	*	*	*

 $Table \ 1\text{-}44 \quad CPU \ Instruction \ Encoding - MIPS \ III \ Architecture$ 

31 26	0
opcode	

opcode	bits 2826	bits 2826 Instructions encoded by <b>opcode</b> field.									
bits	0	1	2	3	4	5	6	7			
3129	000	001	010	011	100	101	110	111			
0 000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ			
1 001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI			
2 010	СОРО б, п	COP1 δ,π	СОР2 б,я	*	BEQL	BNEL	BLEZL	BGTZL			
3 011	DADDI	DADDIU	LDL	LDR	*	*	*	*			
4 100	LB	LH	LWL	LW	LBU	LHU	LWR	LWU			
5 101	SB	SH	SWL	SW	SDL	SDR	SWR	ρ			
6 110	LL	LWC1 π	LWC2 π	*	LLD	LDC1 π	LDC2 π	LD			
7 111	SC	SWC1 π	SWC2 π	*	SCD	SDC1 π	SDC2 π	SD			



fun	ction	bits 20		Instructions	encoded by	Instructions encoded by <b>function</b> field when opcode field = SPECIAL.								
b	oits	0	1	2	3	4	5	6	7					
5	53	000	001	010	011	100	101	110	111					
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV					
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC					
2	010	MFHI	MTHI	MFLO	MTLO	DSLLV	*	DSRLV	DSRAV					
3	011	MULT	MULTU	DIV	DIVU	DMULT	DMULTU	DDIV	DDIVU					
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR					
5	101	*	*	SLT	SLTU	DADD	DADDU	DSUB	DSUBU					
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*					
7	111	DSLL	*	DSRL	DSRA	DSLL32	*	DSRL32	DSRA32					

31 26	 20	1	<u>16</u>	0
opcode = <i>REGIMM</i>		rt		

]	rt	bits 1816 Instructions encoded by the <b>rt</b> field when opcode field = REGII							
bits		0	1	2	3	4	5	6	7
2019		000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	11	*	*	*	*	*	*	*	*

Table 1-45  $\,$  CPU Instruction Encoding - MIPS IV Architecture

31 26	0
opcode	

opcod	bits 2826		Instructions	encoded by	opcode field			
bits	0	1	2	3	4	5	6	7
3129	000	001	010	011	100	101	110	111
0 00	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1 00	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2 01	<i>COP0</i> δ,π	COP1 δ,π	СОР2 б, п	COP1X δ,π	BEQL	BNEL	BLEZL	BGTZL
3 01	DADDI	DADDIU	LDL	LDR		*	*	*
4 10	LB	LH	LWL	LW	LBU	LHU	LWR	LWU
5 10	SB	SH	SWL	SW	SDL	SDR	SWR	ρ
6 11	) LL	LWC1 π	LWC2 π	PREF	LLD	LDC1 π	LDC2 π	LD
7 11	l SC	SWC1 π	SWC2 π	*	SCD	SDC1 π	SDC2 π	SD



function	bits 20		Instructions	encoded by	function field	d when opco	de field = SF	PECIAL.
bits	0	1	2	3	4	5	6	7
53	000	001	010	011	100	101	110	111
0 000	SLL	MOVCI δ,μ	SRL	SRA	SLLV	*	SRLV	SRAV
1 001	JR	JALR	MOVZ	MOVN	SYSCALL	BREAK	*	SYNC
2 010	MFHI	MTHI	MFLO	MTLO	DSLLV	*	DSRLV	DSRAV
3 011	MULT	MULTU	DIV	DIVU	DMULT	DMULTU	DDIV	DDIVU
4 100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5 101	*	*	SLT	SLTU	DADD	DADDU	DSUB	DSUBU
6 110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7 111	DSLL	*	DSRL	DSRA	DSLL32	*	DSRL32	DSRA32

31 26	 20	16	0
opcode = <i>REGIMM</i>	rt		

1	rt	bits 1816		Instructions encoded by the $\mathbf{rt}$ field when opcode field = REGIMM.					
b	its	0	1	2	3	4	5	6	7
20	19	000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	11	*	*	*	*	*	*	*	*

Table 1-46 Architecture Level in Which CPU Instructions are Defined or Extended

The architecture level in which each MIPS IVencoding was defined is indicated by a subscript 1, 2, 3, or 4 (for architecture level I, II, III, or IV). If an instruction or instruction class was later extended, the extending level is indicated after the defining level.

31 26	0
opcode	

opcode	bits 2826		Instructions encoded by <b>opcode</b> field.						
bits	0	1	2	3	4	5	6	7	
3129	000	001	010	011	100	101	110	111	
0 000	SPECIAL 1-4	REGIMM <sub>1,2</sub>	J <sub>1</sub>	JAL <sub>1</sub>	BEQ <sub>1</sub>	BNE 1	BLEZ <sub>1</sub>	BGTZ <sub>1</sub>	
1 00	ADDI <sub>1</sub>	ADDIU <sub>1</sub>	SLTI <sub>1</sub>	SLTIU <sub>1</sub>	ANDI 1	ORI 1	XORI <sub>1</sub>	LUI <sub>1</sub>	
2 010	<i>COP0</i> <sub>1</sub>	COP1 1,2,3,4	$COP2_1$	COPIX <sub>4</sub>	BEQL <sub>2</sub>	BNEL <sub>2</sub>	BLEZL <sub>2</sub>	BGTZL <sub>2</sub>	
3 01	DADDI <sub>3</sub>	DADDIU 3	LDL <sub>3</sub>	LDR <sub>3</sub>	* 1	* 1	* 1	* 1	
4 100	LB <sub>1</sub>	LH <sub>1</sub>	LWL <sub>1</sub>	LW <sub>1</sub>	LBU <sub>1</sub>	LHU <sub>1</sub>	LWR 1	LWU <sub>3</sub>	
5 10	SB <sub>1</sub>	SH <sub>1</sub>	SWL <sub>1</sub>	SW <sub>1</sub>	SDL <sub>3</sub>	SDR <sub>3</sub>	SWR <sub>1</sub>	ρ2	
6 110	LL <sub>2</sub>	LWC1 <sub>1</sub>	LWC2 <sub>1</sub>	PREF <sub>4</sub>	LLD <sub>3</sub>	LDC1 <sub>2</sub>	LDC2 <sub>2</sub>	LD <sub>3</sub>	
7 11	SC <sub>2</sub>	SWC1 <sub>1</sub>	SWC2 <sub>1</sub>	* 3	SCD <sub>3</sub>	SDC1 <sub>2</sub>	SDC2 <sub>2</sub>	SD <sub>3</sub>	



funct	tion	bits 20		Instructions encoded by <b>function</b> field when opcode field = SPECIAL.							
bit	ts	0	1	2	3	4	5	6	7		
5	3	000	001	010	011	100	101	110	111		
0 (	000	SLL <sub>1</sub>	MOVCI <sub>4</sub>	SRL <sub>1</sub>	SRA <sub>1</sub>	SLLV <sub>1</sub>	* 1	SRLV <sub>1</sub>	SRAV <sub>1</sub>		
1 (	001	JR <sub>1</sub>	JALR <sub>1</sub>	$MOVZ_4$	MOVN <sub>4</sub>	SYSCALL <sub>1</sub>	BREAK <sub>1</sub>	* 1	SYNC <sub>2</sub>		
2 (	010	MFHI <sub>1</sub>	MTHI <sub>1</sub>	MFLO <sub>1</sub>	MTLO <sub>1</sub>	DSLLV <sub>3</sub>	* 1	DSRLV <sub>3</sub>	DSRAV <sub>3</sub>		
3 (	011	MULT <sub>1</sub>	MULTU <sub>1</sub>	DIV <sub>1</sub>	DIVU <sub>1</sub>	DMULT <sub>3</sub>	DMULTU <sub>3</sub>	DDIV <sub>3</sub>	DDIVU <sub>3</sub>		
4	100	ADD $_1$	ADDU <sub>1</sub>	SUB <sub>1</sub>	SUBU 1	AND <sub>1</sub>	OR <sub>1</sub>	XOR <sub>1</sub>	NOR 1		
5	101	* 1	* 1	SLT <sub>1</sub>	SLTU <sub>1</sub>	DADD <sub>3</sub>	DADDU <sub>3</sub>	DSUB <sub>3</sub>	DSUBU 3		
6	110	TGE 2	TGEU <sub>2</sub>	TLT <sub>2</sub>	TLTU <sub>2</sub>	TEQ <sub>2</sub>	* 1	TNE <sub>2</sub>	* 1		
7	111	DSLL <sub>3</sub>	* 1	DSRL <sub>3</sub>	DSRA <sub>3</sub>	DSLL32 <sub>3</sub>	* 1	DSRL32 <sub>3</sub>	DSRA32 <sub>3</sub>		

31 2	26	20	16	0
opcode = <i>REGIM</i>		rt		

	rt	bits 1816		Instructions encoded by the $\mathbf{rt}$ field when opcode field = REGIMM.					
b	its	0	1	2	3	4	5	6	7
20	19	000	001	010	011	100	101	110	111
0	00	BLTZ <sub>1</sub>	BGEZ <sub>1</sub>	BLTZL <sub>2</sub>	BGEZL <sub>2</sub>	* 1	* 1	* 1	* 1
1	01	TGEI 2	TGEIU 2	TLTI <sub>2</sub>	TLTIU <sub>2</sub>	TEQI <sub>2</sub>	* 1	TNEI 2	* 1
2	10	BLTZAL <sub>1</sub>	BGEZAL <sub>1</sub>	BLTZALL 2	BGEZALL	* 1	* 1	* 1	* 1
					2				
3	11	* 1	* 1	* 1	* 1	* 1	* 1	* 1	* 1

Table 1-47 CPU Instruction Encoding Changes - MIPS II Revision

31 26	0
opcode	

An instruction encoding is shown if the instruction is added in this revision.

opcode	bits 2826		Instructions encoded by <b>opcode</b> field.					
bits	0	1	2	3	4	5	6	7
3129	000	001	010	011	100	101	110	111
0 000								
1 001								
2 010					BEQL	BNEL	BLEZL	BGTZL
3 011								
4 100								
5 101								r
6 110	LL					LDC1 π	LDC2 π	LDC3 π
7 111	SC					SDC1 π	SDC2 π	SDC3 π

31 26	5	0
opcode = SPECIAL	function	•

func	tion	bits 20		Instructions encoded by <b>function</b> field when opcode field = SPECIAI					
bi	ts	0	1	2	3	4	5	6	7
5.	.3	000	001	010	011	100	101	110	111
0	000								
1	001								SYNC
2	010								
3	011								
4	100								
5	101								
6	110	TGE	TGEU	TLT	TLTU	TEQ		TNE	
7	111								

31 26	20	16	0
opcode = <i>REGIMM</i>	r		

rt	bits 1816		Instructions encoded by the <b>rt</b> field when opcode field = REGIMM.					IMM.
bits	0	1	2	3	4	5	6	7
2019	000	001	010	011	100	101	110	111
0 00			BLTZL	BGEZL				
1 01	TGEI	TGEIU	TLTI	TLTIU	TEQI		TNEI	
2 10			BLTZALL	BGEZALL				
3 11								

Table 1-48 CPU Instruction Encoding Changes - MIPS III Revision

31 26	0
opcode	

An instruction encoding is shown if the instruction is added or modified in this revision.

opcode	bits 2826		Instructions encoded by <b>opcode</b> field.						
bits	0	1	2	3	4	5	6	7	
3129	000	001	010	011	100	101	110	111	
0 000	)								
1 001									
2 010	)			*					
				(was COP3)					
3 011	DADDI	DADDIU	LDL	LDR					
4 100	)							LWU	
5 101					SDL	SDR			
6 110	)			*	LLD			LD	
				(was LWC3)				(was LDC3)	
7 111	_			*	SCD			SD	
				(was SWC3)				(was SDC3)	

31 26	<u> </u>	5	0
opcode = SPECIAL		function	

function	bits 20		Instructions encoded by <b>function</b> field when opcode field = SPECIAL.						
bits	0	1	2	3	4	5	6	7	
53	000	001	010	011	100	101	110	111	
0 000									
1 001									
2 010					DSLLV		DSRLV	DSRAV	
3 011					DMULT	DMULTU	DDIV	DDIVU	
4 100									
5 101					DADD	DADDU	DSUB	DSUBU	
6 110									
7 111	DSLL		DSRL	DSRA	DSLL32		DSRL32	DSRA32	

3	1 26	20	16	0
=	opcode = <i>REGIMM</i>	rt		

rt	bits 1816		Instructions encoded by the $\mathbf{rt}$ field when opcode field = REGIMM.					
bits	0	1	2	3	4	5	6	7
2019	000	001	010	011	100	101	110	111
0 00								
1 01								
2 10								
3 11								

Table 1-49 CPU Instruction Encoding Changes - MIPS IV Revision

31 26	0
opcode	

An instruction encoding is shown if the instruction is added or modified in this revision.

opcode	bits 2826		Instructions encoded by <b>opcode</b> field.						
bits	0	1	2	3	4	5	6	7	
3129	000	001	010	011	100	101	110	111	
0 000									
1 001									
2 010				<i>COP1X</i> δ,π					
3 011									
4 100									
5 101									
6 110				PREF					
7 111									

31	26	 5	0
=	opcode SPECIAL	function	ı

function	bits 20		Instructions	encoded by	<b>function</b> fiel	d when opco	ode field = SF	PECIAL.
bits	0	1	2	3	4	5	6	7
53	000	001	010	011	100	101	110	111
0 000	)	ΜΟΥСΙ δ,μ						
1 001			MOVZ	MOVN				
2 010	)							
3 011								
4 100	)							
5 101								
6 110	)							
7 111								

31 26	 20	16	0
opcode = <i>REGIMM</i>	rt		

	rt	bits 1816		Instructions encoded by the $\mathbf{rt}$ field when opcode field = REGIMM.					
bits		0	1	2	3	4	5	6	7
2019		000	001	010	011	100	101	110	111
0	00								
1	01								
2	10								
3	11								

Key to notes in CPU instruction encoding tables:

- \* This opcode is reserved for future use. An attempt to execute it causes a Reserved Instruction exception.
- † This opcode is reserved for future use. An attempt to execute it produces an undefined result. The result may be a Reserved Instruction exception but this is not guaranteed.
- δ (also *italic* opcode name) This opcode indicates an instruction class. The instruction word must be further decoded by examing additional tables that show values for another instruction field.
- $\pi$  This opcode is a coprocessor operation, not a CPU operation. If the processor state does not allow access to the specified coprocessor, the instruction causes a Coprocessor Unusable exception. It is included in the table because it uses a primary opcode in the instruction encoding map.
- K This opcode is removed in a later revision of the architecture. If a MIPS III or MIPS IV processor is operated in MIPS II-only mode this opcode will cause a Reserved Instruction exception.
- μ This opcode indicates a class of coprocessor 1 instructions. If the processor state does not allow access to coprocessor 1, the opcode causes a Coprocessor Unusable exception. It is included in the table because the encoding uses a location in what is otherwise a CPU instruction encoding map. Further encoding information for this instruction class is in the FPU Instruction Encoding tables.
- P This opcode is reserved for Coprocessor 0 (System Control Coprocessor) instructions that require base+offset addressing. If the instruction is used for COP0 in an implementation, an attempt to execute it without Coprocessor 0 access privilege will cause a Coprocessor Unusable exception. If the instruction is not used in an implementation, it will cause a Reserved Instruction exception.

### [MEMO]


### FPU Instruction Set

2

#### 2.1 Introduction

This chapter describes the instruction set architecture (ISA) for the floating-point unit (FPU) in the MIPS IV architecture. In the MIPS architecture, the FPU is coprocessor 1, an optional processor implementing IEEE Standard  $754^{\dagger}$  floating-point operations. The FPU also provides a few additional operations not defined by the IEEE standard.

The original MIPS I FPU ISA has been extended in a backward-compatible fashion three times. The ISA extensions are inclusive as the diagram illustrates; each new architecture level (or version) includes the former levels. The description of an architectural feature includes the architecture level in which the feature is (first) defined or extended. The feature is also available in all later (higher) levels of the architecture.



**MIPS Architecture Extensions** 

<sup>†</sup> IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic"

In addition to an ISA, the architecture definition includes processing resources, such as the coprocessor general register set. The 32-bit registers in MIPS I were changed to 64-bit registers in MIPS III in a way that is not backwards compatible. For changes such as this, processors implementing higher levels of the architecture have a way to provide the processing resource model for earlier levels. For the FPU there is a mode to select the 32-bit or 64-bit register model. The practical result is that a processor implementing MIPS IV is also able to run MIPS I, MIPS II, or MIPS III binary programs without change.

If coprocessor 1 is not enabled, an attempt to execute a floating-point instruction will cause a Coprocessor Unusable exception. Enabling coprocessor 1 is a privileged operation provided by the System Control Coprocessor. Every system environment will either enable the FPU automatically or provide a means for an application to request that it be enabled.

Before the instruction set is described, there is an overview of the FPU data types, registers, and computational model. The FPU instruction set is summarized by functional group then each operation is described separately in alphabetical order. The description concludes with the FPU instruction formats and opcode encoding tables. See **1.7 Description of an Instruction** for a description of the organization of the individual instruction descriptions and the notation used in them.

The architecture of the floating-point coprocessor consists of:

- Data types
- Operations
- A computational model
- Processing resources (registers)
- An instruction set

The IEEE standard defines the floating-point number data types, the basic arithmetic, comparison, and conversion operations, and a computational model.

The IEEE standard defines neither specific processing resources nor an instruction set. The MIPS architecture defines fixed-point (integer) data types, FPU register sets, control and exception mechanisms, and an instruction set. The architecture include non-IEEE FPU control operations, and arithmetic operations (multiply-add, reciprocal, and reciprocal square root) that may not supply results that match the IEEE precision rules.

## 2.2 FPU Data Types

The FPU provides both floating-point and fixed-point data types. The single and double precision floating-point data types are those specified by the IEEE standard. The fixed-point types are the signed integers provided by the CPU architecture

#### 2.2.1 Floating-Point Formats

There are two floating-point data types provided by the FPU.

- 32-bit Single precision floating-point (type S)
- 64-bit Double precision floating-point (type D)

The floating-point formats represents numeric values as well as other special entities:

1. Numbers of the form:  $(-1)^s \ 2^E \ b_0 \cdot b_1 \ b_2 \dots b_{p-1}$  where (see Table 2-1):

$$s = 0$$
 or 1

E = any integer between E\_min and E\_max, inclusive  $b_i$  = 0 or 1 (the high bit,  $b_0$ , is to the left of the binary point) p is the precision

- 2. Two infinities,  $+\infty$  and  $-\infty$
- 3. Signaling non-numbers (SNaNs)
- 4. Quiet non-numbers (QNaNs)

Table 2-1 Parameters of Floating-Point Formats

parameter	Single	Double
bits of mantissa precision, p	24	53
maximum exponent, E_max	+127	+1023
minimum exponent, E_min	-126	-1022
exponent bias	+127	+1023
bits in exponent field, e	8	11
representation of $b_0$ integer bit	hidden	hidden
bits in fraction field, $f$	23	52
total format width in bits	32	64

The single and double floating-point formats are composed of three fields whose size is listed in Table 2-1. The layouts are pictured in the figures below.

- A 1-bit sign, s.
- A biased exponent, e = E + bias
- A binary fraction,  $f = .b_1 b_2 ... b_{p-1}$  (the  $b_0$  bit is not recorded)



Figure 2-1 Single-Precision Floating-Point Format (S)



Figure 2-2 Double-Precision Floating-Point Format (D)

Values are encoded in the formats using the unbiased exponent, fraction, and sign values shown in Table 2-2. The high-order bit of the fraction field, identified as  $b_I$ , is also important for NaNs.

Table 2-2 Value of Single or Double Floating-Point Format Encoding

unbiased <b>E</b>	f	s	<b>b</b> <sub>1</sub>	value v	type of value
T . 1	. 0		1	SNaN	Signaling NaN
$E_{max} + 1$	≠0		0	QNaN	Quiet NaN
П 1	0	1		- ∞	minus infinity
E_max +1	0	0		+∞	plus infinity
E_max		1		$-(2^{E})(1.f)$	negative normalized number
to E_min		0		+ $(2^E)(1.f)$	positive normalized number
	≠0	1		- $(2^{E\_{min}})(0.f)$	negative denormalized number
E_min -1		0		+ $(2^{E\_{min}})(0.f)$	positive denormalized number
г	0	1		- 0	negative zero
E_min -1		0		+ 0	positive zero

#### (1) Normalized and Denormalized Numbers

For single and double formats, each representable nonzero numerical value has just one encoding; numbers are kept in normalized form. The high-order bit of the *p*-bit mantissa, which lies to the left of the binary point, is "hidden", and not recorded in the fraction field. The encoding rules permit the value of this bit to be determined by looking at the value of the exponent. When the unbiased exponent is in the range  $E_min$  to  $E_max$ , inclusive, the number is normalized and the hidden bit must be 1. If the numeric value cannot be normalized because the exponent would be less than  $E_min$ , then the representation is denormalized and the encoded number has an exponent of  $E_min$ -1 and the hidden bit has the value 0. Plus and minus zero are special cases that are not regarded as denormalized values.

#### (2) Reserved Operand Values — Infinity and NaN

A floating-point operation can signal IEEE exception conditions, such as those caused by uninitialized variables, violations of mathematical rules, or results that cannot be represented. If a program does not choose to trap IEEE exception conditions, a computation that encounters these conditions proceeds without trapping but generates a

result indicating that an exceptional condition arose during the computation. To permit this, each floating-point format defines representations, shown in Table 2-2, for +infinity  $(+\infty)$ , -infinity  $(-\infty)$ , quiet NaN (QNan), and signaling NaN (SNaN).

Infinity represents a number with magnitude too large to be represented in the format; in essence it exists to represent a magnitude overflow during a computation. A correctly signed  $\infty$  is generated as the default result in division by zero and some cases of overflow; details are in the IEEE exception condition descriptions and Table 2-4 "Default Result for IEEE Exceptions Not Trapped Precisely".

Once created as a default result,  $\infty$  can become an operand in a subsequent operation. The infinities are interpreted such that  $-\infty <$  (every finite number)  $< +\infty$ . Arithmetic with  $\infty$  is the limiting case of real arithmetic with operands of arbitrarily large magnitude, when such limits exist. In these cases, arithmetic on  $\infty$  is regarded as exact and exception conditions do not arise. The out-of-range indication represented by the  $\infty$  is propagated through subsequent computations. For some cases there is no meaningful limiting case in real arithmetic for operands of  $\infty$  and these cases raise the Invalid Operation exception condition. See the description of the Invalid Operation exception for a list of these cases.

SNaN operands cause the Invalid Operation exception for arithmetic operations. SNaNs are useful values to put uninitialized variables. SNaN is never produced as a result value.

**NOTE:** The IEEE 754 Standard states that "Whether copying a signaling NaN without a change of format signals the invalid operation exception is the implementor's option". The MIPS architecture has chosen to make the formatted operand move instructions (MOV *fmt* MOVT *fmt* MOVF *fmt* MOVN *fmt* MOVZ. *fmt*) non-arithmetic and they do not signal IEEE exceptions.

QNaNs are intended to afford retrospective diagnostic information inherited from invalid or unavailable data and results. Propagation of the diagnostic information requires that information contained in the QNaNs be preserved through arithmetic operations and floating-point format conversions.

QNaN operands do not cause arithmetic operations to signal an exception. When a floating-point result is to be delivered, a QNaN operand causes an arithmetic operation to supply a QNaN result. The result QNaN is one of the operand QNaN values when possible. QNaNs do have effects similar to SNaNs on operations that do not deliver a floating-point result, specifically comparisons. See the detailed description of the floating-point compare instruction (*C.cond.fmt*) for information.

When certain invalid operations not involving QNaN operands are performed but do not cause a trap (because the trap is not enabled), a new QNaN value is created. Table 2-3 shows the QNaN value generated when no input operand QNaN value can be copied. The values listed for the fixed-point formats are the values supplied to satisfy the IEEE standard when a QNaN or infinite floating-point value is converted to fixed point. There is no other feature of the architecture that detects or makes use of these "integer QNaN" values.

Table 2-3 Value Supplied when a new Quiet NaN is Created

Format	New QNaN value			
Single floating point	7fb	f ffff		
Double floating point	7ff7 ffff fff	f ffff		
Word fixed point	7ff	f ffff		
Longword fixed point	7fff ffff fff	f ffff		

#### 2.2.2 Fixed-Point Formats

There are two floating-point data types provided by the FPU.

- 32-bit Word fixed-point (type W)
- 64-bit Longword fixed-point (type L) (defined in MIPS III)

The fixed-point values are held in the two's complement format used for signed integers in the CPU. Unsigned fixed-point data types are not provided in the architecture; application software may synthesize computations for unsigned integers from the existing instructions and data types.



Figure 2-3 Word Fixed-Point Format (W)



Figure 2-4 Longword Fixed-Point Format (L)

## 2.3 Floating-Point Registers

This section describes the organization and use of the two separate coprocessor 1 (CP1) register sets. The coprocessor general registers, also called Floating General Registers (FGRs) are used to transfer binary data between the FPU and the rest of the system. The general register set is also used to hold formatted FPU operand values. There are only two control registers and they are used to identify and control the FPU.

There are separate 32-bit and 64-bit wide register models. MIPS I defines the 32-bit wide register model. MIPS III defines the 64-bit model. To support programs for earlier architecture definitions, processors providing the 64-bit MIPS III register model also provide the 32-bit wide register model as a mode selection. Selecting 32 or 64-bit register model is an implementation-specific privileged operation.

#### 2.3.1 Organization

The CP1 register organization for 32-bit and 64-bit register models is shown in Figure 2-5. The coprocessor general registers are the same width as the CPU registers. The two defined control registers are 32-bits wide.




Figure 2-5 Coprocessor 1 General Registers (FGRs)

#### 2.3.2 Binary Data Transfers

The data transfer instructions move words and doublewords between the CP1 general registers and the remainder of the system. The operation of the load and move-to instructions is shown in Figure 2-6 and Figure 2-7. The store and move-from instructions operate in reverse, reading data from the location that the corresponding load or move-to instruction wrote it.





Figure 2-6 Effect of FPU Word Load or Move-to Operations

Doubleword transfers to/from 32-bit registers access an aligned pair of CP1 general registers with the least-significant word of the doubleword in the lowest-numbered register.



NOTE: No 64-bit transfers are defined for the MIPS I 32-bit register model. MIPS II defines the 64-bit loads/stores but not 64-bit moves.

Figure 2-7 Effect of FPU Doubleword Load or Move-to Operations

#### 2.3.3 Formatted Operand Layout

FPU instructions that operate on formatted operand values specify the floating-point register (FPR) that holds a value. An FPR is not necessarily the same as a CP1 general register because an FPR is 64 bits wide; if this is wider than the CP1 general registers, an aligned set of adjacent CP1 general registers is used as the FPR. The 32-bit register model provides 16 FPRs specified by the even CP1 general register numbers. The 64-bit register model provides 32 FPRs, one per CP1 general register. Operands that are only 32 bits wide (W and S formats), use only half the space in an FPR. The FPR organization and the way that operand data is stored in them is shown in the following figures. A summary of the data transfer instructions can be found in **2.6.1 Data Transfer Instructions**.



Figure 2-8 Floating-point Operand Register (FPR) Organization





Figure 2-9 Single Floating Point (S) or Word Fixed (W) Operand in an FPR



NOTE: MIPS I supports the Double floating-point (D) type; the fixed-point longword (L) operand is available starting in MIPS III

Figure 2-10 Double Floating Point (D) or Long Fixed (L) Operand in an FPR

#### 2.3.4 Implementation and Revision Register

Coprocessor control register 0 contains values that identify the implementation and revision of the FPU. Only the low-order two bytes of this register are defined as shown in Figure 2-11.




Figure 2-11 FPU Implementation and Revision Register

The implementation field identifies a particular FPU part, but the revision number may not be relied on to reliably characterize the FPU functional version.

#### 2.3.5 FPU Control and Status Register — FCSR

Coprocessor control register 31 Is the FPU Control and Status Register (FCSR). Access to the register is not privileged; it can be read or written by any program that can execute floating-point instructions. It controls some operations of the coprocessor and shows status information:

- Selects the default rounding mode for FPU arithmetic operations.
- Selectively enables traps of FPU exception conditions.
- Controls some denormalized number handling options.
- Reports IEEE exceptions that arose in the most recently executed instruction.
- Reports IEEE exceptions that arose, cumulatively, in completed instructions.
- Indicates the condition code result of FP compare instructions.

The contents of this register are unpredictable and undefined after a processor reset or a power-up event. Software should initialize this register.

Figure 2-12 MIPS I - FPU Control and Status Register (FCSR)




Figure 2-13 MIPS III - FPU Control and Status Register (FCSR)





Figure 2-14 MIPS IV - FPU Control and Status Register (FCSR)



All fields in the FCSR are readable and writable.

- FCC Floating-Point Condition Codes. These bits record the result of FP compares and are tested for FP conditional branches; the FCC bit to use is specified in the compare or branch instruction. The  $0^{th}$  FCC bit is the same as the c bit in MIPS I.
- FS Flush to Zero. When FS is set, denormalized results are flushed to zero instead of causing an unimplemented operation exception. When a denormalized operand value is encountered, zero may be used instead of the denorm; this is implementation specific.
- c Condition Bit. This bit records the result of FP compares and is tested by FP conditional branches. In MIPS IV this becomes the 0<sup>th</sup> FCC bit.

cause Cause bits.

These bits indicate the exception conditions that arise during the execution of an FPU arithmetic instruction in precise exception mode. A bit is set to 1 if the corresponding exception condition arises during the execution of an instruction and 0 otherwise. By reading the registers, the exception conditions caused by the preceding FPU arithmetic instruction can be determined. The meaning of the individual bits is:

E Unimplemented Operation

V Invalid Operation

Z Divide by Zero

O Overflow

U Underflow

I Inexact Result

enables Enable bits (see cause field for bit names).

These bits control, for each of the five conditions individually, whether a trap is taken when the IEEE exception condition occurs. The trap occurs when both an enable bit and the corresponding cause bit are set during an FPU arithmetic operation or by moving a value to the FCSR. The meaning of the individual bits is the same as the cause bits. Note that the "E" cause bit has no corresponding enable bit; the non-IEEE Unimplemented Operation exception defined by MIPS is always enabled.

flags Flag bits. (see cause field for bit names)

This field shows the exception conditions that have occurred for completed instructions since it was last reset. For a completed FPU arithmetic operation that raises an exception condition the corresponding bits in the flag field are set and the others are unchanged. This field is never reset by hardware and must be explicitly reset by user software.

- RM Rounding Mode. The rounding mode used for most floating-point operations (some FP instructions use a specific rounding mode). The rounding modes are:
  - 0 RN -- Round to Nearest

Round result to the nearest representable value. When two representable values are equally near, round to the value that has a least significant bit of zero (i.e. is even).

1 RZ -- Round toward Zero

Round result to the value closest to and not greater in magnitude then the result.

- 2 RP -- Round toward Plus infinity
  - Round result to the value closest to and not less than the result.
- 3 RM -- Round toward Minus infinity Round result to the value closest to and not greater than the result.

## 2.4 Values in FP Registers

Unlike the CPU, the FPU does not interpret the binary encoding of source operands or produce a binary encoding of results for every operation. The value held in a floating-point operand register (FPR) has a format, or type and it may only be used by instructions that operate on that format. The format of a value is either *uninterpreted*, *unknown*, or one of the valid numeric formats: single and double floating-point and word and long fixed-point. The way that the formatted value in an FPR is set and changed is summarized in the state diagram in Figure 2-15 and is discussed below.

The value in an FPR is always set when a value is written to the register. When a data transfer instruction writes binary data into an FPR (a load), the FPR gets a binary value that is *uninterpreted*. A computational or FP register move instruction that produces a result of type *fmt* puts a value of type *fmt* into the result register.

When an FPR with an *uninterpreted* value is used as a source operand by an instruction that requires a value of format *fmt*, the binary contents are interpreted as an encoded value in format *fmt* and the value in the FPR changes to a value of format *fmt*. The binary contents cannot be reinterpreted in a different format.

If an FPR contains a value of format *fmt*, a computational instruction must not use the FPR as a source operand of a different format. If this occurs, the value in the register becomes *unknown* and the result of the instruction is also a value that is *unknown*. Using an FPR containing an *unknown* value as a source operand produces a result that has an *unknown* value.

The format of the value in the FPR is unchanged when it is read by a data transfer instruction (a store). A data transfer instruction produces a binary encoding of the value contained in the FPR. If the value in the FPR is *unknown*, the encoded binary value produced by the operation is not defined.




Figure 2-15 The Effect of FPU Operations on the Format of Values Held in FPRs

## 2.5 FPU Exceptions

The IEEE 754 standard specifies that:

There are five types of exceptions that shall be signaled when detected. The signal entails setting a status flag, taking a trap, or possibly doing both. With each exception should be associated a trap under user control,

...

This function is implemented in the MIPS FPU architecture with the cause, enable, and flag fields of the control and status register. The flag bits implement IEEE exception status flags, and the cause and enable bits control exception trapping. Each field has a bit for each of the five IEEE exception conditions and the cause field has an additional exception bit, Unimplemented Operation, used to trap for software emulation assistance.

There may be two exception modes for the FPU, precise and imprecise, and the operation of the FPU when exception conditions arise depends on the exception mode that is currently selected. Every processor is able to operate the FPU in the precise exception mode. Some processors also have an imprecise exception mode in which floating-point performance is greater. Selecting the exception mode, when there is a choice, is a privileged implementation-specific operation.

## 2.5.1 Precise Exception Mode

In precise exception mode, an exception (trap) caused by a floating-point operation is precise. A precise trap occurs before the instruction that causes the trap, or any following instruction, completes and writes results. If desired, the software trap handler can resume execution of the interrupted instruction stream after handling the exception.

The cause bit field reports per-instruction exception conditions. The cause bits are written during each floating-point arithmetic operation to show the exception conditions that arose during the operation. The bits are set to 1 if the corresponding exception condition arises and 0 otherwise.

A floating-point trap is generated any time both a cause bit and the corresponding enable bit are set. This occurs either during the execution of a floating-point operation or by moving a value into the FCSR. There is no enable for Unimplemented Operation; this exception condition always generates a trap.

In a trap handler, the exception conditions that arose during the floating-point operation that trapped are reported in the cause field. Before returning from a floating-point interrupt or exception, or setting cause bits with a move to the FCSR, software must first clear the enabled cause bits by a move to the FCSR to prevent the trap from being retaken. User-mode programs can never observe enabled cause bits set. If this information is required in a user-mode handler, then it must be passed somewhere other than the status register.

For a floating-point operation that sets only non-enabled cause bits, no trap occurs and the default result defined by the IEEE standard is stored (see Table 2-4). When a floating-point operation does not trap, the program can see the exception conditions that arose during the operation by reading the cause field.

The flag bit field is a cumulative report of IEEE exception conditions that arise during instructions that complete; instructions that trap do not update the flag bits. The flag bits are set to 1 if the corresponding IEEE exception is raised and unchanged otherwise. There is no flag bit for the MIPS Uniplemented Operation exception condition. The flag bits are never cleared as a side effect of floating-point operations, but may be set or cleared by moving a new value into the FCSR.

## 2.5.2 Imprecise Exception Mode

In imprecise exception mode, an exception (trap) caused by an IEEE floating-point operation is imprecise (Unimplemented Operation exceptions must still be signaled precisely). An imprecise trap occurs at some point after the exception condition arises. In particular, it does not necessarily occur before the instruction that causes the exception, or following instructions, have completed and written results. The software trap handler can generally neither determine which instruction caused the trap nor continue execution of the interrupted instruction stream; it can record the trap that occurred and abort the program.

The meaning of the cause bit field when reading the FCSR is not defined. When a cause bit is written in the FCSR by moving data to it, the corresponding flag bit is also set.

All floating-point operations, whether they cause a trap or not, complete in the sense that they write a result and record exception condition bits in the flag field. When an IEEE exception condition arises during an operation, the default result defined by the IEEE standard is stored (see Table 2-4).

A floating-point trap is generated when an exception condition arises during a floating-point operation and the corresponding enable bit is set. A trap will also be generated when a value with corresponding cause and enable bits set is moved into the FCSR. There is no enable for Unimplemented Operation; this exception condition always generates a trap.

The flag bit field is a cumulative report of IEEE exception conditions that arise during instructions that complete. Because all instructions complete in this mode, unlike precise exception mode, the flag bits include exception conditions that cause traps. The flag bits are set to 1 if the corresponding IEEE exception is raised and unchanged otherwise. There is no flag bit for the MIPS Uniplemented Operation exception condition. The flag bits are never cleared as a side effect of floating-point operations, but may be set or cleared by moving a new value into the FCSR.

## 2.5.3 Exception Condition Definitions

The five exception conditions defined by the IEEE standard are described in this section. It also describes the MIPS-defined exception condition, Unimplemented Operation, that is used to signal a need for software emulation assistance for an instruction.

Normally an IEEE arithmetic operation can cause only one exception condition; the only case in which two exceptions can occur at the same time are inexact with overflow and inexact with underflow.

At the program's direction, an IEEE exception condition can either cause a trap or not. The IEEE standard specifies the result to be delivered in case the exception is not enabled and no trap is taken. The MIPS architecture supplies these results whenever the exception condition does not result in a precise trap (i.e. no trap or an imprecise trap). The default action taken depends on the type of exception condition, and in the case of the Overflow, the current rounding mode. The default result is mentioned in each description and summarized in Table 2-4.

Table 2-4 Default Result for IEEE Exceptions Not Trapped Precisely

Bit	Description	n Default Action
V	Invalid Operation	Supply a quiet NaN.
Z	Divide by zero	Supply a properly signed infinity.
U	Underflow	Supply a rounded result.
Ι	Inexact	Supply a rounded result. If caused by an overflow without the overflow trap enabled, supply the overflowed result.
О	Overflow	Depends on the rounding mode as shown below
	0 (RN)	Supply an infinity with the sign of the intermediate result.
	1 (RZ)	Supply the format's largest finite number with the sign of the intermediate result.
	2 (RP)	For positive overflow values, supply positive infinity. For negative overflow values, supply the format's most negative finite number.
	3 (RM)	for positive overflow values supply the format's largest finite number. For negative overflow values, supply minus infinity.

### (1) Invalid Operation exception

The invalid operation exception is signaled if one or both of the operands are invalid for the operation to be performed. The result, when the exception condition occurs without a precise trap, is a quiet NaN. The invalid operations are:

- One or both operands is a signaling NaN (except for the non-arithmetic MOV.fmt MOVT.fmt MOVF.fmt MOVN.fmt and MOVZ.fmt instructions)
- Addition or subtraction: magnitude subtraction of infinities, such as: (+∞) + (-∞) or (-∞) (-∞)
- Multiplication:  $0 \times \infty$ , with any signs
- Division: 0 / 0 or  $\infty / \infty$ , with any signs
- Square root: An operand less than 0 (-0 is a valid operand value).
- Conversion of a floating-point number to a fixed-point format when an overflow, or operand value of infinity or NaN, precludes a faithful representation in that format.
- Some comparison operations in which one or both of the operands is a QNaN value. The definition of the compare operation (C.cond.fmt) has tables showing the comparisons that do and do not signal the exception.

### (2) Division By Zero exception

The division by zero exception is signaled on an implemented divide operation if the divisor is zero and the dividend is a finite nonzero number. The result, when no precise trap occurs, is a correctly signed infinity. The divisions (0/0) and  $(\infty/0)$  do not cause the division by zero exception. The result of (0/0) is an Invalid Operation exception condition. The result of  $(\infty/0)$  is a correctly signed infinity.

### (3) Overflow exception

The overflow exception is signaled when what would have been the magnitude of the rounded floating-point result, were the exponent range unbounded, is larger than the destination format's largest finite number. The result, when no precise trap occurs, is determined by the rounding mode and the sign of the intermediate result as shown in Table 2-4

### (4) Underflow exception

Two related events contribute to underflow. One is the creation of a tiny non-zero result between  $\pm 2^{E\_{min}}$  which, because it is tiny, may cause some other exception later such as overflow on division. The other is extraordinary loss of accuracy during the approximation of such tiny numbers by denormalized numbers. The IEEE standard permits a choice in how these events are detected, but requires that they must be detected the same way for all operations.

The IEEE standard specifies that "tininess" may be detected either: "after rounding" (when a nonzero result computed as though the exponent range were unbounded would lie strictly between  $\pm 2^{E\_min}$ ), or "before rounding" (when a nonzero result computed as though both the exponent range and the precision were unbounded would lie strictly between  $\pm 2^{E\_min}$ ). The MIPS architecture specifies that tininess is detected after rounding.

The IEEE standard specifies that loss of accuracy may be detected as either "denormalization loss" (when the delivered result differs from what would have been computed if the exponent range were unbounded), or "inexact result" (when the delivered result differs from what would have been computed if both the exponent range and precision were unbounded). The MIPS architecture specifies that loss of accuracy is detected as inexact result.

When an underflow trap is not enabled, underflow is signaled only when both tininess and loss of accuracy have been detected. The delivered result might be zero, denormalized, or  $\pm 2^{E\_{min}}$ . When an underflow trap is enabled (via the FCSR enable field bit), underflow is signaled when tininess is detected regardless of loss of accuracy.

### (5) Inexact exception

If the rounded result of an operation is not exact or if it overflows without an overflow trap, then the inexact exception is signaled.

### (6) Unimplemented Operation exception

This MIPS defined (non-IEEE) exception is to provide software emulation support. The architecture is designed to permit a combination of hardware and software to fully implement the architecture. Operations that are not fully supported in hardware cause an Unimplemented Operation exception so that software may perform the operation. There is no enable bit for this condition; it always causes a trap. After the appropriate emulation or other operation is done in a software exception handler, the original instruction stream can be continued.

## 2.6 Functional Instruction Groups

The FPU instructions are divided into the following functional groups:

- Data Transfer
- Arithmetic
- Conversion
- Formatted Operand Value Move
- · Conditional Branch
- Miscellaneous

### 2.6.1 Data Transfer Instructions

The FPU has two separate register sets: coprocessor general registers and coprocessor control registers. The FPU has a load/store architecture; all computations are done on data held in coprocessor general registers. The control registers are used to control FPU operation. Data is transferred between registers and the rest of the system with dedicated load, store, and move instructions. The transferred data is treated as unformatted binary data; no format conversions are performed and, therefore, no IEEE floating-point exceptions can occur.

The supported transfer operations are:

All coprocessor loads and stores operate on naturally-aligned data items. An attempt to load or store to an address that is not naturally aligned for the data item will cause an Address Error exception. Regardless of byte-numbering order (endianness), the address of a word or doubleword is the smallest byte address among the bytes in the object. For a bigendian machine this is the most-significant byte; for a little-endian machine this is the least-significant byte.

The FPU has loads and stores using the usual register+offset addressing. For the FPU only, there are load and store instructions using register+register addressing.

MIPS I specifies that loads are delayed by one instruction and that proper execution must be insured by observing an instruction scheduling restriction. The instruction immediately following a load into an FPU register Fn must not use Fn as a source register. The time between the load instruction and the time the data is available is the "load delay slot". If no useful instruction can be put into the load delay slot, then a null operation (NOP) must be inserted.

In MIPS II, this instruction scheduling restriction is removed. Programs will execute correctly when the loaded data is used by the instruction following the load, but this may require extra real cycles. Most processors cannot actually load data quickly enough for immediate use and the processor will be forced to wait until the data is available. Scheduling load delay slots is desirable for performance reasons even when it is not necessary for correctness.

Table 2-5 FPU Loads and Stores Using Register + Offset Address Mode

Mnemonic	Description	Defined in
LWC1	Load Word to Floating-Point	MIPS I
SWC1	Store Word to Floating-Point	I
LDC1	Load Doubleword to Floating-Point	III
SDC1	Store Doubleword to Floating-Point	III

Table 2-6 FPU Loads and Stores Using Register + Register Address Mode

Mnemonic	Description	Defined in
LWXC1	Load Word Indexed to Floating-Point	MIPS IV
SWXC1	Store Word Indexed to Floating-Point	IV
LDXC1	Load Doubleword Indexed to Floating-Point	IV
SDXC1	Store Doubleword Indexed to Floating-Point	IV

Table 2-7 FPU Move To/From Instructions

Mnemonic	Description	Defined in
MTC1	Move Word To Floating-Point	MIPS I
MFC1	Move Word From Floating-Point	I
DMTC1	Doubleword Move To Floating-Point	III
DMFC1	Doubleword Move From Floating-Point	III
CTC1	Move Control Word To Floating-Point	I
CFC1	Move Control Word From Floating-Point	I

### 2.6.2 Arithmetic Instructions

The arithmetic instructions operate on formatted data values. The result of most floating-point arithmetic operations meets the IEEE standard specification for accuracy; a result which is identical to an infinite-precision result rounded to the specified format, using the current rounding mode. The rounded result differs from the exact result by less than one unit in the least-significant place (ulp).

Table 2-8 FPU IEEE Arithmetic Operations

Mnemonic	Description	Defined in
ADD.fmt	Floating-Point Add	MIPS I
SUB.fmt	Floating-Point Subtract	I
MUL.fmt	Floating-Point Multiply	I
DIV.fmt	Floating-Point Divide	I
ABS.fmt	Floating-Point Absolute Value	I
NEG.fmt	Floating-Point Negate	I
SQRT.fmt	Floating-Point Square Root	II
C.cond.fmt	Floating-Point Compare	I, IV

Two operations, Reciprocal Approximation (RECIP) and Reciprocal Square Root Approximation (RSQRT), may be less accurate than the IEEE specification. The result of RECIP differs from the exact reciprocal by no more than one ulp. The result of RSQRT differs by no more than two ulp. Within these error limits, the result of these instructions is implementation specific.

Table 2-9 FPU Approximate Arithmetic Operations

Mnemonic	Description	Defined in
RECIP.fmt	Floating-Point Reciprocal Approximation	MIPS IV
RSQRT.fmt	Floating-Point Reciprocal Square Root Approximation	IV

There are four compound-operation instructions that perform variations of multiply-accumulate: multiply two operands and accumulate to a third operand to produce a result. The accuracy of the result depends which of two alternative arithmetic models is used for the computation. The unrounded model is more accurate than a pair of IEEE operations and the rounded model meets the IEEE specification.

Table 2-10 FPU Multiply-Accumulate Arithmetic Operations

Mnemonic	Description	Defined in
MADD.fmt	Floating-Point Multiply Add	MIPS IV
MSUB.fmt	Floating-Point Multiply Subtract	IV
NMADD.fmt	Floating-Point Negative Multiply Add	IV
NMSUB.fmt	Floating-Point Negative Multiply Subtract	IV

### 2.6.3 Conversion Instructions

There are instructions to perform conversions among the floating-point and fixed-point data types. Each instruction converts values from a number of operand formats to a particular result format. Some convert instructions use the rounding mode specified in the Floating Control and Status Register (FCSR), others specify the rounding mode directly.

Table 2-11 FPU Conversion Operations Using the FCSR Rounding Mode

Mnemonic	Description	Defined in
CVT.S.fmt	Floating-Point Convert to Single Floating-Point	MIPS I, III
CVT.D.fmt	Floating-Point Convert to Double Floating-Point	I, III
CVT.W.fmt	Floating-Point Convert to Word Fixed-Point	I
CVT.L.fmt	Floating-Point Convert to Long Fixed-Point	III

Table 2-12 FPU Conversion Operations Using a Directed Rounding Mode

Mnemonic	Description	Defined in
ROUND.W.fmt	Floating-Point Round to Word Fixed-Point	II
ROUND.L.fmt	Floating-Point Round to Long Fixed-Point	III
TRUNC.W.fmt	Floating-Point Truncate to Word Fixed-Point	II
TRUNC.L.fmt	Floating-Point Truncate to Long Fixed-Point	III
CEIL.W.fmt	Floating-Point Ceiling to Word Fixed-Point	II
CEIL.L.fmt	Floating-Point Ceiling to Long Fixed-Point	III
FLOOR.W.fmt	Floating-Point Floor to Word Fixed-Point	II
FLOOR.L.fmt	Floating-Point Floor to Long Fixed-Point	III

### 2.6.4 Formatted Operand Value Move Instructions

These instructions all move formatted operand values among FPU general registers. A particular operand type must be moved by the instruction that handles that type. There are three kinds of move instructions:

- · Unconditional move
- · Conditional move that tests an FPU condition code
- Conditional move that tests a CPU general register value against zero

The conditional move instructions operate in a way that may be unexpected. They always force the value in the destination register to become a value of the format specified in the instruction. If the destination register does not contain an operand of the specified format before the conditional move is executed, the contents become undefined. There is more information in **2.4 Values in FP Registers** and in the individual descriptions of the conditional move instructions themselves.

Table 2-13 FPU Formatted Operand Move Instructions

Mnemonic	Description	Defined in
MOV.fmt	Floating-Point Move	MIPS I

Table 2-14 FPU Conditional Move on True/False Instructions

Mnemonic	Description	Defined in
MOVT.fmt	Floating-Point Move Conditional on FP True	MIPS IV
MOVF.fmt	Floating-Point Move Conditional on FP False	IV

Table 2-15 FPU Conditional Move on Zero/Nonzero Instructions

Mnemonic	Description	Defined in
MOVZ.fmt	Floating-Point Move Conditional on Zero	MIPS IV
MOVN.fmt	Floating-Point Move Conditional on Nonzero	IV

### 2.6.5 Conditional Branch Instructions

The FPU has PC-relative conditional branch instructions that test condition codes set by FPU compare instructions (C.cond.fmt).

All branches have an architectural delay of one instruction. When a branch is taken, the instruction immediately following the branch instruction, in the branch delay slot, is executed before the branch to the target instruction takes place. Conditional branches come in two versions that treat the instruction in the delay slot differently when the branch is not taken and execution falls through. The "branch" instructions execute the instruction in the delay slot, but the "branch likely" instructions do not (they are said to nullify it).

MIPS I defines a single condition code which is implicit in the compare and branch instructions. MIPS IV defines seven additional condition codes and includes the condition code number in the compare and branch instructions. The MIPS IV extension keeps the original condition bit as condition code zero and the extended encoding is compatible with the MIPS I encoding.

Table 2-16 FPU Conditional Branch Instructions

Mnemonic	Description	Defined in
BC1T	Branch on FP True	MIPS I, IV
BC1F	Branch on FP False	I, IV
BC1TL	Branch on FP True Likely	II, IV
BC1FL	Branch on FP False Likely	II, IV

### 2.6.6 Miscellaneous Instructions

### (1) CPU Conditional Move

There are instructions to move conditionally move one CPU general register to another based on an FPU condition code.

Table 2-17 CPU Conditional Move on FPU True/False Instructions

Mnemonic	Description	Defined in
MOVZ	Move Conditional on FP True	MIPS IV
MOVN	Move Conditional on FP False	IV

# 2.7 Valid Operands for FP Instructions

The floating-point unit arithmetic, conversion, and operand move instructions operate on formatted values with different precision and range limits and produce formatted values for results. Each representable value in each format has a binary encoding that is read from or stored to memory. The *fmt* or *fmt3* field of the instruction encodes the operand format required for the instruction. A conversion instruction specifies the result type in the *function* field; the result of other operations is the same format as the operands. The encoding of the *fmt* and *fmt3* fields is shown in Table 2-18.

- Compt	fmt3	Instruction	Size	<b>;</b>	data tema	
fmt	IMt3	Mnemonic	name	bits	data type	
0-15	-	Reserved				
16	0	S	single	32	floating-point	
17	1	D	double	64	floating-point	
18-19	2-3	Reserved				
20	4	W	word	32	fixed-point	
21	5	L	long 64		fixed-point	
22-31	6-7	Reserved				

Table 2-18 FPU Operand Format Field (fmt, fmt3) Decoding

Each type of arithmetic or conversion instruction is valid for operands of selected formats. A summary of the computational and operand move instructions and the formats valid for each of them is listed in Table 2-19. Implementations must support combinations that are valid either directly in hardware or through emulation in an exception handler.

The result of an instruction using operand formats marked "U" is not currently specified by this architecture and will cause an exception. They are available for future extensions to the architecture. The exact exception mechanism used is processor specific. Most implementations report this as an Unimplemented Operation for a Floating Point exception. Other implementations report these combinations as Reserved Instruction exceptions.

The result of an instruction using operand formats marked "i" are invalid and an attempt to execute such an instruction has an undefined result.

Table 2-19 Valid Formats for FPU Operations

		op	era	nd fi	mt	COP1	COP1X
Mnemonic	Operation	_	oat	fix		function	op4
	-	S	D	W	L	value	value
ABS	Absolute value	•	•	U	U	5	
ADD	Add	•	•	U	U	0	
C.cond	Floating-point compare	•	•	U	U	48 - 63	
CEIL.L,	Convert to longword fixed-point,	•		i	i	10 (14)	
(CEIL.W)	round toward +∞						
CVT.D	Convert to double floating-point	•	i	•	•	33	
CVT.L	Convert to longword fixed-point	•	•	i	i	37	
CVT.S	Convert to single floating-point	i	•	•	•	32	
CVT.W	Convert to 32-bit fixed-point	•	•	i	i	36	
DIV	Divide	•	•	U	U	3	
FLOOR.L, (FLOOR.W)	Convert to longword fixed-point, round toward -∞	•	•	i	i	11 (15)	
MADD	Multiply-Add	_	_	U	U		4
MOV	Move Register	•	•	i	i	6	4
MOVC	FP Move Conditional on condition	•		i	i	17	
MOVN	FP Move Conditional on GPR ≠ zero	•	•	i	i	19	
MOVZ	FP Move Conditional on GPR = zero	•	•	i	i	18	
MSUB	Multiply-Subtract	•	•	U	U	10	5
MUL	Multiply	•	•	U	U	2	3
NEG	Negate	•	•	U	U	~ 7	
NMADD	Negative multiply-Add	•	•	U	U	•	6
NMSUB	Negative multiply-Subtract	•	•	U	U		7
RECIP	Reciprocal approximation	•	•	U	U	21	•
ROUND.L,	Convert to longword fixed-point,						
(ROUND.W)	round to nearest/even	•	•	i	i	8 (12)	
RSQRT	Reciprocal square root	•		U	U	22	
	approximation	-	•				
SQRT	Square root	•	•	U	U	4	
SUB	Subtract	•	•	U	U	1	
TRUNC.L (TRUNC.W)	Convert to longword fixed-point, round toward zero	•	•	i	i	9 (13)	
Key:	• – Valid. U – Unimplemented or I	Rese	rvec	d.		i – Invalid	l.

# 2.8 Description of an Instruction

For the FPU instruction detail documentation, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lower-case. The instruction name (such as ADD, SUB, and so on) is shown in upper-case.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

In some instructions, the instruction subfields op and function can have constant 6-bit values. When reference is made to these instructions, upper-case mnemonics are used. For instance, in the floating-point ADD instruction we use op = COP1 and function = ADD. In

other cases, a single field has both fixed and variable subfields, so the name contains both upper and lower case characters. Bit encodings for mnemonics are shown at the end of this section, and are also included with each individual instruction.

## 2.9 Operation Notation Conventions and Functions

The instruction description includes an *Operation* section that describes the operation of the instruction in a pseudocode. The pseudocode and terms used in the description are described in **1.8 Operation Section Notation and Functions**.

# 2.10 Individual FPU Instruction Descriptions

The FP instructions are described in alphabetic order. See **1.7 Description of an Instruction** for a description of the information in each instruction description.

## Floating-Point Absolute Value

# **ABS.fmt**

MIPS I

	31 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	0 0 0 0 0	fs	fd	ABS 0 0 0 1 0 1
٠	6	5	5	5	5	6

Format: ABS.S fd, fs

ABS.D fd, fs

**Purpose:** To compute the absolute value of an FP value.

**Description:**  $fd \leftarrow absolute(fs)$ 

The absolute value of the value in FPR fs is placed in FPR fd. The operand and result are values in format fmt.

This operation is arithmetic; a NaN operand signals invalid operation.

### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

### Operation:

StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Unimplemented Operation** 

**Invalid Operation** 

# **ADD.fmt**

## Floating-Point Add

MIPS I

31	26	25	21	20	16	15	11	10	6	5		0
COP1 01000	1	fmt			ft	1	fs		fd	0	ADD 0 0 0 0 0	
6		5			5		5		5		6	

Format: ADD.S fd, fs, ft

ADD.D fd, fs, ft

**Purpose:** To add FP values.

**Description:**  $fd \leftarrow fs + ft$ 

The value in FPR ft is added to the value in FPR fs. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

### Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) + ValueFPR(ft, fmt))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Unimplemented Operation** 

**Invalid Operation** 

Inexact

Overflow

Underflow

### **Branch on FP False**

BC1F

31	26	25 21	20 18	1716	15	0
	OOP1 0001	BC 01000	сс	nd tf 0 0	offset	
	6	5	3	1 1	16	

Format: BC1F offset (cc = 0 implied) MIPS I BC1F cc, offset MIPS IV

**Purpose:** To test an FP condition code and do a PC-relative conditional branch.

**Description:** if (cc = 0) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit cc is false (0), branch to the effective target address after the instruction in the delay slot is executed

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

#### Restrictions:

**MIPS I, II, III:** There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None.

BC1F Branch on FP False

## Operation:

MIPS I, II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.


```
MIPS I
           I-1: condition \leftarrow COC[1] = tf
          I: target_offset\leftarrow (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
           I+1: if condition then
                       PC \leftarrow PC + target
                 endif
     MIPS II and MIPS III:
           I-1: condition \leftarrow COC[1] = tf
          I: target_offset\leftarrow (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
           I+1: if condition then
                       PC \leftarrow PC + target
                 else if nd then
                       NullifyCurrentInstruction()
                 endif
     MIPS IV:
           \mathbf{I:} \quad \text{condition} \leftarrow \mathsf{FCC}[\mathsf{cc}] = \mathsf{tf}
                 target\_offset \leftarrow (offset_{15})^{GPRLEN-(16+2)} \parallel offset \parallel 0^2
           I+1: if condition then
                       \mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{target}
                 else if nd then
                       NullifyCurrentInstruction()
                 endif
Exceptions:
     Coprocessor Unusable
     Reserved Instruction
     Floating-Point
           Unimplemented Operation
```

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

## **Branch on FP False Likely**

BC1FL



Format: BC1FL offset (cc = 0 implied) MIPS II
BC1FL cc, offset MIPS IV

**Purpose:** To test an FP condition code and do a PC-relative conditional branch; execute the

delay slot only if the branch is taken.

**Description:** if (cc = 0) then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit cc is false (0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

### **Restrictions:**

**MIPS II, III:** There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None.

# BC1FL

## **Branch on FP False Likely**

## Operation:

MIPS II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.


```
MIPS II and MIPS III:
          I-1: condition \leftarrow COC[1] = tf
         I: target_offset\leftarrow (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
          I+1: if condition then
                    PC \leftarrow PC + target
               else if nd then
                    NullifyCurrentInstruction()
               endif
     MIPS IV:
          I: condition \leftarrow FCC[cc] = tf
               target\_offset \leftarrow (offset_{15})^{GPRLEN-(16+2)} \parallel offset \parallel 0^2
          I+1: if condition then
                    PC \leftarrow PC + target
               else if nd then
                    NullifyCurrentInstruction()
               endif
Exceptions:
    Coprocessor Unusable
     Reserved Instruction
     Floating-Point
```

### **Programming Notes:**

**Unimplemented Operation** 

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

Branch on FP True BC1T



Format: BC1T offset (cc = 0 implied) MIPS I
BC1T cc, offset MIPS IV

**Purpose:** To test an FP condition code and do a PC-relative conditional branch.

**Description:** if (cc = 1) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit cc is true (1), branch to the effective target address after the instruction in the delay slot is executed

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

#### **Restrictions:**

**MIPS I, II, III:** There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None

BC1T Branch on FP True

## Operation:

MIPS I, II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.


```
MIPS I
           I-1: condition \leftarrow COC[1] = tf
          I: target \leftarrow (offset_{15})^{GPRLEN-(16+2)} \parallel offset \parallel 0^2
           I+1: if condition then
                      PC \leftarrow PC + target
                 endif
     MIPS II and MIPS III:
           I-1: condition \leftarrow COC[1] = tf
          \mathbf{I:} \quad \text{target} \leftarrow (\text{offset}_{15})^{\text{GPRLEN-(16+2)}} \parallel \text{offset} \parallel 0^2
           I+1: if condition then
                      PC \leftarrow PC + target
                 else if nd then
                      NullifyCurrentInstruction()
                 endif
     MIPS IV:
           I: condition \leftarrow FCC[cc] = tf target \leftarrow (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
           I+1: if condition then
                      PC ← PC + target
                 else if nd then
                      NullifyCurrentInstruction()
                 endif
Exceptions:
     Coprocessor Unusable
     Reserved Instruction
     Floating-Point
           Unimplemented Operation
```

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

## **Branch on FP True Likely**

**BC1TL** 



Format: BC1TL offset (cc = 0 implied) MIPS II
BC1TL cc, offset MIPS IV

**Purpose:** To test an FP condition code and do a PC-relative conditional branch; execute the

delay slot only if the branch is taken.

**Description:** if (cc = 1) then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the FP condition code bit cc is true (1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

### **Restrictions:**

**MIPS II, III:** There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

MIPS IV: None.

# **BC1TL**

## **Branch on FP True Likely**

## Operation:

MIPS II, and III define a single condition code; MIPS IV adds 7 more condition codes. This operation specification is for the general "Branch On Condition" operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
MIPS II and MIPS III:
     I-1: condition \leftarrow COC[1] = tf
     I: target \leftarrow (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
     I+1: if condition then
                  PC ← PC + target
            else if nd then
                  NullifyCurrentInstruction()
            endif
MIPS IV:
     \mathbf{I:} \quad \text{condition} \leftarrow \mathsf{FCC}[\mathsf{cc}] = \mathsf{tf}
            target \leftarrow (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
     I+1: if condition then
                  \mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{target}
            else if nd then
                  NullifyCurrentInstruction()
            endif
```

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Unimplemented Operation** 

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

## **Floating-Point Compare**

# C.cond.fmt

31 26	25 21	20 16	15 11	10 8	7 6	5 4	3 0	
COP1 010001	fmt	ft	fs	СС	0 0 0	FC 1 1	cond	
6	5	5	5	3	2	2	4	

Format: C.cond.S fs, ft (cc = 0 implied) MIPS I

C.cond.D fs, ft (cc = 0 implied)
C.cond.S cc, fs, ft
C.cond.D cc, fs, ft

MIPS IV

**Purpose:** To compare FP values and record the Boolean result in a condition code.

**Description:**  $cc \leftarrow fs \ compare\_cond ft$ 

The value in FPR fs is compared to the value in FPR ft; the values are in format fmt. The comparison is exact and neither overflows nor underflows. If the comparison specified by  $cond_{2...1}$  is true for the operand values, then the result is true, otherwise it is false. If no exception is taken, the result is written into condition code cc; true is 1 and false is 0.

If  $cond_3$  is set and at least one of the values is a NaN, an Invalid Operation condition is raised; the result depends on the FP exception model currently active.

Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid
Operation enable bit is set in the FCSR, no result is written and an Invalid Operation
exception is taken immediately. Otherwise, the Boolean result is written into condition
code cc.

There are four mutually exclusive ordering relations for comparing floating-point values; one relation is always true and the others are false. The familiar relations are *greater than*, *less than*, and *equal*. In addition, the IEEE floating-point standard defines the relation *unordered* which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

The comparison condition is a logical predicate, or equation, of the ordering relations such as "less than or equal", "equal", "not less than", or "unordered or equal". Compare distinguishes sixteen comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two FP values into equation. If the *equal* relation is true, for example, then all four example predicates above would yield a true result. If the *unordered* relation is true then only the final predicate, "unordered or equal" would yield a true result.

Logical negation of a compare result allows eight distinct comparisons to test for sixteen predicates as shown in Table 2-20. Each mnemonic tests for both a predicate and its logical negation. For each mnemonic, compare tests the truth of the first predicate. When the first predicate is true, the result is true as shown in the "if predicate is true" column (note that the False predicate is never true and False/True do not follow the normal pattern). When the first predicate is true, the second predicate must be false, and vice versa. The truth of the second predicate is the logical negation of the instruction result. After a compare instruction, test for the truth of the first predicate with the Branch on FP True (BC1T) instruction and the truth of the second with Branch on FP False (BC1F).

# **C.cond.fmt**

# **Floating-Point Compare**

Table 2-20 FPU Comparisons Without Special Operand Exceptions

Instr	Comparison Predicate					Compa CC R		Instr			
cond Mne-	name of predicate and logically negated predicate (abbreviation)		ela val			If pred-	Inv Op excp	cond	field		
monic		>	<	=	?	icate is true	if Q NaN	3	20		
F	False [this predicate is always False,	F	F	F	F	F			0		
	True (T) it never has a True result]	T	T	T	1.						
UN	Unordered	F	F	F	T	T			1		
	Ordered (OR)	T	T	T	F	F			1		
EQ	Equal	F	F	T	F	T			2		
	Not Equal (NEQ)	T	T	F	T	F					
UEQ	Unordered or Equal	F	F	T	T	T			3		
	Ordered or Greater than or Less than (OGL)	T	T	F	F	F	No	0	3		
OLT	Ordered or Less Than	F	T	F	F	T	NO	0	4		
	Unordered or Greater than or Equal (UGE)	T	F	T	T	F			4		
ULT	Unordered or Less Than	F	T	F	T	T			5		
	Ordered or Greater than or Equal (OGE)	T	F	T	F	F			3		
OLE	Ordered or Less than or Equal	F	T	T	F	T			6		
	Unordered or Greater Than (UGT)	T	F	F	T	F			0		
ULE	Unordered or Less than or Equal	F	T	T	T	T			7		
	Ordered or Greater Than (OGT)	T	F	F	F	F			7		
key: "	key: "?" = unordered, ">" = greater than, "<" = less than, "=" is equal," <b>T</b> " = True, "F" = False										

key: "T' = unordered, ">" = greater than, "<" = less than, "=" is equal," I" = True, "F" = False

There is another set of eight compare operations, distinguished by a  $cond_3$  value of 1, testing the same sixteen conditions. For these additional comparisons, if at least one of the operands is a NaN, including Quiet NaN, then an Invalid Operation condition is raised. If the Invalid Operation condition is enabled in the FCSR, then an Invalid Operation exception occurs.

## **Floating-Point Compare**

# C.cond.fmt

Table 2-21 FPU Comparisons With Special Operand Exceptions for QNaNs

Instr	Comparison Predicate					Compa CC R		Instr	
cond Mne-	name of predicate and logically negated predicate (abbreviation)		ela val			If pred-	Inv Op excp	cond	field
monic		>	<	=	?	icate is true	if Q NaN	3	20
SF	Signaling False [this predicate always False]	F	F	F			0		
	Signaling True (ST)	T	1,						
NGL	Not Greater than or Less than or Equal	F	F	F	T	T			1
E	Greater than or Less than or Equal (GLE)	T	T	T	F	F			
SEQ	Signaling Equal	F	F	T	F	T			2
	Signaling Not Equal (SNE)	F			<i>L</i>				
NGL	Not Greater than or Less than	F	F	T	Т	T			3
	Greater than or Less than (GL)	T	T	F	F	F	Yes	1	3
LT	Less than	F	Т	F	F	T	168	1	4
	Not Less Than (NLT)	T	F	T	T	F			4
NGE	Not Greater than or Equal	F	Т	F	T	T			5
	Greater than or Equal (GE)	T	F	T	F	F			)
LE	Less than or Equal	F	Т	T	F	T			6
	Not Less than or Equal (NLE)	T	F	F	T	F		0	
NGT	Not Greater than	F	Т	T	Т	T			7
	Greater than (GT)	Т	F	F	F	F			/

The instruction encoding is an extension made in the MIPS IV architecture. In previous architecture levels the cc field for this instruction must be 0.

The MIPS I architecture defines a single floating-point condition code, implemented as the coprocessor 1 condition signal (Cp1Cond) and the C bit in the FP *Control and Status* register. MIPS I, II, and III architectures must have the *cc* field set to 0, which is implied by the first format in the *Format* section.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. FP compare and conditional branch instructions specify the condition code bit to set or test. Both assembler formats are valid for MIPS IV.

# C.cond.fmt

## **Floating-Point Compare**

### Restrictions:

The fields fs and ft must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

**MIPS I, II, III:** There must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

### Operation:

```
if NaN(Value FPR(fs, fmt)) or NaN(ValueFPR(ft, fmt)) then
    less ← false
    equal ← false
    unordered \leftarrow true
    if t then
         SignalException(InvalidOperation)
    endif
else
    less ← ValueFPR(fs, fmt) < ValueFPR(ft, fmt)
    equal ← ValueFPR(fs, fmt) = ValueFPR(ft, fmt)
    unordered \leftarrow false
endif
condition \leftarrow (cond<sub>2</sub> and less) or (cond<sub>1</sub> and equal) or (cond<sub>0</sub> and unordered)
FCC[cc] \leftarrow condition
if cc = 0 then
    COC[1] \leftarrow condition
endif
```

### **Exceptions:**

Coprocessor Unusable
Reserved Instruction
Floating-Point
Unimplemented Operation
Invalid Operation

## **Floating-Point Compare**

# C.cond.fmt

### **Programming Notes:**

FP computational instructions, including compare, that receive an operand value of Signaling NaN, will raise the Invalid Operation condition. The comparisons that raise the Invalid Operation condition for Quiet NaNs in addition to SNaNs, permit a simpler programming model if NaNs are errors. Using these compares, programs do not need explicit code to check for QNaNs causing the *unordered* relation. Instead, they take an exception and allow the exception handling system to deal with the error when it occurs. For example, consider a comparison in which we want to know if two numbers are equal, but for which unordered would be an error.

```
# comparisons using explicit tests for QNaN
    c.eq.d $f2,$f4 # check for equal
    nop
    bc1t
            L2
                    # it is equal
    c.un.d $f2,$f4 # it is not equal, but might be unordered
            ERROR# unordered goes off to an error handler
# not-equal-case code here
# equal-case code here
L2:
# comparison using comparisons that signal QNaN
    c.seq.d $f2,$f4 # check for equal
    nop
    bc1t
            L2
                    # it is equal
    nop
# it is not unordered here...
# not-equal-case code here
#equal-case code here
L2:
```

# CEIL.L.fmt Floating-Point Ceiling Convert to Long Fixed-Point

31	26	25	21	20	16	15	11	10	6	5		0
COP1		fr	nt	0 0	0 0 0 0		fs		fd		CEIL.L 0 0 1 0 1 0	
6			5		5		5		5	•	6	

Format: CEIL.L.S fd, fs MIPS III

CEIL.L.D fd, fs

**Purpose:** To convert an FP value to 64-bit fixed-point, rounding up.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 64-bit long fixed-point format rounding toward  $+\infty$  (rounding mode 2). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ –1, is written to fd.

#### **Restrictions:**

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

### Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point

Invalid Operation Unimplemented Operation

Inexact Overflow

# Floating-Point Ceiling Convert to Word Fixed-Point CEIL.W.fmt

31	26	25	21	20	16	15	11	10	6	5		0
CO 0 1 0		fm	t	000	0 0 0	,	fs		fd		CEIL.W 0 0 1 1 1 0	
	3	5			5		5		5		6	

Format: CEIL.W.S fd, fs

CEIL.W.D fd, fs

**Purpose:** To convert an FP value to 32-bit fixed-point, rounding up.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 32-bit word fixed-point format rounding toward  $+\infty$  (rounding mode 2). The result is placed in FPR fd.

MIPS II

When the source value is Infinity, NaN, or rounds to an integer outside the range -2<sup>31</sup> to 2<sup>31</sup>-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ –1, is written to fd.

#### Restrictions:

The fields fs and fd must specify valid FPRs; fs for type fmt and fd for word fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

### Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

Invalid Operation


**Unimplemented Operation** 

Inexact

Overflow

# CFC1

## **Move Control Word from Floating-Point**



Format: CFC1 rt, fs MIPS I

**Purpose:** To copy a word from an FPU control register to a GPR.

**Description:**  $rt \leftarrow FP Control[fs]$ 

Copy the 32-bit word from FP (coprocessor 1) control register *fs* into GPR *rt*, sign-extending it if the GPR is 64 bits.

#### **Restrictions:**

There are only a couple control registers defined for the floating-point unit. The result is not defined if *fs* specifies a register that does not exist.

For MIPS I, MIPS II, and MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following CFC1.

Operation: MIPS I - III

I: temp  $\leftarrow$  FCR[fs]

I+1: GPR[rt] ← sign\_extend(temp)

Operation: MIPS IV

temp  $\leftarrow$  FCR[fs]

GPR[rt]← sign\_extend(temp)

### **Exceptions:**

Coprocessor Unusable

## **Move Control Word to Floating-Point**

CTC1

31	26	25	21	20	16	15	11	10	0
COP1 0 1 0 0 0	1	CT 0 0 1 1 0	)	ri	t	fs		00000000000	
6		5		5		5	•	11	

Format: CTC1 rt, fs MIPS I

**Purpose:** To copy a word from a GPR to an FPU control register.

**Description:** FP Control[fs]  $\leftarrow$  rt

Copy the low word from GPR rt into FP (coprocessor 1) control register fs.

Writing to control register 31, the *Floating-Point Control and Status Register* or FCSR, causes the appropriate exception if any cause bit and its corresponding enable bit are both set. The register will be written before the exception occurs.

### **Restrictions:**

There are only a couple control registers defined for the floating-point unit. The result is not defined if *fs* specifies a register that does not exist.

For MIPS I, MIPS II, and MIPS III, the contents of floating-point control register *fs* are undefined for the instruction immediately following CTC1.

## Operation: MIPS I - III

I: temp  $\leftarrow \text{GPR[rt]}_{31..0}$ 

 $I\text{+}1\text{:}\ FCR[fs] \leftarrow temp$ 

 $COC[1] \leftarrow FCR[31]_{23}$ 

### Operation: MIPS IV

temp  $\leftarrow$  GPR[rt]<sub>31..0</sub>

 $FCR[fs] \leftarrow temp$ 

 $COC[1] \leftarrow FCR[31]_{23}$ 

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Unimplemented Operation** 

Invalid Operation

Division-by-zero

Inexact

Overflow

Underflow

# **CVT.D.fmt**

## Floating-Point Convert to Double Floating-Point

MIPS I

MIPS III

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0		fmt		000	) )	fs		fd		1	CVT.D	
6		5		5	; )	5	,	5			6	

Format: CVT.D.S fd, fs

CVT.D.W fd, fs CVT.D.L fd. fs

**Purpose:** To convert an FP or fixed-point value to double FP.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt is converted to a value in double floating-point format rounded according to the current rounding mode in FCSR. The result is placed in FPR fd.

If *fmt* is S or W, then the operation is always exact.

### **Restrictions:**

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for double floating-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

### Operation:

StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Invalid Operation** 

**Unimplemented Operation** 

Inexact

Overflow

Underflow

## Floating-Point Convert to Long Fixed-Point

# **CVT.L.fmt**

31	26	25	21	20	16	15	11	10	6	5		0
COP1 01000	1	fmt		000	0 0 0	1	fs	fc	I	1	CVT.L 0 0 1 0 1	
6		5		5	5		5	5	,		6	

Format: CVT.L.S fd, fs

MIPS III

CVT.L.D fd, fs

**Purpose:** To convert an FP value to a 64-bit fixed-point.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

Convert the value in format *fmt* in FPR *fs* to long fixed-point format, round according to the current rounding mode in FCSR, and place the result in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active:

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ –1, is written to fd.

#### Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

### Operation:

StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Invalid Operation** 

**Unimplemented Operation** 

Inexact

Overflow

# **CVT.S.fmt**

## Floating-Point Convert to Single Floating-Point

MIPS I

MIPS III

31	26	25	21	20	16	15	11	10	6	5		0
COP1 01000	1	fmt		0 0	0 0 0		fs		fd		CVT.S 1 0 0 0 0 0	
6		5			 5		5		5		6	

Format: CVT.S.D fd, fs

CVT.S.W fd, fs CVT.S.L fd, fs

To convert an FP or fixed-point value to single FP.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt is converted to a value in single floating-point format rounded according to the current rounding mode in FCSR. The result is placed in FPR fd.

### Restrictions:

Purpose:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for single floating-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

### Operation:

StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Invalid Operation** 

**Unimplemented Operation** 

Inexact

Overflow

Underflow

### **Floating-Point Convert to Word Fixed-Point**

## **CVT.W.fmt**

MIPS I

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0		f	fmt	0 0	0 0 0 0		fs		fd		CVT.W 1 0 0 1 0 0	
6			5		5		5		5	•	6	

Format: CVT.W.S fd, fs

CVT.W.D fd, fs

**Purpose:** To convert an FP value to 32-bit fixed-point.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt is converted to a value in 32-bit word fixed-point format rounded according to the current rounding mode in FCSR. The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2<sup>31</sup> to 2<sup>31</sup>-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ –1, is written to fd.

#### **Restrictions:**

The fields fs and fd must specify valid FPRs; fs for type fmt and fd for word fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

**Invalid Operation** 

**Unimplemented Operation** 

Inexact

Overflow

## **DIV.fmt**

## **Floating-Point Divide**

MIPS I

:	31 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	ft	fs	fd	DIV 0 0 0 0 1 1
_	6	5	5	5	5	6

Format: DIV.S fd, fs, ft

DIV.D fd, fs, ft

**Purpose:** To divide FP values.

**Description:**  $fd \leftarrow fs / ft$ 

The value in FPR fs is divided by the value in FPR ft. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

### Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) / ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point

Inexact Unimplemented Operation

Division-by-zero Invalid Operation
Overflow Underflow

### **Doubleword Move From Floating-Point**

## DMFC1

31	26	25 21	20 16	15 11	10 0	
0	COP1 10001	DMF 00001	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	6	5	5	5	11	

Format: DMFC1 rt, fs MIPS III

**Purpose:** To copy a doubleword from an FPR to a GPR.

**Description:**  $rt \leftarrow fs$ 

The doubleword contents of FPR fs are placed into GPR rt.

If the coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR fs is held in an even/odd register pair. The low word is taken from the even register fs and the high word is from fs+1.

#### **Restrictions:**

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **2.3 Floating-Point Registers**.

For MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following DMFC1.

#### Operation: MIPS I - III

```
 \begin{split} \text{I:} & \text{ if SizeFGR()} = 64 \text{ then } \\ & \text{ data} \leftarrow \text{FGR[fs]} \\ & \text{ elseif fs}_0 = 0 \text{ then } \\ & \text{ data} \leftarrow \text{FGR[fs+1]} \text{ || FGR[fs]} \\ & \text{ else } \\ & \text{ UndefinedResult()} \\ & \text{ endif} \\ \textbf{I+1: GPR[rt]} \leftarrow \text{ data} \end{split}
```

### Operation: MIPS IV

```
\label{eq:sizeFGR} \begin{split} &\text{if SizeFGR}() = 64 \text{ then} & /* 64\text{-bit wide FGRs */} \\ &\text{data} \leftarrow \text{FGR[fs]} \\ &\text{elseif fs}_0 = 0 \text{ then} & /* \text{ valid specifier, 32-bit wide FGRs */} \\ &\text{data} \leftarrow \text{FGR[fs+1] || FGR[fs]} \\ &\text{else} & /* \text{ undefined for odd 32-bit FGRs */} \\ &\text{UndefinedResult()} \\ &\text{endif} \\ &\text{GPR[rt]} \leftarrow \text{data} \end{split}
```

#### **Exceptions:**

Reserved Instruction Coprocessor Unusable

## DMTC1

### **Doubleword Move To Floating-Point**

31 26	25 21	20 16	15 11	10 0
COP1 0 1 0 0 0 1	DMT 0 0 1 0 1	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
6	5	5	5	11

Format: DMTC1 rt, fs MIPS III

**Purpose:** To copy a doubleword from a GPR to an FPR.

**Description:**  $fs \leftarrow rt$ 

The doubleword contents of GPR rt are placed into FPR fs.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR *fs* is held in an even/odd register pair. The low word is placed in the even register *fs* and the high word is placed in *fs*+1.

#### **Restrictions:**

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **2.3 Floating-Point Registers**.

For MIPS III, the contents of FPR *fs* are undefined for the instruction immediately following DMTC1.

#### Operation: MIPS I - III

#### Operation: MIPS IV

```
\begin{array}{lll} \mbox{data} \leftarrow \mbox{GPR[rt]} \\ \mbox{if SizeFGR()} = \mbox{64 then} & /* \mbox{64-bit wide FGRs */} \\ \mbox{FGR[fs]} \leftarrow \mbox{data} \\ \mbox{elseif } \mbox{fs}_0 = \mbox{0 then} & /* \mbox{valid specifier, 32-bit wide FGRs */} \\ \mbox{FGR[fs+1]} \leftarrow \mbox{data}_{63..32} \\ \mbox{FGR[fs]} \leftarrow \mbox{data}_{31..0} \\ \mbox{else} & /* \mbox{undefined result for odd 32-bit FGRs */} \\ \mbox{UndefinedResult()} \\ \mbox{endif} \end{array}
```

### **Exceptions:**

Reserved Instruction Coprocessor Unusable

## Floating-Point Floor Convert to Long Fixed-Point FLOOR.L.fmt

31	26	25 21	20 16	15 11	10 6	5 0
1	COP1 1 0 0 0 1	fmt	0	fs	fd	FLOOR.L 0 0 1 0 1 1
	6	5	5	5	5	6

Format: FLOOR.L.S fd, fs

MIPS III

FLOOR.L.D fd, fs

**Purpose:** To convert an FP value to 64-bit fixed-point, rounding down.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 64-bit long fixed-point format rounding toward - $\infty$  (rounding mode 3). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ –1, is written to fd.

#### Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point

Invalid Operation Unimplemented Operation

Inexact Overflow

# FLOOR.W.fmt Floating-Point Floor Convert to Word Fixed-Point

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0	1	fn	nt	0.0	0		fs		fd		FLOOR.W 0 0 1 1 1 1	
6			5		5		5		5		6	

Format: FLOOR.W.S fd, fs

FLOOR.W.D fd, fs

**Purpose:** To convert an FP value to 32-bit fixed-point, rounding down.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 32-bit word fixed-point format rounding toward  $-\infty$  (rounding mode 3). The result is placed in FPR fd.

MIPS II

When the source value is Infinity, NaN, or rounds to an integer outside the range -2<sup>31</sup> to 2<sup>31</sup>-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ –1, is written to fd.

#### **Restrictions:**

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point

Invalid Operation Unimplemented Operation

Inexact Overflow

### **Load Doubleword to Floating-Point**

## LDC1

31	26	25	21	20	16	6 15 0	
LDC1		base		ft		offset	
6		5		5		16	

Format: LDC1 ft, offset(base)

MIPS III

**Purpose:** To load a doubleword from memory to an FPR.

**Description:**  $ft \leftarrow memory[base+offset]$ 

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *ft*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR ft is held in an even/odd register pair. The low word is placed in the even register ft and the high word is placed in ft+1.

#### Restrictions:

If ft does not specify an FPR that can contain a doubleword, the result is undefined; see **2.3 Floating-Point Registers**.

An Address Error exception occurs if EffectiveAddress<sub>2,0</sub>  $\neq$  0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### Operation:

```
 \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{if } \text{vAddr}_{2..0} \neq 0^3 \text{ then SignalException(AddressError)} \text{ endif} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{data} \leftarrow \text{LoadMemory(uncached, DOUBLEWORD, pAddr, vAddr, DATA)} \\ \text{if SizeFGR()} = 64 \text{ then} \qquad /* 64 \text{-bit wide FGRs */} \\ \text{FGR[ft]} \leftarrow \text{data} \\ \text{elseif } \text{ft}_0 = 0 \text{ then} \qquad /* \text{valid specifier, 32-bit wide FGRs */} \\ \text{FGR[ft+1]} \leftarrow \text{data}_{63..32} \\ \text{FGR[ft]} \leftarrow \text{data}_{31..0} \\ \text{else} \qquad /* \text{undefined result for odd 32-bit FGRs */} \\ \text{UndefinedResult()} \\ \text{endif} \end{array}
```

#### **Exceptions:**

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid Address Error

## LDXC1

### **Load Doubleword Indexed to Floating-Point**

31 2	26 25	21 20	16 15	11 10	6	5	0
COP1X 0 1 0 0 1 1	base	inde	ex 0	1	fd	LDXC1 0 0 0 0 0 1	
6	5	5	5		5	6	

Format: LDXC1 fd, index(base) MIPS IV

**Purpose:** To load a doubleword from memory to an FPR (GPR+GPR addressing).

**Description:**  $fd \leftarrow memory[base+index]$ 

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR fd is held in an even/odd register pair. The low word is placed in the even register fd and the high word is placed in fd+1.

#### Restrictions:

If fd does not specify an FPR that can contain a doubleword, the result is undefined; see **2.3 Floating-Point Registers**.

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress<sub>63.62</sub>  $\neq$  *base*<sub>63.62</sub>, the result is undefined.

An Address Error exception occurs if EffectiveAddress<sub>2,0</sub>  $\neq$  0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### Operation:

```
 \begin{array}{l} \text{vAddr} \leftarrow \text{GPR[base]} + \text{GPR[index]} \\ \text{if } \text{vAddr}_{2..0} \neq 0^3 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation} \text{ (vAddr, DATA, LOAD)} \\ \text{mem} \leftarrow \text{LoadMemory}(\text{unchched, DOUBLEWORD, pAddr, vAddr, DATA}) \\ \text{if SizeFGR()} = 64 \text{ then} \qquad /* 64 \text{-bit wide FGRs */} \\ \text{FGR[fd]} \leftarrow \text{data} \\ \text{elseif } \text{fd}_0 = 0 \text{ then} \qquad /* \text{valid specifier, 32-bit wide FGRs */} \\ \text{FGR[fd+1]} \leftarrow \text{data}_{63..32} \\ \text{FGR[fd]} \leftarrow \text{data}_{31..0} \\ \text{else} \qquad /* \text{ undefined result for odd 32-bit FGRs */} \\ \text{UndefinedResult()} \\ \text{endif} \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid Address Error Reserved Instruction Coprocessor Unusable

### Load Word to Floating-Point

## LWC<sub>1</sub>

31 26	25 21	20 16	15 0
LWC1 1 1 0 0 0 1	base	ft	offset
6	5	5	16

Format: LWC1 ft, offset(base)

MIPS I

**Purpose:** To load a word from memory to an FPR.

**Description:** ft ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register ft. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

If coprocessor 1 general registers are 64-bits wide, bits 63..32 of register *ft* become undefined. See **2.3 Floating-Point Registers**.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1..0</sub>  $\neq$  0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 32-bit Processors

```
    I: /* "mem" is aligned 64-bits from memory. Pick out correct bytes. */ vAddr ← sign_extend(offset) + GPR[base] if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) ← AddressTranslation (vAddr, DATA, LOAD) mem ← LoadMemory(uncached, WORD, pAddr, vAddr, DATA)
    I+1: FGR[ft] ← mem
```

#### **Operation:** 64-bit Processors

# LWC1

## **Load Word to Floating-Point**

## **Exceptions:**

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid Address Error

### **Load Word Indexed to Floating-Point**

## LWXC1

31 2	6 25 21	20 16	15 11	10 6	5 0
COP1X 0 1 0 0 1 1	base	index	0	fd	LWXC1 000000
6	5	5	5	5	6

Format: LWXC1 fd, index(base)

MIPS IV

**Purpose:** To load a word from memory to an FPR (GPR+GPR addressing).

**Description:** fd ← memory[base+index]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

If coprocessor 1 general registers are 64-bits wide, bits 63..32 of register *fd* become undefined. See **2.3 Floating-Point Registers**.

#### Restrictions:

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress<sub>63.62</sub>  $\neq$  *base*<sub>63.62</sub>, the result is undefined.

An Address Error exception occurs if EffectiveAddress<sub>1,0</sub>  $\neq$  0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### Operation:

#### **Exceptions:**

TLB Refill, TLB Invalid Address Error Reserved Instruction Coprocessor Unusable

## MADD.fmt

### Floating-Point Multiply Add

31	26	25 21	20 16	15 11	10 6	5 3	2 0
	COP1X 0 1 0 0 1 1	fr	ft	fs	fd	MADD 100	fmt
	6	5	5	5	5	3	3

Format: MADD.S fd, fr, fs, ft

fd, fr, fs, ft MIPS IV

MADD.D fd, fr, fs, ft

**Purpose:** To perform a combined multiply-then-add of FP values.

**Description:**  $fd \leftarrow (fs \times ft) + fr$ 

The value in FPR fs is multiplied by the value in FPR ft to produce a product. The value in FPR fr is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in **2.6.2 Arithmetic Instructions**.

#### Restrictions:

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

### Operation:

 $vfr \leftarrow ValueFPR(fr, fmt)$   $vfs \leftarrow ValueFPR(fs, fmt)$  $vft \leftarrow ValueFPR(ft, fmt)$ 

StoreFPR(fd, fmt, vfr + vfs \* vft)

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point

> Inexact Invalid Operation

Unimplemented Operation Overflow

Underflow

## **Move Word From Floating-Point**

## MFC1

31	26	25	21	20	16	15	11	10	0
COP1 0 1 0 0 0	1	MF 0000	0	rt		f	s	0	
6		5		5		ļ	5	11	

Format: MFC1 rt, fs MIPS I

**Purpose:** To copy a word from an FPU (CP1) general register to a GPR.

 $\textbf{Description:} \quad \text{rt} \leftarrow \text{fs}$ 

The low word from FPR fs is placed into the low word of GPR rt. If GPR rt is 64 bits wide, then the value is sign extended. See **2.3 Floating-Point Registers**.

#### Restrictions:

For MIPS I, MIPS II, and MIPS III the contents of GPR rt are undefined for the instruction immediately following MFC1.

Operation: MIPS I - III

I: word  $\leftarrow FGR[fs]_{31..0}$ 

 $I\text{+}1\text{:}\;\mathsf{GPR}[\mathsf{rt}] \leftarrow \mathsf{sign}\_\mathsf{extend}(\mathsf{word})$ 

Operation: MIPS IV

 $\begin{array}{ll} word & \leftarrow \mathsf{FGR[fs]}_{31..0} \\ \mathsf{GPR[rt]} \leftarrow \mathsf{sign\_extend(word)} \end{array}$ 


**Exceptions:** 

Coprocessor Unusable

## **MOV.fmt**

## Floating-Point Move

MIPS I



Format: MOV.S fd, fs

MOV.D fd, fs

**Purpose:** To move an FP value between FPRs.

**Description:**  $fd \leftarrow fs$ 

The value in FPR fs is placed into FPR fd. The source and destination are values in format fmt.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, fmt, ValueFPR(fs, fmt))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented Operation

### **Move Conditional on FP False**

# **MOVF**

31 26	25 2	21 20 18	17	16 1	15 1	11 10 6	5 C
SPECIAL	rs	СС	0	tf	rd	0	MOVCI
000000			0	0	iu	00000	000001
6	5	3	1	1	5	5	6

Format: MOVF rd, rs, cc MIPS IV

**Purpose:** To test an FP condition code then conditionally move a GPR.

**Description:** if (cc = 0) then  $rd \leftarrow rs$ 

If the floating-point condition code specified by cc is zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

### Operation:

```
\label{eq:active} \begin{split} \text{active} \leftarrow & \mathsf{FCC[cc]} = \mathsf{tf} \\ \text{if active then} \\ & \mathsf{GPR[rd]} \leftarrow \mathsf{GPR[rs]} \\ \text{endif} \end{split}
```

### **Exceptions:**

Reserved Instruction Coprocessor Unusable

## **MOVF.fmt**

## Floating-Point Move Conditional on FP False

MIPS IV

31	26	25	21	20 18	17	16	15	11 1	10 6	5	0
	COP1 1 0 0 0 1	fmt		CC	0	tf O	fs		fd	MOVCF 0 1 0 0 0 1	
	6	5		3	1	1	5		5	6	

Format: MOVF.S fd, fs, cc

MOVF.D fd, fs, cc

**Purpose:** To test an FP condition code then conditionally move an FP value.

**Description:** if (cc = 0) then  $fd \leftarrow fs$ 

If the floating-point condition code specified by cc is zero, then the value in FPR fs is placed into FPR fd. The source and destination are values in format fmt.

If the condition code is not zero, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### Restrictions:

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

```
if FCC[cc] = tf then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

### Floating-Point Move Conditional on Not Zero

## **MOVN.fmt**

MIPS IV

31 20	6 25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	rt	fs	fd	MOVN 0 1 0 0 1 1
6	5	5	5	5	6

Format: MOVN.S fd, fs, rt

MOVN.D fd, fs, rt

**Purpose:** To test a GPR then conditionally move an FP value.

**Description:** if  $(rt \neq 0)$  then  $fd \leftarrow fs$ 

If the value in GPR rt is not equal to zero then the value in FPR fs is placed in FPR fd. The source and destination are values in format fmt.

If GPR rt contains zero, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

## **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

## **MOVT**

## **Move Conditional on FP True**

31 26	25 21	20 18	17	16	15	11 1	10 6	5	)
SPECIAL 0 0 0 0 0 0	rs	СС	0	tf 1	rd		0	MOVCI 0 0 0 0 0 1	
6	5	3	1	1	5		5	6	_

Format: MOVT rd, rs, cc MIPS IV

**Purpose:** To test an FP condition code then conditionally move a GPR.

**Description:** if (cc = 1) then  $rd \leftarrow rs$ 

If the floating-point condition code specified by cc is one then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

### Operation:

 $\begin{aligned} \text{if FCC[cc]} &= \text{tf then} \\ &\quad \text{GPR[rd]} \leftarrow \text{GPR[rs]} \\ &\quad \text{endif} \end{aligned}$ 

### **Exceptions:**

Reserved Instruction Coprocessor Unusable

## Floating-Point Move Conditional on FP True

## **MOVT.fmt**

31 26	25 21	20 18	17	16	15 11	10 6	5 0	1
COP1 0 1 0 0 0 1	fmt	CC	0	tf 1	fs	fd	MOVCF 0 1 0 0 0 1	
6	5	3	1	1	5	5	6	

Format: MOVT.S fd, fs, cc

MIPS IV

MOVT.D fd, fs, cc

**Purpose:** To test an FP condition code then conditionally move an FP value.

**Description:** if (cc = 1) then  $fd \leftarrow fs$ 

If the floating-point condition code specified by cc is one then the value in FPR fs is placed into FPR fd. The source and destination are values in format fmt.

If the condition code is not one, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

```
if FCC[cc] = tf then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

## **MOVZ.fmt**

## Floating-Point Move Conditional on Zero

MIPS IV

31	26	25 21	20 16	15 11	10 6	5 0
	COP1 1 0 0 0 1	fmt	rt	fs	fd	MOVZ 0 1 0 0 1 0
	6	5	5	5	5	6

Format: MOVZ.S fd, fs, rt

MOVZ.D fd, fs, rt

**Purpose:** To test a GPR then conditionally move an FP value.

**Description:** if (rt = 0) then  $fd \leftarrow fs$ 

If the value in GPR rt is equal to zero then the value in FPR fs is placed in FPR fd. The source and destination are values in format fmt.

If GPR rt is not zero, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes undefined.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:


```
if GPR[rt] = 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point Unimplemented operation

### Floating-Point Multiply Subtract

## MSUB.fmt



Format: MSUB.S fd, fr, fs, ft

MIPS IV

MSUB.D fd, fr, fs, ft

Purpose: To perform a combined multiply-then-subtract of FP values.

Description:  $fd \leftarrow (fs \times ft) - fr$ 

> The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The value in FPR fr is subtracted from the product. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

> The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in 2.6.2 Arithmetic Instructions.

#### **Restrictions:**

The fields fr, fs, ft, and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-**Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format fmt; see 2.7 Valid Operands for FP Instructions. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

#### Operation:

vfr ← ValueFPR(fr, fmt) vfs ← ValueFPR(fs, fmt) vft ← ValueFPR(ft, fmt)

StoreFPR(fd, fmt, (vfs \* vft) - vfr)

#### **Exceptions:**

Reserved Instruction Coprocessor Unusable Floating-Point

> Inexact **Invalid Operation**

Underflow

**Unimplemented Operation** Overflow

## MTC1

## Move Word to Floating-Point

31	26	25	21	20	16	15	11	10		0
COP1 0 1 0 0 0		M7 0 0 1	-	rt		fs		0 0 0	0	
6		5		5		5	•		11	

Format: MTC1 rt, fs MIPS I

**Purpose:** To copy a word from a GPR to an FPU (CP1) general register.

**Description:**  $fs \leftarrow rt$ 

The low word in GPR *rt* is placed into the low word of floating-point (coprocessor 1) general register *fs*. If coprocessor 1 general registers are 64-bits wide, bits 63..32 of register *fs* become undefined. See **2.3 Floating-Point Registers**.

#### **Restrictions:**

For MIPS I, MIPS II, and MIPS III the value of FPR *fs* is undefined for the instruction immediately following MTC1.

### Operation: MIPS I - III

```
\begin{split} \textbf{I:} & \text{data} \leftarrow \text{GPR[rt]}_{31..0} \\ \textbf{I+1:} & \text{if SizeFGR()} = 64 \text{ then} \qquad /* 64 \text{-bit wide FGRs */} \\ & \text{FGR[fs]} \leftarrow \text{ undefined}^{32} \mid\mid \text{data} \\ & \text{else} \qquad /* 32 \text{-bit wide FGRs */} \\ & \text{FGR[fs]} \leftarrow \text{ data} \\ & \text{endif} \end{split}
```

### Operation: MIPS IV

```
\begin{array}{ll} \text{data} \leftarrow \text{GPR[rt]}_{31..0} \\ \text{if SizeFGR()} = 64 \text{ then} & /* 64 \text{-bit wide FGRs */} \\ & \text{FGR[fs]} \leftarrow \text{ undefined}^{32} \mid\mid \text{data} \\ \text{else} & /* 32 \text{-bit wide FGRs */} \\ & \text{FGR[fs]} \leftarrow \text{ data} \\ \text{endif} \end{array}
```

### **Exceptions:**

Coprocessor Unusable

## **Floating-Point Multiply**

## **MUL.fmt**

MIPS I

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0	1	f	mt		ft		fs		fd	0	MUL 0 0 0 1 0	
6			5		5		5		5		6	

Format: MUL.S fd, fs, ft

MUL.D fd, fs, ft

**Purpose:** To multiply FP values.

**Description:**  $fd \leftarrow fs \times ft$ 

The value in FPR *fs* is multiplied by the value in FPR *ft*. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR *fd*. The operands and result are values in format *fmt*.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

### Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) \* ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction Floating-Point

Inexact Unimplemented Operation

Invalid Operation Overflow

Underflow

## **NEG.fmt**

## **Floating-Point Negate**

MIPS I

31	26	25	21	20	16	15	11	10	6	5		0
COP1 01000	1		fmt	0 0	0 0 0 0		fs		fd		NEG 000111	
6		•	5		5		5	•	5		6	

Format: NEG.S fd, fs

NEG.D fd, fs

**Purpose:** To negate an FP value.

**Description:**  $fd \leftarrow - (fs)$ 

The value in FPR fs is negated and placed into FPR fd. The value is negated by changing the sign bit value. The operand and result are values in format fmt.

This operation is arithmetic; a NaN operand signals invalid operation.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))

#### **Exceptions:**

Coprocessor Unusable
Reserved Instruction
Floating-Point
Unimplemented Operation
Invalid Operation

### Floating-Point Negative Multiply Add

## NMADD.fmt

31	26	25	21	20	16	15	11	10	6	5	3	2	0
COP 0 1 0 0		f	r	ft		fs	i		fd	NM/		fm	nt
6			5	5		5			5	- (	3	3	3

Format: NMADD.S fd, fr, fs, ft MIPS IV

NMADD.D fd, fr, fs, ft

Purpose: To negate a combined multiply-then-add of FP values.

Description:  $fd \leftarrow -((fs \times ft) + fr)$ 

> The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The value in FPR fr is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in FCSR, negated by changing the sign bit, and placed into FPR fd. The operands and result are values in format fmt.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in 2.6.2 Arithmetic Instructions.

#### **Restrictions:**

The fields fr, fs, ft, and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-**Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format fint; see 2.7 Valid Operands for FP Instructions. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

#### Operation:

vfr ← ValueFPR(fr, fmt) vfs ← ValueFPR(fs, fmt) vft ← ValueFPR(ft, fmt) StoreFPR(fd, fmt, -(vfr + vfs \* vft))

**Exceptions:** 

Coprocessor Unusable

Reserved Instruction

Floating-Point


Inexact **Invalid Operation** 

Underflow

**Unimplemented Operation** Overflow

## **NMSUB.fmt**

## Floating-Point Negative Multiply Subtract



Format: NMSUB.S fd, fr, fs, ft

**MIPS IV** 

NMSUB.D fd, fr, fs, ft

**Purpose:** To negate a combined multiply-then-subtract of FP values.

**Description:**  $fd \leftarrow -((fs \times ft) - fr)$ 

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The value in FPR ft is subtracted from the product. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, negated by changing the sign bit, and placed into FPR fd. The operands and result are values in format ftmt.

The accuracy of the result depends which of two alternative arithmetic models is used by the implementation for the computation. The numeric models are explained in **2.6.2 Arithmetic Instructions**.

#### **Restrictions:**

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

#### Operation:

vfr ← ValueFPR(fr, fmt)
vfs ← ValueFPR(fs, fmt)
vft ← ValueFPR(ft, fmt)
StoreFPR(fd, fmt, -((vfs \* vft) - vfr))

#### **Exceptions:**

Reserved Instruction Coprocessor Unusable Floating-Point

Inexact Invalid Operation Unimplemented Operation Overflow

Underflow

#### **Prefetch Indexed**

## (R10000 only) PREFX

31	26	25	21	20	16	15	1	11	10	6	5	0
COP1X 0 1 0 0 1	1	bas	se	index			hint		0 0 0 0	0	PRE 0 0 1	
6		5		5		5	5		5	•	6	

Format: PREFX hint, index(base)

MIPS IV

**Purpose:** To prefetch locations from memory (GPR+GPR addressing).

**Description:** prefetch\_memory[base+index]

PREFX adds the contents of GPR *index* to the contents of GPR *base* to form an effective byte address. It advises that data at the effective address may be used in the near future. The *hint* field supplies information about the way that the data is expected to be used.

PREFX is an advisory instruction. It may change the performance of the program. For all *hint* values, it neither changes architecturally-visible state nor alters the meaning of the program. An implementation may do nothing when executing a PREFX instruction.

If MIPS IV instructions are supported and enabled and Coprocessor 1 is enabled (allowing access to CP1X), PREFX does not cause addressing-related exceptions. If it raises an exception condition, the exception condition is ignored. If an addressing-related exception condition is raised and ignored, no data will be prefetched. Even if no data is prefetched in such a case, some action that is not architecturally-visible, such as writeback of a dirty cache line, might take place.

PREFX will never generate a memory operation for a location with an uncached memory access type (see **1.6 Memory Access Types**).

If PREFX results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

PREFX enables the processor to take some action, typically prefetching the data into cache, to improve program performance. The action taken for a specific PREFX instruction is both system and context dependent. Any action, including doing nothing, is permitted that does not change architecturally-visible state or alter the meaning of a program. It is expected that implementations will either do nothing or take an action that will increase the performance of the program.

For a cached location, the expected, and useful, action is for the processor to prefetch a block of data that includes the effective address. The size of the block, and the level of the memory hierarchy it is fetched into are implementation specific.

## PREFX (R10000 only)

### **Prefetch Indexed**

The *hint* field supplies information about the way the data is expected to be used. No *hint* value causes an action that modifies architecturally-visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action. The defined *hint* values and the recommended prefetch action are shown in the table below. The *hint* table may be extended in future implementations.

Table 2-22 Values of Hint Field for Prefetch Instruction

Value	Name	Data use and desired prefetch action
0	load	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	store	Data is expected to be stored or modified. Fetch data as if for a store.
2-3		Not yet defined.
4	load_streamed	Data is expected to be loaded (not modified) but not reused extensively; it will "stream" through cache.  Fetch data as if for a load and place it in the cache so that it will not displace data prefetched as "retained".
5	store_streamed	Data is expected to be stored or modified but not reused extensively; it will "stream" through cache.  Fetch data as if for a store and place it in the cache so that it will not displace data prefetched as "retained".
6	load_retained	Data is expected to be loaded (not modified) and reused extensively; it should be "retained" in the cache.  Fetch data as if for a load and place it in the cache so that it will not be displaced by data prefetched as "streamed".
7	store_retained	Data is expected to be stored or modified and reused extensively; it should be "retained" in the cache.  Fetch data as if for a store and place it in the cache so that will not be displaced by data prefetched as "streamed".
8-31		Not yet defined.

#### **Restrictions:**

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress<sub>63.62</sub>  $\neq$  *base*<sub>63.62</sub>, the result of the instruction is undefined.

#### Operation:

vAddr ← GPR[base] + GPR[index]
(pAddr, uncached) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(uncached, pAddr, vAddr, DATA, hint)

#### **Exceptions:**

Reserved Instruction Coprocessor Unusable

### **Prefetch Indexed**

# (R10000 only) PREFX

### **Programming Notes:**

Prefetch can not prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It will not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

#### **Implementation Notes:**

It is recommended that a reserved *hint* field value either cause a default prefetch action that is expected to be useful for most cases of data use, such as the "load" *hint*, or cause the instruction to be treated as a NOP.

## **RECIP.fmt**

## **Reciprocal Approximation**

31 26	25 2°	1 20 16	15 11	10 6	5 0	
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0	fs	fd	RECIP 0 1 0 1 0 1	
6	5	5	5	5	6	

Format: RECIP.S fd, fs

MIPS IV

RECIP.D fd, fs

**Purpose:** To approximate the reciprocal of an FP value (quickly).

**Description:**  $fd \leftarrow 1.0 / fs$ 

The reciprocal of the value in FPR fs is approximated and placed into FPR fd.

The operand and result are values in format fmt.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating-Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than one unit in the least-significant place (ulp).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

#### Restrictions:

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, fmt, 1.0 / valueFPR(fs, fmt))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction

Floating-Point

Inexact Unimplemented Operation

Division-by-zero Invalid Operation

Overflow Underflow

### Floating-Point Round to Long Fixed-Point

## ROUND.L.fmt

31	26	25	21	20	16	15	11	10	6	5		0
COP 0 1 0 0			fmt	0 0	0 0 0 0		fs		fd		ROUND.L 0 0 1 0 0 0	
6			5		5		5		5		6	

Format: ROUND.L.S fd, fs

**MIPS III** 

ROUND.L.D fd, fs

**Purpose:** To convert an FP value to 64-bit fixed-point, rounding to nearest.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 64-bit long fixed-point format rounding to nearest/even (rounding mode 0). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ –1, is written to fd.

#### **Restrictions:**

The fields fs and fd must specify valid FPRs; fs for type fmt and fd for long fixed-point; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction

Floating-Point

Inexact Unimplemented Operation

Overflow Invalid Operation

## ROUND.W.fmt

## Floating-Point Round to Word Fixed-Point

31	26	25	21	20	16	15	11	10	6	5		0
COP1 01000	1		fmt	0 0	0 0 0 0		fs		fd		ROUND.W 0 0 1 1 0 0	
6			5		5		5		5		6	

Format: ROUND.W.S fd, fs

MIPS II

ROUND.W.D fd, fs

**Purpose:** To convert an FP value to 32-bit fixed-point, rounding to nearest.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 32-bit word fixed-point format rounding to nearest/even (rounding mode 0). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range -2<sup>31</sup> to 2<sup>31</sup>-1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ –1, is written to fd.

#### Restrictions:

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction

Floating-Point

Inexact Unimplemented Operation

Invalid Operation Overflow

### **Reciprocal Square Root Approximation**

## **RSQRT.fmt**

31 2	26 25	5 21	20 16	15 11	10	6 5	5 0	
COP1 010001		fmt	0 0 0 0 0 0	fs	fd		RSQRT 010110	
6		5	5	5	5	•	6	

Format: RSQRT.S fd, fs

**MIPS IV** 

RSQRT.D fd, fs

**Purpose:** To approximate the reciprocal of the square root of an FP value (quickly).

**Description:**  $fd \leftarrow 1.0 / sqrt(fs)$ 

The reciprocal of the positive square root of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating-Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than two units in the least-significant place (ulp).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

#### Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, fmt, 1.0 / SquareRoot(valueFPR(fs, fmt)))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction

Floating-Point

Inexact Unimplemented Operation
Division-by-zero Invalid Operation

Overflow Underflow

## SDC1

### **Store Doubleword from Floating-Point**

31	26	25 21	20 16	15 0
	SDC1 1 1 1 1 0 1	base	ft	offset
	6	5	5	16

Format: SDC1 ft, offset(base)

MIPS III

**Purpose:** To store a doubleword from an FPR to memory.

**Description:** memory[base+offset]  $\leftarrow$  ft

The 64-bit doubleword in FPR ft is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR ft is held in an even/odd register pair. The low word is taken from the even register ft and the high word is from ft+1.

#### Restrictions:

If ft does not specify an FPR that can contain a doubleword, the result is undefined; see **2.3 Floating-Point Registers**.

An Address Error exception occurs if EffectiveAddress<sub>2,0</sub>  $\neq$  0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### Operation:

#### **Exceptions:**

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid TLB Modified Address Error

### Store Doubleword Indexed from Floating-Point

## SDXC1

31 26	5 25 21	20 16	15 11	10 6	5 0
COP1X 0 1 0 0 1 1	base	index	fs	0	SDXC1 0 0 1 0 0 1
6	5	5	5	5	6

Format: SDXC1 fs, index(base)

**MIPS IV** 

**Purpose:** To store a doubleword from an FPR to memory (GPR+GPR addressing).

**Description:** memory[base+index]  $\leftarrow$  fs

The 64-bit doubleword in FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

If coprocessor 1 general registers are 32-bits wide (a native 32-bit processor or 32-bit register emulation mode in a 64-bit processor), FPR fs is held in an even/odd register pair. The low word is taken from the even register fs and the high word is from fs+1.

#### **Restrictions:**

If *fs* does not specify an FPR that can contain a doubleword, the result is undefined; see **2.3 Floating-Point Registers**.

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress<sub>63.62</sub>  $\neq$  *base*<sub>63.62</sub>, the result is undefined.

An Address Error exception occurs if EffectiveAddress<sub>2,0</sub>  $\neq$  0 (not doubleword-aligned).

MIPS IV: The low-order 3 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### Operation:

```
 \begin{array}{l} v \text{Addr} \leftarrow \text{GPR[base]} + \text{GPR[index]} \\ \text{if } v \text{Addr}_{2..0} \neq 0^3 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation}(v \text{Addr, DATA, STORE}) \\ \text{if SizeFGR()} = 64 \text{ then} \qquad /* 64 \text{-bit wide FGRs */} \\ \text{data} \leftarrow \text{FGR[fs]} \\ \text{elseif } fs_0 = 0 \text{ then} \qquad /* valid \text{ specifier, } 32 \text{-bit wide FGRs */} \\ \text{data} \leftarrow \text{FGR[fs+1]} \mid\mid \text{FGR[fs]} \\ \text{else} \qquad /* \text{ undefined for odd } 32 \text{-bit FGRs */} \\ \text{UndefinedResult()} \\ \text{endif} \\ \text{StoreMemory(uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable

## **SQRT.fmt**

## **Floating-Point Square Root**

MIPS II

31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0	1	fmt		0 0	0 0 0	1	fs	1	fd		SQRT 000100	
6		5			5		5		5	•	6	

Format: SQRT.S fd, fs

SQRT.D fd, fs

**Purpose:** To compute the square root of an FP value.

**Description:**  $fd \leftarrow SQRT(fs)$ 

The square root of the value in FPR fs is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operand and result are values in format fmt.

If the value in FPR fs corresponds to -0, the result will be -0.

#### Restrictions:

If the value in FPR fs is less than 0, an Invalid Operation condition is raised.

The fields fs and fd must specify FPRs valid for operands of type fmt; see 2.3 Floating-Point Registers. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))


#### **Exceptions:**

Coprocessor Unusable
Reserved Instruction
Floating-Point
Unimplemented Operation
Invalid Operation
Inexact

# **Floating-Point Subtract**

# SUB.fmt

MIPS I



Format: SUB.S fd, fs, ft

SUB.D fd, fs, ft

**Purpose:** To subtract FP values.

**Description:**  $fd \leftarrow fs - ft$ 

The value in FPR ft is subtracted from the value in FPR fs. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fint.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operands must be values in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If they are not, the result is undefined and the value of the operand FPRs becomes undefined.

#### Operation:

StoreFPR (fd, fmt, ValueFPR(fs, fmt) - ValueFPR(ft, fmt))

## **Exceptions:**

Coprocessor Unusable Reserved Instruction

Floating-Point

Inexact Unimplemented Operation


Invalid Operation Overflow

Underflow

# SWC1

## **Store Word from Floating-Point**

MIPS I



Format: SWC1 ft, offset(base)

**Purpose:** To store a word from an FPR to memory.

**Description:** memory[base+offset]  $\leftarrow$  ft

The low 32-bit word from FPR ft is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1 0</sub>  $\neq$  0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### **Operation:** 32-bit Processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] if vAddr<sub>1..0</sub> \neq 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) data \leftarrow FGR[ft] StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
```

#### **Operation:** 64-bit Processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] if vAddr<sub>1..0</sub> \neq 0<sup>2</sup> then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> / (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>)) bytesel \leftarrow vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>) /* the bytes of the word are moved into the correct byte lanes */ if SizeFGR() = 64 then /* 64-bit wide FGRs */ data \leftarrow 0<sup>32-8*bytesel</sup> || FGR[ft]<sub>31..0</sub> || 0<sup>8*bytesel</sup>/* top or bottom wd of 64-bit data */ else /* 32-bit wide FGRs */ data \leftarrow 0<sup>32-8*bytesel</sup> || FGR[ft] || 0<sup>8*bytesel</sup>/* top or bottom wd of 64-bit data */ endif StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
```

#### **Exceptions:**

Coprocessor unusable Reserved Instruction TLB Refill, TLB Invalid TLB Modified Address Error

## Store Word Indexed from Floating-Point

# SWXC1

31 26	5 25 21	20 16	15 11	10 6	5 0
COP1X 0 1 0 0 1 1	base	index	fs	0	SWXC1 001000
6	5	5	5	5	6

Format: SWXC1 fs, index(base)

**MIPS IV** 

**Purpose:** To store a word from an FPR to memory (GPR+GPR addressing).

**Description:** memory[base+index] ← fs

The low 32-bit word from FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

#### **Restrictions:**

The Region bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress<sub>63..62</sub>  $\neq$  *base*<sub>63..62</sub>, the result is undefined.

An Address Error exception occurs if EffectiveAddress<sub>1..0</sub>  $\neq$  0 (not word-aligned).

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

#### Operation:

```
 \begin{array}{l} v \text{Addr} \leftarrow \text{GPR[base]} + \text{GPR[index]} \\ \text{if } v \text{Addr}_{1..0} \neq 0^2 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation}(\text{vAddr, DATA, STORE}) \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..3}} \parallel (\text{pAddr}_{2..0} \text{ xor (ReverseEndian} \parallel 0^2)) \\ \text{bytesel} \leftarrow \text{vAddr}_{2..0} \text{ xor (BigEndianCPU} \parallel 0^2) \\ \text{/* the bytes of the word are moved into the correct byte lanes */} \\ \text{if SizeFGR()} = 64 \text{ then} & \text{/* 64-bit wide FGRs */} \\ \text{data} \leftarrow 0^{32\text{-}8\text{*bytesel}} \parallel \text{FGR[fs]}_{31..0} \parallel 0^{8\text{*bytesel/*}} \text{top or bottom wd of 64-bit data */} \\ \text{else} & \text{/* 32-bit wide FGRs */} \\ \text{data} \leftarrow 0^{32\text{-}8\text{*bytesel}} \parallel \text{FGR[fs]} \parallel 0^{8\text{*bytesel/*}} \text{top or bottom wd of 64-bit data */} \\ \text{endif} \\ \text{StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid TLB Modified Address Error Reserved Instruction Coprocessor Unusable

# **TRUNC.L.fmt**

# **Floating-Point Truncate to Long Fixed-Point**

MIPS III

3	1 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	0	fs	fd	TRUNC.L 0 0 1 0 01
	6	5	5	5	5	6

Format: TRUNC.L.S fd, fs

TRUNC.L.D fd, fs

**Purpose:** To convert an FP value to 64-bit fixed-point, rounding toward zero.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 64-bit long fixed-point format rounding toward zero (rounding mode 1). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ –1, is written to fd.

#### **Restrictions:**

The fields *fs and fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Floating-Point

Inexact Unimplemented Operation

Invalid Operation Overflow

## **Floating-Point Truncate to Word Fixed-Point**

# TRUNC.W.fmt

3	31 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	0	fs	fd	TRUNC.W 0 0 1 1 0 1
_	6	5	5	5	5	6

Format: TRUNC.W.S fd, fs

MIPS II

TRUNC.W.D fd, fs

**Purpose:** To convert an FP value to 32-bit fixed-point, rounding toward zero.

**Description:**  $fd \leftarrow convert\_and\_round(fs)$ 

The value in FPR fs in format fmt, is converted to a value in 32-bit word fixed-point format using rounding toward zero (rounding mode 1)). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The result depends on the FP exception model currently active.

• Precise exception model: The Invalid Operation flag is set in the FCSR. If the Invalid Operation enable bit is set in the FCSR, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ –1, is written to fd.

#### **Restrictions:**

The fields fs and fd must specify valid FPRs; fs for type fmt and fd for word fixed-point; see **2.3 Floating-Point Registers**. If they are not valid, the result is undefined.

The operand must be a value in format *fmt*; see **2.7 Valid Operands for FP Instructions**. If it is not, the result is undefined and the value of the operand FPR becomes undefined.

#### Operation:

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction

Floating-Point

Inexact Invalid Operation


Overflow Unimplemented Operation

## 2.11 FPU Instruction Formats


An FPU instruction is a single 32-bit aligned word. The distinct FP instruction layouts are shown in Figure 2-16. Variable information is in lower-case labels, such as "offset". Upper-case labels and any numbers indicate constant data. A table follows all the layouts that explains the fields used in them. Note that the same field may have different names in different instruction layout pictures. The field name is mnemonic to the function of that field in the instruction layout. The opcode tables and the instruction decode discussion use the canonical field names: opcode, fmt, nd, tf, and function. The other fields are not used for instruction decode.

Figure 2-16 FPU Instruction Formats


Immediate: load/store using register + offset addressing.




Register: 2-register and 3-register formatted arithmetic operations.



Register Immediate: data transfer -- CPU  $\leftrightarrow$  FPU register.



Condition code, Immediate: conditional branches on FPU cc using PC + offset.



Register to Condition Code: formatted FP compare.





Figure 2-16 (cont.) FPU Instruction Formats


Condition Code, Register FP: FPU register move-conditional on FP cc.

31	26	25 21	20 18	17	16	15	11	10	6	5	0
СОР	1	fmt	сс	0	tf	fs		fd		MOVCF	
6		5	5	1	1	5		5		6	


Register-4: 4-register formatted arithmetic operations.



Register Index: Load/store using register + register addressing.



Register Index hint: Prefetch using register + register addressing.



Condition Code, Register Integer: CPU register move-conditional on FP cc.

31 26	25 21	20 18	<u>17</u>	16	15 11	10 6	5 0
SPECIAL	rs	СС	0	tf	rd	0	MOVCI
6	5	5	1	1	5	5	6

Figure 2-16 (cont.) FPU Instruction Formats

BC	Branch Conditional instruction subcode (op=COP1)
base	CPU register: base address for address calculations
COP1	Coprocessor 1 primary opcode value in op field.
COPIX	Coprocessor 1 eXtended primary opcode value in op field.
cc	condition code specifier. For architecture levels prior to MIPS IV it must be zero.
fd	FPU register: destination (arithmetic, loads, move-to) or source (stores, move-from)
fmt	destination and/or operand type ("format") specifier
fr	FPU register: source
fs	FPU register: source
ft	FPU register: source (for stores, arithmetic) or destination (for loads)
function	function field specifying a function within a particular op operation code.
function: op4 + fmt3	op4 is a 3-bit function field specifying which 4-register arithmetic operation for COP1X, fmt3 is a 3-bit field specifying the format of the operands and destination. The combinations are shown as several distinct instructions in the opcode tables.
hint	hint field made available to cache controller for prefetch operation
index	CPU register, holds index address component for address calculations
MOVC	Value in function field for conditional move. There is one value for the instruction with op=COP1, another for the instruction with op=SPECIAL.
nd	nullify delay. If set, branch is Likely and delay slot instruction is not executed. This must be zero for MIPS I.
offset	signed offset field used in address calculations
op	primary operation code (COP1, COP1X, LWC1, SWC1, LDC1, SDC1, SPECIAL)
PREFX	Value in function field for prefetch instruction for op=COP1X
rd	CPU register: destination
rs	CPU register: source
rt	CPU register: source / destination
SPECIAL	SPECIAL primary opcode value in op field.
sub	Operation subcode field for COP1 register immediate mode instructions.
tf	true/false. The condition from FP compare is tested for equality with tf bit.

# 2.12 FPU (CP1) Instruction Opcode Bit Encoding

This section describes the encoding of the Floating-Point Unit (FPU) instructions for the four levels of the MIPS architecture, MIPS I through MIPS IV. Each architecture level includes the instructions in the previous level; MIPS IV includes all instructions in MIPS I, MIPS II, and MIPS III. This section presents eight different views of the instruction encoding.

- Separate encoding tables for each architecture level.
- A MIPS IV encoding table showing the architecture level at which each opcode was originally defined and subsequently modified (if modified).
- Separate encoding tables for each architecture revision showing the changes made during that revision.

#### 2.12.1 Instruction Decode

Instruction field names are printed in **bold** in this section.

The primary **opcode** field is decoded first. The **opcode** values LWC1, SWC1, LDC1, and SDC1 fully specify FPU load and store instructions. The **opcode** values *COP1*, *COP1X*, and *SPECIAL* specify instruction classes. Instructions within a class are further specified by values in other fields.

#### (1) COP1 Instruction Class

The **opcode**=COP1 instruction class encodes most of the FPU instructions. The class is further decoded by examining the **fmt** field. The **fmt** values fully specify the CPU  $\leftrightarrow$  FPU register move instructions and specify the S, D, W, L, and BC instruction classes.

The **opcode**= $COP1 + \mathbf{fmt} = BC$  instruction class encodes the conditional branch instructions. The class is further decoded, and the instructions fully specified, by examining the **nd** and **tf** fields.

The **opcode**= $COP1 + \mathbf{fmt} = (S, D, W, \text{ or } L)$  instruction classes encode instructions that operate on formatted (typed) operands. Each of these instruction classes is further decoded by examining the **function** field. With one exception the **function** values fully specify instructions. The exception is the MOVCF instruction class.

The **opcode**= $COP1 + \mathbf{fmt} = (S \text{ or } D) + \mathbf{function} = MOVCF$  instruction class encodes the MOVT *fmt* and MOVF *fmt* conditional move instructions (to move FP values based on FP condition codes). The class is further decoded, and the instructions fully specified, by examining the **tf** field.

### (2) COP1X Instruction Class

The **opcode**=*COP1X* instruction class encodes the indexed load/store instructions, the indexed prefetch, and the multiply accumulate instructions. The class is further decoded, and the instructions fully specified, by examining the **function** field.

<sup>†</sup> An exception to this rule is that the reserved, but never implemented, Coprocessor 3 instructions were removed or changed to another use starting in MIPS III.

#### (3) SPECIAL Instruction Class

The **opcode**=*SPECIAL* instruction class is further decoded by examining the **function** field. The only **function** value that applies to FPU instruction encoding is the *MOVCI* instruction class. The remainder of the **function** values encode CPU instructions.


The **opcode**=*SPECIAL* + **function**=*MOVCI* instruction class encodes the MOVT and MOVF conditional move instructions (to move CPU registers based on FP condition codes). The class is further decoded, and the instructions fully specified, by examining the **tf** field.

#### 2.12.2 Instruction Subsets of MIPS III and MIPS IV Processors

MIPS III processors, such as the R4200, R4300, and R4400, have a processor mode in which only the MIPS II instructions are valid. The MIPS II encoding table describes the MIPS II-only mode.

MIPS IV processors, such as the R5000 and R10000, have processor modes in which only the MIPS II or MIPS III instructions are valid. The MIPS II encoding table describes the MIPS III-only mode. The MIPS III encoding table describes the MIPS III-only mode.

Table 2-23 FPU (CP1) Instruction Encoding - MIPS I Architecture Instructions encoded by the **opcode** field.



			31	26 _2	5 21				0
			0 =	pcode <i>COP1</i>	fmt				
fmt		bits 2321							
b	its	0	1	2	3	4	5	6	7
25	24	000	001	010	011	100	101	110	111
0	00	MFC1	*	CFC1	*	MTC1	*	CTC1	*
1	01	ВСδ	*	*	*	*	*	*	*
2	10	<i>S</i> δ	Dδ	*	*	<i>W</i> δ	*	*	*
3	11	*	*	*	*	*	*	*	*





Table 2-23 (cont.) FPU (CP1) Instruction Encoding - MIPS I Architecture Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, or W

31 26 25 21								0	
enc	oding	g when		pcode	fmt				function
fmt	t = S		=	COP1	= S				Turiction
									_
fun	ction	bits 20							
b	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	*	ABS	MOV	NEG
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	* CVT.D		*	*	CVT.W	*	*	*
5	101	* *		*	*	*	*	*	*
6	6 110 C.F α C.UN α		C.EQ α	C.UEQ α	C.OLT α	C.ULT α	C.OLE α	C.ULE α	
7	7 111 C.SF α C.NGLE α		C.SEQ α	C.NGL α	C.LT α	C.NGE α	C.LE α	C.NGT α	
			31	26 2	25 21				0
	encoding when			pcode	fmt			ſ	
fmt = D				COP1	= D				function
fun	ction	bits 20		I				<u>-</u>	
function bits		0	1	2	3	4	5	6	7
	53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	*	ABS	MOV	NEG
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	*	*	*	CVT.W	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F α	C.UN α	C.EQ α	C.UEQ α	C.OLT α	C.ULT α	C.OLE α	C.ULE α
7	111	C.SF α	C.NGLE		_	C.LT α	C.NGE α	C.LE $\alpha$	C.NGT α
	111	C.SI W	C.I.VOLL V	C.DEQ W	C.I. (GE W	C.ET W	C.I. (GE W	C.EE W	c.r.or w
					.=				
enc	oding	g when	31	26 2				г	0
fmt	t = W		'	pcode = <i>COP1</i>	fmt = <i>W</i>				function
		•		- COI I	_ vv				
		bits 20							
	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	*	*	*	*	*	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

Table 2-24 FPU (CP1) Instruction Encoding - MIPS II Architecture Instructions encoded by the **opcode** field.



			31	26 _2	25 21				0
			=	opcode = <i>COP1</i>	fmt				
fi	mt	bits 2321							
b	its	0	1	2	3	4	5	6	7
25	24	000	001	010	011	100	101	110	111
0	00	MFC1	*	CFC1	*	MTC1	*	CTC1	*
1	01	ВСδ	*	*	*	*	*	*	*
2	10	<i>S</i> δ	Dδ	*	*	Wδ	*	*	*
3	11	*	*	*	*	*	*	*	*





Table 2-24 (cont.) FPU (CP1) Instruction Encoding - MIPS II Architecture Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, or W

			-		-				
enc	rodina	g when	31 Or	26 25 ocode	fmt			Г	0
	t = S	5 WHCH	=	COP1	= S				function
	- ~								
fur	nction	bits 20							
_	oits	0	1	2	3	4	5	6	7
4	53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	*	*	*	*	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4			CVT.D	*	*	CVT.W	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F α	C.UN α	C.EQ α	C.UEQ α	C.OLT α	C.ULT α	C.OLE α	C.ULE α
_7	111	C.SF α	C.NGLE α	C.SEQ α	C.NGL α	C.LT α	C.NGE α	C.LE α	C.NGT α
encoding when									0
	t = D	g wnen		ocode	fmt				function
IIII	t = D		=	COP1	= D				function
fur	nction	bits 20		•	•			·	
<u> </u>	oits	0	1	2	3	4	5	6	7
4	53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	*	*	*	*	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	*	*	*	CVT.W	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F α	C.UN α	C.EQ α	C.UEQ α	C.OLT a	C.ULT α	C.OLE α	C.ULE α
_7	111	C.SF α	C.NGLE α	C.SEQ α	C.NGL α	C.LT α	C.NGE α	C.LE α	C.NGT α
			31	26 25	21				0
	_	g when	or	ocode	fmt				
fm	t = W			COP1	= W				function
fur	ection	bits 20		· · · · · · · · · · · · · · · · · · ·	 				
_	oits	0	1	2	3	4	5	6	7
	53	000	001	010	011	100	101	110	111
0	000	*	*	*	*	*	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

Table 2-25 FPU (CP1) Instruction Encoding - MIPS III Architecture Instructions encoded by the **opcode** field.



			31	26 2	5 21				0
			0 =	pcode <i>COP1</i>	fmt				
fi	mt	bits 2321							
b	its	0	1	2	3	4	5	6	7
25	24	000	001	010	011	100	101	110	111
0	00	MFC1	DMFC1	CFC1	*	MTC1	DMTC1	CTC1	*
1	01	ВСδ	*	*	*	*	*	*	*
2	10	<i>S</i> δ	Дδ	*	*	<i>W</i> δ	<i>L</i> δ	*	*
3	11	*	*	*	*	*	*	*	*





Table 2-25 (cont.) FPU (CP1) Instruction Encoding - MIPS III Architecture Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, W, or L

31 26 25 21 0										
and	rodina	g when		opcode	1	fmt			ī	Ť
	t = S	g when		= COP1		= S				function
1111	ι – 5				<u> </u>	- S			L	
_		l								
	ction	bits 20				_		_		_
	oits 53	0	1	2		3	4	5	6	7
		000	001	010		011	100	101	110	111
0	000	ADD	SUB	MUL		DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L	TRUNC.L		-	FLOOR.L	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	*	*		*	*	*	*	
3	011	*	*	*		*	*	*	*	*
4	100	*	CVT.D	*		*	CVT.W	CVT.L	*	*
5	101	*	*	*		*	*	*	*	*
6	110	C.F α	C.UN α	C.EQ o		C.UEQ α	C.OLT α	C.ULT α	C.OLE α	
_7	111 C.SF $\alpha$ C.NGLE $\alpha$ C.SEQ $\alpha$		α	C.NGL α	C.LT α	C.NGE α	C.LE α	C.NGT α		
		1	31	26	25	21				0
	•	g when		opcode		fmt				:
fm	t = D			COP1		= D				function
fur	ection	bits 20			-					
_	oits	0	1	2		3	4	5	6	7
	53	000	001	010		011	100	101	110	111
			1	_						
0	000	ADD	SUB	MUL		DIV	SQRT	ABS	MOV	NEG NEG
1	001	ROUND.L *	TRUNC.L	CEIL.L	-	FLOOR.L *	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	*	*		*	*	*	*	*
3	011								*	
4	100	CVT.S	*	*		*	CVT.W	CVT.L		*
5	101	*	*	*		*	*	*	*	*
6	110	C.F α	C.UN α	C.EQ o		C.UEQ α	C.OLT α	C.ULT α	C.OLE α	
_7	111	C.SF α	C.NGLE	x C.SEQ	α	C.NGL aα	C.LT α	C.NGE α	C.LE α	C.NGT α
ana	odin	r whon	31	26	25	21				0
	t = W	g when		opcode		fmt				function
1111	ι — <i>νν</i>	OI L	=	= <i>COP1</i>	=	W, L				Tunction
fur	ection	bits 20								
_	oits	0	1	2		3	4	5	6	7
	53	000	001	010		011	100	101	110	111
0	000	*	*	*		*	*	*	*	*
1	001	*	*	*	+	*	*	*	*	*
2	010	*	*	*		*	*	*	*	*
3	010	*	*	*	+	*	*	*	*	*
4	100	CVT.S	CVT.D	*	+	*	*	*	*	*
	100	*	*	*		*	*	*	*	*
5		*	*	*	+	*	*	*	*	*
6	110	*	*		+	*	*	*	*	*
7	111	*	*	*	*		*	*	*	*

Table 2-26 FPU(CP1) Instruction Encoding - MIPS IV Architecture Instructions encoded by the **opcode** field.



			31	26 2	5 21				0
			O  =	code COP1	fmt				
fi	mt	bits 2321							
b	its	0	1	2	3	4	5	6	7
25	24	000	001	010	011	100	101	110	111
0	00	MFC1	DMFC1	CFC1	*	MTC1	DMTC1	CTC1	*
1	01	ВСδ	*	*	*	*	*	*	*
2	10	<i>S</i> δ	Dδ	*	*	Wδ	<i>L</i> δ	*	*
_3	11	*	*	*	*	*	*	*	*





Table 2-26 (cont.) FPU (CP1) Instruction Encoding - MIPS IV Architecture Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, W, or L

encodir fmt = S	g when		ocode 25	fmt			Т	0	
fmt = S	-			11111					
function			COP1	= S				function	
			0011	5			L		
	-								
bits								_	
F 2	0	1	2	3	4	5	6	7	
53	000	001	010	011	100	101	110	111	
0 000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG	
1 001	ROUND.L	TRUNC.L	CEIL.L	FLOOR.L	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W	
2 010	*	MOVCF δ	MOVZ	MOVN	*	RECIP	RSQRT		
3 011	*	*	*	*	*	*	*	*	
4 100	*	CVT.D	*	*	CVT.W	CVT.L	*	*	
5 101	*	*	*	*	*	*	*	*	
6 110	C.F α	C.UN α	C.EQ α	C.UEQ α	C.OLT α	C.ULT α	C.OLE α	C.ULE α	
7 111	C.SF α	C.NGLE α	C.SEQ α	C.NGL α	C.LT α	C.NGE α	C.LE α	C.NGT α	
31 26 25 21 0									
	g when		ocode	fmt			T		
fmt = L	)		COP1	= D				function	
function									
bits	0	1	2	3	4	5	6	7	
53	000	001	010	011	100	101	110	111	
0 000		SUB	MUL	DIV	SQRT	ABS	MOV	NEG	
1 001	ROUND.L	TRUNC.L	CEIL.L	FLOOR.L	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W	
2 010	*	MOVCF δ	MOVZ	MOVN	*	RECIP	RSQRT		
3 011	*	*	*	*	*	*	*	*	
4 100	CVT.S	*	*	*	CVT.W	CVT.L	*	*	
5 101	*	*	*	*	*	*	*	*	
6 110	C.F α	C.UN α	C.EQ α	C.UEQ α	C.OLT α	C.ULT α	C.OLE α	C.ULE α	
7 111	C.SF α	C.NGLE α	C.SEQ α	C.NGL α	C.LT α	C.NGE α	C.LE α	C.NGT α	
		•						•	
		31	26 2	5 21				0	
	-						Γ		
fmt = V	or L							function	
	7			, —			<u>L</u>		
	_		_	_		_	_	_	
bits								7	
							110	111	
								*	
1 001	*	*	*	*	*	*	*	*	
2 010	*	*	*	*	*	*	*	*	
3 011	*	*	*	*	*	*	*	*	
4 100	CVT.S	CVT.D	*	*	*	*	*	*	
5 101	*	*	*	*	*	*	*	*	
5 101	*	*	*	*	*	*	*	*	
6 110	·	· .							
$fmt = V$ $\begin{array}{c} \text{function} \\ \text{bits} \\ 53 \\ 0 000 \end{array}$	bits 20 0 000	1 001 *	26 20 DCODE COP1	fmt = W, L 3 011 *	4 100 *	5 101 *	*		


Table 2-26 (cont.) FPU (CP1) Instruction Encoding - MIPS IV Architecture Instructions encoded by the **function** field when opcode=COP1X.

			31	26				_	5 0
			O  = 0	pcode COP1X					function
fur	ction	bits 20							
-1	oits	0	1	2	3	4	5	6	7
5	53	000	001	010	011	100	101	110	111
0	000	LWXC1	LDXC1	*	*	*	*	*	*
1	001	SWXC1	SDXC1	*	*	*	*	*	PREFX
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	MADD.S	MADD.D	*	*	*	*	*	*
5	101	MSUB.S	MSUB.D	*	*	*	*	*	*
6	110	NMADD.S	NMADD.D	*	*	*	*	*	*
_7	111	NMSUB.S	NMSUB.D	*	*	*	*	*	*

Instructions encoded by the **tf** field when opcode=COPI, fmt = S or D, and function=MOVCF.



Instruction class encoded by the **function** field when opcode=SPECIAL.



Instructions encoded by the **tf** field when opcode = SPECIAL and function=MOVCI.






Table 2-27 Architecture Level In Which FPU Instructions are Defined or Extended

The architecture level in which each MIPS IVencoding was defined is indicated by a subscript 1, 2, 3, or 4 (for architecture level I, II, III, or IV). If an instruction or instruction class was later extended, the extending level is indicated after the defining level.

Instructions encoded by the opcode field.



Instructions encoded by the **fmt** field when opcode=*COP1*.






Table 2-27 (cont.) Architecture Level (I-IV) In Which FPU Instructions are Defined or Extended Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, W, or L

encoding when opcode fmt function = *COP1* = Sfmt = Sfunction bits 2..0 Architecture level is shown by a subscript 1, 2, 3, or 4. 7 bits 0 2 3 4 5 1 6 5..3 000 001 010 011 100 101 110 111 0 000 ADD<sub>1</sub> SUB<sub>1</sub> MUL 1 DIV<sub>1</sub> SQRT 2 ABS<sub>1</sub> MOV<sub>1</sub> NEG<sub>1</sub> CEIL.L 3 ROUND.L<sub>3</sub> TRUNC.L 3 FLOOR.L<sub>3</sub> CEIL.W 2 FLOOR.W 2 1 001 ROUND.W 2 TRUNC.W 2 MOVCF 4 MOVN<sub>4</sub> 2 010 MOVZ<sub>4</sub> RECIP 4 RSQRT<sub>4</sub> 3 011 \* 1 CVT.D<sub>1,3</sub> 4 100 CVT.W<sub>1</sub> CVT.L<sub>3</sub> 5 101 \* 1 \* 1 C.F 1, 4 C.UN 1, 4 C.EQ <sub>1, 4</sub> C.UEQ<sub>1,4</sub> C.OLT 1, 4 C.ULT <sub>1, 4</sub> C.OLE 1.4 C.ULE 1, 4 6 110 C.SEQ<sub>1,4</sub> 7 111 C.SF<sub>1.4</sub> C.NGLE<sub>1.4</sub> C.NGL<sub>1.4</sub> C.LT 1, 4 C.NGE 1 4 C.LE<sub>14</sub> C.NGT<sub>1,4</sub> 26 25 21 0 encoding when opcode fmt function fmt = D= COP1= Dfunction bits 2..0 Architecture level is shown by a subscript 1, 2, 3, or 4. 7 bits 0 1 2 3 4 5 6 5..3 000 001 010 011 100 101 110 111 0 000 ADD SUB<sub>1</sub> MUL<sub>1</sub> DIV<sub>1</sub> SQRT<sub>2</sub> MOV NEG 1 ABS<sub>1</sub> CEIL.L 3 1 001 ROUND.L 3 TRUNC.L<sub>3</sub> FLOOR.L 3 ROUND.W 2 TRUNC.W 2 CEIL.W 2 FLOOR.W 2 MOVN<sub>4</sub> 2 010 MOVCF 4 MOVZ<sub>4</sub> RECIP<sub>4</sub> RSQRT<sub>4</sub> \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 3 011 \* 1 \* 1 \* 1\_ \* 1 \* 1 100 CVT.S 1. 3 CVT.W<sub>1</sub> CVT.L<sub>3</sub> 4 5 101 6 110 C.F 1.4 C.UN 1, 4 C.EQ 1, 4 C.UEQ 1, 4 C.OLT<sub>1,4</sub> C.ULT<sub>1,4</sub> C.OLE 1, 4 C.ULE 1, 4 7 111 C.SF<sub>1,4</sub> C.NGLE<sub>1,4</sub> C.SEQ 1, 4 C.NGL <sub>1, 4</sub> C.LT 1, 4 C.NGE 1, 4 C.LE 1, 4 C.NGT<sub>1,4</sub> encoding when opcode fmt fmt = W or Lfunction = COP1= W, LArchitecture level is shown by a subscript 1, 2, 3, or 4. function bits 2..0 0 7 bits 2 3 4 5 6 5..3 000 001 010 011 100 101 111 110 \* 1 0 000 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 001 010 2 \* 1 3 011 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 CVT.D 1, 3 4 100 CVT.S 1. 3 \* 1 \* 1 \* 1 \* 1 \* 1 \* 1 5 \* 1\_ \* 1 \* 1 \* 1 101 \* 1 \* 1 6 110

7 111

\* 1

\* 1

\* 1

\* 1


\* 1

\* 1


\* 1

\* 1


*Table 2-27 (cont.)* Architecture Level (I-IV) In Which FPU Instructions are Defined or Extended Instructions encoded by the **function** field when opcode=*COP1X*.



Instructions encoded by the **tf** field when opcode=COP1, fmt = S or D, and function=MOVCF.



Instruction class encoded by the **function** field when opcode=SPECIAL.



Instructions encoded by the **tf** field when opcode = SPECIAL and function=MOVCI.






Table 2-28 FPU Instruction Encoding Changes - MIPS II Revision

An instruction encoding is shown if the instruction is added or extended in this architecture revision. An instruction class, like COP1, is shown if the instruction class is added in this architecture revision.

Instructions encoded by the opcode field.



Instructions encoded by the **fmt** field when opcode=*COP1*.







Table 2-28 (cont.) FPU Instruction Encoding Changes - MIPS II Revision Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, or W

		31	26 2					0
encoding	g when	ol Ol	code COP1	fmt = <i>S</i>				function
fmt = S			COLL	- B				
function	bits 20							
bits	0	1	2	3	4	5	6	7
53	000	001	010	011	100	101	110	111
0 000					SQRT			
1 001					ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2 010								
3 011								
4 100 5 101								
6 110								
7 111								
			I					
	. 1	31	26 2	5 21				0
encoding $fmt = D$	g wnen		ocode	fmt				function
IIIII - D		=	COP1	=D				Turiction
function	bits 20							
bits	0	1	2	3	4	5	6	7
53	000	001	010	011	100	101	110	111
0 000					SQRT			
1 001					ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2 010 3 011								
4 100								+
5 101								
6 110								
7 111								
encoding	a when	31	26 2	5 21				0
fmt = W		ol	ocode	fmt				function
	_		COP1	=W				
function	4		•	2		_	_	_
bits 53	0	1	2	3	4	5	6	7
0 000	000	001	010	011	100	101	110	111
1 001								
2 010								
3 011								
4 100								
5 101								
5 101								
5 101 6 110 7 111								


Table 2-29 FPU Instruction Encoding Changes - MIPS III Revision

An instruction encoding is shown if the instruction is added or extended in this architecture revision. An instruction class, like COP1, is shown if the instruction class is added in this architecture revision.

Instructions encoded by the opcode field.



Instructions encoded by the **fmt** field when opcode=*COP1*.







Table 2-29 (cont.) FPU Instruction Encoding Changes - MIPS III Revision Instructions encoded by the **function** field when opcode=COPI and fmt = S, D, or L.

			31	26 25	1				0	
		g when		pcode COP1	fmt = <i>S</i>				function	
III	t = S			COLL	<i>–</i> 5					
fur	nction	bits 20								
	bits	0	1	2	3	4	5	6	7	
	53	000	001	010	011	100	101	110	111	
0	000									
1	001	ROUND.L	TRUNC.L	CEIL.L	FLOOR.L					
2	010									
3	011									
4	100						CVT.L			
5	101									
6	110									
7	111									
eno	rodina	when	31	26 25	5 21				0	
encoding when $fmt = D$		0	pcode	fmt				function		
		=	COP1	=D				Turiction		
fur	function bits 20									
	bits	0	1	2	3	4	5	6	7	
	53	000	001	010	011	100	101	110	111	
0	000									
1	001	ROUND.L	TRUNC.L	CEIL.L	FLOOR.L					
2	010									
3	011									
4	100						CVT.L			
5	101									
6	110									
7	111									
enc	rodina	g when	31	26 25	5 21				0	
	t = L	5 WHCH	0	pcode	fmt				function	
1111	$\iota - L$		=	COP1	=L				Tariotion	
fur	nction	bits 20								
	bits	0	1	2	3	4	5	6	7	
	DILS		1	2				U		
:	53	000	001	010	011	100	101	110	111	
0						100			*	
	53	000	001	010	011		101	110		
0	53	* *	* *	010 *	011 *	*	101	*	*	
0 1	53 000 001 010 011	000 * * * *	* * *	010 * * * *	011 * * * *	* * * * *	* * *	* * * *	* * * *	
0 1 2	53 000 001 010 011 100	000  *  *  *  CVT.S	001  *  *  *  CVT.D	* * * * *	011 *  *  *  *  *  *	* * * * *	* * * *	* * * * * * *	* * * * * *	
0 1 2 3	53 000 001 010 011 100 101	000  *  *  *  CVT.S	001 *  *  *  *  CVT.D	* * * * * * *	011  *  *  *  *  *  *  *	* * * * * * * *	101 *  *  *  *  *  *  *  *	* * * * * *	* * * * * * *	
0 1 2 3 4	53 000 001 010 011 100	000  *  *  *  CVT.S	001  *  *  *  CVT.D	* * * * *	011 *  *  *  *  *  *	* * * * *	* * * *	* * * * * * *	* * * * * *	


Table 2-30 FPU Instruction Encoding Changes - MIPS IV Revision

An instruction encoding is shown if the instruction is added or extended in this architecture revision. An instruction class, like COP1X, is shown if the instruction class is added in this architecture revision.

Instructions encoded by the opcode field.



Instructions encoded by the **fmt** field when opcode=*COP1*.







Table 2-30 (cont.) FPU Instruction Encoding Changes - MIPS IV Revision Instructions encoded by the **function** field when opcode=COP1 and fmt = S, D, W, or L.

			31	26	25 21				0
		g when	(	pcode	fmt				function
fmt	=S		=	COP1	= S				Tunction
func	ction	bits 20							
	its	0	1	2	3	4	5	6	7
	3	000	001	010	011	100	101	110	111
	000								
1	001		MOVGES	MOVIZ	MOUNI		DECID	DCODT	
2	010 011		MOVCF &	MOVZ	MOVN		RECIP	RSQRT	
3 4	100								
5	101								
6	110	C.F	C.UN	C.EQ	C.UEQ	C.OLT	C.ULT	C.OLE	C.ULE
7	111	C.SF	C.NGLE	C.SEQ		C.LT	C.NGE	C.LE	C.NGT
			1	-	L	1		1	
ence	odina	g when	31	26	25 21				0
	=D	3 WIICII	(	pcode	fmt				function
11110	D		=	COP1	= D				ranotion
func	ction	bits 20							
	its	0	1	2	3	4	5	6	7
	3	000	001	010	011	100	101	110	111
	000								
1	001		MONGE	. MOUZ	MOINI		DECID	DGODE	
2 3	010 011		MOVCF &	MOVZ	MOVN		RECIP	RSQRT	
3 4	100								
5	101								
6	110	C.F	C.UN	C.EQ	C.UEQ	C.OLT	C.ULT	C.OLE	C.ULE
7	111	C.SF	C.NGLE	C.SEQ		C.LT	C.NGE	C.LE	C.NGT
ence	odina	g when	31	26					0
	=W		(	pcode	fmt				function
			=	COP1	=W,L				
	ction	bits 20							
	its	0	1	2	3	4	5	6	7
	3	000	001	010	011	100	101	110	111
	000								
1	001								
2	010 011								
3 4	100								
5	101								
6	110								
7	111								


Table 2-30 (cont.) FPU Instruction Encoding Changes - MIPS IV Revision Instructions encoded by the **function** field when opcode=COP1X.

			31	26					5 0
			O  = 0	pcode COP1X					function
fur	nction	bits 20						_	-
-1	bits	0	1	2	3	4	5	6	7
4	53	000	001	010	011	100	101	110	111
0	000	LWXC1	LDXC1	*	*	*	*	*	*
1	001	SWXC1	SDXC1	*	*	*	*	*	PREFX
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	MADD.S	MADD.D	*	*	*	*	*	*
5	101	MSUB.S	MSUB.D	*	*	*	*	*	*
6	110	NMADD.S	NMADD.D	*	*	*	*	*	*
_7	111	NMSUB.S	NMSUB.D	*	*	*	*	*	*


Instructions encoded by the **tf** field when opcode=COP1, fmt = S or D, and function=MOVCF.



Instruction class encoded by the **function** field when opcode=SPECIAL.



Instructions encoded by the **tf** field when opcode = SPECIAL and function=MOVCI.



Key to all FPU (CP1) instruction encoding tables:

- \* This opcode is reserved for future use. An attempt to execute it causes either a Reserved Instruction exception or a Floating Point Unimplemented Operation Exception. The choice of exception is implementation specific.
- $\alpha$  The table shows 16 compare instructions with values named C.condition where "condition" is a comparison condition such as "EQ". These encoding values are all documented in the instruction description titled "C.cond.fmt".
- β The SPECIAL instruction class was defined in MIPS I for CPU instructions. An FPU instruction was first added to the instruction class in MIPS IV.
- δ (also *italic* opcode name) This opcode indicates an instruction class. The instruction word must be further decoded by examing additional tables that show values for another instruction field.
- λ The *COP1X* opcode in MIPS IV was the COP3 opcode in MIPS I and II and a reserved instruction in MIPS III.
- These opcodes are not FPU operations. For further information on them, look in **1.11 CPU Instruction Encoding**.
- (fmt) This opcode is a conditional move of formatted FP registers either MOVF.D, MOVF.S, MOVT.D, or MOVT.S. It should not be confused with the similarly-named MOVF or MOVT instruction that moves CPU registers.

# R5000 Instruction Hazards

3

## 3.1 Introduction

This chapter identifies the R5000 Instruction Hazards. Certain combinations of instructions are not permitted because the results of executing such combinations are unpredictable in combination with some events, such as pipeline delays, cache misses, interrupts, and exceptions.

Most hazards result from instructions modifying and reading state in different pipeline stages. Such hazards are defined between pairs of instructions, not on a single instruction in isolation. Other hazards are associated with restartability of instructions in the presence of exceptions.

For the following code hazards, the behavior is undefined and unpredictable.

## 3.2 List of Instruction Hazards

- Any instruction that would modify PageMask or EntryHi or EntryLo0 or EntryLo1
  or Random CP0 Registers should not be followed by a TLBWR instruction. There
  should be at least two integer instructions between the register modification and
  the TLBWR instruction.
- Any instruction that would modify PageMask or EntryHi or EntryLo0 or EntryLo1
  or Index CP0 Registers should not be followed by a TLBWI instruction. There
  should be at least two integer instructions between the register modification and
  the TLBWI instruction.
- Any instruction that would modify the Index CP0 Register or the contents of the JTLB should not be followed by a TLBR instruction. There should be at least two integer instructions between the register modification and the TLBR instruction.
- Any instruction that would modify the PageMask or EntryHi or CP0 Registers or the contents of the JTLB should not be followed by a TLBP instruction. There should be at least two integer instructions between the register modification and the TLBP instruction.
- Any instruction that would modify the EPC or ErrorEPC or Status CP0 Registers should not be followed by an ERET instruction. There should be at least two integer instructions between the register modification and the ERET instruction.
- A branch or jump instruction is not allowed to be in the delay-slot of another branch/jump instruction. This sequence is illegal in the MIPs architecture.
- The two instructions preceding any DIV, DIVU, DDIVU, MULT, MULTU, DMULT or DMULTU instructions should not read the HI or LO registers. There should be at least two integer instructions between the register read and the register modification.

# Appendix Index

Data Transfer Instructions ... 241

A	Delayed Loads 3
Access Functions for Floating-Point Registers 43	Description 35
ALU 6	Description of an Instruction 34, 247
Arithmetic Instructions 243	Divide 8
Atomic Update Loads 5	Division By Zero exception 240
Atomic Update Stores 5	Е
В	Exceptions 36
Binary Data Transfers 229	Exception Condition Definitions 238
Branch Instructions 8	Exception Instructions 9
С	F
Cache coherence Algorithms and Access Types 33	Fixed-point formats 228
Cache Noncoherent 32	Floating-point formats 225
Cached 32	Floating-Point Registers 228
Cached Coherent 32	Format 35
Computational Instructions 6	Formatted Operand Layout 231
Conditional Branch Instructions 245	Formatted Operand Value Move Instructions 244
Conditional Move Instructions 10	FPU Control and Status Register - FCSR 232
Conversion Instructions 244	FPU (CP1) Instruction Opcode Bit Encoding 315
COP1 Instruction class 315	FPU Data Types 224
COP1X Instruction class 315	FPU Exceptions 237
Coprocessor 0 212	FPU Instruction Formats 312
Coprocessor 1 212	Functional Instruction Groups 241
Coprocessor 2 212	1
Coprocessor 3 212	
Coprocessor General Register Access Functions 39	Implementation and Revision Register 232
Coprocessor Instructions 11	Implementation Notes 37
Coprocessor Loads 5	Implementation-Specific Access Types 33
Coprocessor Operations 12	Imprecise Exception Mode 238
Coprocessor Stores 5	Individual FPU Instruction Descriptions 248
CPU Conditional Move 245	Inexact exception 240
CPU Instruction Encoding 211	Instruction Decode 211, 315
CPU Instruction Formats 210	Instruction encoding picture 35
CPU Loads 4	Instruction Hazards 337
CPU Stores 4	Instruction mnemonic and name 34
_	Instruction Subsets of MIPS III and MIPS IV Processors 211, 316
D	Invalid Operation exception 239

J	CVT.W.fmt 271
Jump Instructions 8	DIV 80
	DIV.fmt 272
L	DIVU 82
Load and Store Memory Functions 40	J 99
Load Byte 4	JAL 100
Load Byte Unsigned 4	JALR 101
Load Doubleword 4	JR 102
Load Halfword 4	LB 103
Load Halfword Unsigned 4	LBU 104
Load Instructions 2	LH 112
Load Word 4	LHU 113
Load Word Unsigned 4	LUI 118
М	LW 119
	LWC1 279
Memory Access Types 32	LWCz 120
MIPS I	LWL 122
ABS.fmt 249	LWR 125
ADD 47	MFC0 130
ADD.fmt 250	MFC1 283
ADDI 48	MFHI 131
ADDIU 49	MFLO 132
ADDU 50	MOV.fmt 284
AND 51	MTC0 137
ANDI 52	MTC1 292
BC1F 252	MTHI 138
BC1T 256	MTLO 139
BEQ 53	MUL.fmt 293
BGEZ 55	MULT 142
BGEZAL 56	MULTU 143
BGTZ 59	NEG.fmt 294
BLEZ 61	NOR 144
BLTZ 63	OR 145
BLTZAL 64	ORI 146
BNE 67	SB 150
BREAK 69	SH 164
C.cond.fmt 259	SLL 165
CFC1 266	SLLV 166
COPz 73	SLT 167
CTC1 267	SLTI 168
CVT.D.fmt 268	SLTIU 169
CVT.S.fmt 270	SLTU 170

SRA 171	TGEI 194
SRAV 172	TGEIU 195
SRL 173	TGEU 196
SRLV 174	TLT 201
SUB 175	TLTI 202
SUB.fmt 307	TLTIU 203
SUBU 176	TLTU 204
SW 177	TNE 205
SWC1 308	TNEI 206
SWCz 178	TRUNC.W.fmt 311
SWL 180	MIPS III
SWR 183	CACHE 70
SYSCALL 190	CEIL.L.fmt 264
TLBP 197	CVT.D.fmt 268
TLBR 198	CVT.L.fmt 269
TLBWI 199	CVT.S.fmt 270
TLBWR 200	DADD 74
XOR 208	DADDI 75
XORI 209	DADDIU 76
MIPS II	DADDU 77
BC1FL 253	DDIV 78
BC1TL 257	DDIVU 79
BEQL 54	DMFC0 83
BGEZALL 57	DMFC1 273
BGEZL 58	DMTC0 84
BGTZL 60	DMTC1 274
BLEZL 62	DMULT 85
BLTZALL 65	DMULTU 86
BLTZL 66	DSLL 87
BNEL 68	DSLL32 88
CEIL.W.fmt 265	DSLLV 89
FLOOR.W.fmt 276	DSRA 90
LDCz 106	DSRA32 91
LL 114	DSRAV 92
ROUND.W.fmt 302	DSRL 93
SC 151	DSRL32 94
SDCz 158	DSRLV 95
SQRT.fmt 306	DSUB 96
SYNC 186	DSUBU 97
TEQ 191	ERET 98
TEQI 192	FLOOR.L.fmt 275
TGE 193	LD 105

LDC1 277	N
LDL 108	Non-CPU Instructions in the Tables 212
LDR 110	Normalized and Denormalized Numbers 226
LLD 116	
LWU 129	0
ROUND.L.fmt 301	Operation 36
SCD 154	Operation Notation Conventions and Functions 248
SD 157	Operation section Notation and Functions 37
SDC1 304	Organization 229
SDL 160	Overflow exception 240
SDR 162	Р
TRUNC.L.fmt 310	•
MIPS IV	Precise Exception Mode 237
BC1F 251	Prefetch 10
BC1FL 253	Programming Notes 37
BC1T 255	Pseudocode Functions 39
BC1TL 257	Pseudocode Language 37
C.cond.fmt 259	Pseudocode Symbols 37
LDXC1 278	Purpose 35
LWXC1 281	R
MADD.fmt 282	REGIMM Instruction Class 211
MOVF 285	
MOVF.fmt 286	Reserved Operand Values - Infinity and NaN 226 Restrictions 36
MOVN 135	Restrictions 50
MOVN.fmt 287	S
MOVT 288	Serialization Instructions 10
MOVT.fmt 289	Shifts 7
MOVZ 136	SPECIAL Instruction Class 211, 316
MOVZ.fmt 290	Store Byte 4
MSUB.fmt 291	Store Doubleword 4
NMADD.fmt 295	Store Halfword 4
NMSUB.fmt 296	Store Instructions 2
PREF 147	Store Word 4
PREFX 297	
RECIP.fmt 300	U
RSQRT.fmt 303	Uncached 32
SDXC1 305	Underflow exception 240
SWXC1 309	Unimplemented Operation exception 241
Miscellaneous Functions 45	V
Miscellaneous Instructions 9, 245	V
Mixing References with Different Access Types 33	Valid Operand for FP Instructions 246
Multiply 8	Values in FP Registers 235



# Facsimile Message

Organization

From:	nile	Mes	Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and			
Name				precautions we've encounterproblems Please complete to	in the documenta this form when	ation. ever
Company				you'd like to repor improvements to us	•	gesi
Tel.		FAX				
Address						
				Thank you for y	our kind supp	ort.
North America NEC Electronics Inc. Corporate Communica Fax: 1-800-729-9288 1-408-588-6130	ations Dept.	Hong Kong, Philip NEC Electronics Ho Fax: +852-2886-90	ng Kong Ltd.	Asian Nations except NEC Electronics Singap Fax: +65-250-3583	• •	
Europe NEC Electronics (Euro Technical Documental Fax: +49-211-6503-2	tion Dept.	Korea NEC Electronics Ho Seoul Branch Fax: 02-528-4411	ng Kong Ltd.	Japan NEC Semiconductor Te Fax: 044-435-9608	echnical Hotline	
South America NEC do Brasil S.A. Fax: +55-11-6465-682	29	<b>Taiwan</b> NEC Electronics Tai Fax: 02-2719-5951	iwan Ltd.			
would like to repor	t the follow	ving arror/make th	oo following s	uggostion:		
·		· ·	•	uggestion.		
Document title:						
Document number:				Page number: _		
f possible, please f	ax the refe	erenced page or c	Irawing.			
Document F	Rating	Excellent	Good	Acceptable	Poor	
Clarity					٥	
Technical Ac	ccuracy					