
K-Series



 $\mu PD78350$

8-/16-Bit, Single-Chip Microcomputers

Data Sheet



ı

The information in this document is subject to change without notice. NEC Electronics Inc. assumes no responsibility for any errors or omissions that may appear in this document. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc.

The uPD78350 is a product of the 16/8-bit single-chip microcomputer 78K/III series. It contains a 16-bit high-performance CPU.

The uPD78350 contains only hardware necessary for operating as an ASIC controller so that a unique application system with the ASIC connected can be developed. And, since the sum-of-products instruction is added to enhance operation functions, the uPD78350 can be used in many fields as high-speed, simple CPU.

Features

- o 16-bit internal architecture, 8-bit external data bus
- o High-speed data processing using the pipeline control system and high-speed operation clock
 - . Instruction cycle: 160 ns (internal clock frequency: 12.5 MHz)
- o Internal memory: ROM: Not provided RAM: 640 bytes
- o An instruction set suited for control applications (uPD78322 upward compatible)
 - . Multiply/divide instruction (16 bits \times 16 bits, 32 bits \div 16 bits)
 - . Sum-of-products operation instruction
 - . Bit manipulation instruction and so on
- o Built-in high-speed interrupt controller
 - . A 4-level priority can be specified.
 - One interrupt processing mode can be selected out of three types: vector interrupt function, macro service function, and context switching function.

- o Wait control for a bus cycle is possible from the external device.
 - . External wait pin
- o 8-bit PWM signal output function: 2 channels

Application


- o Office automation (OA) field such as for hard disk drive or floppy disk drive control
- o Factory automation (FA) field

Ordering information

Order code		Package	Quality grade
uPD78350GC-3BE	64-pin plastic	QFP (14 x 14	mm) Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

64-pin plastic QFP (14 \times 14 mm)



Caution: Leave the IC pins open.

P00-P07:

Port 0

P10-P17:

Port 1

P20-P25:

Port 2

P30-P37:

Port 3

NMI:

Nonmaskable interrupt

INTPO-INTP3:

Interrupt from peripherals

TI:

Timer input

PWMO, PWM1:

Pulse width modulation output

WDTO:

Watchdog timer output

MODEO, MODE1: Mode

ADO-AD7:

Address/data bus

A8-A15:

Address bus

ASTB:

Address strobe

RD:

Read strobe

WR:

Write strobe

CLKOUT:

Clock output

WAIT:

Wait

RESET:

Reset

X1, X2:

Crystal

V_{DD}:

Power supply

V_{SS}:

Ground

1 C :

Internally connected

Function overview

ltem ·	Description			
Number of basic instructions	113			
Minimum instruction execution time	160 ns (internal clock frequency: 12.5 MHz, external clock frequency: 25.0 MHz)			
internal memory	. ROM: Not provided . RAM: 640 bytes			
Memory space	64K bytes (can externally be extended)			
General register	8 bits x 16 x 8 banks			
Instruction set	. 16-bit transfer or arithmetic/logical instruction . Unsigned multiply/divide instruction (16 bits x 16 bits, 32 bits ÷ 16 bits) . Bit manipulation instruction . String instruction . Sum-of-products instruction			
Capture/timer unit	. 16-bit timers: 3 channels 16-bit capture registers: 2 16-bit compare registers: 2			
Interrupt function	. A 4-level priority can be specified by software. . One interrupt processing mode can be selected out of three types: vector interrupt function, macro service function, and context switching function.			
I/O line	Input ports: 6 I/O ports: 24			
PWM unit	8-bit PWM outputs: 2 channels			
Package	. 64-pin plastic QFP (14 x 14 mm)			
Others	. Watchdog timer function . Standby function (HALT, STOP) . External wait pin			

Óĩ

1. PIN FUNCTIONS

1.1 Port Pins

Pin name	1/0	Function	Dual-function pin
P00-P07	1/0	Port 0 8-bit I/O port Can be specified as input or output bit by bit.	-
P10-P17	1/0	Port 1 8-bit I/O port Can be specified as input or output bit by bit.	-
P20			NMI
P21		Port 2 6-bit input dedicated port	INTPO
P22			INTPI
P23	'		INTP2
P24			INTP3
P25			TI
P30			PWMO
P31	1/0		PWM1
P32-P37		Can be specified as input or output bit by bit.	_

1.2 Non-port Pins

Pin name	1/0	Function	Dual-function Pin
NM I		Nonmaskable interrupt request input	P20
INTPO			P21
INTP1			P22
INTP2		External interrupt request input	P23
INTP3			P24
TI		External count input to timer 1 (TM1)	P25
PWMO			P30
PWM1	0	PWM signal output	P31
WDTO		Signal output which indicates the occurrence of a watchdog timer interrupt	-
MODEO		Control signal input to set an operation mode. Normally, connect the MODEO to V _{DD} and the MODE1	-
ADO-AD7	1/0	to V _{SS} . Multiplexed address/data bus when an external memory is expanded	-
A8-A15	0	Address bus when an external memory is expanded	-
ASTB		Address strobe signal output	_
RD		Read strobe signal output to the external device	_
WR	0	Write strobe signal output to the external memory	_
CLKOUT		System clock output	-
WAIT		Control signal input to set a bus cycle to the wait state	-
RESET	1	System reset input	_

(to be continued)

(Cont'd)

Pin name	1/0	Function	Dual-function pin
X1	1	Crystal input pin for system clock oscillation:	-
X2	-	A clock signal provided externally is input to the X1 pin.	-
v _{DD}	_	Positive power supply	-
v _{ss}	-	Ground	
1C	-	Internally connected pin. Leave open.	-


1.3 Input/Output Circuits of Each Pin

Table 1-1 and Figure 1-1 show the input and output circuits of each pin in a simplified format.

Table 1-1 Input/Output Circuits of Each Pin

Pin	I/O circuit type
P00-P07	
P10-P17	
P30-P37	5
ADO-AD7	
A8-A15	
P20-P25	2
ASTB	
RD	4
WR	
WDTO	14
CLKOUT	3
MODEO, MODE1	1
WAIT	1
RESET	2

Fig. 1-1 Input/Output Circuits of Each Pin



1.4 Handling Unused Pins

Table 1-2 Handling Unused Pins


Pin	Recommended connections
P00-P07	Input status: To be connected to the V _{DD} or V _{SS} pin via a resistor.
P10-P17	Output status: Open
P20-P25	To be connected to the V _{SS} pin.
P30-P37	Input atatus: To be connected to the V as a V
ADO-AD7	Input status: To be connected to the V _{DD} or V _{SS} pin via a resistor. Output status: Open
A8-A15	Output status. Open
ASTB	Open
RD	
WR	
WDTO	
CLKOUT	
WATT	To be connected to the V _{DD} pin.
I C	Open

2. CPU ARCHITECTURE

2.1 Memory Space

The uPD78350 can access memory of up to 64K bytes. Figure 2-1 shows the memory map.

Fig. 2-1 Memory Map



Remark: Shaded portions indicate internal memory.

2.2 Data Memory Addressing

0000H

Various addressing modes are provided for the uPD78350 to improve memory operability or to enable the use of a high-level language. Special addressing is applicable, in particular, to the space of data memory from FC80H to FFFFH according to each function of the special function register (SFR) group and general register group.

Figure 2-2 shows the addressing space of data memory.

FFFFH Special function register area (SFR) FFIFH SFR addressing FFOOH FEFFH General-purpose Register addressing register group FE80H Short direct addressing Internal RAM FE20H F C8 0 H Direct addressing Resister indicate addressing Based addressing Based indirect addressing Based indirect addressing External (with displacement) memory

Fig. 2-2 Addressing Space of Data Memory

2.3 Processor Registers

The uPD78350 contains three processor register groups.

2.3.1 Control registers

(1) Program counter (PC)

The program counter is a 16-bit register which contains the address of the next instruction to be executed.

(2) Program status word (PSW)

The program status word is a 16-bit register which contains the status of the CPU according to the instruction execution result.

(3) Stack pointer (SP)

The stack pointer is a register which contains the first address of the stack area (LIFO type) in memory.

(4) CPU control word (CCW)

The CPU control word is an 8-bit register which is related to CPU control.

Fig. 2-3 Control Register Configuration





Fig. 2-4 PSW Configuration



8

RSS: Register set selection flag


AC: Auxiliary carry flag

IE: Interrupt request enable flag

P/V: Parity/overflow flag

CY: Carry flag

Fig. 2-5 CCW Configuration



TPF: Table position flag

2.3.2 General register

15

The general register group consists of eight banks (one bank: 8 words x 16 bits). Figure 2-6 shows general register configuration. The general register group is mapped into addresses from FE80H to FFEFH, and functions as a 16-bit register as well as an 8-bit register (see Figure 2-7). The use of this register enables easy control of complicated multitask processing.

Fig. 2-6 General Register Configuration




Fig. 2-7 Bit Processing for General Register

			8-bit proce	ssing			bit cess	ing
FEFFH	RBNKO		R15	R14		(FH)	RP7	(EH)
	RBNK1	\bigcap	R13	R12		(DH)	RP6	(CH)
	RBNK2	\	R11	R10		(BH)	RP5	(AH)
	RBNK3	\	R9	R8		(9H)	RP4	(BH)
	RBNK4	\	R7	R6		(7H)	RP3	(6H)
	RBNK5] \	R5	R4		(5H)	RP2	(4H)
	RBNK6	\	R3	R2		(3 H)	RP1	(2H)
FE80H	RBNK7		Rl	RO		(1H)	RPO	(OH)
			7 0	7 0	H	15		0

2.3.3 Special function registers (SFR)

The special function register group consists of the registers for control of the peripheral hardware the uPD78350 contains. This register group is mapped into addresses from FFOOH to FFFFH. The operation of these registers enables control of ports, a timer, and PWM unit.

Table 2-1 Special Function Registers

Address	Special function register (SFR) name	Abbre- viation	R/W	Manipulation bit unit			At resetting
	(SFK) name	Viacion		1	8	16	
FF00H	Port O	P0	D 4111	0	0	-	
FF01H	Port 1	P1	R/W	0	0	-	
FF02H	Port 2	P2	R	0	0	-	•
FF03H	Port 3	Р3	R/W	0	0	-	
FF10H		0700					
FF11H	Capture register 00	стоо		_	_	٥	
FF12H			1				Undefined
FF13H	Capture register 01	CT01		-	-	0	
FF14H			R/W				
FF15H	Compare register 10	CM10		-	-	0	
FF1EH			1				
FF1FH	Compare register 20	CM20		-	_	0	
FF20H	Port O mode register	РМО		0	0	-	
FF21H	Port 1 mode register	PM1	R/W	0	0	-	FFH
FF23H	Port 3 mode register	РМ3	1	0	0	-	
FF30H	<u>.</u> .	T					
FF31H	Timer register O	TMO		~	_	0	
FF32H]				
FF33H	Timer register 1	TM1	R	_	-	0	
FF34H	T	7110					
FF35H	Timer register 2	TM2			_	0	оон
FF38H	Timer control register O	TMCO		0	0	-	
FF39H	Timer control register 1	TMC1	1	0	0	-	
FF3CH	External interrupt mode register O	INTMO	R/W	o	0	-	
FF3DH	External interrupt mode register 1	I NTM1		0	0	-	

(to be continued)

Table 2-1 Special Function Registers (Cont'd)

Address	Special function register (SFR) name	Abbre- viation	R/W		pula unit	tion	At resetting
	CSFK) Name	Viation		1	8	16	
FF43H	Port 3 mode control register	PMC3		0	0	_	
FF62H	Port read control register	PRDC		0	0	_	00Н
FF64H	PWM control register	PWMC	R/W	0	0	_	
FF66H	PWM buffer register 0	PWMO		0	0	-	*
FF6EH	PWM buffer register 1	PWM1		0	0	-	Undefined
FFA8H	In-service priority register	ISPR	R	0	0	_	00Н
FFAAH	Interrupt mode control register	IMC		0	0	_	80H
FFACH	interrupt mask flag register	MKL		0	0	-	7FH
FFACH	Interrupt mask flag	MK(#)					xx7FH
FFADH	register	MK(*)				0	XX/FH
FFCOH	Standby control register	STBC]		0	_	0000 ×000B
FFC1H	CPU control word	CCW		0	0	_	
FFC2H	Watchdog timer mode register	WDM		-	0	_	00Н
FFC4H	Memory expansion mode register	ММ		0	0	_	Oxxx xxxxB
FFC6H	Programmable wait control register	PWC			_	0	COAAH
FFC7H	register	FWC					COAAA
FFDOH	External SFR area	_	R/W			_	Undefined
FFDFH	External SIN area		1				Ondermed
FFEOH	Interrupt control register (INTOV)	ovic		0	0	_	
FFE1H	Interrupt control register (INTPO)	PICO		٥	0	_	
FFE2H	Interrupt control register (INTP1)	PICI] .	0	0	_	
FFE3H	Interrupt control register (INTCM10)	CMIC10		0	0	_	43H
FFE4H	Interrupt control register (INTCM20)	CMIC20		0	0		
FFE5H	Interrupt control register (INTP2)	PIC2		٥.	0	-	
FFE6H	Interrupt control register (INTP3)	PIC3		0	0	_	

f * Used only when a word is accessed by an instruction with the sfrp operand.

3. BLOCK FUNCTION

3.1 Bus Control Unit (BCU)

The bus control unit (BCU) activates a required bus cycle according to the physical address obtained from the execution unit (EXU). When the EXU does not issue a bus cycle activation request, the BCU generates an address, required for prefetching an instruction. The prefetched instruction code is fetched into the instruction queue.

3.2 Execution Unit (EXU)

The execution unit (EXU) controls address calculation, arithmetic/logical operations, and data transfer by a microprogram. The EXU contains 256-byte main RAM.

The 256-byte main RAM in the EXU can be accessed at higher speed with an instruction than 384-byte peripheral RAM.

3.3 RAM

The built-in peripheral RAM consists of 384 bytes.

3.4 Interrupt Controller

The interrupt controller processes various interrupt requests (NMI and INTPO to INTP3) issued from peripheral hardware and external device with the vector interrupt, macro service, or context switching.

The interrupt controller also specifies the 4-level interrupt priority.

3.5 Capture/Timer Unit

The capture/timer unit consists of the following hardware.

. 16-bit timers/counters: 3 channels

16-bit capture registers: 2 16-bit compare registers: 2

The capture/timer unit can output a programmable pulse and measure a pulse width and frequency.

3.6 PWM Unit

The uPD78350 has two channels of 8-bit PWM signal outputs. By connecting an external low-pass filter, a PWM output can be used as an analog voltage output.

3.7 Watchdog Timer (WDT)

The 8-bit watchdog timer is built into the CPU to detect a program crash and system error. This microcomputer has the WDTO pin to notify the external device that a watchdog timer interrupt occurs.

3.8 Port

The following ports having the general port function and control pin function are provided.

Table 3-1 Pin Function

Port	1/0		Function +
P0	8-bit 1/0		-
P1	8-bit 1/0	C	_
P2	6-bit input	General port	External interrupt and capture trigger
Р3	8-bit 1/0		PWM signal output

4. PERIPHERAL HARDWARE FUNCTIONS

4.1 Port Functions

4.1.1 Hardware configuration

As shown in Figure 4-1, three-state bidirectional ports are basically used for the ports of the uPD78350.

A RESET input signal sets each bit of a port mode register to 1, specifying the port as an input port. All port pins go into the high-impedance state. A RESET input signal makes the contents of the output latch undefined.

Figure 4-2 shows the port configuration.

WR.post

WR.post

Output
latch

VARDOUT

RDout


RDo

Fig. 4-1 Basic I/O Port Configuration

* PMXn latch: Bit n (n = 0 to 7) of port mode register PMX (X = 0, 1, 3)

Remark: Port 2 is used only for 6-bit input.

Fig. 4-2 Port Configuration



4.1.2 Functions of the digital 1/0 ports

Table 4-1 lists the ports of the uPD78350.

Each port allows bit manipulations as well as 8-bit data manipulations, thus enabling a wide variety of control. Each port functions as a digital port and also functions as 1/0 pins for internal hardware.

Table 4-1 Port Functions and Additional Functions of the Ports

Port name	Port function	Additional function
Port O	8-bit I/O port. Specifiable as input or output bit by bit.	<u>—</u>
Port 1	8-bit 1/O port. Specifiable as input or output bit by bit.	*
Port 2	Port used only for 6-bit input	External interrupt input, capture trigger input, and count pulse input in control mode
Port 3	8-bit I/O port. Specifiable as input or output bit by bit.	PWM signal output in control mode

4.1.3 Port output check function


The uPD78350 has a function of reading pin state (pin access mode) to improve system application reliability in port output mode. With this function, output data (output latch data) and actual pin state can be checked as required. For frequent port state checking, special instructions (CHKL and CHKLA) are available.

4.2 Clock Generator

The clock generator generates and controls an internal system clock (CLK) supplied to the CPU.

The clock generator is configured as shown in Figure 4-3.

Fig. 4-3 Block Diagram of the Clock Generator



Remarks 1. f_{XX} : Crystal oscillator frequency

2. f_X: External clock frequency

3. f_{CLK}: Internal system clock frequency

The system clock generator generates a clock signal with a crystal resonator connected to the X1 and X2 pins. The system clock generator stops oscillation when the standby mode (STOP) is set.


An external clock can be applied. In this case, a clock signal is to be applied to the X1 pin, with the inverted signal to be applied to the X2 pin.

Caution: When using an external clock, do not set the STOP mode .

The frequency divider divides system clock generator output (f_{XX}) for the crystal oscillator or f_X for an external clock) by two to produce an internal system clock (f_{CLK}) .

Fig. 4-4 External Circuitry of the System Clock Generator

(a) Crystal oscillator (b) External clock



Caution: When using the system clock generator, run wires in the shaded area (\square) in Figure 4-4 according to the following rules to avoid effects such as stray capacitance:

- Minimize the wiring.
- . Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- . Cause the grounding point of the capacitor of the oscillator circuit to have the same potential as V_{SS} . Never connect the capacitor to a ground pattern carrying a large current.
- Never extract a signal from the oscillator.

4.3 Capture/Timer Unit

The capture/timer unit can output programmable pulses and can also measure pulse intervals and frequencies.

The capture/timer unit mainly consists of three timers and four registers.

4.3.1 Configuration of the capture/timer unit

The capture/timer unit consists of the hardware components listed in Table 4-2. Figure 4-5 shows the configuration of the capture/timer unit.


Table 4-2 Components of the Capture/Timer Unit

Timer	Count clock	Register	Compare register match interrupt	Capture trigger
16-bit timer (TMO)	f _{CLK} /8	16-bit capture register (CTOO) 16-bit capture register (CTO1)	- -	INTPO INTPI
16-bit timer (TM1)	fCLK ^{/8} TI pin input	16-bit compare register (CM10)	INTCM10	-
16-bit timer (TM2)	fCLK ^{/4} fCLK ^{/8}	16-bit compare register (CM20)	INTCM20	_

Remarks 1. f_{CLK} : Internal system clock

- 2. INTPO, INTP1: External interrupt
- 3. Timer O has an overflow interrupt function.
- 4. Timer 1 is cleared by INTCM10.
- 5. Timer 2 is cleared by INTCM20.

Fig. 4-5 Configuration of the Capture/Timer Unit



4.3.2 Function

(1) Timer O (TMO)

Timer O is a 16-bit free-running timer.

Timer O counts an internal clock, and generates an overflow interrupt (INTOV) when a timer overflow occurs.

(2) Timer 1 (TM1)

Timer 1 is a 16-bit timer/event counter. Timer 1 can count an internal clock or external event applied to the Tl pin.

Timer 1 can be by a match interrupt (INTCM10) from the compare register CM10.

(3) Timer 2 (TM2)

Timer 2 is a 16-bit interval timer. Timer 2 counts an internal clock. Timer 2 is cleared by a match interrupt (INTCM20) from the compare register CM20.

(4) 16-bit compare registers (CM10 and CM20)

A 16-bit compare register compares the contents of each timer with the data held in the compare register at all times, and generates a match signal when a match is found.

See Table 4-2 for detailed information about the configuration of the timers and compare registers, and the correspondence between the compare registers and interrupt sources.

(5) 16-bit capture registers (CTOO and CTO1)

A 16-bit capture register takes in (captures) the contents of timer O when a capture trigger signal occurs. As a capture trigger, an external interrupt (INTPO or INTP1) can be used.

See Table 4-2 for the correspondence between the registers and capture triggers.

The occurrence of a capture trigger also means the occurrence of an interrupt. By using a capture register, the pulse width and period of an externally applied pulses can be easily measured.

4.4 PWM Unit

The uPD78350 has two PWM signal outputs of 8-bit resolution. By externally connecting a low-pass filter, a PWM output can be used as a digital-to-analog conversion output. The PWM outputs are most suitable, for example, for a control signal for the actuator of a motor.


Table 4-3 lists PWM signal output repetition frequencies. Figure 4-6 shows the configuration of the PWM output function.

Table 4-3 PWM Signal Repetition Frequencies

Resolution per bit	Repetition frequency
2/f _{CLK} (0.16 us)	f _{CLK} /2 ⁹ (24.4 kHz)

Remark: The values in parentheses are for f_{CLK} = 12.5 MHz.

Fig. 4-6 Configuration of the PWM Output Function



4.5 Watchdog Timer (WDT)


The watchdog timer is a free-running counter with a nonmaskable interrupt function designed to prevent crashes or deadlocks. A program error can be detected when a watchdog timer overflow interrupt (INTWDT) is generated or when the watchdog timer output pin (WDTO) goes low. By connecting this output to the RESET pin, abnormal application system operation caused by a program error can be prevented.

The watchdog timer detects any program error by hardware. So it ensures the detection of crashes and deadlocks for restarting the program. The watchdog timer can also be used to guarantee a time required for the oscillator to perform stable operation when the stop mode is released.

4.5.1 WDT configuration

Figure 4-7 shows the configuration of the watchdog timer.

Fig. 4-7 Configuration of the Watchdog Timer



4.5.2 WDT operation

The watchdog timer generates an interrupt at specified time intervals to detect a program error. So a program should be divided into modules so that the processing of each module can be completed within the WDT interval. Each module should contain an instruction to clear and restart the watchdog timer. For this control, the watchdog timer mode register (WDM) is used.

Once the watchdog timer is started after RESET signal input, it cannot be stopped with an instruction. This is intended to prevent a program error from stopping the watchdog timer. Only a RESET input signal can stop the watchdog timer. As another means to prevent an error, a special instruction is used to write data into the watchdog timer.

When a WDT overflow occurs, the watchdog timer output pin $(\overline{\text{WDTO}})$ allows the low level to be output for the period of 32 f_{CLK}. This pin is externally connected with the $\overline{\text{RESET}}$ pin, and is used to reset the system automatically when a program error occurs.

- Cautions 1. $\overline{\text{WDTO}}$ is designed to output the low level for the period of 32 f_{CLK} even after $\overline{\text{RESET}}$ input considering its direct connection to the $\overline{\text{RESET}}$ pin.
 - 2. $\overline{\text{WDTO}}$ may go low for a maximum of 32 f_{CLK} immediately after power-on.

Remark: f_{CLK} : Internal system clock (oscillator frequency/2)

5. INTERRUPT FUNCTION

The uPD7835 has a powerful interrupt function that can handle interrupt requests from the peripheral hardware or other external devices. Three interrupt handling modes are available:

- . Vectored interrupt handling
- . Macro service
- . Context switching

With this interrupt function, complex multitask processing can be efficiently performed at high speed.

Table 5-1 Types of Interrupt Requests and Handling Modes

Handling Interrupt mode request	Vectored interrupt handling	Macro service	Context switching
Nonmaskable interrupt	0	_	-
Maskable interrupt	0	0	0
Software interrupt	0	-	0
Exception trap	0	_	-

5.1 Types of Interrupt Requests

With the uPD78350, four types of interrupt requests are used:

- . Nonmaskable interrupt
- . Maskable interrupt
- . Software interrupt
- . Exception trap

Each type of interrupt request is explained below.

(1) Nonmaskable interrupt

The nonmaskable interrupt is a type of interrupt whose acceptance cannot be disabled with an instruction. A nonmaskable interrupt can be accepted at all times. Nonmaskable interrupt requests are classified into the following two types:

- . NMI pin input (NMI)
- . Watchdog timer output (WDT)

For a nonmaskable interrupt, vectored interrupt handling can be performed.

(2) Maskable interrupt

The maskable interrupt is a type of interrupt whose acceptance can be masked with a control register.

Seven interrupt sources are available. For a maskable interrupt, one of the following three handling modes can be selected:

- . Vectored interrupt handling
- . Macro service
- . Context switching

Maskable interrupt request YES Mask NO Suspend handling Macro service NO Macro service handling DI EI/DI Suspend vectored EI interrupt/context switching handling Context YES switching NO Vectored interrupt/ context switching Vectored interrupt handling handling

Fig. 5-1 Maskable Interrupt Handling

If multiple maskable interrupts occur at the same time, their priorities are determined according to the default priorities. Besides the default priorities, four priority levels can be set by software.

(3) Software interrupt

The software interrupt request is an interrupt request made by executing a CPU break instruction, and can be accepted at all times. For a software interrupt, vectored interrupt handling is performed. The following two instructions can generate a software interrupt:

- BRK: Causes a branch to the address indicated by the contents of memory addresses 003EH and 003FH.
- . BRKCS: Causes a branch by context switching processing for switching to the register bank specified in the instruction.

(4) Exception trap

For an exception trap, vectored interrupt handling can be performed. An exception trap occurs in the following case:

Invalid op code (TRAP): Occurs when an instruction for writing to the standby control register and watchdog timer mode register is not executed normally.

5.2 Interrupt Handling Modes

With the uPD78350, three interrupt handling modes are available:

- . Vectored interrupt handling
- . Macro service
- . Context switching

(1) Vectored interrupt handling

When an interrupt is accepted, the contents of PC and PSW are saved automatically. Then a branch is made to the address indicated by the data contained in the vector address table to execute the interrupt service routine.

(2) Macro service

When an interrupt is accepted, CPU execution is terminated temporarily to execute the service set by firmware. The macro service is performed without CPU involvement, so that the CPU statuses such as PC and PSW need not be saved or restored. Thus the macro service much increases CPU service time.

(3) Context switching

When an interrupt is accepted, a specified register bank is selected by hardware. Then a branch is made to the already selected vector address in the register bank, and the current contents of PC and PSW are saved in the register bank at the same time.

Remark: The context means CPU registers that can be accessed from a program being executed. The registers include general registers, PC, PSW, and SP.

Table 5-2 lists the interrupt sources.

Table 5-2 Interrupt Source List

Туре	(*)	Interrupt source		Unit re-	Vector table	Macro	Context	
Туре	(*)	Name Trigger		interrupt	address	service	switch	
Non- mask-	-	NM I	NMI NMI pin input		0002Н	No	No	
able	_	WDT	Watchdog timer	WDT	0004H	140		
	0	INTOV	Timer O overflow	Capture/ timer unit	0006Н			
	1	INTPO	INTPO pin input	External	0008Н		· :	
	2 INTP1 INTP1 pin input		External	000AH				
Mask- able	3	INTCM10 CM10 match signal		Capture/ timer unit	000CH Yes		Yes	
	4	INTCM20	CM20 match signal	Capture/ timer unit	000EH			
	5	INTP2	INTP2 pin input	External	0010H			
	6	INTP3	INTP3 pin input	External	0012H			
Soft-	1	BRK	BRK instruction	-	003EH		No	
ware	1	BRKCS	BRKCS instruction	-	_		Yes	
Excep TRAP Invalid op code trap		_	003СН	No	No			
Reset	_	RESET	RESET input	-	0000Н			

* Default priority: Priority used when multiple maskable interrupts occur at the same time, with O for the highest priority and 6 for the lowest priority


5.3 Macro Service

The uPD78350 has five types of macro services. Each macro service is explained below.

(1) Counter mode: EVTCNT

Operation

- (a) This mode increments or decrements the 8-bit macro service counter (MSC).
- (b) When the MSC reaches O, a vectored interrupt request occurs.



. Sample application


This mode can be used as the event counter or capture counter.

(2) Block transfer mode: BLKTRS

. Operation

- (a) This mode transfers a data block between the buffer and the SFR pointed to by the SFR pointer (SFRP).
- (b) Either an SFR or buffer area can be specified as a transfer source or transfer destination. In addition, either the byte or word can be selected as the length of transfer data.

- (c) The MSC is used to specify the number of data transfers (block size).
- (d) Each time the macro service is executed, the MSC is automatically decremented by one.
- (e) When the MSC reaches O, vectored interrupt handling is activated.



Sample application


This mode can be used to read port data in response to an external interrupt request.

(3) Block transfer mode (with memory pointer):BLKTRS-P

Operation

This mode is the block transfer mode with a memory pointer (MEMP) added. The additional buffer area for MEMP can be freely set in memory space.

Remark: Each time the macro service is executed, the MEMP is automatically incremented (by one for a byte-data transfer or by two for a word-data transfer).



Sample application


Same as (2) above

(4) Data difference mode: DTADIF

Operation

- (a) This mode calculates the difference between the contents (current value) of the SFR pointed to by the SFRP and the contents of the SFR already held in the last data buffer (LDB).
- (b) The result of calculation is stored in a buffer area specified beforehand.
- (c) The current value of the SFR is loaded into the LDB.
- (d) The MSC is used to specify the number of data transfers (block size). Each time the macro service is executed, the MSC is automatically decremented by one.
- (e) When the MSC reaches O, vectored interrupt handling is activated.

Remark: The difference can be calculated only for a 16-bit SFR.



Sample application

This mode can be used to measure periods or pulse widths of the capture/timer unit.


(5) Data difference mode (with memory pointer):DTADIF-P

. Operation

This mode is the data difference mode with a memory pointer (MEMP) added. With this MEMP addition, a buffer area for storing difference data can be freely set in memory space.

Remark: A buffer is specified by the result of operation on the MEMP and MSC(Note). The MEMP is not updated after data transfer.

Note: $MEMP - (MSC \times 2) + 2$



Sample application

Same as (4) above

5.4 Context Switching

The context switching is a function that selects a specified register bank by hardware when an interrupt occurs or a BRKCS instruction is executed, then causes a branch to the vector address set beforehand in the register bank and saves the current contents of PC and PSW in the register bank at the same time.


5.4.1 Context switching function based on an interrupt request

The context switching function can be activated when the context switching enable register corresponding to each maskable interrupt request is set to 1 in the Ei (interrupt enable) state.

Context switching operation based on an interrupt request is performed as described below.

- (1) When an interrupt request occurs, a register bank subject to context switching is specified from the contents of the lower three bits of the row address (even address) of the corresponding vector table.
- (2) The vector address set beforehand in the register bank subject to context switching is transferred to PC, and the contents of PC and PSW present immediately before switching operation are saved in the register bank.
- (3) A branch is made to the address pointed to by the newly set contents of PC.

Fig. 5-2 Context Switching Operation



5.4.2 Context switching function based on the BRKCS instruction

The context switching function can be activated with the BRKCS instruction.

Context switching operation based on an interrupt request is performed as described below.

- (1) An 8-bit register is specified in an operand of the BRKCS instruction. The contents of the register determine a register bank subject to context switching. (Only the low-order three bits of the eight bits are used.)
- (2) The vector address set beforehand in the register bank subject to context switching is transferred to PC, and the contents of PC and PSW present immediately before switching operation are saved in the register bank at the same time.

(3) A branch is made to the address pointed to by the newly set contents of PC.

5.4.3 Return from context switching

To return from context switching, one of the following two instructions is used. The source of context switching activation determines which instruction to use.

Table 5-3 Return from Context Switching

Return instruction	Context switching activation source
RETCS	Activation based on interrupt occurrence
RETCSB	Activation based on BRKCS instruction

6. EXTERNAL DEVICE EXPANSION FUNCTION

The uPD78350 does not contain ROM, but has extended built-in functions to connect external devices.

Connectable external devices are a general-purpose memory and 1/0 device.

Table 6-1 Pin Functions Assigned when External Devices are Connected

Pin	Function
ADO-AD7	Multiplexed address/data bus
A8-A15	Data bus
RD	Read strobe
WR	Write strobe
ASTB	Address strobe
CLKOUT	System clock output

7. STANDBY FUNCTION


The uPD78350 has a standby function to reduce power consumption of the system. With the standby function, two modes are available:

- . HALT mode: In this mode, the CPU operation clock is stopped. Intermittent operation, when combined with the normal operation mode, can reduce overall system power consumption.
- STOP mode: In this mode, the oscillator is stopped to stop the entire system.

Since only leakage currents may flow in this mode, system power consumption can be minimized.

Each mode is set by software. Figure 7-1 is the transition diagram of the standby modes (STOP and HALT modes).

Fig. 7-1 Transition Diagram of the Standby Modes



8. RESET FUNCTION


When the signal applied to the RESET input pin is low, the system is reset, and each hardware component is placed in the status indicated in Table 8-1. When the signal applied to the RESET input port goes high, the reset status is released, and program execution starts. The contents of registers must be initialized in the program as required.

In particular, the number of cycles specified in the programmable wait control register must be changed as required.

The RESET input pin contains a noise eliminator based on analog delays to prevent abnormal operation due to noise.

- Cautions 1. When $\overline{\text{RESET}}$ is active (low level), all pins except $\overline{\text{WDTO}}$, CLKOUT, V_{DD} , V_{SS} , X1, and X2 go into the high-impedance state.
 - 2. When RAM is expanded externally, attach a pull-up resistor to the RD pin and WR pin.
 Otherwise, these pins may go into the high-impedance state, and the contents of the external RAM may be lost or the pins may be damaged.

Fig. 8-1 Acceptance of the RESET Signal



In reset operation at power-on, a time for stabilized operation between power-on to reset acceptance is required as shown in Figure 8-2.

Fig. 8-2 Reset Operation at Power-on




Table 8-1 Hardware Statuses after Reset

	Hardware	Status after reset
Control	Program counter (PC)	The contents of a reset vector table (0000H, 0001H) are set.
registers	Stack pointer (SP)	Undefined
	Program status word (PSW)	0000Н
	CPU control word (CCW)	оон
Internal	Data memory	
RAM	General registers (RO-R15)	Undefined
	Output latches (PO, P1, P3)	Undefined
	Mode registers (PMO, PM1, PM3)	FFH
Ports	Mode control register (PMC3)	оон
	Port read control register (PRDC)	оон
	Timers (TMO, TM1, TM2)	00Н
Capture/	Timer control registers (TMCO, TMC1)	ООН
timer unit	Capture registers (CTOO, CTO1)	Undefined
	Compare registers (CM10, CM20)	Undefined
PWM	PWM control register (PWMC)	00Н
output function	PWM buffer registers (PWMO, PWM1)	Unde fined
External	Memory expansion mode register (MM)	Oxxx xxxxB
expansion function	Programmable wait control register (PWC)	COAAH
Watchdog timer	Watchdog timer mode register (WDM)	оон

(to be continue;:

Table 8-1 Hardware Statuses after Reset (Cont'd)

	Hardware		Status after reset	
	External interrupt mode regist	оон		
	Interrupt mode control registe	80H		
		(MKL)	7FH	
Interrupt function	Interrupt mask flag registers	(MK)	x×7FH	
	Interrupt control registers (OVIC, PICO, PIC1, CMIC10, CMI	43H		
	In-service priority register (оон		
CPU control	Standby control register (STBC	0000 ×000H		

9. INSTRUCTION SET

(1) Operand identifier and description

Operands are coded in the operand field of each instruction as listed in the description column of Table 9-1. For details of the operand format, refer to the relevant assembler specifications. When several coding forms are presented, any one of them is selected.

Uppercase letters and the symbols, +, -, #, \$, !, and [], are keywords and must be written as they are.

For immediate data, an appropriate numeric or label must be written. The symbols #, \$, !, and [] must not be omitted when describing labels.

Table 9-1 Operand Identifier and Description

ldenti- fier	Description							
r r1 r2	RO, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 RO, R1, R2, R3, R4, R5, R6, R7 C, B							
rp rp1 rp2	RPO, RP1, RP2, RP3, RP4, RP5, RP6, RP7 RPO, RP1, RP2, RP3, RP4, RP5, RP6, RP7 DE, HL, VP, UP							
sfr sfrp	Special function register abbreviation (See Table 2-1.) Special function register abbreviation (16-bit manipulation register. See Table 2-1.)							
post	RPO, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (Can be coded more than once. However, RP5 can only be used in a PUSH or POP instruction and PSW can only be used in a PUSHU or POPU instruction.)							

Table 9-1 Operand Identifier and Description (Cont'd)

ldenti- fier	Description							
mem	[DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP]: Register indirect mode [DE+A], [HL+A], [DE+B], [HL+B], [VP+DE], [VP+HL]: Based indexed mode [DE+byte], [HL+byte], [VP+byte], [UP+byte], [SP+byte]: Based mode word[A], word[B], word[DE], word[HL]: Indexed mode							
saddr saddrp	FE20H-FF1FH immediate data or label FE20H-FF1EH immediate data (bit 0 = 0, however) or label (for 16-bit manipulation)							
\$addr16 !addr16 addr11 addr5	OOOOH-FDFFH Immediate data or label: Relative addressing OOOOH-FDFFH Immediate data or label: Immediate addressing (Data at an address up to FFFFH can be coded in an MOV instruction. Data at an address from FEOOH to FEFFH can be coded in an MOVTBLW instruction.) 800H-FFFH Immediate data or label 40H-7EH Immediate data (bit 0 = 0, however)(*) or label							
word byte bit n	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label 3-bit immediate data (O to 7)							

- * Do not attempt to access word data at an odd-numbered address (bit 0 = 1).
- Remarks 1. The same register name can be specified in rp and rp1, but different codes are generated.
 - Functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, and UP) can be specified in r, r1, rp, rp1, and post, as well as absolute names (RO to R15 and RPO to RP7).
 - 3. Immediate addressing is effective for entire address spaces. Relative addressing is effective for the locations within a displacement range of -128 to +127 from the starting address of the next instruction.

(2) Legend

A: A register: 8-bit accumulator **X**: X register B: B register C: C register D: D register E: E register H: H register L: L register R0-R15 Register O to register 15 (absolute name) Register pair (AX); 16 bit accumulator AX: BC: Register pair (BC) DE: Register pair (DE) HL: Register pair (HL) RPO-RP7: Register pair O to register pair 7 (absolute PC: Program counter SP: Stack pointer UP: User stack pointer PSW: Program status word CY: Carry flag AC: Auxiliary carry flag **Z** : Zero flag P/V: Parity/overflow flag S: Sign flag TPF: Table position flag RBS: Register bank selecting flag RSS: Register set selecting flag 1E: Interrupt enable flag STBC: Standby control register WDM: Watchdog timer mode register Signed 8-bit data (displacement value: -128 idisp8: to + 127

(): Contents at an address enclosed in parentheses or at an address indicated in a register indicated in parentheses. (+) and (-) indicate that an address or the contents of a register indicated in parentheses are incremented and decremented by one after execution of the instruction, respectively.

(()): Contents at an address indicated by the
 contents at an address indicated in
 parentheses (()).

xxH: Hexadecimal number

 x_H , x_L : High-order 8 bits and low-order 8 bits of 16-bit register

(3) Notational symbols in flag operation field

Table 9-2 Notational Symbols in Flag Operation Field

Explanation					
No change					
Cleared to zero.					
Set to 1.					
Set or reset according to the result.					
P/V flag operates as a parity flag.					
P/V flag operates as an overflow flag.					
Saved values are restored.					

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag
Inst	WITE III OTT TO	Operand	Byte	Operation	S Z AC P/V CY
		r1,#byte	2	r1 ← byte	
		saddr,#byte	3	(saddr)←byte	
		sfr(*),#byte	3	sfr←byte	
		r,ri	2	r←r1	•
		A,r1	1	A ← r1	
		A, saddr	2	A < (saddr)	
		saddr,A	2	(saddr) < A	
		saddr, saddr	3	(saddr)←(saddr)	
fer		A,sfr	2	A←sfr	
transfer		sfr,A	2	sfr←A	
	MOV	A,mem	1-4	A < (mem)	
data	I WIO V	mem,A	1-4	(mem) < A	
8-bit		A,[saddrp]	2	A←((saddrp))	
80		[saddrp],A	2	((saddrp)) < A	
		A,!addr16	4	A < (addr16)	
		!addr16.A	4	(addr16) ← A	
		PSWL,#byte	3	PSW _L ←byte	x x x x x
		PSWH,#byte	3	PSW _H ←byte	
		PSWL, A	2	PSW _L ←A	x x x x x
		PSWH, A	2	PSW _H ←A	
		A.PSWL	2	A←PS.W _L	
		A,PSWH	2	A←PSW _H	

* If STBC or WDM is coded in sfr, a different instruction having the different byte count is generated.

(Cont'd)

ruc- set	Mnemonic	Operand	Byte	Operation	Flag
Instruc- tion set		Operand		operation.	S Z AC P/V CY
		A, r1	1	A <→ r1	
ransfe	, ,	r, r1	2	r < →r1	
trar		A, mem	2-4	A < → (mem)	
data	хсн	A, saddr	2	A < → (saddr)	
it da		A,sfr	3	A <→ sfr	
8-b i		A,[saddrp]	2	A <→ ((saddrp))	
		saddr,saddr	3	(saddr) < → (saddr)	
		rp1,#word	3	rp1 ← word	
		saddrp,#word	4	(saddrp) < word	
		sfrp,#word	4	sfrp ≪ word	
		rp,rp1	2	rp←rp1	
		AX, saddrp	2	AX < (saddrp)	
_		saddrp,AX	2	(saddrp) < AX	
nsfe	MOVW	saddrp,saddrp	3	(saddrp)←(saddrp)	
tra		AX,sfrp	2	AX <- sfrp	
ata		sfrp,AX	2	sfrp « AX	
4	<u> </u> 	rpl,!addr16	4	rp1←(addr16)	
16-bi		!addr16,rp1	4	(addri6)←rpi	
=		AX,mem	2-4	AX < (mem)	
		mem, AX	2-4	(mem)←AX	
		AX,saddrp	2	AX <→ (saddrp)	
		AX,sfrp	3	AX <→ sfrp	
	xchw	saddrp,saddrp	3	(saddrp) < → (saddrp)	
		rp,rp1	2	rp↔rp1	
		AX, mem	2-4	AX <→ (mem)	

(Cont'd)

ruc- set		onic Operand Byt			Flag				
Instruc- tion set	T on T on Musework		Byte	Operation _	s	Z	AC	P/V	СҮ
		·A,#byte	2	A,CY < A+byte	х	×	×	V	×
		saddr,#byte	3	(saddr),CY←(saddr)+byte	×	x	×	٧	x
		sfr,#byte	4	sfr,CY < sfr+byte	x	x	×	٧	×
		r,r1	2	r,CY←r+r1	x	x	×	V	×
uo	ADD	A, saddr	2	A,CY←A+(saddr)	x	x	×	V	×
cal operation		A,sfr	3	A,CY < A+sfr	×	x	×	V	x
		saddr,saddr	3	(saddr),CY←(saddr)+(saddr)	×	x	×	٧	x
		A, mem	2-4	A,CY-A+(mem)	x	x	×	٧	х
rithmetic/logica		mem,A	2-4	(mem),CY < (mem)+A	x	x	×	V	х
i c/		A,#byte	2	A,CY < A+byte+CY	×	x	×	V	x
hme t		saddr,#byte	3	(saddr),CY < (saddr)+byte+CY	×	×	×	· V	×
=======================================		sfr,#byte	4	sfr,CY < sfr+byte+CY	×	×	×	V	×
i t		r, r1	2	r,CY < r+r1+CY	×	×	×	V	x
8-b	ADDC	A, saddr	2	A,CY←A+(saddr)+CY	×	×	×	V	x
		A,sfr	3	A,CY < A+sfr+CY	×	x	×	٧	x
		saddr,saddr	3	(saddr), CY←(saddr)+(saddr)+CY	×	x	×	V	X
		A.mem	2-4	A,CY < A+(mem)+CY	×	X	×	٧	×
		mem,A	2-4	(mem),CY (mem)+A+CY	×	х	×	٧	×

					_				- 0)
instruc- tion set	Mnemonic	Operand	Byte	Operation	_		F!	a g	
Ins	3 0111 0			5,5.5.51	s	Z	AC	P/V	CY
		A,#byte	2	A,CY < A-byte	×	×	×	٧	х
		saddr,#byte	3	(saddr),CY < (saddr)-byte	×	x	х	٧	x
1		sfr,#byte	4	sfr,CY <- sfr-byte	×	x	×		x
		r, r1	2	r,CY ← r-r1	×	x	x	٧	х
	SUB	A, saddr	2	A,CY ≪ A-(saddr)	×	x	x	٧	x
		A, sfr	3	A,CY ≪ A-sfr	x x x	٧	×		
		saddr, saddr	3	(saddr),CY <- (saddr)-(saddr)	×	x	×	٧	x
		A, mem	2-4	A.CY <- A-(mem)	×	x x	x	V	х
		mem, A	2-4	(mem),CY← (mem)-A	×	x	×	V	x
eration		A,#byte	2	A,CY ≪ A-byte-CY	×	×	×	V	x
<u> </u>		saddr,#byte	3	(saddr),CY < (saddr)-byte-CY	×		·V	x	
- a	SUBC	sfr,#byte	4	sfr,CY ← sfr-byte-CY	×	x	×	٧	x
) is		r/r1	2	r,CY < r-r1-CY	х	x	×	V	x
0 / 3		A, saddr	2	A,CY←A-(saddr)-CY	×	×	×	V	x
eti		A,sfr	3	A,CY←A-sfr-CY	×	×	×	٧	х
arithmetic/logical		saddr,saddr	3	(saddr), CY← (saddr)-CY	×	x	×	٧	×
i.		A, mem	2-4	A,CY < A-(mem)-CY	x	×	×	V	x
8-b		mem.A	2-4	(mem),CY < (mem)-A-CY	×	×	×	V	х
		A,#byte	2	A←A∧byte	x	x		Р	
		saddr,#byte	3	$(saddr) \leftarrow (saddr) \land byte$	×	×	x V x V x V x V x V x V x V x V x V x V		
		sfr,#byte	4	sfr←sfr∧byte	×	x		Р	
		r, rl	2	r←r∧rl	×	x		Р	
	AND	A, saddr	2	A ← A∧(saddr)	×	x		Р	
		A,sfr	3	A←A∧sfr	×	x		Р	
		saddr,saddr	3	(saddr)←(saddr)∧(saddr)	x	x		P	
		A, mem	2-4	A < A∧(mem)	×	x	-	Р	
		mem,A	2-4	(mem)←(mem) ∧ A	×	x		Р	

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag					
Inst	Mnemonic	Operand	byte	Operation	S Z A	C P/V CY				
		A,#byte	2	A < A∨byte	хх	Р				
		saddr,#byte	3	(saddr)←(saddr)∨byte	x x	Р				
		sfr,#byte	4	sfr ≪ sfr∨byte	× × •	Р				
		r, r1	2	r < r∨r1	x x	Р				
	OR	A, saddr	2	A←A∨(saddr)	x x	Р				
		A,sfr	3	A←A∨sfr	x x	Р				
		saddr, saddr	3	(saddr)←(saddr)∨(saddr)	x x	Р				
}		A, mem	2-4	A < A∨(mem)	x x	Р				
E 0		mem.A	2-4	(mem)←(mem)∨A	хх	Р				
eration	XOR	A,#byte	2	A←A∀byte	x x	Р				
0 0 6		saddr,#byte	3	(saddr)←(saddr)∀byte	хх	Р				
- m		sfr,#byte	4	sfr ≺ sfr∀byte	× ×	Р				
rithmetic/logic		r, r1	2	r←r√r1	x x	Р				
1/01		A, saddr	2	A←A ♥ (saddr)	x x	Р				
met		A,sfr	3	A←A∀sfr	x x	Р				
1 = 1		saddr, saddr	3	(saddr)←(saddr) ∀(saddr) .	x x	Р				
t a		A,mem	2-4	A←A ▽(mem)	x x	P				
8-b		mem,A	2-4	(mem)←(mem) V A	x x	Р				
		A,#byte	2	A-byte	x x	x V x				
		saddr,#byte	3	(saddr)-byte	x x	x V x				
		sfr,#byte	4	sfr-byte	x x	x V .				
		r, r1	2	r-r1	x x	x ∨ .				
	СМР	A, saddr	2	A-(saddr)	хх	x V x				
		A,sfr	3	A-sfr	x x	× V ·				
		saddr, saddr	3	(saddr)-(saddr)	x x	× ,				
		A, mem	2-4	A-(mem)	x x	х				
	<u> </u>	mem,A	2-4	(mem)-A	x x	x				

(to be cont . :

								
Instruc- tion set	Mnemonic	Operand	Byte	Operation	s z	Fla		CY
- +								
		· AX,#word	3	AX,CY < AX+word	x x	×	٧	x
		saddrp,#word	4	(saddrp),CY < (saddrp)+word	x x	×	٧	x
		sfrp,#word	5	sfrp,CY ≪ sfrp+word	хх	×	V	x
	ADDW	rp,rp1	2	rp,CY < rp+rp1	x x	×	V	x
		AX, saddrp	2	AX,CY < AX+(saddrp)	x x	×	٧	×
		AX,sfrp	3	AX,CY < AX+sfrp	x x	×	٧	×
operation		saddrp,saddrp	3	(saddrp), CY← (saddrp)+(saddrp)	x x	×	٧	x
oper	SUBW	AX,#word	3	AX,CY <- AX-word	x x	x	٧	×
1		saddrp,#word	4	(saddrp),CY←(saddrp)-word	хх	x	٧	×
arithmetic/logical		sfrp,#word	5	sfrp,CY < sfrp-word	хх	x	. ٧	×
1/0		rp,rp1	2	rp,CY←rp-rp1	x x	×	٧	x
met		AX, saddrp	2	AX,CY < AX-(saddrp)	x x	x	٧	x
i th		AX,sfrp	3	AX,CY < AX-sfrp	x x	×	V	х
6-bit a		saddrp,saddrp	3	(saddrp), CY←(saddrp)-(saddrp)	x x	×	٧	×
16-		AX,#word	3	AX-word	x x	x	V	×
	!	saddrp,#word	4	(saddrp)-word	x x	×	٧	×
		sfrp,#word	5	sfrp-word	x x	×	٧	×
	СМР₩	rp,rp1	2	rp-rp1	x x	x	٧	×
		AX,saddrp	2	AX-(saddrp)	хх	x	٧	×
		AX,sfrp	3	AX-sfrp	x x	×	V	×
		saddrp,saddrp	3	(saddrp)-(saddrp)	x x	×	V	x

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag
Instr tion	MITGILLOTT	Operand	5,00	Operation	S Z AC P/V CY
	MULU	r1	2	AX < AXxr1	
ivide	DIVUW	r1	2	AX (quotient), r1 (remainder)←AX÷r1	
Multiply/divide operation	MULUW	rp1	2	AX (high-order 16 bits), rp1 (low-order 16 bits) AXxrp1	•
	DIVUX	rpl	2	AXDE (quotient), rp1 (remainder)	
Signed multiply operation	MULW	rp1	2	AX (high-order 16 bits), rp1 (low-order 16 bits) AXxrp1	
Sum-of- products operation	MACW	n	3	AXDE← (B) x (C) + AXDE B← B+2, C← C+2, n← n-1 End if n=0 or P/V=1	x x x V x
Table shift	MOVTBLW	!addr16,n	4	(addr16+2)←(addr16), n←n-1 addr16←addr16-2, End if n=0	
	INC	r1	1	r1←r1+1	x x x V
ent	1110	saddr	2	(saddr)←(saddr)+1	x x x V
e l	DEC	r1	1	rl <- r1-1	x x x V
/de(DEC	saddr	2	(saddr)←(saddr)-1	x x x V
ncrement/decrement	INCW	rp2	1	rp2 ← rp2+1	
Cre	111011	saddrp	3	(saddrp)←(saddrp)+1	
	DECW	rp2	1	rp2 ← rp2-1	
	JE 011	saddrp	3	(saddrp)←(saddrp)-1	

Remark: The addressing range of the table shift instruction is FEOOH to FEFFH.

(Cont'd)

ruc- set		0					Fla) g	
Instruc- tion set	Mnemonic	Operand	Byte	Operation	s	Z	AC	P/V	СҮ
	ROR	rlin	2	(CY, r1 ₇ ← r1 ₀ , r1 _{m-1} ← r1 _m) x n times				Р	x
	ROL .	r1.n	2	(CY, r10 ← r17, r1 _{m+1} ← r1 _m) x n times				P	x
	RORC	r1,n	2	$(CY \leftarrow r1_0, r1_7 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$				Р	×
	ROLC	rlin	2	$(CY \leftarrow r1_7, r1_0 \leftarrow CY,$ $r1_{m+1} \leftarrow r1_m) \times n \text{ times}$				Р	x
otate	SHR	rlin	2	(CY←r1 ₀ ,r1 ₇ ←0,r1 _{m-1} ←r1 _m) x n times	×	x	0	Р	×
Shift/rotate	SHL	rl,n	2	$(CY \leftarrow r17, r10 \leftarrow 0, r1_{m+1} \leftarrow r1_m)$ x n times	×	x	0	Р	×
, s	SHRW	rp1.n	2	(CY←rpl ₀ ,rpl ₁₅ ←0, rpl _{m-1} ←rpl _m) x n times	×	×	0	P 	×
	SHLW	rplin	2	(CY←rpl ₁₅ ,rpl ₀ ←0, rpl _{m+1} ←rpl _m) x n times	×	x	0	Р	×
	ROR4	[rp1]	2	A ₃₋₀ (rp1) ₃₋₀ , (rp1) ₇₋₄ A ₃₋₀ , (rp1) ₃₋₀ (rp1) ₇₋₄					
	ROL4	[rp1]	2	A ₃₋₀ (rp1) ₇₋₄ , (rp1) ₃₋₀ A ₃₋₀ , (rp1) ₇₋₄ (rp1) ₃₋₀			•		
BCD cor- rection	ADJBA		2	Decimal Adiust Assumitation				D	
BCD rect	ADJBS		2	Decimal Adjust Accumulator	×	X	X	Р	X
Data con- version	CVTBW		1	When $A_7=0$, $X \leftarrow A$, $A \leftarrow 00H$ When $A_7=1$, $X \leftarrow A$, $A \leftarrow FFH$					

Remark: n in the shift/rotate instructions indicates the number of shifts or rotations.

(Cont'd)

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag
Inst	MITERIOTIC	Operand	Dyte	Operation	S Z AC P/V CY
		CY,saddr.bit	3	CY←(saddr.bit)	x
		CY,sfr.bit	3	CY←sfr.bit	x
		CY,A.bit	2	CY←A.bit	×
		CY,X.bit	2	CY ← X.bit	×
ļ		CY,PSWH.bit	2	CY <- PSW _H .bit	×
	MOV1	CY,PSWL.bit	2	CY←PSW _L .bit	x
	MOVI	saddr.bit,CY	3	(saddr.bit)←CY	X
		sfr.bit,CY	3	sfr.bit ← CY	
		A.bit,CY	2 A.bit ← CY		
چ		X.bit,CY	2	X.bit ← CY	
manipulation		PSWH.bit,CY	2	PSW _H .bit < CY	·
bu d		PSWL.bit,CY	2	PSW _L .bit < -CY	x x x x
m nan		CY,saddr.bit	3	CY←CY∧(saddr.bit)	x
Bit		CY,/saddr.bit	3	CY←CY∧(saddr.bit)	x
		CY,sfr.bit	3	CY←CY∧sfr.bit	x
		CY,/sfr.bit	3	CY←CY∧sfr.bit	×
		CY,A.bit	2	CY←CY∧A.bit	×
	AND1	CY,/A.bit	2	CY←CY∧ A.bit	×
	ANDI	CY,X.bit	2	CY←CY∧ X.bit	×
		CY,/X.bit	2	CY←CY ∧ X.bit	×
		CY,PSWH.bit	2	CY←CY∧PSW _H .bit	×
		CY,/PSWH.bit	2	CY←CY∧ PSW _H .bit	×
		CY,PSWL.bit	2	CY←CY∧PSW _L .bit	×
		CY,/PSWL.bit	2	CY←CY∧PSWL.bit	×

(Cont'd)

ruc- set	M		Dest		Flag	
instruc- tion set	Mnemonic	Operand	Byte	Operation	S Z AC P/V	CY
		CY,saddr.bit	3	CY←CY∨(saddr.bit)		×
		CY./saddr.bit	3	CY←CY∨(saddr.bit)		x
		CY,sfr.bit	3	CY < CY∨sfr.bit		x
		CY,/sfr.bit	3	CY←CY∨sfr.bit		×
		CY,A.bit	2	CY←CY∨A.bit		×
	OR1	CY,/A.bit	2	CY←CY∨Ā.bit		×
		CY,X.bit	2	CY←CY∨X.bit		×
		CY,/X.bit	2	CY←CY∨X.bit	x x x x x x x x	
		CY,PSWH.bit	2	CY←CY∨PSW _H .bit		
ion		CY,/PSWH.bit	2	CY←CY∨PSW _H .bit		×
manipulation		CY,PSWL.bit	2	CY←CY∨PSW _L .bit	•	×
nipu		CY,/PSWL.bit	2	CY←CY ∨ PSW _L .bit		x
		CY,saddr.bit	3	CY←CY ♥ (saddr.bit)		x
Bit		CY,sfr.bit	3	CY←CY∀sfr.bit		x x x x x x x x
	XOR1	CY,A.bit	2	CY←CY ♥A.bit		×
		CY,X.bit	2	CY←CY ♥X.bit		×
		CY,PSWH.bit	2	CY←CY♥PSW _H .bit		x
		CY,PSWL.bit	2	CY←CY♥PSW _L .bit		×
		saddr.bit	2	(saddr.bit)←1		
		sfr.bit	3	sfr.bit ← 1		_
	SET1	A.bit	2	A.bit←1		
	JL I I	X.bit	_2	X.bit <- 1		
		PSWH.bit	2	PSW _H .bit ≪ 1		
		PSWL.bit	2	PSW _L .bit←1	x x x x	×

(Cont'd)

Instruc- tion set	Mnemonic	c Operand	Byte	Operation	Flag						
Inst	WITCHIOT	Operand	Byte	Operation	S	Z	AC	P/V	CY		
manipulation		saddr.bit	2	(saddr.bit) ← O							
		sfr.bit	3	sfr.bit < 0							
	0. 54	A.bit	2 A.bit -0	A.bit <u></u> 0							
	CLR1	X.bit	2	X.bit ← 0			*				
		PSWH.bit	2	PSW _H .bit ← 0							
		PSWL.bit	2	PSW _L .bit←0	×	x	x	x	x		
lati		saddr.bit	3	(saddr.bit)←(saddr.bit)							
n i pu		sfr.bit	3	sfr.bit ≺ sfr.bit	S Z AC P/V CY X X X X X						
1		A.bit	2	A.bit < A.bit							
Bit	NOT1	X.bit	2	X.bit < X.bit							
		PSWH.bit	2	PSW _H .bit ←PSW _H .bit				•			
		PSWL.bit	2	PSW _L .bit ← PSW _L .bit	×	x	x	×	×		
	SET1	СУ	1	CY <- 1					1		
	CLR1	СУ	1	CY ← 0					٥		
	NOT1	СУ	1	CY < − CY					×		
	CALL	!addr16	3	(SP-1) ← (PC+3) H, (SP-2) ← (PC+3) L, PC←addr16,SP←SP-2							
	CALLF	!addrl1	2	(SP-1) ← (PC+2) H, (SP-2) ← (PC+2) L, PC15-11 ← 00001, PC10-0 ← addr11, SP←SP-2							
Call/return	CALLT	[addr5]	1	(SP-1) ← (PC+1) _H , (SP-2) ← (PC+1) _L , PC _H ← (TPF,00000000,addr5+1), PC _L ← (TPF,00000000,addr5), SP←SP-2			-				
	CALL	rpl	2	(SP-1) ← (PC+2) H, (SP-2) ← (PC+2) L, PCH← rp1H, PCL← rp1L, SP←SP-2							
	OALL	[rp1]	2	(SP-1) ← (PC+2) _H , (SP-2) ← (PC+2) _L , PC _H ← (rp1+1), PC _L ← (rp1), SP←SP-2							

ruc- set	Mnemonic	Operand	Byte	Operation	Flag				
Instruc tion se	MITEMOTIC	Operand	Byte	Operation	S	Z	AC	P/V	CY
rn	BRK		1	(SP-1)←PSW _H , (SP-2)←PSW _L (SP-3)←(PC+1) _H , (SP-4)←(PC+1) _L , PC _L ←(003EH), PC _H ←(003FH), SP←SP-4, IE←0					
Call/return	RET		1	PC _L ← (SP),PC _H ← (SP+1), SP←SP+2					
Call	RETB		1	PCL←(SP),PCH←(SP+1) PSWL←(SP+2),PSWH←(SP+3) SP←SP+4	R	R	R	R	R
	RETI		1	PCt ← (SP), PCH← (SP+1) PSWt← (SP+2), PSWH← (SP+3) SP←SP+4	R	R	R	R	R
		sfrp	3	(SP-1)←sfr _H (SP-2)←sfr _L SP←SP-2					
	PUSH	post	2	{(SP-1)←post _H ,(SP-2)← post _L ,SP←SP-2} x n times				•	
		PSW	1	(SP-1)←PSW _H ,(SP-2)←PSW _L , SP←SP-2					
	PUSHU	post	2	{(UP-1)←post _H ,(UP-2)← post _L ,UP←UP-2} x n times					
manipulation		sfrp	3	sfr _L ←(SP) sfr _H ←(SP+1) SP←SP+2					
anipu	POP	post	2	{post _[← (SP), post _H ← (SP+1), SP←SP+2} x n times					
ن بح		PSW	1	PSW _L ← (SP), PSW _H ← (SP+1), SP←SP+2	R	R	R	R	R
Sta	POPU	post	2	{post _[←(UP),post _H ←(UP+1), UP←UP+2} x n times					
		SP,#word	4	SP <- word					
	MOVW	SP.AX	2	SP←AX					
		AX,SP	2	AX←SP					
	INCW	SP	2	SP←SP+1		RRRRR			
	DECW	SP	2	SP←SP-1					

(to be continued)

Remark: n in the stack manipulation instructions indicates the number of registers specified in post.

(Cont'd)

		,			(Cont a)
Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag
Ins					S Z AC P/V CY
-e	CHKL	sfr	3	(Pin level) ♥ (Signal level before output buffer)	хх Р
Special	CHKLA	sfr	3	A←{(Pin level) ☆(Signal level before output buffer)}	x x P
l e c		!addr16	3	PC←addr16	
Unconditional branch		rp1	2	PCH←rp1H,PCL←rp1L	
	BR	[rpl]	2	PC _H ←(rp1+1),PC _L ←(rp1)	
Unc		\$addr16	2	PC←PC+2+jdisp8	
	ВС	\$addr16			
	BL	\$200110		100 10021301500 11 01-1	
	BNC	\$addr16	2	PC←PC+2+jdisp8 if CY=0	
	BNL	\$200710	2	rox-rox-zyjaispo ii cy-u	
	BZ	\$addr16	2	PC←PC+2+jdisp8 if Z=1	
	BE	\$200710	2	707-7072+Julispo 11 2-1	
	BNZ	\$addr16	2	PC←PC+2+jdisp8 if Z=0	
ء	BNE				
branch	BV	\$addr16	2	PC←PC+2+jdisp8 if P/V=1	
	BPE				
ditional	BNV	- \$addr16	2	PC←PC+2+jdisp8 if P/V=0	
t i	ВРО			•	
Condi	BN	\$addr16	2	PC←PC+2+jdisp8 if S=1	
ŭ	ВР	\$addr16	2	PC←PC+2+jdisp8 if S=0	
	BGT	\$addr16	3	PC←PC+3+jdisp8 if (P/V →S) ∨ Z=0	
	BGE	\$addr16	3	PC←PC+3+jdisp8 if P/V▽S=0	
	BLT	\$addr16	3	PC←PC+3+jdisp8 if P/V√S=1	
	BLE	\$addr16	3	PC←PC+3+jdisp8 if (P/V☆S) ∨ Z=1	
	ВН	\$addr16	3	PC←PC+3+jdisp8 if Z∨CY=0	
	BNH	\$addr16	3	PC←PC+3+jdisp8 if Z∨CY=1	

(to be continued)

Instruc- tion set	Mnemonic	Operand	Byte	Operation	Flag
Ins					S Z AC P/V CY
		saddr.bit, \$addr16	3	PC←PC+3+jdisp8 if (saddr.bit)=1	
	sfr.bit, \$addr16		4	PC←PC+4+jdisp8 if sfr.bit=1	
	ВТ	A.bit,\$addr16	3	PC←PC+3+jdisp8 if A.bit=1	
		X.bit,\$addr16	3	PC←PC+3+jdisp8 if X.bit=1	
		PSWH.bit, \$addr16	3	PC←PC+3+jdisp8 if PSW _H .bit=1	
		PSWL.bit, \$addr16	3	PC <- PC+3+jdisp8 if PSW _L .bit=1	
٤	saddr.bit, \$addr16	4	PC←PC+4+jdisp8 if (saddr.bit)=0		
ranch	branch	sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=0	·
j	BF	A.bit,\$addr16	3	PC←PC+3+jdisp8 if A.bit=0	
t i on		X.bit,\$addr16	3	PC←PC+3+jdisp8 if X.bit=0	
Conditional	<u>;</u>	PSWH.bit, \$addr16	3	PC←PC+3+jdisp8 if PSW _H .bit=0	
		PSWL.bit, \$addr16	3	PC←PC+3+jdisp8 if PSW _L .bit=0	
		saddr.bit, \$addr16	4	PC←PC+4+jdisp8 if (saddr.bit)=1 then reset (saddr.bit)	
		sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=1 then reset sfr.bit	
	BTOLD	A.bit,\$addr16	3	PC←PC+3+jdisp8 if A.bit=1 then reset A.bit	
	BTCLR	X.bit,\$addr16	3	PC←PC+3+jdisp8 if X.bit=1 then reset X.bit	
		PSWH.bit, \$addr16	3	PC←PC+3+jdisp8 if PSW _H .bit=1 then reset PSW _H .bit	
		PSWL.bit, \$addr16	3	PC←PC+3+jdisp8 if PSW _L .bit=1 then reset PSW _L .bit	x x x x x

(to be continues)

(Cont'd)

ruc- set						F١	a g	
Instruc- tion set	Mnemonic	Operand	Byte	Operation	s z	AC	P/V	CY
		saddr.bit, \$addr16	4	PC←PC+4+jdisp8 if (saddr.bit)=0 then set (saddr.bit)				
		sfr.bit, \$addr16	4	PC←PC+4+jdisp8 if sfr.bit=0 then set sfr.bit		•		
	BFSET	A.bit/\$addr16	3	PC←PC+3+jdisp8 if A.bit=0 then set A.bit				
branch	Braei	X.bit,\$addr16	3	PC←PC+3+jdisp8 if X.bit=0 then set X.bit				
		PSWH.bit, \$addr16 PC←PC+3+jdisp8 if PSW _H .bit=0 then set PSW _H .bit						
Conditional		PSWL.bit, \$addr16	3	PC←PC+3+jdisp8 if PSW _L .bit=0 then set PSW _L .bit	x x	×	x x x	
	DBNZ	r2,\$addr16	2	r2←r2-1, then PC←PC+2+jdisp8 if r2≠0				
	DBNZ	saddr,\$addr16	3	(saddr)←(saddr)-1, then PC←PC+3+jdisp8 if (saddr)≠0				
switching	BRKCS	RBn	2	PCH←→R5,PCL←→R4,R7←PSWH, R6←PSWL,RBS2-0←n,RSS←0, !E←0				
	RETCS	!addr16	3	PC _H ← R5, PC _L ← R4, R5, R4 ← addr16, PSW _H ← R7, PSW _L ← R6	RR	R	R	R
S RETCSB		!addr16	4	PC _H ← R5, PC _L ← R4, R5, R4 ← addr16, PSW _H ← R7, PSW _L ← R6	RR	R	R	R

(to be continued)

(Cont'd)

Instruc- tion set	Mnemonic	Operand	Byte	Operation			Fla	3 9	
Inst	MITEMOTIC	Operand	Dyte	Operation	S	Z	AC	P/V	CY
	MOVM	[DE+],A	2	(DE+)←A,C←C-1 End if C=0					
	MOVIM	[DE-],A	2	(DE-)←A,C←C-1 End if C=0					
	MOVBK	[DE+],[HL+]	2	(DE+)← (HL+),C←C-1 End if C=0				^	-
	MOVBR	[DE-],[HL-]	2	(DE-)←(HL-),C←C-1 End if C=0					
	XCHM	[DE+],A	2	$(DE+) \leftrightarrow A, C \leftarrow C-1$ End if C=0					
	XOTIN	[DE-],A	2	(DE-) ←→A,C←C-1 End if C=0					
	хснвк	[DE+],[HL+]	2	(DE+) < > (HL+), C <- C-1 End if C=0					
	XONDK	[DE-],[HL-]	2	(DE-) <-> (HL-),C <- C-1 End if C=0					
59	СМРМЕ	[DE+],A	2	(DE+)-A,C <- C-1 End if C=O or Z=O	x	x	×	· v	x
String	CMFME	[DE-],A	2	(DE-)-A,C <- C-1 End if C=O or Z=O	x	x	x	V	x
	CMPBKE	[DE+],[HL+]	2	(DE+)-(HL+),C-C-1 End if C=0 or Z=0	x	x	x	٧	x
	CMPBRE	[DE-],[HL-]	2	(DE-)-(HL-),C <- C-1 End if C=0 or Z=0	x	x	×	٧	x
	CMPMNE	[DE+],A	2	(DE+)-A,C <- C-1 End if C=0 or Z=1	x	x	x	V	x
	CMFMINE	[DE-],A	2	(DE-)-A,C <- C-1 End if C=O or Z=1	×	x	×	٧	x
	CMPBKNE	[DE+],[HL+]	2	(DE+)-(HL+),C←C-1 End if C=O or Z=1	×	x	×	٧	х
	CMFBKNE	(DE-),(HL-)	2	(DE-)-(HL-),C←C-1 End if C=O or Z=1	×	x	×	V	x
	CMBMC	[DE+],A	2	(DE+)-A,C <- C-1 End if C=O or CY=O	x	x	×	٧	x
	CMPMC	[DE-],A	2	(DE-)-A,C <- C-1 End if C=O or CY=O	×	×	×	* V V V V V V V V V V V V V V V V V V V	*

(to be continued)

ruc- set			nd Byte Operation				FI	ag	
Instruc- tion set	Mnemonic	Operand	Byte	Operation	s	Z	AC	P/V	CY
	CMPBKC	[DE+],[HL+]	2	(DE+)-(HL+),C < C-1 End if C=0 or CY=0	×	×	×	٧	x
String	CMPBRC	[DE-],[HL-]	2	(DE-)-(HL-),C <- C-1 End if C=0 or CY=0	x	×	×	٧	×
	CMBMMC	[DE+],A	2	(DE+)-A,C←C-1 End if C=O or CY=1	×	×	×	٧	x
	CMPMNC	[DE-],A	2	(DE-)-A,C <- C-1 End if C=O or CY=1	×	x	×	V	x
	CMPBKNC	[DE+],[HL+]	2	(DE+)-(HL+),C←C-1 End if C=0 or CY=1	×	x	×	٧	x
	CMPBRNC	(DE-),(HL-)	2	(DE-)-(HL-),C←C-1 End if C=0 or CY=1	×	x	×	٧	x
	MOV	STBC,#byte	4	STBC←byte(*)					
	MOV	WDM,#byte	4	WDM←byte(*)				•	
- e	SWRS		1	RSS ← RSS					
control	SEL	RBn	2	RSS←0,RBS2-0←n					
cPU c	SEL	RBn, ALT	2	RSS←1,RBS2-0←n					
٥	NOP		1	No Operation					
	EI		1	IE←1 (Enable interrupt)					
	DI		i	1E ← 0 (Disable Interrupt)					

* An op-code trap interrupt occurs if an invalid op-code is specified in an STBC or WDM register manipulation instruction.

Trap operation:
$$(SP-1) \leftarrow PSW_H$$
, $(SP-2) \leftarrow PSW_L$, $(SP-3) \leftarrow (PC-4)_H$, $(SP-4) \leftarrow (PC-4)_L$, $PC_L \leftarrow (003CH)$, $PC_H \leftarrow (003DH)$, $SP \leftarrow SP-4$, $IE \leftarrow 0$

10. ELECTRICAL CHARACTERISTICS

Absolute maximum ratings $(T_a = 25^{\circ}C)$

ltem	Symbol	Condition	Rating	Unit
Supply voltage	V _{DD}		-0.5 to +7.0	٧
Input voltage	v ₁		-0.5 to V _{DD} +0.5	٧
Output voltage	v _o		-0.5 to V _{DD} +0.75	V
Low-level output		Each pin	4.0	mA
current	OL	Total of all output pins	100	mA
High-level output		Each pin	-1.0	mΑ
current	ЧОН	Total of all output pins	-20	mΑ
Operating temperature	Topt		-10 to +70	• c
Storage temperature	Tstg		-65 to +150	• c

Recommended operating conditions

Osciliator frequency	Ta	v _{DD}
8 MHz < f _{XX} \(25 MHz	-10 to +70°C	+5.0 V <u>+</u> 10%

Capacitance ($T_a = 25^{\circ}C$, $V_{SS} = V_{DD} = 0 V$)

ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	c ₁	f = 1 MHz			20	рF
Output capacitance	СО	O V on pins other than measured pins			20	рF
I/O capacitance	c ₁₀	,			20	pF

DC characteristics

$$(T_a = -10 \text{ to } +70^{\circ}\text{C}, V_{DD} = +5.0 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V})$$

ltem	Symbol	С	ondition	Min.	Тур,	Max.	Unit
Low-level input voltage	VIL			0		0.8	٧
High-level input	V _{IH1}		(*1)	2.2			• V
Vortage	V _{IH2}	(*2)		0.8 V _{DD}			- v
Low-level output voltage	v _{oL}	I _{OL} = 2.0 mA				0.45	٧
High-level output voltage	v _{он}	1 _{OH} = -400 uA		V _{DD} - 1.0			٧
Input leakage current	LI	O V & V & VDD				<u>+</u> 10	uΑ
Output leakage current	LO	0 V <u>s</u>	V _O ≦ V _{DD}			<u>+</u> 10	uА
V	I DD1	Opera	tion mode		50	90	mΑ
V _{DD} supply current	I _{DD2}	HALT	mode		25	40	mΑ
Data retention voltage	V _{DDDR}	STOP mode		2.5			٧
Data retention			V _{DDDR} = 2.5 V		2	10	uА
current	DDDR STOP mode	V _{DDDR} = 5.0 V <u>+</u> 10%		10	50	uА	

- *1 Other than pins in *2.
- *2 RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, P25/T1.

AC characteristics (T_a = -10 to +70°C, V_{DD} = +5.0 V \pm 10%, V_{SS} = 0 V, C_L = 100 pF, f_X = 25 MHz)

Read/write operation (when the general memory is connected)

item	Symbol	Condition	Min.	Max.	Unit
System clock cycle time	^t CYK	C _L = 50 pF	80	250	ns
Address setup time (to ASTB↓)	t _{SAST}		16	•	ns
Address hold time (to ASTB↓)	t _{HSTA}		26		ns
$\overline{RD} \downarrow \rightarrow \text{address float time}$	t _{FRA}			24	ns
Address → data input time	t _{DAID}			144	ns
$\overline{\text{RD}} \downarrow \rightarrow \text{data input time}$	t _{DRID}			76	ns
ASTB $\downarrow \rightarrow \overline{RD} \downarrow$ delay time	^t DSTR		24		n s
Data hold time (to RD †)	tHRID		0		n s
$\overline{RD} \uparrow \rightarrow address$ active time	^t DRA		26		ns
RD low-level width	twRL		90		ns
ASTB high-level width	^t wsTH		23		ns
WR ↓ → data output time	t DWOD			29	ns
ASTB ↓ → WR ↓ delay time	^t DST W		24	:	ns
Data setup time (to WR †)	tsodw		75		ns
Data hold time (to WR †)	^t HWOD		8		ns
WR low-level width	^t wwL		90		ns
WAIT setup time (to an address)	t SAWT			65	ns
WAIT hold time (to an address)	t _{HAWT}		110		ns

 t_{CVK} -dependent bus timing definition

item	Expression	Min./Max.	Unit
t _{SAST}	(0.5 + a) T - 24	Min.	ns
t _{HSTA}	0.5T - 14	Min.	ns
twsTH	(0.5 + a) T-17	Min.	ns
t _{DSTR}	0.5T - 16	Min.	ns
twRL	(1.5 + n) T - 30	Min.	ns
^t DAID	(2.5 + a + n) T - 56	Max.	ns
^t DRID	(1.5 + n) T - 44	Max.	ns
t _{DRA}	0.5T - 14	Min.	ns
^t DSTW	0.5T - 16	Min.	ns
twwL	(1.5 + n) T - 30	Min.	ns
^t DWOD	0.5T - 11	Max.	ns
tsodw	(1 + n) T - 5	Min.	ns
t _{SAWT}	(a + n) T - 15	Max.	ns
tHAWT	(0.5 + a + n) T - 10	Min.	ns

- Remarks 1. T = t_{CYK} = $1/f_{CLK}$ (f_{CLK} is the internal system clock frequency.)
 - When an address wait is inserted, the value of a is
 Otherwise, it is O.
 - 3. The number n represents the number of wait cycles specified by the external wait pin $(\overline{WA+T})$ or PWC register.
 - 4. Only the bus timing items listed above are dependent on $t_{\mbox{\footnotesize{CYK}}}$.

Other operations

 $(T_a = -10 \text{ to } +70^{\circ}\text{C}, V_{DD} = +5.0 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V})$


ltem	Symbol	Condition	Min.	Max.	Unit
NMI high/low level width	twnih twnil		2.5		us
INTPO high/low level width	twioh twioL		640	•	ns
INTP1 high/low level width	twilH twilL		640		ns
INTP2 high/low level width	tW12H tW12L		640		ns
INTP3 high/low level width	twi3H twi3L		640		ns
RESET high/low level width	twrsh twrsl		2.5		us
TI high/low level width	twTIH twTIL		640		ns

Other t_{CYK} -dependent operations


ltem	Expression	Min./Max.	Unit
tw10H	8T	Min.	ns
twiOL	8T	Min.	ns
t _{WI1H}	8T	Min.	ns
t _{WI1L}	8T	Min.	ns
t _{WI2H}	8T	Min.	ns
tw12L	8T	Min.	ns
tw13H	8T	Min.	ns
t _{WI3L}	8T	Min.	ns
twT1H	8T	Min.	ns
^t WT1L	8T	Min.	ns

- Remarks 1. $T = t_{CYK} = 1/f_{CLK}$ (f_{CLK} is the internal system clock frequency.)
 - 2. Besides the bus timing items, only the items listed above are dependent on $t_{\mbox{\footnotesize{CYK}}}.$


AC timing test points:




Read operation:



Write operation:




Interrupt input timing:




Remark: n = 0 to 3

Reset input timing:





TI pin input timing:




11. PACKAGE DIMENSION

64-pin plastic QFP (14 \times 14) (Units: mm)







P64GC-80-3BE

12. RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) shall be met when soldering this product.

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 12-1 Recommended Soldering Conditions

Product	Package	Symbol
	·	IR30-107
uPD78350GC-3BE	64-pin plastic QFP	VP15-107
		Partial heating method

Table 12-2 Soldering Conditions

Symbol	Soldering process	Soldering conditions
IR30-107	infrared ray reflow	Peak package's surface temperature: 230°C or below Reflow time: 30 seconds or below (210°C or higher) Number of reflow processes: 1 Exposure limit(*): 7 days (10-hour pre-baking is required at 125°C afterwards.)
VP15-107	VPS ·	Peak package's surface temperature: 215°C or below Reflow time: 40 seconds or below (200°C or higher) Number of reflow processes: 1 Exposure limit(*): 7 days (10-hour pre-baking is required at 125°C afterwards.)
Partial heating method	Terminal to be heated	Terminal temperature: 300°C or below Flow time: 10 seconds or below

* Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25°C and relative humidity at 65% or less.

Caution: Do not apply two or more different soldering methods to one chip (except for partial heating method for terminal sections).

Remark: For details of the recommended soldering conditions for surface mount type products, refer to our document "SMT MANUAL" (|E|-1207).

APPENDIX A DIFFERENCE BETWEEN uPD78350 AND uPD78322

Product		uct	uPD78350	uPD78322 uPD78320		
Numbe basic instr			113	111		
	ruction clock operates at at 8 MHz or when external clock operation 12.5 MHz or when operates at 16 MHz)			1		
Inter	Internal ROM		_	16384 x 8 bits	_	
memor	y	RAM	640 x 8 bits			
Memor	y s	ace		64K bytes		
	Input		6	24 (analog input: 8)		
I/O line	Output			-		
	1/0		24	39	21	
Real-time pulse unit (Capture/ timer unit)		i t /	. 16-bit timers/ counters: 3 . 16-bit capture registers: 2 . 16-bit compare registers: 2	. 18/16-bit free running timer: . 16-bit timer/event counter: . 16-bit compare registers: . 18-bit capture registers: . 18-bit capture/compare registers: . Real-time output ports:		
Serial interface		_	Serial interface cated baud rate g UART: Clock synchronous interface/SBI:	enerator: 2 channels 1 channel		
A/D		-	10-bit resolution, 8	inputs		

(to be continued)

Product	uPD78350	uPD78322	uPD78320		
Interrupt	. External: 5, internal: 4 . 4-level program- mable priority	. External: 8, internal: 13 . 3-level programmable priority			
	. Three processing modes: Vectored interrupt function, macro service function, and context switching function				
Instruction	Sum-of-products instruction is added as compared with the uPD78320 and uPD78322.	Much more instructions are added as compared with the uPD78310 and uPD78312.			
0.1	. Watchdog timer: Pr . Standby function (S	•			
Other specifica-	. External wait pin	-			
tions	-	. Can directly be connected to the access manager (TAM II: uPD71P301).			
Package	. 64-pin plastic QFP . 68-pin PLCC (14 x 14 mm) . 74-pin plastic QFP (20 x 20 mm)		P (20 x 20 mm)		

APPENDIX B TOOLS

The following tools are provided for developing a system that uses the uPD78350:

Hardware	IE-78350-R(*)	application systo the host mac Since object fi symbolic debugg debugging resul IE-78350-R has so that it can as PG-1500. Th interface so th	tem. For de hine. les can be t ing can be pts. two channels be connected e IE-78350-R at files in	eloping and debubugging, connect ransferred betweenformed, it ena of RS-232-C ser to the PROM protalso has the Cethe object/symboled at high speed	en them and bles effective ial interfaces grammer such intronics 1/debugging	
	(*) IE-78350-R-EM1	Emulation board for emulating the peripheral hardware such as the I/O port of the uPD78350.				
	EP-78240GC-R	Emulation probe for connecting the IE-78350-R to the user system. Use it with the IE-78350-R-EM1.				
	IE-78350-R control program (IE-	Host machine			Order code	
			os	Media	(part no.)	
		PC-9800 series N	MS-DOS TM	3.5-inch 2HD	uS5A131E78350	
	controller)(*)			5-inch 2HD	uS5A101E78350	
Software		IBM PC series	PC DOS TM	5-inch 2HC	uS7B101E78350	
Soft	78K/III series relocatable assembler				Order code	
		Host machine	os	Media	(part no.)	
		PC-9800 series	MS-DOS	3.5-inch 2HD	uS5A13RA78K3	
			M3-003	5-inch 2HD	u S5A 10RA78K3	
		IBM PC series	PC DOS	5-inch 2D	uS7B11RA78K3	

* Under development


Remark: Operations of each software are guaranteed only on the host machine and by the OS mentioned above.

The following evaluation tools are provided for evaluating the function of the uPD78350:

EB-78350-98 (applicable for PC-9800 series) or EB-78350-PC (applicable for IBM PC series) When the evaluation tool is connected to the host machine (PC-9800 series or IBM PC series), the function of the uPD78350 can easily be evaluated.

As the command system of these products conforms to that of the IE-78350-R, the migration can easily be made to the development of the application system with the IE-78350-R.

Caution: These products are not tools for the application system that uses the uPD78350.



assembler

١,



CORPORATE HEADQUARTERS

401 Ellis Street P.O. Box 7241

Mountain View, CA 94039

TEL 415-960-6000

TLX 3715792

©1992 NEC Electronics Inc./Printed in U.S.A.

For literature, call toll-free 8 a.m. to 4 p.m. Pacific time: 1-800-632-3531

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics inc. are covered by the warrarrty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics inc. makes no warrarrty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warrarrty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current information contained in this document.

IC-2845