
# MEMORY DATABOOK 1982



- IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS
  - PACKAGING 2
- RELIABILITY INFORMATION
- MOS MEMORY HANDLING PRECAUTIONS
  - EPROM WRITING
    AND ERASURE

- MASK ROM CUSTOMER PROGRAM SPECIFICATIONS
- MASK ROM DEVELOPMENT FLOWCHART
  - TERMINOLOGY AND SYMBOLS
    - DATA SHEET
  - CROSS REFERENCE LIST
    - APPLICATIONS [

# **CONTENTS**


IC MEMORY LINE-UP A	AND TYPICAL CHARACTERISTICS	2
DYNAMIC RAMS		3
• STATIC RAMS		3
● EPROMS		4
● MASK ROMS		4
PACKAGING		6
• 16 PIN PLASTIC		7
• 16 PIN CERAMIC		7
• 16 PIN CERAMIC		8
• 18 PIN PLASTIC		8
• 18 PIN CERAMIC		9
• 22 PIN CERAMIC		9
● 24 PIN PLASTIC		10
• 24 PIN CERDIP		10
• 24 PIN CERAMIC		11
• 24 PIN CERDIP		11
● 28 PIN PLASTIC		12
• 40 PIN CERAMIC		12
	ATION	
2. QUALITY ASSURAN	NCE SYSTEM AND UNDERLYING CONCEPTS	14
'	ABILITY TEST RESULTS	
	MEMORY FAILURES	
	NG PRECAUTIONS	
	ERASURE	
	PROGRAM SPECIFICATIONS	
	ENT FLOWCHART	
	YMBOLS	
	S	
MSM3716-2AS/RS	16384-Word x 1-Bit RAM (NMOS)	
MSM3716-3AS/RS	16384-Word x 1-Bit RAM (NMOS)	
	32768-Word x 1-Bit RAM (NMOS)	
MSM3732-15AS/RS	32768-Word x 1-Bit RAM (NMOS)	55
MSM3732-20AS/RS	32768-Word x 1-Bit RAM (NMOS)	55
MSM3764-12AS/RS	65536-Word x 1-Bit RAM (NMOS)	71
MSM3764-15AS/RS	65536-Word x 1-Bit RAM (NMOS)	71
MSM3764-20AS/RS	65536-Word x 1-Bit RAM (NMOS)	71
MSM37256AS/RS	262144-Word x 1-Bit RAM (NMOS)	87
		89
MSM2114L-2RS		90
MSM2114L-3RS	1024-Word x 4-Bit RAM (NMOS)	90

MSM2114LRS	1024-Word x 4-Bit RAM (NMOS)	0
MSM2128-1AS	2048-Word x 8-Bit RAM (NMOS)	4
MSM2128-13AS	2048-Word x 8-Bit RAM (NMOS)	4
MSM2128-12RS	2048-Word x 8-Bit RAM (NMOS)	8
MSM2128-15RS	2048-Word x 8-Bit RAM (NMOS)9	8
MSM2128-20RS	2048-Word x 8-Bit RAM (NMOS)	8
MSM5104-2RS	4096-Word x 1-Bit RAM (CMOS)	3
MSM5104-3RS	4096-Word x 1-Bit RAM (CMOS)10	3
MSM5114-2RS	1024-Word x 4-Bit RAM (CMOS)	8
MSM5114-3RS	1024-Word x 4-Bit RAM (CMOS)10	8
MSM5114RS	1024-Word x 4-Bit RAM (CMOS)10	8
MSM5115-2RS	1024-Word x 4-Bit RAM (CMOS)	3
MSM5115-3RS	1024-Word x 4-Bit RAM (CMOS)	3
MSM5128-12RS	2048-Word x 8-Bit RAM (CMOS)11	8
MSM5128-15RS	2048-Word x 8-Bit RAM (CMOS)11	8
MSM5128-20RS	2048-Word x 8-Bit RAM (CMOS)11	8
MSM5188AS/RS	8192-Word x 8-Bit RAM (CMOS)12	3
• MOS MASK ROMS		5
MSM2916RS	2048-Word x 8-Bit Mask ROM (NMOS)	6
MSM2932RS	4096-Word x 8-Bit Mask ROM (NMOS)	9
MSM2965RS	8192-Word x 8-Bit Mask ROM (NMOS)	2
MSM38128RS	16384-Word x 8-Bit Mask ROM (NMOS)	5
MSM28101AS	1MBit Mask ROM (NMOS)	9
MSM28201AS	1MBit Mask ROM (NMOS)	4
MSM53256AS/RS	32768-Word x 8-Bit Mask ROM (CMOS)	9
• MOS EPROMS		1
MSM2750AS	256-Word x 8-Bit EPROM (NMOS)15	2
MSM2708AS	1024-Word x 8-Bit EPROM (NMOS)	7
MSM2716AS	2048-Word x 8-Bit EPROM (NMOS)	2
MSM2764AS	8192-Word x 8-Bit EPROM (NMOS)	7
CROSS REFERENCE LIS	ST	0
APPLICATIONS		7
64K BIT DYNAMIC RA	M APPLICATION NOTES	8
CMOS RAM BATTERY	BACK-UP18	7
MACK DOM KANIL CE	NEDATION MEMORY DESCRIPTION 10	1

# IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS



IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS



#### • DYNAMIC RAMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM3741	4K	22 Pin Dynamic	4096 x 1	22	300	550	750/5	+12, +5, -5	TMS4060
MSM3746	4K	22 Pin High Speed Dynamic	4096 × 1	22	100	230	600/10	+12, +5, -5	
MSM3716-2					150	375	528/20	+12, +5,	MK4116-2
MSM3716-3	16K	16 Pin Dynamic	16,384 x 1	16	200	375	528/20	-5	MK4116-3
MSM3732H-12					120	240	248/28		
MSM3732H-15	32K	16 Pin Dynamic A7 (Column) = H	32,768 × 1	16	150	270	248/28	+5	
MSM3732H-20			}		200	330	248/28		
MSM3732L-12					120	240	248/28		
MSM3732L-15	32K	16 Pin Dynamic A7 (Column) = L	32,768 x 1	16	150	270	248/28	+5	
MSM3732L-20					200	330	248/28		
MSM3764-12					120	240	248/28		
MSM3764-15	64K	16 Pin Dynamic	65,536 × 1	16	150	270	248/28	+5	TMS4164-15
MSM3764-20					200	330	248/28		TMS4164-20
MSM37256	256K	16 Pin Dynamic	262,144 × 1	16	100/120	200/240	300/28	+5	

#### • NMOS STATIC RAMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consumption MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM2114L-2					200	200	396		2114L2
MSM2114L-3	4K	Static, Common I/O	1024 x 4	18	300	300	396	+5	2114L3
MSM2114L					450	450	396		2114L
MSM2128-1	1016	2	2040 0	24	200	200	798	+5	TMS4016
MSM2128-13	16K	Static, Common I/O	2048 x 8	24	300	300	798	+5	110134016
MSM2128-12					120	120	660/110		
MSM2128-15	16K	Static, Common I/O with Power Down Mode	2048 x 8	24	150	150	550/110	+5	TMM2016 M58725
MSM2128-20					200	200	550/110		



### ■IC MEMORY-UP AND TYPICAL CHARACTERISTICS ■

#### • CMOS STATIC RAMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM5114-2					200	200	192/0.04		
MSM5114-3	4K	Fully Static, Common I/O	1024 × 4	18	300	300	192/0.04	+5	TC5514 μPD444
MSM5114	1				450	450	192/0.04		
MSM5115-2	4K	Clocked Static,	1024 × 4	18	200	300	33/0.04	+5	HM6514
MSM5115-3	1 41	Common I/O	102-17-1		300	420	33/0.04	13	11100514
MSM5104-2	4K	Clocked Static,	4096 x 1	18	200	300	33/0.04	+5	HM6504
MSM5104-3	41	Common I/O	4096 X I	18	300	420	33/0.04	75	HIVIOSU4
MSM5128-12					120	120	330/0.275		
MSM5128-15	16K	Fully Static,	2048 x 8	24	150	150	300/0.275	+5	HM6116 μPD446
MSM5128-20					200	200	275/0.275	·	

#### EPROMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consumption MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM2750	2K	24 Pin EPROM	256 x 8	24	1000	1000	2000	+5, -9	1702
MSM2708	8K	24 Pin EPROM	1024 × 8	24	450	450	800	+12, +5, - 5	2708
MSM2716	16K	24 Pin EPROM	2048 × 8	24	450	450	525/132	+5	2716
MSM2732	32K	24 Pin EPROM	4096×8	24	250	250	787/158	+5	2732A
MSM2764	64K	28 Pin EPROM	8192 × 8	28	200	200	790/185	+5	2764

#### • MASK ROMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM2816	16K	24 Pin MASK ROM	2048 x 8	24	450	450	525/132	+5	2716 EPROM
MSM2916	ION	24 Pin MASK ROM	2048 × 8	24	250	250	550	+5	2716 EPROM
MSM2932	32K	24 Pin MASK ROM	4096 × 8	24	300	300	550	+5	2532 EPROM
MSM2965	64K	24 Pin MASK ROM	8192 x 8	24	300	300	687	+5	2564 EPROM
MSM38128	128K	28 Pin MASK ROM	16,384 x 8	28	450	450	660/110	+5	
MSM28101	1M	40 Pin MASK RAM	3760 × 16	40	25	61	630	+5	JIS-Chinese- character coding system 0~7,16~47
MSM28201		ter font output	× 18	40	25μs	25μs 61μs	630	+5	JIS Chinese- character coding system 48~87
MSM53256	256K	28 Pin CMOS MASK ROM	32,768 x 8	28	250	250		+5	

**PACKAGING** 

# **PACKAGING**


2

		Packa	ages	
Name		RS	4	AS .
	No. of Pins	PLASTIC	CERDIP	CERAMIC
MSM3746	22			0
3716	16	0		0
3732	16	0		0
3764	16	0		0
37256	16	0		0
2114L	18	0		
2128-1	24			0
5114	18	0		
5115	18	0		
5104	18	0		
5128	24	0		
5188	28	0		0
2916	24	0	-	0
2932	24	0		0
2965	24	0		0
38128	28	0		0
28101	40			0
28102	40			0
53256	28	0		0
2708	24		0	
2716A	24		0	
2732	24		0	
2128	24	0		


Note: Model names suffixed by RS denote plastic mold devices, while AS denotes cerdip or ceramic devices.

Ex. MSM2916RS . . . . . . plastic mold device MSM2916AS . . . . . cerdip or ceramic device


#### • 16 PIN PLASTIC




#### • 16 PIN CERAMIC




#### • 16 PIN CERAMIC




#### • 18 PIN PLASTIC




#### • 18 PIN CERAMIC




#### • 22 PIN CERAMIC




#### • 24 PIN PLASTIC




#### • 24 PIN CERDIP



#### • 24 PIN CERAMIC




#### • 24 PIN CERDIP




#### • 28 PIN PLASTIC

2



#### • 40 PIN CERAMIC



# RELIABILITY INFORMATION

### RELIABILITY INFORMATION

#### 1. INTRODUCTION

Semiconductor memories play a leading role in the explosive progress of semiconductor technology. They use some of the most advanced design and manufacturing technology developed to date. With greater integration, diversity and reliability, their applications have expanded enormously. Their use in large scale computers, control equipment, calculators, electronic games and in many other fields has increased at a fast rate.

A failure in electronic banking or telephone switching equipment, for example, could have far reaching effects and can cause incalculable losses. So, the demand, for stable high quality memory devices is strong.

We, at Oki Electric is fully aware of this demand. So we have adopted a comprehensive quality assurance system based on the concept of consistency in development, manufacturing and sales.

With the increasing demand for improvement in function, capability and reliability, we will expand our efforts in the future. Our quality assurance system and the underlying concepts are outlined briefy below.

# 2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS

The quality assurance system employed by Oki Electric can be divided into 4 major stages: device planning, developmental prototype, production prototype, and mass production. This system is outlined in the following block diagram (Fig. 1-1).

#### 1) Device planning stage

To manufacture devices that meet the market demands and satisfy customer needs, we carefully consider functional and failure rate requirements, utilization form, environment and other conditions. Once we determine the proper type, material and structure, we check the design and manufacturing techniques and the line processing capacity. Then we prepare the development planning and time schedule.

#### 2) Developmental prototype stage

We determine circuits, pattern design, process settings, assembly techniques and structural requirements during this stage. At the same time, we carry out actual prototype reliability testing.

Since device quality is largely determined during the designing stage, Oki Electric pays careful attention to quality confirmation during this stage.

This is how we do it:

- (1) After completion of circuit design (or pattern design), personnel from the design, process technology, production technology, installation technology and reliability departments get together for a thorough review to ensure design quality and to anticipate problems that may occur during mass production. Past experience and know-how guide these discussions.
- (2) Since many semiconductor memories involve new concepts and employ high level manufacturing technology, the TEG evaluation test is often used during this stage.

Note: TEG (Test Element Group) refers to the device group designed for stability evaluation of MOS transistors, diodes, resistors, capacitors and other circuit component element used in LSI memories.

(3) Prototypes are subjected to repeated reliability and other special evaluation tests. In addition, the stability and capacity of the manufacturing process are checked.

#### 3) Production prototype stage

During this stage, various tests check the reliability and other special features of the production prototype at the mass production factory level. After confirming the quality of device, we prepare the various standards required for mass production, and then start production. Although reliability and other special tests performed on the production prototype are much the same as those performed on the developmental prototype, the personnel, facilities and production site differ for the two prototypes, necessitating repeated confirmation tests.

#### 4) Mass production

During the mass production stage, careful management of purchased materials, parts and facilities used during the manufacturing process, measuring equipment, manufacturing conditions and environment is necessary to ensure device quality first stipulated during the designing stages. The manufacturing process (including inspection of the completed device) is followed by a lot guarantee inspection to check that the specified quality is maintained under conditions identical to those under which a customer would actually use the device. This lot guarantee inspection is performed in 3 different forms as shown below.





Fig. 2 Defect Processing Flowchart



(1) Group A tests: appearance, labels, dimensions

and electrical characteristics in-

spection

(2) Group B tests: check of durability under thermal

and mechanical environmental stresses, and operating life charac-

teristics

(3) Group C tests: performed periodically to check operational life etc on long term

basis.

Note: Like the reliability tests, the group B tests conform to the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121

Devices which pass these lot guarantee inspections are stored in a warehouse awaiting shipment to customers. Standards are also set up for handling, storage and transportation during this period, thereby ensuring quality prior to delivery.

5) At Oki Electric, all devices are subjected to thorough quality checks. If, by chance, a failure does occur after delivery to the customer, defective devices are processed and the problem rectified immediately to minimize the inconvenience to the customer in accordance with the following flowchart.

#### 3. EXAMPLE OF RELIABILITY TEST RESULTS

We have outlined the quality assurance system and the underlying concepts employed by Oki Electric. Now, we will give a few examples of the reliability tests performed during the developmental and production prototype stages. All reliability tests performed by Oki Electric conform with the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121

#### OKI MEMORY-LSI RELIABILITY TEST RESULTS


	Device	3764-1	5AS	мѕм	3764-1	5RS	MSN	12128-1	AS		
Test	Function	64K	bit DR.	АМ	64K	bit DR.	АМ		bit SRA		
1 031	Structure	N-channel 2-layer Si gate MOS 16-pin ceramic			l	l 2-laye MOS in plast	_	E,	nnel Si /D MOS in cerar	5	
Test item	Test condition	Number of test samples	Test hours	Defec- tives	Number of test samples	Test hours	Defec- tives	Number of test samples	Test hours	Defec- tives	
Steady state operating lift	Ta = 150° C Vcc = 5.5 V	145	2000	0				50	2000	0	
test	Ta = 125° C Vcc = 5.5 V				180	2000	0				
	150°C	30	2000	0							
High-temperature	Ta = 200°C	}									
storage test	250°C							20	2000	0	
	300° C	30	2000	0							
Low-temperature operating lift test	Ta = -30° C Vcc = 6 V	26	5000	0							
Moisture resistance (storage)	85°C 85% Plastic only										
Moisture resistance (operation)	85° C 85% Plastic only * indicates on/off operation				* 120	* 2000	* 0				
Pressure cooker	121°C, 2 atmospheric pressure				100	300	0				
<del> </del>	Device	MSN	/15128-	RS	MSM3	8128-X	XRS	MSI	M2716/	AS	
Test	Function	16Kbit SRAM (Asynchronous)			128Kbi (Asyr	t Mask			oit EPR		
	Structure		OS Si g pin pla		E/	nnel Si D MOS in plas	\$	N-channel Si gate E/D MOS 24-pin ceramic			
Test item	Test condition	Number of test samples	Test hours	Defec- tives	Number of test samples	Test hours	Defec- tives	Number of test samples	Test hours	Defec- tives	
Steady state operating lift	Ta = 150° C Vcc = 5.5 V	50	2000	0				375	168~ 5000	4 Data erasure	
test	Ta = 125° C Vcc = 5.5 V	100	1000	0	48	3000	0				
	150°C				20	3000	0	50		0	
High-temperature	$Ta = \frac{200^{\circ}C}{}$							50	1000	0	
storage test	250°C							40		3 Data	
	300° C							44	]	19 erasure	
Low-temperature operating lift test	Ta = -30°C Vcc = 6 V							48	2000	0	
Moisture resistance (storage)	85° C 85% RH Plastic only				20	2000	0				
Moisture resistance (operation)	85° C 85% RH Plastic only * indicates on/off operation	40	1000	0	* 30	2000	* 0				
Pressure cooker	121°C, 2 atmospheric pressure	48	168	0	60	168	0				

#### OKI'S MEMORY LSI ENVIRONMENTAL STRESS ENDURANCE TEST RESULTS

			MSM376	4-15AS	MSM376	4-20RS	MSM212	28-1AS
Classifi- cation	Test name	Test condition	Number of test samples	Defec- tives	Number of test samples	Defec- tives	Number of test samples	Defec- tives
out	Resistance to soldering heat	Subjected to 260°C for 10 seconds	20	0	20	0		
Thermal environment test	Thermal shock	(Water) 0° C ~ 100° C 10 cycles 5 min 5 min					30	0
Thenvir	Temperature cycle	-55°C 150°C or ~ or 100 -65°C 125°C Cycles 30 min 30 min	200	0	120	0		
_ F	Vibration	100 ~ 2000 Hz 20G 4 min. percycle x 4 times in XYZ directions						
Mechanical environment test	Shock	1500G 0.5msec 5 times each in X, Y, and Z directions	60	0	20	О	20	0
en M	Acceleration (steady state)	10000G or 20000G 1 min Once in X, Y, and Z directions						
	etro static harge test	OKI capacitor discharge system C = 200pF Surge voltage applied for 5 times No series resistance	Passed improv		Pas	sed	Pass	ed

			MSM51	28RS	MSM3812	8-XXAS	MSM2716AS	
Classifi- cation	Test name	Test condition	Number of test samples	Defec- tives	Number of test samples	Defec- tives	Number of test samples	Defec- tives
nt	Resistance to soldering heat	Subjected to 260°C for 10 seconds	25	0				
Thermal environment test	Thermal shock	(Water) 0° C ~ 100° C 10 cycles 5 min 5 min			20	0	20	0
The	Temperature cycle	-55°C 150°C or ~ or 100 -65°C 125°C Cycles 30 min 30 min	65	0	120	0	40	0
nt nt	Vibration	100 ~ 2000 Hz 20G 4 min. percycle x 4 times in XYZ directions						
Mechanical environment test	Shock	1500G 0.5msec 5 times each in X, Y, and Z directions	18	0	24	0	30	0
en en	Acceleration (steady state)	10000G or 20000G 1 min Once in X, Y, and Z directions						
1	etro static harge test	OKI capacitor discharge system C = 200pF Surge voltage applied for 5 times No series resistance	Pass	ed	Pass	ed	Pass	ed

#### ♦ Data example 1 Device: MSM3764-15AS Test: Continuous operation under high temperature $Ta = 150^{\circ}C$ , Vcc = 5.5V, f = 500 kHzTest conditions: Test circuit MAX Measurement: $V_{CC} = 4.5V$ March pattern $T_a = 25^{\circ}C$ MEAN 80 GND MIN 1 NC Vss 16 <sup>t</sup>CAC (ns) CAS 2 Din 70 2.7kΩ 5.5V 3 WE Dout 14 A<sub>6</sub> 13 Signal 4 RAS input 5 A<sub>0</sub> A<sub>3</sub> 12 Signal 60 input 10 1000H 2000H ОН 168H 8 V<sub>CC</sub> 9 Start → Test time V<sub>CC</sub> 5.5V Test timing f = 500 kHz 1µs 1µs Measured at absolute maximum V<sub>CC</sub> RAS 7 Measurement: March pattern Ta = 25° C 0.2µs CAS Vcc (V) 0.3µs "H" Read "L" Write 3 Din 1000H 2000H 168H 500H ОН and Start → Test time Exceptionally stable performance Diagonal scanning for addresses A<sub>0</sub> to A<sub>7</sub> demonstrated for all characteristics




Since these reliability tests must determine performance under actual working conditions in a short period of time, they are performed under severe test conditions. For example, the  $125^{\circ}$ C high temperature continuous operation test performed for 1000 hours is equivalent to testing device life from 2 to 300 years of use at  $Ta = 40^{\circ}$ C.

By repeating these accelerated reliability tests, device quality is checked and defects analyzed. The resulting information is extremely useful in improving the manufacturing processes. Some of the more common defects in memory LSI elements and their analysis are described below.

# 4. SEMICONDUCTOR MEMORY FAILURES

The life-span characteristics of semiconductor elements in general (not only semiconductor IC devices) is described by the curve shown in the diagram below. Although semiconductor memory failures are similar to those of ordinary integrated circuits, the degree of integration (miniaturization), manufacturing complexity and other circuit element factors influence their incidence.

#### <Semiconductor Element Life-span Curve>




#### 1) Surge Destruction

This is destruction of the input/output stage circuits by external surge currents or static electricity. The accompanying photograph shows a point of contact between aluminum and poly-silicon that has been dissolved by a surge current. A hole has formed in the substrate silicon, leading to a short circuit. This kind of failure is traceable in about 30% of defective devices returned to the manufacturer. Despite minaturization of semiconductor memory component elements (which means the elements themselves are less resistant), these failures usually occur during assembly and other handling operations.

At Oki Electric, all devices are subjected to static electricity intensity tests (under simulated operational conditions) in the development stage to reduce this type of failure. In addition to checking endurance against surge currents, special protective circuits are incorporated in the input and output sections.



Example of surge destruction



#### 2) Oxide Film Insulation Destruction (Pin Holes)


Unlike surge destruction, this kind of failure is caused by manufacturing defects. Local weakened sections are ruptured when subjected to external electrical stress. Although this problem is accentuated by the miniaturization of circuit elements, it can be resolved by maintaining an ultra-clean manufacturing environment and through 100% burn-in screening.

#### 3) Surface Deterioration due to Ionic Impurities

Under some temperature and electric field conditions, charged ionic impurities moving within the oxide film previously resulted in occasional deterioration of silicon surfaces. This problem has been eliminated by new surface stabilization techniques.

#### 4) Photolithographic Defects

Integrated circuits are formed by repeated photographic etching processes. Dust and scrathces on the mask (which corresponds to a photographic negative) can cause catastrophic defects. At present, component elements have been reduced in size to the order of  $10^{-4}$  cm through miniaturization. However, the size of dust and scratches stays the same. At Oki Electric, a high degree of automation, minimizing human intervention in the process, and unparalleled clealiness solves this problem.




Photolithographic Defect
(Gate not formed in circled area)

#### 5) Aluminum Corrosion

Aluminum corrosion is due to electrolytic reactions caused by the presence of water and minute impurities. When aluminum dissolves, lines break. This problem is unique to the plastic capsules now used widely to reduce costs. Oki Electric has carefully studied the possible cause and effect relationship between structure and manufacturing conditions on the one hand, and the generation of aluminum corrosion on the other. Refinements incorporated in Oki LSIs permit superior endurance to even the most severe high humidity conditions.


#### 6) Alpha-Particle Soft Failure

This problem occurs when devices are highly miniaturized, such as in 64-kilobit RAMs. The inversion of memory cell data by alpha-particle generated by radioactive elements like uranium and thorium (present in minute quantities, measured in ppb) in the ceramic package material causes defects. Since failure is only temporary and normal operation restored quickly, this is referred to as a "soft" failure. At Oki Electric we have eliminated the problem by coating the chip surface of 64-kilobit RAMs with a resin which effectively screens out these alpha-particle.



## 7) Degradation in Performance Characteristics Due to Hot Electrons

With increased miniaturization of circuit elements, internal electric field strength in the channels increases since the applied voltage remains the same at 5 V. As a result, electrons flowing in the channels, as shown in the accompanying diagram, tend to enter into the oxide film near the drain, leading to degradation of performance. Although previous low-temperature operation tests have indicated an increase of this failure, we have confirmed by our low-temperature acceleration tests, including checks on test element groups, that no such problem exists in Oki LSIs.



Characteristic deterioration caused by hot electron

With further progress in the miniaturization of circuit components, failures related to pin hole oxide film destruction and photolithography have increased. To eliminate these defects during manufacturing, we at Oki Electric have been continually improving our production processes based on reliability tests and information gained from the field. And we subject all devices to high-temperature burn-in screening for 48 to 96 hours to ensure even greater reliability.

# MOS MEMORY HANDLING PRECAUTIONS

### MOS MEMORY HANDLING PRECAUTIONS

#### 1. Static Electricity Countermeasures

Since voltage is generally controlled by means of the transistor gate oxide film in MOS memories, the input impedance is high and the insulation tends to be destroyed more readily by static electricity.

Although Oki MOS memories incorporate built-in protector circuits to protect all input terminals from such destruction, it is not considered possible to give complete protection against heat destruction due to overcurrents and insulation film destruction due to irregular high voltages. It is, therefore, necessary to observe the following precautionary measures.

- Under no circumstances must voltages or currents in excess of the specified ratings be applied to any input terminal.
- Always use an electrically conductive mat or magazine for storage and transporting purposes.
- 3) Avoid wearing apparel made of synthetic fiber during operations. The wearing of cottons which do not readily generate static electricity is desirable. Also avoid handling devices with bare hands. If handling with bare hands cannot be avoided, make sure that the body is grounded, and that a  $1 M \Omega$  resistor is always connected between the body and ground in order to prevent the generation of static electricity.
- 4) Maintaining the relative humidity in the operation room at 50% helps to prevent static electricity. This should be remembered especially during dry seasons.
- 5) When using a soldering iron, the iron should be grounded from the tip. And as far as possible, use low power soldering irons (12 V or 24 V irons).

#### 2. Power Supply and Input Signal Noise

#### 2.1 Power supply noise absorption

In dynamic memories, the flow of power supply current differs greatly between accessing and standby modes.

Although very little power is consumed by CMOS memories during standby mode, considerable current is drawn for charging and discharging (instantaneous current requirements) during access mode. In order to absorb the "spike noise" generated by these current requirements, the use of relatively large capacitance capacitors (about one  $10\mu\text{F}$  capacitor for every 8 to 10 RAMs) is recommended along with good high frequency response capacitors of about  $0.1\mu\text{F}$  for each memory element. Power line wiring with as little line impedance as possible is also desirable.

#### 2.2 Input signal noise absorption

Overshooting and undershooting of the input signal should be kept to a bare mainimum. Undershooting in particular can result in loss of cell data stability within the memory. For this reason,

- Avoid excessive undershooting when using an address common bus for memory board RAMs and ROMs.
- (2) Since noise can be generated very easily when using direct drive for applying memory board RAM addresses from other driver boards, it is highly recommended that these addresses be first received by buffer.
- (3) Methods available for eliminating undershooting generated in the address line include
  - a) Clampling of the undershooting by including a diode.
  - b) Connect  $10 \sim 20\Omega$  in series with driver outputs.
  - c) Smooth the rising edge and falling edge waveforms.

#### 3. CMOS Memory Operating Precautions

#### 3.1 Latch-Up

If the CMOS memory input signal level exceeds the Vcc power line voltage by +0.3 V, or drops below the ground potential by -0.3 V, the latch-up mechanism may be activated. And once this latch-up mode has been activated, the memory power has to be switched off before normal operating mode can be restored. Destruction of the memory element is also possible if the power is not switched off.

Although Oki CMOS memories have been designed to counter these tendencies, it is still recommended that input signal overshooting and undershooting by avoided.

#### 3.2 Battery Back-Up

Take special note of the following 4 points when designing battery back-up systems.

- (1) Do not permit the input signal H level to exceed Vcc +0.3 V when the memory Vcc power is dropped. To achieve this, it is recommended that a CMOS driver using a Vcc power common with the CMOS memory, or an open collector buffer or open drain buffer pulled-up by a Vcc power common with the CMOS memory be used for driving purposes.
- (2) Set the chip select input signal CE to the same H level as the CMOS memory Vcc power line. And in order to minimize memory power consumption, set the write enable input WE level, the address input and the data input to either ground level or to the same H level as the CMOS memory Vcc power line.
- (3) Make sure that the CMOS memory Vcc power line is increased without "ringing" or temporary breaks when restoring the battery back-up mode.
- (4) When using synchronous type CMOS memories (MSM5115, MSM5104), make sure that accessing occurs after elapse of the chip enable off time (t<sub>cc</sub>) prescribed in the catalog after the Vcc power line has reached the guaranteed operating voltage range. For further details, refer to "CMOS Memory Battery Back-up" at the end of this manual.


# EPROM WRITING AND ERASURE

## **EPROM WRITING AND ERASURE**

#### 1. EPROM Writing Erasure

#### 1.1 EPROM MSM2716/2732A/2764 writing

Writing in the MSM2716AS involves setting the drain and gate voltages of the floating gate stage to a high voltage. When the drain voltage exceeds 15 V and the gate voltage 20 V, the channel charge (electrons) becomes highly energized and flow over the oxide film barrier into the floating gate. And since the high gate voltage is positive polarity, electrons will flow into the floating gate very easily. When electrons build up in the floating gate, the memory element "threshold voltage" is changed, and subsequently stored as memory data. Once the charge has been built up, the surrounding oxide film (high insulation) prevents escape of electrons. The data is thus stored as "non-volatile" data.



When the MSM2716AS is shipped from the factory, the floating gate is left in discharged status (all bits "1"), i.e. "blank" status. During writing processes,  $\pm 25$  V is applied to the Vpp terminal and  $V_{IH}$  to the  $\overline{OE}$  input. The data to be programmed is applied in parallel to the outputs ( $O_0$  7). After the address and data have been set up, application of  $V_{IH}$  level for 50 ms to the  $\overline{CE}$  input will enable writing of data. Since the  $\pm 25$  V applied to Vpp is fairly close to the element's withstanding voltage, make sure that the voltage setting is maintained strictly within the  $\pm 25$  V  $\pm 1$  V range. Application of voltages in excess of the rated voltage, and overshooting, to the Vpp terminal can result in permanent damage to the element.

Although MSM2716AS rewriting should be checked about 100 times by sample testing, in actual practice 5 to 10 times is usually the limit. This will not likely result in any problem.


#### 1.2 PROM writer

Oki Electric employs a system whereby the various writers available on the market are examined, and agreements reached with different writer manufacturers. The purpose of this system is to check compatibility between writer manufacturers and Oki Electric devices, and making modifications whenever required. Users are thus ensured trouble-free use.

In the event of EPROM trouble with Oki devices and approved writers, problems will be handled by both Oki and driver manufacturer except where such problems have been caused purposely.

#### 1.3 Erasure

Erasure of data written in the MSM2716AS can be effected by ultra-violet irradiation of the memory element. In this case, the charge is discharged into the substrate or electrode by the ultra-violet energy, but note that the following erasure conditions must be met. If a memory which has not been properly erased is used, writing problems and operating failures are likely to arise. Also note that excessively long erasure times (of several hours duration) can also result in failure.



Lengthy exposure to direct sunlight can also result in loss of bits. Direct exposure of the MSM2116AS to the strong summer sun for a single day can result in bit changes. Although normal fluorescent lights have practically no effect, light rays beamed onto elements can cause special changes. It is therefore recommended that the glass face be covered with a screening label.

#### 2. EPROM Handling

#### 2.1 Defects caused by static electricity

The generation of static electricity on the EPROM glass face can result in changes in the memory contents. This, however, can be restored by brief exposure (several seconds) to ultra-violet irradiation. But this exposure must be kept short. Exposure for 30 seconds or more can cause changes in the normal bits.

#### 2.2 Handling precautions

- (1) Avoid carpets and clothes etc where static electricity is generated.
- (2) Make sure the writer and mounting system are securely grounded.

- (3) Also make sure that any soldering iron employed is properly grounded.
- (4) Always carry in an electrically conductive plastic
- (5) Written ROMs are also to be kept in an electrically conductive plastic mat.
- (6) Do not touch the glass seal by hand since this can result in deterioration of the ultra-violet permeability required for erasure, and subsequently lead to poor erasure.

#### 2.3 System debugging precautions

During system debugging, check operations with a voltage of  $\pm 5\%$  (oscillating).

# MASK ROM CUSTOMER PROGRAM SPECIFICATIONS

## MASK ROM CUSTOMER PROGRAM **SPECIFICATIONS**

The mask ROM custom program code writing method is outlined

#### Usable media

- (1) Magnetic tape
- (2) Paper tape
- (3) EPROM

Magnetic tape and EPROM are used as standard (with MSM2916 and MSM2932 employing only EPROM).

#### Magnetic tape specifications

- 2.1 Use the following types of magnetic tape in magnetic tape units compatible with IBM magnetic tape
  - (1) Length:

2400 feet, 1200 feet or 600 feet

- (2) No label
- (3) Width:
- 1/2 feet
- (4) Channels: 9 channels
- (5) Bit density: 800BPI standard, although 1600BPI can also be employed.
- (6) Block size: Integer multiples of 256 bytes possible with 256 bytes as standard.

1 block, 1 record is standard.


#### 2.2 Magnetic tape format

- (1) The data for a single chip should not extend into several tapes. Data for several chips are allowed to include in a single magnetic tape, multiple file format being permitted. In this case, include the data of a single chip in one file.
- (2) Use tape marks for file partitions when employing multiple file formats.
- (3) Denote the completion of a magnetic tape file by two successive tape marks.

#### 2.3 Magnetic tape data format

- (1) The data contained in a single file on magnetic tape must be inserted from the head address (0000) hex of the device up to the final address in succession for a single chip.
- (2) In this case, the LSB of the data should correspond to  $D_0$ , and the MSB to  $D_7$ .
- (3) "1" bits in the data denote high device output, while "0" denotes low output.

#### 2.4 Magnetic tape examples




#### 3. Paper Tape

#### (1) BNPF punch format


BNPF punch format denotes 8 bits in a single address data expressed by 8 characters. That is, the "1" level bit of the data is expressed by the character "P", and

the "0" level bit by "N". These 8 bit characters are enclosed by the character "B" (start character) and the character "F" (stop character), 10 characters being punched out in the paper tape as a single record (all output characters conforming with ASCII characters).



#### ■ MASK ROM CUSTOMER PROGRAM SPECIFICATIONS ■

(2) HEX punch format HEX punch format involves editing and punching of a maximum of 16 bytes of data into a single record (all output characters conforming to ASCII characters).



Record mark:

colon ":"

Code no.:

Represents the code no. in 1 record by a 2-digit hexadecimal number.

Maximum no. is 10 (hexadecimal) with 00 denoting the final record.

Location address: Address of head data of that record. These are 4-digit hexadecimal nos.

with 0000 denoting the final record. Record type: Record type denoted by a 2-digit

hexadecimal number. This is normally

00, but 01 for final record.

Code:

Single byte of data expressed by

Check sum:

2-digit hexadecimal number.


Value obtained by sequential decrementing of code no., location address, record type and codes from initial value expressed as 2-digit hexadecimal no.

#### **EPROM Specifications**

- (1) MSM2716, MSM2764, Intel 2716, 2732, 2764 or equivalent device may be used.
- (2) Prepare 2 EPROMs containing identical data.

# MASK ROM DEVELOPMENT FLOWCHART

## MASK ROM DEVELOPMENT FLOWCHART



# TERMINOLOGY AND SYMBOLS

R

# **TERMINOLOGY AND SYMBOLS**

#### 1. Pin Terminology

Term	EPROM	ROM	Static RAM	Dynamic RAM
Power supply voltage pin	V <sub>DD</sub> , V <sub>CC</sub>	Vcc	Vcc	V <sub>DD</sub> , V <sub>CC</sub>
Address input pin	A <sub>0</sub> ~ A <sub>12</sub>	A <sub>0</sub> ~ A <sub>13</sub>	A <sub>0</sub> ~ A <sub>11</sub>	A <sub>0</sub> ~ A <sub>7</sub>
Data input pin			DI	D IN
Data output pin	O <sub>0</sub> ~ O <sub>7</sub>	$D_0 \sim D_{15}$	DO	D OUT
Data input/output pin			I/O <sub>1</sub> ~ I/O <sub>8</sub>	
Chip enable pin	CE	CE	CE	
Output enable pin	OE	OE	OE	
Address enable pin		AE		
Chip select pin	CS		cs	
Write enable pin	WE		WE	WE
Row address strobe pin				RAS
Column address strobe pin				CAS
Program input pin	Program, Vpp	÷		
Data valid pin		DV		
Clock input pin		ФΤ		
Ground pin	Vss	V <sub>SS</sub>	Vss	V <sub>SS</sub>
Vacant terminal	NC	NC		

# 8

#### 2. Absolute Maximum Ratings

Term	EPROM	ROM	Static RAM	Dynamic RAM
Power supply voltage	V <sub>DD</sub> , V <sub>CC</sub> V <sub>GG</sub> , V <sub>BB</sub> V <sub>SS</sub>	V <sub>CC</sub>	· V <sub>CC</sub>	V <sub>DD</sub> , V <sub>CC</sub> V <sub>BB</sub> V <sub>SS</sub>
Terminal voltage	VT		VT	VT
Input voltage	V <sub>I</sub>	VI	Vı	٧ı
Output voltage	v <sub>o</sub>	v <sub>o</sub>	v <sub>o</sub>	v <sub>o</sub>
Input current				
Output current			10	
Output shorting current				los
Load capacitance				
Permissible loss	PD	PD	PD	PD
Operating temperature	Topr	Topr	Topr	Topr
Storage temperature	Tstg	Tstg	Tstg	Tstg

#### **■ TERMINOLOGY AND SYMBOLS ■**-

#### 3. Recommended Operation Conditions

Term	EPROM ROM Static RAM		Dynamic RAM	
Power supply voltage	V <sub>DD</sub> , V <sub>CC</sub> V <sub>GG</sub> , V <sub>BB</sub> V <sub>SS</sub>	v <sub>cc</sub>	v <sub>cc</sub>	V <sub>DD</sub> , V <sub>CC</sub> V <sub>BB</sub> V <sub>SS</sub>
"H" clock input voltage				VIHC
"H" input voltage	VIH	V <sub>IH</sub>	ViH	VIH
"L" input voltage	VIL	VIL	VIL	VIL
Data storage voltage			Vссн	
Load capacitance		CL	CL	
Fan-out	N	N	N	
Operating temperature	Topr	Topr	Topr	Topr

# 8

#### 4. DC Characteristics

Term	EPROM ROM St		Static RAM	Dynamic RAM	
"H" output voltage	Voн	Voн	Voн	V <sub>OH</sub>	
"L" output voltage	V <sub>OL</sub>	V <sub>OL</sub>	V <sub>OL</sub>	V <sub>OL</sub>	
"H" output current			IOH		
"L" output current					
Input leak current	I <sub>LI</sub>	ינו	ILI	Li	
Output leak current	ILO	ILO	ILO	lo	
I/O leak current			I <sub>LO</sub>		
Program terminal current	I <sub>PP1</sub> , I <sub>PP2</sub>				
Peak power on current		I <sub>PO</sub>	I <sub>PO</sub> , I <sub>SBP</sub>		
Power supply current	IDD, ICC IBB, ICC1 ICC2	ICC, ICCS ICCA	ICC, ICCA ICC1, ICC2 ICCS, ICCS1 ISB	IDD1, ICC1, IBB1 IDD2, ICC2, IBB2 IDD3, ICC3, IBB3 IDD4, ICC4, IBB4	

#### ■ TERMINOLOGY AND SYMBOLS ■-

#### 5. AC Characteristics

#### (1) Read cycle

Term	EPROM	ROM	Static RAM	Dynamic RAM
Read cycle time		tC, tRC, tCYC	<sup>t</sup> RC	tRC
Address access time	†ACC	tAA, tACC	tA, tAC, tACC, tAA	
Chip select access time	tco	tcs	tCO, tACS1, tACS2	
Chip enable access time	<sup>t</sup> CE	†ACE	<sup>t</sup> AC	
Output enable access time	<sup>t</sup> OE	tco	<sup>t</sup> OE	
Output setting time		tLZ	tCX, tLZ	
Output valid time	tОН	tОН	tOH, tOHA	
Output disable time	tDF	tHZ	<sup>t</sup> OTD, <sup>t</sup> HZ,	tOFF
Address set-up time		†AS	<sup>t</sup> AS	
Address hold time		<sup>t</sup> AH	<sup>t</sup> AH	·
Chip enable off time			tCC	
Chip enable pulse width			<sup>t</sup> CE	
Power-up time		tPU	tpU	
Power-down time		<sup>t</sup> PD	tPD	
Address enable pulse width		<sup>t</sup> AE		
Data valid access time		tVA		
Data valid delay time		tVD		
Clock delay time		tVH		
Clock pule width		tH		
Clock delay time		tL		
Output delay time		tDD		
Output access time		t <sub>DA</sub>		
Output hold time		tDH		
Address enable set-up time		†AES		

#### (2) Write Cycle

Term	EPROM	ROM	Static RAM	Dynamic RAM
Write cycle time			tWC	tWC
Address set-up time	<sup>t</sup> AS		tas, taw	
Write pulse width	tpW		tw, twp	tWP
Write recovery time			tWR	
Data set-up time	tDS		tDS, tDW	tDS
Data hold time	<sup>t</sup> DH		tDH	tDH
Output off time	<sup>t</sup> DF		tOTW, tWZ	<sup>t</sup> OFF
Chip select set-up time	tcss		tcw	
Address hold time	<sup>t</sup> AH		tAH, tWR	
Chip enable off time			tCC	
Chip enable pulse width			tCW, tCE	
Write enable set-up time			tws	
Write enable read time			tWCL	
Write enable hold time			tWH	
Address/write enable setting time			tAW	
Write enable output activation			tow	
Output enable set-up time	tOES			
Output enable hold time	<sup>t</sup> OEH	700		
Program read delay time	tDPR			
Output enable delay time	<sup>t</sup> OE			
Chip enable data valid time	tDV			
Program pulse rising edge time	tPRT			
Program pulse falling edge time	tPFT	*		
Vpp restoration time	tVR			
Chip enable hold time	<sup>t</sup> CH			

# DATA SHEET

9

# **MSM3716-AS/RS**

#### 16384 WORD X 1 BIT DYNAMIC RAM

#### **GENERAL DESCRIPTION**

The Oki N-MOS integrated circuit MSM3716- x AS/RS is an address multiplex type dynamic RAM with a 16,384 word x 1-bit configuration, featuring a wide operational margin and high-speed low power consumption while using a single transistor.

#### **FEATURES**

- 16,384 words x 1 bit
- 150ns access time and 375ns cycle time (MSM3716-2AS/RS) 200ns access time and 375ns cycle time (MSM3716-3AS/RS)
- Standard 16-pin layout
- Low power consumption: 528mW (operation), 20mW (standby)
- Output data controlled by CAS only, while system design freedom is increased by not latch at cycle end.
- Read modify write, RAS only refresh and page mode operations possible.
- TTL compatible low capacitance for all inputs.
- 128 refresh cycle.

#### PIN CONFIGURATION 16 15 14 13 12 6 11 10 8 9 1 9 Vcc $V_{BB}$ 10 2 DINA<sub>5</sub> WRITE 3 11 A<sub>4</sub> 4 RAS 12 $A_3$ 5 13 $A_0$ $A_6$ $A_2$ 6 14 DOUT 7 CAS $A_1$ 25 16 ٧ss VDD

#### **ELECTRICAL CHARACTERISTICS**

#### ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Item	Symbol	Conditions	Rating	Unit	
	V <sub>DD</sub>		-1.0 ~ +15.0		
Vcc Respect to Vss	Respect to Vss	-1.0 ~ +15.0	1		
Davier wants water	V <sub>BB</sub>	Respect to Vss V <sub>DD</sub> - Vss > 0 · 0	0 ~ -20.0		
	V <sub>DD</sub>		-0.5 ~ +20.0		
	Vcc	Respect to V <sub>BB</sub>	-0.5 ~ +20.0		
	Vss	1	-0.5 ~ +20.0	]	
Input voltage	Vı	B	-0.5 ~ +20.0		
Output voltage	V <sub>O</sub>	Respect to V <sub>BB</sub>	-0.5 ~ +20.0	}	
Storage temperature	Tstg		-55 ~ +150	°C	
Permissible loss	PD		1	W	

#### RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Conditions	Recom	Unit		
			Min.	Typ.	Max.	
Power supply voltage	V <sub>DD</sub>		10.8	12.0	13.2	
	vcc	Vss = 0	4.5	5.0	5.5	]
	V <sub>BB</sub>		-4.5	-5.0	-5.5	
"H" clock input voltage (note 1)	VIHC		2.7		6.0	\ \
"H" input voltage (note 2)	VIH	1	2.4		6.0	1
"L" input voltage (note 3)	VIL		-1.0		0.8	
Operating temperature	Topr		0		70	°C

Notes: 1. RAS, CAS and WRITE inputs

- 2.  $A_o \sim A_6$  and  $D_{IN}$  inputs 3. All inputs

#### DC CHARACTERISTICS

 $(V_{DD}$  = 12.0V±10%, Vcc = 5.0V±10%, V<sub>BB</sub> = -5.0V±10%, Vss = 0V, Ta = 0~70°C)

lan-	Sumba!	nbol Conditions		Special Ratings		Ness
Item	Symbol	Conditions	Min. Max.		Unit	Note
	<sup>1</sup> DD1		40 mA		4	
Average power supply current during operation	I <sub>CC1</sub>	t <sub>RC</sub> = 375 ns				5
ading operation	I <sub>BB1</sub>			200	μА	
	I <sub>DD2</sub>	500 - 1/		1.5	mA	
Power supply current during standby mode	ICC2	RAS = V <sub>IHC</sub>	-10	10	μΑ	7
standby mode	I <sub>BB2</sub>	DOUT = High Impedance		100	μΑ	]
	IDD3	t <sub>RC</sub> = 375 ns		27	mA	4
Refresh power supply current	ICC3		-10	10	μΑ	
	I <sub>BB3</sub>			200	μΑ	
	I <sub>DD4</sub>	RAS = VIL		29	mA	4
Page mode power supply current	ICC4	tpC = 225 ns				5
	I <sub>BB4</sub>	tbC - 552 us		200	μΑ	
Input leak current	I <sub>L1</sub>	$V_{BB} = -5V$ 0 \le V <sub>1</sub> < 6.0V	-10	10	μА	
Output leak current	ILO	$D_{OUT} = Disable$ $0 \le V_0 \le 5.5V$	-10	10	μΑ	
"H" output voltage	∨он	I <sub>O</sub> = -5 mA	2.4		V	
"L" output voltage	VOL	I <sub>O</sub> = 4.2 mA		0.4	V	1

Notes: 4. I<sub>DD1</sub>, I<sub>DD3</sub> and I<sub>DD4</sub> depend on cycle time.

I<sub>CC1</sub> and I<sub>CC4</sub> are changed by output load. Vcc is connected to D<sub>OUT</sub> at low impedance during reading of "H" level data.


#### AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

 $(V_{DD} = 12.0V \pm 10\%, V_{CC} = 5.0V \pm 10\%, V_{BB} = -5V \pm 10\%, V_{SS} = 0V, T_{a} = 0 \sim 70^{\circ} C)$  (Notes; 6, 7. 8)


Down		MSM371	6-2AS/RS	MSM371	MSM3716-3AS/RS		
Parameter	Symbol	Min.	Max.	Min.	Max.	Units	Note
Random read/write cycle time	tRC	375		375		ns	
Read and write cycle time	tRWC	375		375		ns	
Page mode cycle time	tPC	170		225			
Access time from RAS	tRAC	1	150		200		9, 11
Access time from CAS	tCAC		100		135	ns	10, 11
Output turn-off delay time	tOFF	0	40	0	50	ns	
Rise and fall time	tŢ	3	35	3	50	ns	
RAS precharge time	tRP	100		120		ns	
RAS pulse width	t <sub>RAS</sub>	150	10,000	200	10,000	ns	
RAS hold time	tRSH	100		135		ns	
CAS pulse width	tCAS	100	10,000	135	10,000	ns	
CAS hold time	tCSH	150		200		ns	
RAS and CAS delay time	tRCD	25	50	30	65	ns	12
RAS and CAS precharge time	<sup>t</sup> CRP	-20		-20		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	<sup>t</sup> RAH	20		25		ns	
Column address set-up time	tASC	-5		-5		ns	
Column address hold time	†CAH	45		55		ns	
Column address hold time from RAS	<sup>t</sup> AR	95		120		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time	<sup>t</sup> RCH	0		0		ns	
Write command hold time	tWCH	45		55		ns	
Write command hold time from RAS	tWCR	95		120		ns	
Write command pulse width	tWP	45		55		ns	
Write command and RAS read time	<sup>t</sup> RWL	60		80		ns	
Write command and CAS read time	tCWL	60		80		ns	
Data input set-up time	tDS	0		0		ns	13
Data input hold time	<sup>t</sup> DH	45		55		ns	13
Input hold time for data from RAS	tDHR	95		120		ns	
CAS precharge time	tCP	60		80		ns	
Write command set-up time	twcs	-20		-20		ns	14
CAS and write command delay time	tCWD	70		95		ns	14
RAS and write command delay time	tRWD	120		160		ns	14
Refresh cycle	<sup>t</sup> REF		2		2	ms	

- NOTES: 6. Normal memory operation may not be possible unless at least 8 cycles of operation are performed after the power is switched on.
  - 7. AC measurements when  $t_T = 5ns$ .
  - 8. Prescribed timing input levels of  $V_{IHC}$  (MIN),  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX).
  - 9. In the case of  $t_{RCD} \le t_{RCD}$  (MAX);  $t_{RAC}$  is increased only for  $t_{RCD} t_{RCD}$  (MAX) for  $t_{RCD} > t_{RCD}$  (MAX) case.
  - 10. For  $t_{RCD} \ge t_{RCD}$  (MAX) case.
  - 11. For 2TTL + 100pF load case.
  - 12.  $t_{RCD}$  (MAX) is the value guaranteed by  $t_{RAC}$  (MAX), and when  $t_{RCD} > t_{RCD}$  (MAX) it is distributed by  $t_{CAC}$ .
  - 13. t<sub>DS</sub> and t<sub>DH</sub> are specified by the CAS falling edge during the write cycle (early write), and by the WRITE falling edge during read modify write cycle.
  - 14.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are not parameters specifying operational limits.
    - $t_{WCS} \ge t_{WCS}$  (MIN) results in write cycle (early write) with high impedance output.
    - $t_{\mbox{CWD}} \geq t_{\mbox{WCS}}$  (MIN) and  $t_{\mbox{RWD}} \geq t_{\mbox{RWD}}$  (MIN) result in read modify write cycle.


#### READ CYCLE




#### WRITE CYCLE (EARLY WRITE)




#### READ-WRITE/READ-MODIFY-WRITE CYCLE




#### "RAS-ONLY" REFRESH CYCLE CAS = VIHC, WRITE = Don't Care



#### PAGE MODE READ CYCLE



#### PAGE MODE WRITE CYCLE





#### TERMINAL CAPACITY CHARACTERISTICS


 $(V_{DD} = 12.0V \pm 10\%, V_{SS} = 0V, V_{BB} = 5.0V \pm 10\%, Ta = 0 \sim 70^{\circ}C)$ 


		Standard	Maximum	Unit	Remarks
Input capacity (A <sub>0</sub> ~A <sub>6</sub> , D <sub>IN</sub> )	С,	4	5		
Input (RAS, CAS, WRITE)	C <sub>1</sub>	8	10	pF	
Output capacity (DOUT)	C <sub>o</sub>	5	7		CAS=VIHC

#### TYPICAL CHARACTERISTICS









9

# **OKI** semiconductor

# **MSM3732-AS/RS**

#### 32,768-BIT DYNAMIC RANDOM ACCESS MEMORY

#### **GENERAL DESCRIPTION**

The Oki MSM3732H/L is a fully decoded, dynamic NMOS random access memory organized as 32,768 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3732 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MSM3732 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


#### **FEATURES**

- 32,768 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
  - 120 ns max (MSM3732-12)
  - 150 ns max (MSM3732-15)
  - 200 ns max (MSM3732-20)
- Cycle time,
  - 240 ns min (MSM3732-12)
  - 270 ns min (MSM3732-15)
- 330 ns min (MSM3732-20)

   Low power: 248 mW active,
  - 28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 128 refersh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance





#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	Vcc	-1 to +7	V
Operating temperature	T <sub>opr</sub>	0 to 70	°c
Storage temperature	T <sub>stg</sub>	-55 to +150	°C
Power dissipation	PD	1.0	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature		
Supply Voltage	Vcc	4.5	5.0	5.5	V			
	Vss	0	0	0	V	00		
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C		
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	_		

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; tRC = min.)	ICC1		45	mA	
STANDBY CURRENT Power supply current (RAS = CAS = V <sub>IH</sub> )	I <sub>CC2</sub>		5.0	mA	
REFRESH CURRENT Average power supply current (RAS cycling, CAS = VIH; tRC = min.)	ICC3		35	mA	
PAGE MODE CURRENT* Average power supply current (RAS = V <sub>IL</sub> , CAS cycling; tp <sub>C</sub> = min.)	ICC4		42	mA	
INPUT LEAKAGE CURRENT Input leakage current, any input (0V $\leq$ V <sub>IN</sub> $\leq$ 5.5V, all other pins not under test = 0V)	ILI	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$ )	ILO	-10	10	μА	
OUTPUT LEVELS Output high voltage (IOH = -5 mA) Output low voltage (IOL = 4.2 mA)	V <sub>O</sub> L	2.4	0.4	V V	

Note\*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

#### **CAPACITANCE**

 $(T_a = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A <sub>0</sub> ~ A <sub>7</sub> , D <sub>IN</sub> )	CIN1	4.5	5	pF
Input Capacitance (RAS, CAS, WE)	CIN2	7	10	pF
Output Capacitance (DOUT)	COUT	5	7	pF

Capacitance measured with Boonton Meter.

#### **AC CHARACTERISTICS**


Notes 1, 2, 3 Under Recommended Operating conditions

Parameter	Sumb = '	l le ia-	MSM3732-12		MSM3732-15		MSM3732-20		N-4-
rarameter	Symbol	Units	Min.	Max.	Min.	Max.	Min.	Max.	Note
Refresh period	tREF	ms		2		2		2	
Random read or write cycle time	tRC	ns	240		270	1	330		
Read-write cycle time	tRWC	ns	240		270		330		
Page mode cycle time	tPC	ns	150		170		225		
Access time from RAS	†RAC	ns		120		150		200	4, 6
Access time from CAS	tCAC	ns		80		100		135	5, 6
Output buffer turn-off delay	tOFF	ns	0	35	0	40	0	50	
Transition time	t <sub>T</sub>	ns	3	35	3	35	3	50	
RAS precharge time	tRP	ns	90		100		120		
RAS pulse width	tRAS	ns	120	10,000	150	10,000	200	10,000	
RAS hold time	tRSH	ns	80		100		135		
CAS precharge time	tCP	ns	50		60		80		
CAS pulse width	tCAS	ns	80	10,000	100	10,000	135	10,000	
CAS hold time	tCSH	ns	120		150		200		
RAS to CAS delay time	tRCD	ns	20	40	20	50	25	65	7
CAS to RAS precharge time	tCRP	ns	0		0		0		
Row Address set-up time	t <sub>ASR</sub>	ns	0	1	0		0		
Row Address hold time	tRAH	ns	20		20		25		
Column Address set-up time	tASC	ns	0		0		0		
Column Address hold time	tCAH	ns	40		45		55		
Column Address hold time referenced to RAS	t <sub>AR</sub>	ns	80		95		120		
Read command set-up time	tRCS	ns	0		0		0		
Read command hold time	tRCH	ns	0		0		0		
Write command set-up time	twcs	ns	-10		-10		-10		8
Write command hold time	twcH	ns	40		45		55	1	
Write command hold time referenced to RAS	tWCR	ns	80		95		120		
Write command pulse width	tWP	ns	40		45		55		
Write command to RAS lead time	tRWL	ns	40		45		55		
Write command to CAS lead time	tCWL	ns	40		45		55		
Data-in set-up time	tDS	ns	0		0		0		
Data-in hold time	tDH	ns	40		45		55		
Data-in hold time referenced to RAS	<sup>t</sup> DHR	ns	80		95		120		
CAS to WE delay	tCWD	ns	50		60		80		8
RAS to WE delay	tRWD	ns	90		110		145		8
Read command hold time referenced to RAS	tRRH	ns	20		20		25		

NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume  $t_T = 5 \text{ ns.}$
- 3) V<sub>IH</sub> (Min.) and V<sub>IL</sub> (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4) Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (max.).
  If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the values shown.
- 5) Assumes that tRCD < tRCD (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
- 8) twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs  $\geq$  twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp  $\geq$  tcwp (min.) and trwp > trwp (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

#### READ CYCLE TIMING




#### WRITE CYCLE TIMING

(EARLY WRITE)




#### READ-WRITE/READ-MODIFY-WRITE CYCLE




#### RAS ONLY REFRESH TIMING

(CAS: VIH, WE & DIN: Don't care)




#### PAGE MODE READ CYCLE




## 9


#### PAGE MODE WRITE CYCLE



#### PAGE MODE, READ-MODIFY-WRITE CYCLE



#### HIDDEN REFRESH



#### DESCRIPTION

#### Address Inputs:

A total of fifteen binary input address bits are required to decode any 1 of 32,768 storage cell locations within the MSM3732. Eight row-address bits are established on the input pins  $(A_0 \sim A_7)$  and latched with the Row Address Strobe (RAS). The seven column-address bits  $(A_0$  through  $A_6$ ) are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time  $(t_{RAH})$  specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

One Column Address  $(A_7)$  has to be fixed at logic "0" (low level) for MSM3732L, and at logic "1" (high level) for MSM3732H.

#### Write Enable:

The read mode or write mode is selected with the  $\overline{WE}$  input. A logic high (1) on  $\overline{WE}$  dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

#### Data Input:

Data is written into the MSM3732 during a write or read-write cycle. The last falling edge of  $\overline{WE}$  or  $\overline{CAS}$  is a strobe for the Data In (DIN) register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ , DIN is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  will be delayed until  $\overline{CAS}$  has made its negative transistion. Thus DIN is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

#### Data Output:

The output buffer is three-state TTL compatible with

a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until  $\overline{CAS}$  is brought low. In a read cycle, or read-write cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{CAS}$  when the transition occurs after  $t_{RCD}$  (max.). Data remain valid until  $\overline{CAS}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

#### Page Mode:

Page-mode operation permits strobing the row-address into the MSM3732 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_0 \sim A_6$ ) at least every two milliseconds. During refresh, either  $V_{1L}$  or  $V_{1H}$  is permitted for  $A_{\tau}$ .  $\overline{RAS}$  only refresh àvoids any output during refresh because the output buffer is in the high impedance state unless  $\overline{CAS}$  is brought low. Strobing each of 128 row-addresses with  $\overline{RAS}$  will cause all bits in each rwo to be refreshed. Further  $\overline{RAS}$ -only refresh results in a substantial reduction in power dissipation.


#### Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding  $\overline{\text{CAS}}$  as  $V_{1L}$  from a previous memory read cycle.


#### TYPICAL CHARACTERISTICS





































ICC2 V.S. Ta






















































### MSM3732 Bit MAP (Physical-Decimal) [PS-1]



# **MSM3764-AS/RS**

### 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

#### **GENERAL DESCRIPTION**

The Oki MSM3764 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MSM3764 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


#### **FEATURES**

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
  - 120 ns max (MSM3764-12)
  - 150 ns max (MSM3764-15)
  - 200 ns max (MSM3764-20)
- Cycle time,
  - 240 ns min (MSM3764-12)
  - 270 ns min (MSM3764-15)
- 330 ns min (MSM3764-20)

   Low power: 248 mW active,
- 28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 128 refersh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance





### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	–1 to +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	Vcc	-1 to +7	V
Operating temperature	Topr	0 to 70	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°c
Power dissipation	PD	1.0	W
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
	Vcc	4.5	5.0	5.5	V	
Supply Voltage	Vss	0	0	0	V	
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	

### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t <sub>RC</sub> = min.)	lcc1		45	mA	
STANDBY CURRENT Power supply current (RAS = CAS = V <sub>IH</sub> )	I <sub>CC2</sub>		5.0	mA	
REFRESH CURRENT Average power supply current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = min.)	lCC3		35	mA	
PAGE MODE CURRENT* Average power supply current (RAS = V <sub>IL</sub> , CAS cycling; tp <sub>C</sub> = min.)	I <sub>CC4</sub>		42	mA	
INPUT LEAKAGE CURRENT Input leakage current, any input (0V $\leq$ V <sub>IN</sub> $\leq$ 5.5V, all other pins not under test = 0V)	l <sub>Ll</sub>	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$ )	ILO	-10	10	μА	
OUTPUT LEVELS  Output high voltage (I <sub>OH</sub> = -5 mA)  Output low voltage (I <sub>OL</sub> = 4.2 mA)	VOT NOT	2.4	0.4	V V	

Note\*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

### **CAPACITANCE**

 $(T_a = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A <sub>0</sub> ~ A <sub>7</sub> , D <sub>IN</sub> )	CIN1	4.5	5	pF
Input Capacitance (RAS, CAS, WE)	C <sub>IN2</sub>	7	10	pF
Output Capacitance (DOUT)	COUT	5	7	pF

Capacitance measured with Boonton Meter.

## AC CHARACTERISTICS


Notes 1, 2, 3 Under Recommended Operating conditions

Danau	C	11	MSM3	3764-12	MSM	3764-15	мѕм	3764-20	NI.
Parameter	Symbol	Units	Min.	Max.	Min.	Max.	Min.	Max.	Note
Refresh period	tREF	ms	1	2		2		2	
Random read or write cycle time	tRC	ns	240		270		330		
Read-write cycle time	tRWC	ns	240		270		330		
Page mode cycle time	tPC	ns	150		170		225		
Access time from RAS	tRAC	ns		120		150		200	4, 6
Access time from CAS	tCAC	ns		80		100		135	5, 6
Output buffer turn-off delay	tOFF	ns	0	35	0	40	0	50	
Transition time	tΤ	ns	3	35	3	35	3	50	
RAS precharge time	tRP	ns	90		100	1	120		
RAS pulse width	tRAS	ns	120	10,000	150	10,000	200	10,000	
RAS hold time	tRSH	ns	80		100		135		
CAS precharge time	tCP	ns	50		60		80		
CAS pulse width	tCAS	ns	80	10,000	100	10,000	135	10,000	
CAS hold time	tCSH	ns	120		150		200		
RAS to CAS delay time	tRCD	ns	20	40	20	50	25	65	7
CAS to RAS precharge time	tCRP	ns	0		0		0		
Row Address set-up time	tASR	ns	0		0		0		
Row Address hold time	t <sub>RAH</sub>	ns	20		20		25		
Column Address set-up time	tASC	ns	0		0		0		
Column Address hold time	t <sub>CAH</sub>	ns	40		45		55		
Column Address hold time referenced to RAS	<sup>t</sup> AR	ns	80		95		120		
Read command set-up time	tRCS	ns	0		0		0		
Read command hold time	tRCH	ns	0		0		0		
Write command set-up time	twcs	ns	-10		-10		-10		8
Write command hold time	twcH	ns	40		45		55		
Write command hold time referenced to RAS	twcr	ns	80		95		120		
Write command pulse width	tWP	ns	40		45		55		
Write command to RAS lead time	tRWL	ns	40		45		55	1	
Write command to CAS lead time	tCWL	ns	40		45		55		
Data-in set-up time	tDS	ns	0	1	0		0		
Data-in hold time	tDH	ns	40		45		55		
Data-in hold time referenced to RAS	tDHR	ns	80		95		120		
CAS to WE delay	tCWD	ns	50		60		80		8
RAS to WE delay	tRWD	ns	90		110		145		8
Read command hold time referenced to RAS	tRRH	ns	20		20		25		

NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume t<sub>T</sub> = 5 ns.
- 3) V<sub>IH</sub> (Min.) and V<sub>IL</sub> (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4) Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (max.).
  If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the values shown.
- 5) Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 8) tWCS, tCWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min.) and tRWD > tRWD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

### READ CYCLE TIMING




### WRITE CYCLE TIMING

(EARLY WRITE)




### READ-WRITE/READ-MODIFY-WRITE CYCLE




### RAS ONLY REFRESH TIMING

(CAS: VIH, WE & DIN: Don't care)




### PAGE MODE READ CYCLE




# 0


### PAGE MODE WRITE CYCLE



### PAGE MODE, READ-MODIFY-WRITE CYCLE



### HIDDEN REFRESH



### DESCRIPTION

### Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSM3764. Eight row-address bits are established on the input pins  $(A_0 \sim A_7)$  and latched with the Row Address Strobe  $(\overline{RAS})$ . The eight column-address bits are established on the input pins and latched with the Column Address Strobe  $(\overline{CAS})$ . All input addresses must be stable on or before the falling edge of  $\overline{RAS}$ .  $\overline{CAS}$  is internally inhibited (or "gated") by  $\overline{RAS}$  to permit triggering of  $\overline{CAS}$  as soon as the Row Address Hold Time  $(t_{RAH})$  specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

#### Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

### Data Input:

Data is written into the MSM3764 during a write or read-write cycle. The last falling edge of  $\overline{WE}$  or  $\overline{CAS}$  is a strobe for the Data In  $(D_{IN})$  register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ ,  $D_{IN}$  is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  will be delayed until  $\overline{CAS}$  has made its negative transistion. Thus  $D_{IN}$  is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

### Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the

same polarity as data-in. The output is in a high impedance state until  $\overline{CAS}$  is brought low. In a read cycle, or read-write cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{CAS}$  when the transition occurs after  $t_{RCD}$  (max.). Data remain valid until  $\overline{CAS}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

### Page Mode:

Page-mode operation permits strobing the row-address into the MSM3764 while maintaining  $\overline{RAS}$  at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of  $\overline{RAS}$  is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_0 \sim A_6$ ) at least every two milliseconds. During refresh, either  $V_{1L}$  or  $V_{1H}$  is permitted for  $A_7$ .  $\overline{RAS}$  only refresh avoids any output during refresh because the output buffer is in the high impedance state unless  $\overline{CAS}$  is brought low. Strobing each of 128 row-addresses with  $\overline{RAS}$  will cause all bits in each rwo to be refreshed. Further  $\overline{RAS}$ -only refresh results in a substantial reduction in power dissipation.


#### Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding  $\overline{\text{CAS}}$  as  $V_{\text{IL}}$  from a previous memory read cycle.


### TYPICAL CHARACTERISTICS



























































































## MSM3764 Bit MAP (Physical-Decimal) [PS-1]

						_								1														
					MSM [A7					P			_		<i>_</i>				M37							_		
	191	190		120	128	l 	unn	, - 	_	193	_ ¬	254	255	- 1	191	100	- 7	129		umn	-		193	֧֓֟֟֜֟֟֓֓֓֟֟֟֓֓֟֟֟֓֟֟֟֓֓֟֟֟ <del>֡</del>	IN 16			
	255	255		255	255		-	T	255	255	L	255	255		127	127		127	127	f	T	127	127		127	127		
	63 255	62 255		1 255	0 255	竹	•	1	64 255	65 255		126 255	127 255		63 127	62 127		1 127	0 127	ft°	17	64 127	65 127		126 127			
	63 254	62 254		1 254	0 254	+	0	7	64 254	65 254		126 254			63 126			1 126	0 126	╬	╁	64 126	65 126		126 126			
	191 254	190 254			128 254	$\mathbb{H}$	>00	+	192 254	193 254		254 254			191 126	190 126		129 126		╁┾╍	╬	192 126	193 126		254 126			
	-	190		129	_	$\parallel$	ا م			193 253		254 253	255 253		191 125			129 125		<del> </del> }e	4	192 125			254 125			
	$\vdash$	62	- 1	1	0 253	K-	0	۲	64	65 253		126 253	127 253		63 125	62		1 125	0	<del>     </del>	<b> </b> }	64	65 125		126 125	127		
		62		1	0 252	1	0	1	64	65 252		126 252	127		63 124	62		1 124	0	 {  •	1	64	65 124		126 124	127		
	191	190		129	128		) >0(		192	193	-	254	255		191	190		129	128	<u> </u>	$\coprod$	192	193		254	255		
	252 191	-		252 129	252 128		0.		252 192			_	252 255		124 191	-		124		IJ.	$\coprod$	192	_		124 254	_		
	251	251		251	251				251	251		251	251		123	123		123	123			123	123		123	123		
	]					$\ $		1												$\  \cdot \ $						ł		
	1 1	1	١		ł								) ) 							11	11	l		ļ			(Column)	
																ij												
								. }											Ш									
	191 132				128 132	H	<del>}•</del> ¢	+	192 132			254 132	255 132		191 4	190 4		129 4	128 4	╁┾╸	╣	192 4	193 4		254 4	255 4		
	191 131				128 131	$\Vdash$	206	+	192 131			254 131			191 3	190 3		129 3	128 3	10	{	192 3	193 3		254 3	255 3		
	63 131		- 1	1 131	0 131	Į.	۰.	۲	64 131	65 131		126 131			63 3	62 3		1	0	₹ <del></del>	<del>  </del>	64 3	65 3		126 2	127 3		
	$\vdash$	62	- 1	1	0 130	Ļ	Θ.	٦	64 130	65		126 130	127		63 2	62 2		1 2	0 2	{∤€	Ļ	64 2	65 2		126 2			
	191	190	- 1	129	128	$\parallel$	) o (		192	193		254	255		191	190		129	128	   } <sub>e</sub>		192	193		254	255		
	130 191	-			130 128				130 192	_		130 254	_		2 191	2 190		129	2 128		$\prod$	2 192	2 193		2 254	2 255		
	129 63	129 62	- +	129	129				129 64	129 65		129 126	$\vdash$		1 63	1 62		1	1			64	1 65		1 126	127		
	129	129	- 4	129	129	1	•		129 64			129 126	129		1	1 62		1	1		1	64	1 65		1 126	1 127		
7	63 128			_	128	$\Gamma$	•	7	128	128		128	128		63 0	0		0	0	<del>{                                     </del>	17	0	0		0	0		
1	191 128		_	129 128	128 128	H	<del>}                                    </del>	$\dagger \dagger$	192 128			254 128	255 128		191 0	190 0	ل _	129 0	128	<b>╁</b> }ͼ		192 0	193 0		254 0	255 0		
							쏖	V									- 1			1	N			٦				
		Refre	sh A	ddre	ss /	Ŋ	_	N	Re	frest	Add	dress	7		<u></u>	Refre	esh A	Addre	 <u>ess</u> //	<b>1</b> −	,	V B	efres	n Ad	dress			
\		(63	3 ← (	)		4	小	۲	$\neq$	(64	l → 1	27)		$\setminus$ $_{I}$		(6:	3 ← (	0)	$\angle$	九	K	${}_{\prec}$	(64	<b>→ 1</b>	27)			
			Din ositiv	/e}	Ď <sub>2</sub>	Ď	1	Ď,	Ď		Din egativ	/e)		\	\		Din ositi	ve)	Ď <sub>4</sub>	D <sub>3</sub>	D 7	ī, Ī	Ď₄ (N:	Din egati				
							Pin	]		•	J		11	Row	, \									-3				
	7	1						٠					(1	1000	•	7												
	A B	] :	Ce	u í	A = F B = C	lov Colu	Ad mn	dre: Adı	ss (De dress	ecima (Dec	al) imal	)					:	Wor	rd Dri	ver		-€	<del>)</del> -	: S	ense	Amp		
	A	. :	Su	b An	np (C	: = 1	Nun	ber	of B	us Li	ine)																	
	u																											

Prelininary

# **OKI** semiconductor

# MSM37256-AS/RS

### 262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

### **GENERAL DESCRIPTION**

The Oki MSM37256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM37256 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.


The MSM37256 is fabricated using silicon gate NMOS and Oki's advanced VLSI Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

#### **FEATURES**

- 262,144 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
   100 120 ns max
- Cycle time,
- 200 240 ns max
   Low power: 300 mW active,
  28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 256 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance





# MSM2114LRS

4096-BIT (1024 x 4) STATIC RAM

### **GENERAL DESCRIPTION**


The Oki MSM2114L is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable N-channel Silicon Gate MOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM2114L series is offered in an 18-pin dual-in-line plastic (RS Suffix) package. The series is guaranteed for operation from 0°C to 70°C.

### **FEATURES**

- Low Power Dissipation
- High Density 300-mil 18-Pin Package
- Fully Static Operation
- - Three-State Outputs
- Directly TTL Compatible
- Single +5V Supply (±10% Tolerance)
   Common I/O Capability using
   N-channel Silicon Gate MOS Technology
  - Interchangeable with Intel 2114L Devices

	2114L-2	2114L-3	2114L
Max. Access Time (NS)	200	300	450
Max. Power Dissipation (MW)	370	370	370



### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	Conditions
Temperature Under Bias	Topr	0 to +70	°c	
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C	
Supply Voltage	Vcc	-0.5 to +7	V	
Input Voltage	VIN	-0.5 to +7	V	Respect to VSS
Output Voltage	Vout	-0.5 to +7	V	
Power Dissipation	PD	1.0	w	

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4.5	5	5.5	V	5V ±10%
Innut Cinnal Laval	VIH	2.0	5	5.5	V	Possest to V
Input Signal Level	VIL	-0.5	0	0.8	V	Respect to V <sub>SS</sub>
Operating Temperature	T <sub>opr</sub>	0		+70	°C	

### DC CHARACTERISTICS


 $(V_{CC} = 5V \pm 10, T_a = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted})$ 

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input Load Current	ILI			10	μΑ	$V_{1N} = 0 \text{ to } +5.5V$
I/O Leakage Current	ILOL			-10	μΑ	<del>CS</del> = 2.4V V <sub>I/O</sub> = 0.4V
I/O Leakage Current	Ісон			10	μΑ	$\overline{CS} = 2.4V$ $V_{1/O} = 5.5V$
Output High Voltage	V <sub>OH</sub>	2.4		Vcc	V	I <sub>OH</sub> = -0.2mA
Output Low Voltage	VoL			0.4	V	I <sub>OL</sub> = 2.0mA
Power Supply Current	Icc			70	mA	V <sub>CC</sub> = 5.25V I/O = 0mA T <sub>A</sub> = 0°C
Power Supply Current	Icc			72	mA	V <sub>CC</sub> 5.5V I/O = 0mA T <sub>A</sub> = 0°C

# AC CHARACTERISTICS READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

D	C	211	4L-2	2114	4L-3	21	14L	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	tRC	200		300		450	}	ns
Access Time	tAC		200		300		450	ns
Chip Selection to Output Valid	tco		70		100		120	ns
Chip Selection to Output Active	tcx	20		20		20		ns
Output 3-state from Deselection	tOTD		60		80		100	ns
Output Hold from Address Change	toha	10		10		10		ns




### WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

		211	4L-2	211	4L-3	211	14L	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	200		300		450		ns
Write Time	tw	120		150		200		ns
Write Release Time	twR	20		30		50		ns
Address Setup Time	t <sub>AS</sub>	0		0		0		ns
Data Setup Time	t <sub>DS</sub>	120		150		200		ns
Data Hold From Write Time	<sup>t</sup> DH	0		0		0		ns

### **WRITE CYCLE**



- Notes: 1. A Write occurs during the overlap of a low CS and a low WE.
  - 2. Input Pulse Levels: 0.8V to +2.0V
  - 3. Input Rise and Fall Time: 10ns
  - 4. Timing Measurement Reference Levels: 1.5V
  - 5. tw: Overlap time of a low CS and low WE
  - 6. tas is specified from CS or WE, whichever occurs last.
  - 7. twn, tds and tdh are specified from CS or WE, whichever occurs first.
  - 8. totw is specified by the time when DATA OUT is floating, not defined by output level.
  - 9. When I/O pins are Data output mode, don't force inverse signal to those pins.

### CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>1</sub> /0		6	8	pF
Input Capacitance	CIN		4	6	pF

Note: This parameter is periodically sampled and not 100% tested.

# MSM2128-1AS

16,384-BIT (2048 x 8) STATIC RAM

### **GENERAL DESCRIPTION**

The Oki MSM2128-1 is a 16384-bit static Random Access Memory organized as 2048 words by 8 bits using Oki's Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM2128-1 series is offered in an 24-pin dual-in-line ceramic (AS suffix) package. Operation is guaranteed from 0°C to 70°C.


#### **FEATURES**

- Low Power Dissipation
- Single +5V Supply (±10% Tolerance)
- 2048-word x 8-bit Organization
- Fully Static Operation
- Common I/O Capability using Three-State Outputs
- Directly TTL Compatible
- Advanced N-channel Silicon Gate

MOS Technology

 Pin compatible with MSM2716, 16,384 Bit UV Erasable PROM

	2128-1	2128-13
Max. Access Time (NS)	200	300
Max. Power Dissipation (MW)	800	800



### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	Conditions
Temperature Under Bias	T <sub>op</sub>	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	-55 to + 150	°C	
Supply Voltage	Vcc	0.5 to + 7	V	
Input Voltage	VIN	-0.5 to + 7	V	Respect to VS
Output Voltage	Vout	-0.5 to + 7	V	
Power Dissipation	PD	1.0	w	

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4.5	5	5.5	V	5V ± 10%
Input Signal Level	VIH	2.0	5	6.0	٧	Person to V
	VIL	-0.5	5	0.8	V	Respect to V <sub>SS</sub>
Operating Temperature	Topr	0		+70	°C	

### DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; Ta = 0^{\circ}C \text{ to} + 70^{\circ}C \text{ unless otherwise noted})$ 


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	11.1	-10		10	μΑ	V <sub>CC</sub> = +5.5 V <sub>IN</sub> = 0 to V <sub>CC</sub>
I/O Leakage Current	ILO	-10		10	μΑ	CS = OE = 2.4V V <sub>CC</sub> = +5.5V V <sub>OUT</sub> = 0 to V <sub>CC</sub>
Output High Voltage	Voн	2.4			٧	I <sub>OH</sub> = -1.0 mA
Output Low Voltage	VOL			0.4	V	I <sub>OL</sub> = 2.1 mA
Power Supply Current	lcc			145	mA	V <sub>CC</sub> = +5.5V I <sub>I/O</sub> = 0 mA

### **AC CHARACTERISTICS** READ CYCLE

 $(V_{CC} = 5V \pm 10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Parameter	Crommb = 1	MSM:	2128–1	MSM2	128–13	11-14
Faranieter	Symbol	MIN	MAX	MIN	MAX	Unit
Read Cycle Time	<sup>t</sup> RC	200		300		ns
Access Time	tA		200		300	ns
Chip Selection to Output Valid	tco		70		100	ns
Chip Selection to Output Active	tcx	10		10		ns
Output 3-State from Deselection	<sup>†</sup> OTD		60		80	ns
Output Hold from Address Change	tOHA	20		20		ns

# READ CYCLE




- 2.  $t_{CO}$  and  $t_{CX}$  are specified from  $\overline{CS}$  or  $\overline{CE}$ , whichever occurs last.
- 3. total is specified from CS or OE, whichever occurs first.
- 4.  $t_{\mbox{OTD}}$  and  $t_{\mbox{OHA}}$  are specified by the time when DATA OUT is floating.
- 5. Input Pulse Levels: 0.8V to +2.0V
- 6. Input Rise and Fall Time: 10 ns
- 7. Timing Measurements Reference Level: 1.5V
- 8. Output Load: 1 TTL Gate and C<sub>L</sub> = 50 pF

### WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		MSM2	128-1AS	MSM212	28-13AS	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	200		300		ns
Write Time	tw	120		150		ns
Write Release Time	twR	20		30		ns
Output 3-State from Write	tOTW		60		80	ns
Data to Write Time Overlap	tDW	120		150		ns
Data Hold from Write Time	tDH	0		0		ns
Address to Write Setup Time	tAW	0		0		ns

### WRITE CYCLE



- Notes: 1. A Write Cycle occurs during the overlap of a low  $\overline{\text{CS}}$  and low  $\overline{\text{WE}}$ .
  - 2. OE may be both high and low in a Write Cycle.
  - 3. tAW is specified from CS or WE, whichever occurs last.
  - 4. tw is a overlap time of a low  $\overline{\text{CS}}$  and low  $\overline{\text{WE}}$ .
  - 5. tWR, tDW and tDH are specified from  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$ , whichever occurs first.
  - 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
  - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.
  - 8. Input Pulse Levels: 0.8V to +2.0V
  - 9. Input Rise and Fall Time: 10 ns
  - 10. Timing Measurements Reference Level: 1.5V

### **CAPACITANCE**

 $(T_a = 25^{\circ}C, f = 1MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>1/O</sub>		4	6	рF
Input Capacitance	CIN		4	6	pF

Note: This parameter is periodically sampled and not 100% tested.

# **MSM2128-RS**

### 2 KW x 8 BIT STATIC RAM

#### GENERAL DESCRIPTION

OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry through out and no clocks or refresh required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. 24 pin package is pin compatible with 16 K UV Erasable Programmable ROM.

### **FEATURES**

Single power supply

External clock and refresh operation not required

Access time

MSM2128-12RS . . . 120ns (max) MSM2128-15RS . . . 150ns (max) MSM2128-20RS . . . 200ns (max)

• Low power dissipation

during operation . . . MSM2128-15RS/20RS


. . . 550 mW (max)

. . . MSM2128-12RS

--- vcc

. . . 660 mW (max) . . . 110 mW (max) during standby

- TTL compatible I/O
- Tristate I/O
- Common data I/O capability
- Power down mode using chip select signal
- Convertibility of pins used in 16KEPROM MSM2716




### PIN ARRANGEMENT

24 VCC 23 A8 22 DA, 21 DWE 20 DE 19 A<sub>10</sub> 18hcs 17 1/0 A₀d8 1/0, 49 16 1/07 15/11/02 1/0,010 14 1/Os 1/0₃□11 13 1/04 VSS [12

VSS: Ground WE: Write Enable CS: Chip Select OE: Output Enable

 $A_0 \sim A_{10}$ : Address Inputs  $I/O_1 \sim I/O_8$ : Data Input/Output VCC: Power (5V)

# **BLOCK DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Value	Unit	Conditions
Supply Voltage	V <sub>cc</sub>	-0.5 to 7	V	Barrant da M
Input Voltage	VIN	-0.5 to 7	٧	Respect to V <sub>ss</sub>
Operating Temperature	Topr	0 to 70	°C	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	
Power Dissipation	PD	1.0	W	

### DC AND OPERATING CHARACTERISTICS

( $T_a = 0^{\circ}$  C to +  $70^{\circ}$  C,  $V_{CC} = 5$ V ± 10% unless otherwise notes.)

14	0		2128-12		2	128-15/2	20	Unit	On mulician
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
Input Load Current	lL1	-10		10	-10		10	μΑ	V <sub>CC</sub> = Max. V <sub>IN</sub> = GND to V <sub>CC</sub>
Output Leakage Current	ILO	-10		10	-10		10	μА	$\overline{CS} = \overline{OE} = V_{IH},$ $V_{CC} = Max.$ $V_{out} = GND \text{ to } V_{CC}$
Operating Current	Icc			120			100	mA	$V_{cc} = Max. \overline{CS} = V_{IL}$ $II/O = 0 \text{ mA } t_{cyc} = Min.$
Standby Current	ISB			20			20	mA	V <sub>cc</sub> = Min. to Max. CS = V <sub>IH</sub>
Peak Power-on Current	ISBP			20			20	mA	$V_{CC}$ = GND to $V_{CC}$ = Min. $\overline{CS}$ = Lower of $V_{CC}$ or $V_{IH}$
Innut Valtana	VIH	2	5	6	2	5	6	V	Beenest to V
Input Voltage	VIL	-0.5	0	0.8	-0.5	0	8.0	V	Respect to Vss
Output Voltage	Voн	2.4		V <sub>cc</sub>	2.4		V <sub>cc</sub>	V	I <sub>OH</sub> = ~1.0 mA
	VOL			0.4			0.4	V	I <sub>OL</sub> = 2.1 mA

**Notes 1.** Typical limits are at  $V_{cc} = 5V$ ,  $T_a = 25^{\circ}C$ , and specified loading.

### **AC CHARACTERISTICS**

 $(T_a = 0^{\circ} C \text{ to} + 70^{\circ} C, V_{CC} = 5V \pm 10\%, \text{ unless otherwise noted.})$ 


### AC TEST CONDITIONS

ITEM	CONDITIONS
Input High Level	2.0V
Input Low Level	0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	C <sub>L</sub> = 100 pF, 1TTL Gate


## READ CYCLE (1)

140	Countrie and	212	8-12	212	8-15	212	8-20	l lada	Condition
Item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
Read Cycle Time	tRC	120		150		200		ns	
Address Access Time	tAC		120		150		200	ns	
Output Enable to Output Delay	<sup>t</sup> ŌĒ		50		60		70	ns	
Chip Select Access Time	tco		120		150		200	ns	
Chip Selection to Output in Low Z	tcx <sup>(2)</sup>	10		10		10		ns	
Chip Selection to Output in High Z	<sup>t</sup> OTD <sup>(3)</sup>	0	40	0	50	0	60	ns	
Output Hold from Address Time	tOHA	10		10		10		ns	
Chip Select to Power Up Time	tPU	0		0		0		ns	
Chip Select to Power Down Time	tPD		50		60		80	ns	

## READ CYCLE NO. 1(8)(9)



### **READ CYCLE NO. 2<sup>(8) (10)</sup>**




### WRITE CYCLE (4)(5)

Item	Symbol	2128-12		2128-15		2128-20		l Imia	Condition
		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
Write Cycle Time	twc	120		150		200		ns	
Chip Selection to End of Write	tCW	100		120		150		ns	
Address Setup Time	t <sub>AS</sub>	20		20		20		ns	
Write Pulse Width	tWP	60		80		100		ns	
Write Recovery Time	tWR <sup>(6)</sup>	10		10		10		ns	
Data Valid to End of Write	t <sub>DS</sub> (6)	50		70		90		ns	
Data Hold Time	tDH(6)	10		15		15		ns	
Write Enabled to Output in High Z	<sup>t</sup> OTW <sup>(7)</sup>	0	40	0	50	0	60	ns	
Output Active from End of White	twx	5		5		5		ns	


**Notes** 1. A read occurs during the overlap of a low  $\overline{CS}$ , a low  $\overline{OE}$  and a high  $\overline{WE}$ .

- 2.  $t_{CX}$  is specified from  $\overline{CS}$  or  $\overline{OE}$ , whichever occurs last.
- 3.  $t_{OTD}$  is specified from  $\overline{CS}$  or  $\overline{OE}$ , whichever occurs first.
- 4. A write occurs during the overlap of a low CS and a low WE.
- 5. OE may be allowed in a Write Cycle both high and low.
- 6.  $t_{WR}$ ,  $t_{DS}$ , and  $t_{DH}$  are specified from  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first.
- 7. to TW is specified by the time when DATA OUT is floating, not defined by output level.

## WRITE CYCLE NO. 1(11)(13)



## WRITE CYCLE NO. 2<sup>(12) (13)</sup>



### **FUNCTION TRUTH TABLE**

CS	WE	OE	Mode	Output	Power
н	X	X	Not Selected	High Z	Standby
L	L	Х	Write	High Z	Active
L	Н	L	Read	DOUT	Active
L	Н	Н	Not Selected	High Z	Active

### **CAPACITANCE**

Item	Symbol	Min.	Max.	Unit	Condition
Input Capacitance	CIN		6	pF	V <sub>IN</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub>		8	pF	V <sub>I/O</sub> = 0V

# **OKI** semiconductor

# **MSM5104RS**

4096-BIT (4096 x 1) CMOS STATIC RAM

### **GENERAL DESCRIPTION**


The Oki MSM5104 is a 4096-bit static Random Access Memory organized as 4096 words by 1 bit using Oki's reliable Silicon Gate CMOS technology. Microwatt power dissipation typical of all CMOS is exhibited in all static state. Directly TTL compatible inputs, output, operation from a single +5 V supply and on-chip address-data registers simplify system designs.

The MSM5104 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from  $0^{\circ}$ C to  $70^{\circ}$ C and over a 4 V to 6 V power supply range.

### **FEATURES**

- Low Power Dissipation
   40µW Max. Standby Power
   33mW/MHz Max. Operating Power
- Data Retention to V<sub>CC</sub>=2V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- On-Chip Address and Data Registers
- Separate Data Input and Output
- Three-State Ouput
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Pin-compatible with Mostek 4104, Interchangeable with Harris 6504

	5104-2	5104-3	
Max. Access Time (NS)	200	300	
Max. Operating Power (MW/MHz)	33	33	
Max. Standby Power (μ)	40	40	-



### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to 7.0	٧
Input Voltage	VIN	-0.3 to V <sub>CC</sub> + 0.3	V
Output Voltage	Vout	0 to V <sub>CC</sub>	٧
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4	5	6	V	5V ± 20%
	ViH	2.4	5	Vcc	٧	_
Input Signal Level	VIL	-0.3	0	0.8	V	Respect to VSS
Operating Temperature	Topr	0		70	°C	

### DC CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ; Ta =  $0^{\circ}C$  to  $+70^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI	-1		1	μΑ	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Output Leakage Current	ILO	-1		1	μΑ	V <sub>I/O</sub> = 0 to V <sub>CC</sub>
Output High Voltage	Voн	4.2			٧	I <sub>OUT</sub> = -40μA
Output Low Voltage	VOL			0.4	٧	I <sub>OUT</sub> = 1.6mA
Output High Current	Іон	-1.0			mA	V <sub>OUT</sub> = 2.4V
Standby Supply Current	Iccs		0.2	50	μΑ	VIN = 0 or VCC
Operating Supply Current	Icc			6	mA	V <sub>IN</sub> = 0 or V <sub>CC</sub> , t <sub>RC</sub> = 1 μs

### **AC CHARACTERISTICS**

 $(V_{CC}=5V\pm10\%, T_a=0^{\circ}C \text{ to } +70^{\circ})$ 

D	_	510	04-2	510	04-3		
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	
Read/Write Cycle Time	tRC, tWC	300		420		ns	
Chip Enable Access Time	tAC		200		300	ns	
Chip Enable Pulse Width	<sup>†</sup> CE	200		300		ns	
Chip Enable Off Time	tcc	100		120		ns	
Address Hold Time	<sup>t</sup> AH	40		50		ns	
Address Setup Time	tAS	0		0_		ns	
Output Disable Time	tOFF	0	70	0	100	ns	
Write Enable Pulse Width	tWP	100		130		ns	
Write Enable Setup Time	tws	0		0		ns	


		510	04-2	510	)4-3	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write Enable Hold Time	twH	120		150		ns
Data Setup Time	tDS	0		0		ns
Data Hold Time	<sup>t</sup> DH	60		80		ns
Data Valid Time to Write Pulse	tDV	0		0		ns
Write Enable Read Time	†WCL	150		200		ns

#### AC TEST CONDITIONS


Input Pulse Levels: 0.8V to 2.4V

Timing Measurement Reference Levels: 1.5V


Input Rise and Fall Time: 10 ns




## READ CYCLE



## **EARLY WRITE CYCLE**



## READ MODIFY WRITE CYCLE




9

# LOW VCC DATA RETENTION CHARACTERISTICS

 $(Ta = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted.})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V <sub>CC</sub> for Data Retention	Vссн	2			V	V <sub>IN</sub> = 0V or V <sub>CC</sub>
Data Retention Current	Iссн		0.1	20	μΑ	$V_{CC} = 2V V_{\overline{CE}} = V_{CC}$ $V_{IN} = 0V \text{ or } V_{CC}$
CE to Data Retention Time	ts∪	0			ns	
Operation Recovery Time	tR	tRC			ns	

# LOW VCC DATA RETENTION WAVEFORM



#### **CAPACITANCE**

 $(Ta = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>1/O</sub>			10	pF
Input Capacitance	CIN			8	pF

Note: This parameter is periodically sampled and not 100% tested.

# **MSM5114RS**

4096-BIT (1024 x 4) CMOS STATIC RAM

#### GENERAL DESCRIPTION


The Oki MSM5114 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable Silicon Gate CMOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Microwatt power dissipation typical of all CMOS is exhibited in all static states. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM5114 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0°C to 70°C and over a 4V to 6V power supply range.

#### **FEATURES**

- Fully Static Operation
- Low Power Dissipation 40µW Max. Standby Power 165mW/MHz Max. Operating Power
- Data Retention to V<sub>CC</sub>=2V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- Common I/O Capability using Three-**State Outputs**
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Interchangeable with Intel 2114L **Devices**

	5114-2	5114-3	5114	
Max. Access Time (NS)	200	300	450	
Max. Operating Power (MW/MHz)	165	165	165	
Max. Standby Power (μW)	40	40	40	



### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	Vcc	-0.3 to 7.0	V	
Input Voltage	VIN	-0.3 to V <sub>CC</sub> + 0.3	V	Respect to VSS
Data I/O Voltage	V <sub>D</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operations of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Supply Voltage	Vcc	4	5	6	٧	5V ± 20%	
	VIH	2.4	5	Vcc	V	Door of to M	
Input Signal Level	VIL	-0.3	0	0.8	٧	Respect to V <sub>SS</sub>	
Operating Temperature	Topr	0		70	°C		

#### DC CHARACTERISTICS

(V<sub>CC</sub> = 5V  $\pm$  10%; Ta = 0°C to +70°C, unless otherwise noted.)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI	-1		1	μΑ	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Data I/O Leakage Current	ILO	-1		1	μΑ	$V_{I/O} = 0$ to $V_{CC}$
Output High Voltage	Voн	4.2			٧	$I_{OUT} = -40 \mu\text{A}$
Output Low Voltage	VOL			0.4	V	I <sub>OUT</sub> = 1.6 mA
Output High Current	ГОН	-1.0			mA	V <sub>OUT</sub> = 2.4V
Standby Supply Current	Iccs		0.2	50	μA	V <sub>IN</sub> = 0 or V <sub>CC</sub>
Operating Supply Current	Icc		30		mA	V <sub>IN</sub> = 0 or V <sub>CC</sub> , t <sub>RC</sub> = 1 μs

# AC CHARACTERISTICS READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

D		511	14-2	511	4-3	51	14	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	tRC	200		300		450		ns
Access Time	tAC		200		300		450	ns
Chip Selection to Output Valid	tco		200		300		450	ns
Chip Selection to Output Active	tcx	20		20		20		ns
Output 3-state from Deselection	tOTD		60		80		100	ns
Output Hold from Address Change	tOHA	10		10		10		ns

#### READ CYCLE




#### WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		511	14-2	511	14-3	51	14	Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	200		300		450		ns
Write Time	tw	150		190		250		ns
Write Release Time	twR	20		30		50		ns
Address Setup Time	tAS	20		20		20		ns
Data Setup Time	tDS	120		150		200		ns
Data Hold From Write Time	tDH	0		0		0		ns

#### WRITE CYCLE




# LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted.})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V <sub>CC</sub> for Data Retention	Vccн	2			V	V <sub>IN</sub> = O <sub>T</sub> or V <sub>CC</sub>
Data Retention Current	Іссн		0.1	20	μΑ	V <sub>CC</sub> = 2V V <sub>CS</sub> = V <sub>CC</sub> V <sub>IN</sub> = 0V or V <sub>CC</sub>
CE to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	tRC			ns	

# LOW VCC DATA RETENTION WAVEFORM



# **CAPACITANCE**

 $(T_a = 25^{\circ} C, f = 1 MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>I/O</sub>			10	pF
Input Capacitance	CIN			8	pF

Note: This parameter is periodically sampled and not 100% tested.

# **OKI** semiconductor

# **MSM5115RS**

4096-BIT (1024 x 4) CMOS STATIC RAM

#### GENERAL DESCRIPTION


The Oki MSM5115 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable Silicon Gate CMOS technology. Microwatt power dissipation typical of all CMOS is exhibited in all static states. Directly TTL compatible inputs, outputs, operation from a single +5 V supply and on-chip address registers simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM5115 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0°C to 70°C and over a 4 V to 6 V power supply range.

#### **FEATURES**

- Low Power Dissipation
   40μW Max. Standby Power
   33mW/MHz Max. Operating Power
- Data Retention to V<sub>CC</sub> = 22V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- On-Chip Address Register
- Common I/O Capability using Three- State Outputs
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Pin-compatible with Intel 2114, Interchangeable with Harris 6514

	5114-2	5115-3
Max. Access Time (NS)	200	300
Max. Operating Power (MW/MHz)	33	33
Max. Standby Power (μW)	40	40



#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to 7.0	V
Input Voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Data I/O Voltage	V <sub>D</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Storage Temperature	T <sub>stg</sub>	-55 to 150	°c

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4	5	6	V	5V ± 20%
lance Cincal Lance	VIH	2.4	5	Vcc	V	
Input Signal Level	VIL	-0.3	0	0.8	V	Respect to VSS
Operating Temperature	Topr	0		70	°C	

#### DC CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ;  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI	-1		1	μΑ	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Data I/O Leakage Current	<sup>I</sup> LO	-1		1	μΑ	V <sub>I/O</sub> = 0 to V <sub>CC</sub>
Output High Voltage	V <sub>OH</sub>	4.2			V	I <sub>OUT</sub> = -40μA
Output Low Voltage	VoL			0.4	V	I <sub>OUT</sub> = 1.6mA
Output High Current	Іон	-1.0			mA	V <sub>OUT</sub> = 2.4V
Standby Supply Current	Iccs		0.2	50	μА	V <sub>IN</sub> = 0 or V <sub>CC</sub>
Operating Supply Current	Icc			6	mA	$V_{IN} = 0$ or $V_{CC}$ , $t_{RC} = 1 \mu s$

#### **AC CHARACTERISTICS**


 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Da	C	51	15-2	51	15-3	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Read/Write Cycle Time	tRC, tWC	300		420		ns
Chip Enable Access Time	†AC		200		300	ns
Chip Enable Pulse Width	†CE	200		300		ns
Chip Enable Off Time	tCC	100		120		ns
Address Hold Time	<sup>t</sup> AH	40		50		ns
Address Setup Time	tAS	0		0		ns
Output Disable Time	tOFF	0	70	0	100	ns
Write Enable Pulse Width	tWP	100		130		ns
Write Enable Setup Time	tws	0		0		ns


9

Parameter	0	511	5-2	511	5-3	Unit
rarameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write Enable Hold	tWH	170		250		ns
Data Setup Time	t <sub>DS</sub>	100		130		ns
Data Hold Time	t <sub>DH</sub>	0		0		ns
Data Valid Time to Write Pulse	<sup>t</sup> DV	0		0		ns
Write Enable Read Time	tWCL	150		200		ns


#### **READ CYCLE**



# WRITE CYCLE



#### READ MODIFY WRITE CYCLE




# LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V <sub>CC</sub> for Data Retention	Vcch	2			V	V <sub>IN</sub> = 0V or V <sub>CC</sub>
Data Retention Current	Іссн		0.1	20	μΑ	$V_{CC} = 2V \sqrt{CE} = V_{CC}$ $V_{IN} = 0V \text{ or } V_{CC}$
CE to Data Retention Time	tsu	0			ns	
Operation Recovery Time	t <sub>R</sub>	tRC			ns	

## LOW VCC DATA RETENTION WAVEFORM



9

## **CAPACITANCE**

 $(T_a = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>1/O</sub>			10	pF
Input Capacitance	CIN			8	pF

Note: This parameter is periodically sampled and not 100% tested.

# **MSM5128RS**

#### 2048-WORD x 8-BIT C-MOS STATIC RAM

#### GENERAL DESCRIPTION

MSM5128RS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5128RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50µA) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, CS and  $\overline{OE}$  signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

#### **FEATURES**

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = −30°C to +85°C
- Low Power Dissipation

275 μW MAX Standby;

Operation; 200 mW TYP

High Speed (Equal Access and Cycle Time)


MSM5128-12/15/20: 120 ns/150 ns/200 ns MAX

- Direct TTL Compatible. (Input and Output)
- 3-State Output
- Pin Compatible with

16K EPROM

(MSM2716)

16K NMOS SRAM (MSM2128)



# TRUTH TABLE

Mode	CS	WE	ŌĒ	1/O Operation
Standby	н	×	x	High Z
	L	н	н	High Z
Read	L	Н	L	DOUT
Write	L	L	x	D <sub>IN</sub>

X: Hor L

# **ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit	Conditions
Supply Voltage	Vcc	-0.3 to 7.0	V	Daniel L. CND
Input Voltage	VIN	-0.3 to V <sub>CC</sub> + 0.3	V	Respect to GND
Operating Temperature	Topr	-30 to 85	°C	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	
Power Dissipation	PD	1.0	w	

# RECOMMENDED OPERATING CONDITION

Item	Symbol	Min.	Тур.	Max.	Unit	Conditions
Summly Valence	Vcc	4.5	5	5.5	V	5V ± 10%
Supply Voltage	V <sub>SS</sub>		0		V	
Data Storage Supply Voltage	VCCH	2	5	5.5	٧	
Input Voltage	VIH	2.2		V <sub>CC</sub> + 0.3	V	
input voitage	VIL	-0.3		0.8	V	]
Output Load	CL			100	pF	
Output Load	TTL			1		

# DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$ 

	0	MS	M5128	3-12	MS	M5128	-15	MS	M5128	-20		<b>-</b>
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Test Condition
Input Leakage Current	ILI	-1		1	-1		1	-1		1	μΑ	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Output Leakage Current	lLO	-1		1	-1		1	-1		1	μΑ	CS + V <sub>IH</sub> or OE = V <sub>IH</sub> V <sub>I/O</sub> = 0 to V <sub>CC</sub>
	Voн	2.4			2.4			2.4			V	I <sub>OH</sub> = -1 mA
Output Voltage	VOL			0.4			0.4			0.4	v	I <sub>OL</sub> = 4 mA (5128/12) I <sub>OL</sub> = 2.1 mA (5128-15/20)
Standby Supply	Iccs		0.1	50		0.1	50		0.1	50	μΑ	$ \overline{CS} = V_{CC} - 0.2V  V_{IN} \leq 0.2V \text{ or }  V_{IN} \geq V_{CC} - 0.2V $
Current	Iccs,		3	7		3	7		3	7	mA	CS = V <sub>IH</sub> t <sub>cyc</sub> = Min. cycle
Operating	land		40	60		37	55		35	50	mA	Min. Ta=0~85°C
Supply Current	ICCA		40	67		37	62		35	57	mA	cycle Ta=-30~85°C

# AC CHARACTERISTICS

## **Test Condition**


ltem	Conditions
Input Pulse Level	V <sub>IH</sub> =2.2V, V <sub>IL</sub> =0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	C <sub>L</sub> =100 pF, 1 TTL Gate

# READ CYCLE

(V<sub>CC</sub> = 5V  $\pm$  10%, T<sub>a</sub> = -30° to +85°C)

•	Comple at			MSM5128-15		MSM5128-20		- Unit
Item	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	tRC	120		150		200		ns
Address Access Time	tAC		120		150		200	ns
Chip Select Access Time	tco		120		150		200	ns
Output Enable to Output Valid	<sup>t</sup> OE		80		100		120	ns
Chip Selection to Output Active	tcx	10		15		20		ns
Output Hold Time From Address Change	tOHA	10		15		20		ns
Output 3-state from Deselection	tOTD	0	50	0	50	0	60	ns

#### READ CYCLE



4. toha and toto are specified by the time when DATA OUT is floating.

#### WRITE CYCLE


 $(V_{CC} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$ 

4.		MSM5128-12		MSM5128-15		MSM5128-20		
I tem	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	120		150		200		ns
Address to Write Setup Time	†AS	15		20		20		ns
Write Time	tw	70		90		120		ns
Write Recovery Time	twR	15		20		20		ns
Data Setup Time	tDS	50		60		80		ns
Data Hold from Write Time	tDH	5		10		10		ns
Output 3-State from Write	tOTW		50		50		60	ns

Notes: 1. A Write Cycle occurs during the overlap of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .

- 2.  $\overline{\text{OE}}$  may be both high and low in a Write Cycle.
- 3. tas is specified from CS or WE, whichever occurs last.
- 4. tw is an overlap time of a low CS and a low WE.
- 5. twR, tDS and tDH are specified from CS or WE, whichever occurs first.
- 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are Data output mode, don't force inverse signal to those pins.


## WRITE CYCLE



# LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -30^{\circ} C \text{ to } +85^{\circ} C, \text{ unless otherwise noted})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V <sub>CC</sub> for Data Retention	Vccн	2			V	$V_{IN} = 0V \text{ or } V_{CC}$
Data Retention Current	Іссн		0.05	20	μΑ	V <sub>CC</sub> = 2V V <del>CS</del> = V <sub>CC</sub> V <sub>IN</sub> = 0V or V <sub>CC</sub>
CE to Data Retention Time	tsu	0			ns	
Operation Recovery Time	<sup>t</sup> R	tRC			ns	



## **CAPACITANCE**

 $(Ta = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>I/O</sub>			8	pF
Input Capacitance	CIN			6	pF

Note: This parameter is periodically sampled and not 100% tested.

# **OKI** semiconductor

# MSM5188RS/AS

## 8,192-WORD x 8-BIT C-MOS STATIC RAM

#### **GENERAL DESCRIPTION**

MSM5188 is a 8192 word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5188 is also a CMOS silicon gate device which requires very low power during standby (standby current of 2mA) when there is no chip selection.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition,  $\overline{CE}$ , CE and  $\overline{OE}$  signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

#### **FEATURES**


- Single 5V Supply
- $\bullet$  0°C  $\sim$  70°C
- Low Power Dissipation

Standby; 100µW TYP 10mW MAX Operation: 100mW TYP 150mW MAX

• High Speed (Equal Access and Cycle Time)

100 - 120 ns MAX

- Direct TTL Compatible. (Input and Output)
- 3-State Output
- Pin Compatible with
   64K EPROM (MSM2764)
   64K NMOS SRAM (MSM2188)
- 28-pin DIP PKG



MOS MASK ROMS

# **MSM2916RS**

### 16,384-BITS STATIC 16 K MASK ROM

#### **GENERAL DESCRIPTION**

The MSM2916RS is a 16,384-bits static, N channel MOS Read only memory organized as 2,048 words by 8 bits. The three-state outputs and TTL inputs/outputs level allow for direct interface with common system bus structures. The MSM2916RS single +5 V power supply and 250 ns access time are both ideal for usage with high performance microcomputers.

The three chip selects  $CS_1$ ,  $CS_2$  and  $CS_3$  may be defined by customer and fixed during the masking process. ROM DATA Accepting flow from customer.

Preparing next two in customer's side

- 1) Two master devices, programming finished 16K EP-ROM.
- 2) Chip select CS<sub>1</sub>, CS<sub>2</sub> and CS<sub>3</sub> logic table.

After received customer's ROM DATA, print out ROM DATA in Hex CODE and copy finished 16K EP-ROM send to customer.

Verified ROM DATA in customer's side, OKI send engineering samples mask programed customer's ROM DATA.

#### **FEATURES**

Organization . . . . . 2048 W x 8 bit
 Static Operation . . . No clocks required
 Supply Voltage . . . . 5 V ±10%


Access Time . . . . 250 ns Max.Power Dissipation . . . 550 mW Max.

• Input Voltage . . . . . V<sub>IH</sub> = 2.0 V Min.

 $V_{IL} = 0.8 V Max.$ 

• Output Voltage . . . . .  $V_{OH}$  = 2.4 V Min.,  $V_{OL}$  = 0.45 V Max.

Package . . . . . . . . 24 PIN DIP




#### PIN CONFIGURATION

A7 1 24 DVCC
A6 2 23 A8
A5 3 22 A9
A4 4 21 DCS2
A3 D 5 20 DCS1
A2 D 6 19 D A10
A1 D 7 18 D CS3
A0 D 8 17 D 7
D 0 9 16 D 6
D 1 D 10 15 D 5
D 2 D 11 14 D 4
VSS D 12 13 D 3

Note: CS<sub>1</sub>, CS<sub>2</sub> and CS<sub>3</sub> are programmable

**CHIP SELECTS** 

## FUNCTIONAL BLOCK DIAGRAM



9

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.5 to +7.0	V	
Input Voltage	VI	-0.5 to +7.0	٧	
Output Voltage	v <sub>o</sub>	-0.5 to +7.0	V	
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	Tstg	-55 to +150	°C	

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
"H" Input Voltage	V <sub>IH</sub>	2.0		Vcc	V
"L" Input Voltage	VIL	-0.5		0.8	V

#### DC CHARACTERISTICS


 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	VIH		2.0		Vcc	V
"L" Input Voltage	VIL		-0.5		0.8	V
"H" Output Voltage	Voн	I <sub>OH</sub> = -100μA	2.4			V
"L" Output Voltage	VoL	IOL = 1.6 mA			0.4	V
Input Leak Current	LI	V <sub>1</sub> = 0 ~ Vcc			10	μΑ
Output Leak Current	ILO	V <sub>O</sub> = 0 ~ Vcc			10	μΑ
Power Supply Current	Icc	Vcc = 5.5V			100	mA
Input Capacity	C <sub>1</sub>	V <sub>I</sub> = 0V, V <sub>O</sub> = 0V f = 1 MHz			6	pF
Output Capacity	C <sub>o</sub>	Ta = 25°C			12	pF

#### AC OPERATING CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ} C to +70^{\circ} C)$ 

Parameter	Symbol	Min.	Max.	Uni
Read Cycle time	tCYC	250		ns
Address Access time	tACC		250	ns
Chip Select Access time	tCS		100	ns
Output Disable Delay time	<sup>t</sup> DF		100	ns



# **DKI** semiconductor

# **MSM2932RS**

#### 32,768-BITS STATIC-32K MASK ROM

#### GENERAL DESCRIPTION

The MSM2932RS is a 32,768-bits static, N channel MOS Read only memory organized as 4,096 words by 8 bits.

The three-state outputs and TTL inputs/outputs level allow for direct interface with common system bus structures.

The MSM2932RS single +5 V power supply and 300 ns access time are both ideal for usage with high performance microcomputers.

The two chip selects CS<sub>1</sub> and CS<sub>2</sub> may be defined by customer and fixed during the masking process.

ROM DATA Accepting flow from customer.

Preparing next two in customer's side

- Two master devices, programming finished 32K EP-ROM.
- Chip select CS, and CS, logic table.

After received customer's ROM DATA, print out ROM DATA in Hex CODE and copy finished 32K EP-ROM send to customer.

Verified ROM DATA in customer's side, OKI send engineering samples mask programed customer's ROM DATA.

#### **FEATURES**

Organization

• Static Operation

Supply Voltage

 Access Time Power Dissipation

Input Voltage

4096 W x 8 bit

No clocks required

5 V ± 10%


300 ns Max. 550 mW Max.

Output Voltage

VOH = 2.4 V Min.,  $V_{OL} = 0.45 \text{ V Max}.$ 

24 PIN DIP Package

V<sub>1H</sub> = 2.0 V Min., VIL = 0.8 V Max.



#### PIN CONFIGURATION

24 VCC 23 A<sub>8</sub> 22 A. 21 CS2 20 CS, 19 A 10 18 A., 17 D D 7 о∘дэ 16 D<sub>6</sub> D₁☐10 15 D₅ 14 D<sub>4</sub> D₂[]11 VSS□12 13 D<sub>3</sub>

CS<sub>1</sub>, CS<sub>2</sub> are programmable CHIP SELECTS Note:

# Output buffer Vcc O-Memory Matrix 32768 bit (4096 x 8) Vss O---CS<sub>1</sub> Chip select CS<sub>2</sub> Address decoder Address buffer

FUNCTIONAL BLOCK DIAGRAM

# y

## ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.5 to +7.0	V	
Input Voltage	Vı	-0.5 to +7.0	V	
Output Voltage	Vo	-0.5 to +7.0	V	
Operating Temperature	Topr	0 to +70	°c	
Storage Temperature	Tstg	-55 to +150	°C	

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
"H" Input Voltage	VIH	2.2		Vcc	V
"L" Input Voltage	VIL	-0.5		0.8	V

#### DC CHARACTERISTICS


 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	VIH		2.0		Vcc	V
"L" Input Voltage	VIL		-0.5		0.8	V
"H" Output Voltage	VOH	I <sub>OH</sub> = -100μA	2.4			V
"L" Output Voltage	VOL	I <sub>OL</sub> = 1.6 mA			0.4	V
Input Leak Current	ILI	V <sub>1</sub> = 0 ~ Vcc			10	μА
Output Leak Current	ILO	V <sub>O</sub> = 0 ~ Vcc			10	μΑ
Power Supply Current	lcc	Vcc = 5.25V			100	mA
Input Capacity	C,	V <sub>I</sub> = 0V, V <sub>O</sub> = 0V			6	pF
Output Capacity	C <sub>o</sub>	f = 1 MHz Ta = 25° C			12	ρF

#### AC OPERATING CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$ 

Parameter	Symbol	Min.	Max.	Unit
Read Cycle time	tCYC	300		ns
Address Access time	tACC		300	ns
Chip Select Access time	tcs		100	ns
Output Disable Delay time	<sup>t</sup> DF		100	ns



# **MSM2965RS**

### 65.536 BITS STATIC 64K MASK ROM

#### **GENERAL DESCRIPTION**

The MSM2965RS is a 65336-bits static, N channel MOS Read only memory organized as 8,192 words by 8 bits.

The three-state outputs and TTL inputs/outputs level allow for direct interface with common system bus structures.

The MSM2965RS single +5 V power supply and 300 ns access time are both ideal for usage with high performance microcomputers.

CS, may be defined by customer and fixed during the masking process.

ROM DATA Accepting flow from customer.

Preparing next two in customer's side

- Two master devices, programming finished 64K EP. ROM or two 32K EP. ROMs.
- Chip select CS logic table.

After received customer's ROM DATA, print out ROM DATA in Hex CODE and copy finished 64K EP. ROM or two 32K EP. ROMs send to customer.

Verified ROM DATA in customer's side, OKI send engineering samples mask programed customer's ROM DATA.

#### **FEATURES**

Organization

Static Operation

8192 W x 8 bit No clocks required 5 V ± 10%

 Supply Voltage Access Time

300 ns Max.

Power Dissipation

687 mW Max.


Input Voltage

V<sub>IH</sub> = 2.0 V Min.,

 Output Voltage  $V_{OH} = 2.4 \text{ V Min.,}$ V<sub>OL</sub> = 0.4 V Max.

24 PIN DIP Package

V<sub>IL</sub> = 0.8 V Max.



#### PIN CONFIGURATION

24 VCC A7 d 1 A, [ 2 23 As A 5 3 22 A, 21 A A 12 A. 4 20 CS A2 [6 19 A 10 18 A., A, [7 17 D 7 A₀ [8 16 D<sub>6</sub> о₀₫9 D, C 10 15 D<sub>5</sub> 14 D<sub>4</sub> D2 [11 V<sub>SS</sub> ☐ 12 13 D<sub>3</sub>

Note:

CS is programmable CHIP SELECTS.

# **FUNCTIONAL BLOCK DIAGRAM** D<sub>0</sub> D<sub>1</sub> -Output buffer Vcc O-Memory Vss O----CS<sub>1</sub> 65536 bit (8192 x 8) Chin select Address decoder Address buffer

## ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.5 to +7.0	V	
Input Voltage	Vı	-0.5 to +7.0	V	
Output Voltage	Vo	-0.5 to +7.0	V	
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	Tstg	-55 to +150	°C	

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
"H" Input Voltage	VIH	2.0		Vcc	V
"L" Input Voltage	VIL	-0.5		0.8	V

## AC OPERATING CHARACTERISTICS


 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$ 

Parameter	Symbol	Min.	Max.	Unit
Read Cycle time	tCYC	300		ns
Address Access time	<sup>t</sup> ACC		300	ns
Chip Select Access.time	tCS		100	ns
Output Disable Delay time	<sup>t</sup> DF		100	ns

# DC CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ} C to +70^{\circ} C)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	VIH		2.0		Vcc	V
"L" Input Voltage	VIL		-0.5		0.8	V
"H" Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -100μA	2.4			V
"L" Output Voltage	VOL	I <sub>OL</sub> = 1.6 mA			0.4	٧
Input Leak Current	<sup>1</sup> LI	V <sub>I</sub> = 0 ∼ Vcc			10	μΑ
Output Leak Current	ILO	V <sub>O</sub> = 0 ~ Vcc			10	μА
Power Supply Current	Icc	Vcc = 5.5V			125	mA
Input Capacity	C,	V <sub>I</sub> = 0V, V <sub>O</sub> = 0V f = 1 MHz			6	pF
Output Capacity	C <sub>o</sub>	Ta = 25°C			12	pF



# **OKI** semiconductor

# **MSM38128RS**

16384 WORD X 8 BIT MASK ROM

#### GENERAL DESCRIPTION

MSM38128RS is an N-channel silicon gate E/D MOS device ROM with a 16,384 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 20 mA (max) when the chip is not selected. The application of a byte system and the convertibility of the pins with a programmable ROM whose memory can be erased by ultraviolet ray radiation is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides both CE and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.


#### **FEATURES**

- 16384 words x 8 bits
- 5V single power supply
- Access time: 450 ns MAX

specified by customer.

- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



#### **ABSOLUTE MAXIMUM RATINGS**

(Ta = 25°C)

Item	Symbol	Rating	Unit	Conditions	
Power Supply Voltage	Vcc	-0.5 to 7	V		
Input Voltage	Vi	-0.5 to 7	· V	Respect to VSS	
Output Voltage	v <sub>o</sub>	-0.5 to 7	٧		
Operating Temperature	Topr	0 to 70	°C		
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C		

## **OPERATING CONDITION AND DC CHARACTERISTICS**

	0	Magnitude Condition		Unit		
Item	Symbol Measuring Condition		Min.	Тур.	Max.	Unii
Davie Const. Vales	V <sub>cc</sub>		4.5	5	5.5	V
Power Supply Voltage	V <sub>ss</sub>		0	0	0	V
1 Ci 1 1	VIH		2	5	6	٧
Input Signal Level	VIL		-0.5	0	0.8	٧
	Voн	I <sub>OH</sub> = -400 μA	2.4		Vcc	V
Output Signal Level	VOL	I <sub>OL</sub> = 2.1 mA			0.4	V
Input Leak Current	ILI	V <sub>I</sub> = 0V or V <sub>CC</sub>	-10		10	μΑ
Output Leak Current	<sup>1</sup> LO	V <sub>O</sub> = 0V or Vcc Chip not selected	-10		10	μΑ
Daniel Const	Icc	Vcc = Max. IO = 0 mA			120	mA
Power Supply Current	Iccs	Vcc = Max.			20	mA
Peak Power ON Current	Ipo	Vcc = GND ~ Vcc Min. CE = Vco or VIH			20	mA
Operating Temperature	Topr		0		70	°c

## **AC CHARACTERISTICS**

#### TIMING CONDITIONS


l tem	Conditions		
Input Signal Level	V <sub>1H</sub> =2.0V V <sub>1L</sub> =0.8V		
Input Rising, Falling Time	tr=ty=15 ns		
Timing Manager Delica Malana	Input Voltage=1.5V		
Timing Measuring Point Voltage	Output Voltage=0.8 & 2.0		
Loading Condition	C <sub>L</sub> =100 pF + 1 TTL		

9


# **READ CYCLE**

14	C	Spec	ification \	√alue	11-14	D
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Cycle Time	t <sub>c</sub>	450			ns	
Address Access Time	tAA			450	ns	
Chip Enable	1.00			450	ns	
Access Time	tACE			450	115	
Output Delay Time	tco			150	ns	
Output Setting Time	tLZ	20			ns	
Output Disable Time	tHZ	0		120	ns	
Output Retaining Time	tон	20			ns	
Power Up Time	tPU	0		120	ns	
Power Down Time	tPD			120	ns	

# 1) READ CYCLE-1 (1)



# 2) READ CYCLE-2<sup>(2)</sup>



- Note: (1) CE is "L" level.
  - (2) The address is decided at the same time as or ahead of CE "L" level.
  - (3)  $\overline{OE}$  is shown in the negative logic here, however the active level is freely selected.
  - (4)  $t_{CO}$  and  $t_{LZ}$  are determined by the later  $\overline{CE}$  "L" or  $\overline{OE}$  "L".

tHz is determined by the earlier  $\overline{\text{CE}}$  "H" or  $\overline{\text{OE}}$  "H".

tHz shows time until floating therefore it is not determined by the output level.

## INPUT/OUTPUT CAPACITY

 $(Ta = 25^{\circ}C, f = 1 MHz)$ 

ltem	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacity	Cl		8	pF	V <sub>I</sub> =0V
Output Capacity	co		10	pF	V <sub>O</sub> =0V

# **MSM28101AS**

#### CHINESE-CHARACTER GENERATING 1M BIT MASK ROM

#### **GENERAL DESCRIPTION**

MSM28101AS is a 1M Bit Mask ROM using the N channel silicon gate MOS process which stores 3,760 characters of numeric characters, Japanese cursive and square syllabarys, JIS 1st standard chinese-characters, etc., in one chip.

Since it is of large capacity, chinese-character pattern of 3,760 characters can be generated with only one chip. Furthermore, since the dot matrix character form of 18 lines x 16 strings is available from the data out pin by only inputting the JIS chinese-character code into the address pin, it excels in functioning property and proves optimum for constituting the chinese-character terminal.

The power supply voltage is of 5 V single power supply, the input level is of TTL compatible, the data output is of 3-state output, the data valid is the output of the open collector and is packaged on the 40-pin DIP.

#### **FEATURES**

18 x 16 chinese-character font Function

output

 Configuration Duplex configuration of cell-

array using the defect permissible

technique

• Storage capacity 1082880 Bits

 Number of generating

3,418 characters

characters

Partition  $0 \sim 7$  and partition Storage

character range  $16 \sim 47$  of chinese-character code

system for JIS information

processing

14 Bits (A<sub>0</sub>~A<sub>13</sub>) Address input

16 Bits (D<sub>0</sub> ~ D<sub>15</sub>, 3-state) Data output 16 Bits x 18 times transfer Output mode

 Address enable 1 each (AE)

1 each (DV, open collector output) Data valid

Clock 1 each  $(\phi \tau)$  DC  $\sim 500$  kHz

 $Ta = 0 \sim 70^{\circ}C$ Used tempera-

Access time

ture

25 µs MAX Data transfer 8M Bit/s

rate

TTL level Interface

 Power supply 5V single power supply (±5%)

voltage

 Power con-500 mW TYP


sumption


notice

 Package Semi-ceramic 40-pin DIP

Process E/D MOS process Memory cell Multi-gate ROM

This specification is sometimes subject to change without





# **ABSOLUTE MAXIMUM RATINGS**

(Ta = 25°C)

Item	Symbol	Conditions	Rating	Unit
Power supply voltage	Vcc	Respect to Vss	-0.3 ~7	V
Input terminal voltage	VIN	Respect to Vss	<b>-0.3</b> ∼7	V
Output terminal voltage	VOUT	Respect to Vss	-0.3 ~7	V
Permissible loss	PD		2	W
Operating temperature	Topr		0 ~70	°c
Storage temperature	T <sub>stg</sub>		<b>−35</b> ~ 125	°C

#### RECOMMENDED OPERATING CONDITIONS

Item	1		Spec	Specification value			
	Symbol	Symbol Conditions	Min.	Тур.	Max.	Unit	
Power supply voltage	Vcc	5V ± 5%	4.75	5	5.25	٧	
Power supply voltage	Vss		0	0	0	V	
Input signal level	VIH	Respect to Vss	2.0	5	6	V	
	VIL	Respect to Vss	-0.3	0	0.8	٧	
Operating temperature	Topr		0		70	°C	

### **DC CHARACTERISTICS**

 $(Vcc = 5V \pm 5\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

<b>.</b>	Comb at	Conditions	Spe	Specification value		Unit
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Voн	I <sub>OH</sub> =-0.2 mA	2.4		Vcc	V
Output signal level	VoL	IOL =1.6 mA			0.6	V
	VOL	I <sub>OL</sub> =0.8 mA			0.4	٧
Input leak current	ILI	V <sub>IN</sub> =0 ~Vcc	-10		10	μΑ
Output leak current	ILO	V <sub>OUT</sub> =0 ~Vcc V <sub>AE</sub> =0.8V	-10		10	μΑ
Average power supply current	ICCA	t <sub>RC</sub> =61 μs, t <sub>C</sub> =2 μs t <sub>AR</sub> =500 ns			120	mA
Steady state power supply current	Iccs	V <sub>AE</sub> =0.8V			120	mA

### **AC CHARACTERISTICS**


### TIMING CONDITIONS

Conditions
V <sub>IH</sub> = 2.0V, V <sub>IL</sub> = 0.8V
t <sub>r</sub> = t <sub>f</sub> = 15 ns
1.5V
C <sub>L</sub> = 50 pF, 1TTL Gate

### **READ CYCLE**

 $(Vcc = 5V \pm 5\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Item	0	<b>6</b> 11.1	Spec	J		
item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Read Cycle Time	<sup>t</sup> RC		61			μS
Address Setting Time	†AS		0			ns
AE Pulse Width	†AE		500			ns
Address Retaining Time	tAH		300			ns
DV Access Time	tVA				25	μS
DV Delay Time	tVD		400		800	ns
DV Retaining Time	t∨H				900	ns
$\phi au$ Pulse Width	tH		200			ns
$\phi au$ Delay Time	tL		1800			ns
Output Delay Time	tDD		0			ns
Output Access Time	<sup>t</sup> DA				800	ns
Output Retaining Time	<sup>t</sup> DH		400			ns
AE Setting Time	tAES		0			ns



### INPUT/OUTPUT CAPACITY

 $(Ta = 25^{\circ}C, f = 1 MHz)$ 


ltem	Sumbal	O-malisi	Spec	/alue		
rtem	Symbol	Condition	Min.	Тур.	Max.	Unit
Input capacity (excluding AE)	CIN	V <sub>IN</sub> = OV			15	pF
Input capacity (AE terminal)	CIN	V <sub>IN</sub> = OV			35	pF
Output capacity	COUT	V <sub>OUT</sub> = OV			10	pF


### **FUNCTIONAL CHARACTERISTICS**

Item	Specification	Unit	Remarks
Font type	18 lines x 16 strings dot matrix		
Output mode	16 bits x 18 times transfer		(Note 1)
Number of generating characters	3418	Word	
Storage character range	0 ~ 7 (Non chinese-character area) 16 ~ 47 (JIS 1st standard)	Partition	(Note 2)

(Note 1) The correspondence of the 18 lines x 16 strings matrix and the data out pins are as shown in the diagram below.

Output for the character portion will be Low ( $V_{OL}$ ) and the output for the background portion will be High ( $V_{OH}$ ).





(Note 2) The correspondence of the 1st and 2nd bytes of JIS C 6226 and the address pins are as shown below.

110.0.0000	Second byte						First byte							
JIS C 6226	b <sub>7</sub>	b <sub>6</sub>	b <sub>s</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>7</sub>	b <sub>6</sub>	b <sub>s</sub>	b <sub>4</sub>	b <sub>3</sub>	$b_2$	b <sub>1</sub>
Address pin	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	Α,	A <sub>8</sub>	Α,	A <sub>6</sub>	As	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>

# KI semiconductor

# **MSM28201AS**

### 1M BIT MASK ROM FOR CHINESE-CHARACTER PATTERN

### **GENERAL DESCRIPTION**

MSM28201 is a 1M-bit mask ROM employing an N-channel silicon gate MOS process, and with 3760 chinese-characters (kanji conforming with JIS no.2 standards) incorporated in a single chip.

With this large capacity, 3760 chinese-character patterns can be generated in a single chip. And by only a single input of JIS chinese-character code via the address pin, 18-row x 16-column dot matrix character forms can be obtained from the data output pin, making this device ideal for construction of functionally versatile chinese-character terminals.


The power supply voltage is 5V single, the input level TTL compatible, outputs are tri-state data out, and data valid is denoted by open collector. The device is mounted in a 40-pin DIP.

### **FEATURES**

• Address enable . . . 1 (AE) • Function . . . . . . . 18 x 16 chinese-character font ◆ Data valid . . . . . . 1 (DV, open collector output) output • Configuration . . . . Duplex configuration employing • Clock . . . . . . . . . 1 (φT) DC to 500kHz defect permissible technique • Operating tempera-• Storage capacity . . . 1082880 bits ture . . . . . . . . . . Ta=0°C to  $70^{\circ}$ C • Access time .... 25us MAX. Number of generated • Data transfer rate . . 8MBits/sec. characters . . . . . . 3384 characters • Interface . . . . . . TTL level Accommodation . . . Chinese-character encoded • Power supply voltage 5V single (±5%) character region partitions 48 to 87 for JIS • Power consumption . 500mW TYP data processing. Package . . . . . . . Ceramic 40-pin DIP • Address input . . . . 14 bits (A<sub>0</sub> to A<sub>13</sub>) • Process . . . . . . E/D MOS process Data output . . . . 16 bits (\$\overline{D\_0}\$ to \$\overline{D\_{15}}\$, tristate)
Output mode . . . . 16 bit x 18 transfers Memory cell . . . . Multi-gate ROM

	٠,
1	
Ι.	

### PIN CONFIGURATION 39 D, 38 D<sub>13</sub> 36 D,, 35 D, 34 D, 33 D, 32 φΤ 31 Vcc 11 30 Vss A<sub>6</sub> 29 DV 28 ⊡, $\begin{array}{ll} \underline{A_0} \; \sim \; \underline{A_{13}} \; : & \text{Address inputs} \\ \overline{D_0} \; \sim \; \overline{D_{15}} \; : & \text{Data outputs} \end{array}$ 27 D. 15 26 D, A<sub>2</sub> 16 A<sub>1</sub> 17 A<sub>0</sub> 18 AE: Address enable 25 D. 24 D, DV: Data valid output 23 D, φT: Clock input Vcc 19 22 D, Vcc: Power supply voltage (5 V) Vss : GND (0 V) Note: All Vss pins are to be connected



### **ABSOLUTE MAXIMUM RATINGS**

 $(Ta = 25^{\circ}C)$ 

Item	Symbol	Conditions	Rating	Unit
Power supply voltage	Vcc	Respect to Vss	-0.3~7	V
Input voltage	VI	Respect to Vss	-0.3~7	V
Output voltage	v <sub>o</sub>	Respect to Vss	-0.3~7	V
Permissible loss	PD		2	w
Operating temperature	Topr		0 ~ 70	°C
Storage temperature	Tstg		-35~125	°C

### RECOMMENDED OPERATING CONDITIONS

Item	Symbol	Conditions	R	Unit		
rtem	Symbol	Conditions	MIN	TYP	MAX 5.25 0	Oilit
Power supply voltage	Vcc	5 V ± 5%	4.75	5	5.25	٧
Power supply voltage	Vss	·	0	0	0	V
"H" input voltage	VIH	Respect to Vss	2.0	5	6	V
"L" input voltage	VIL	Respect to Vss	-0.3	0	0.8	V
Operating temperature	Topr		0		70	°c

### DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Item	Symbol	Conditions	R	Unit		
i tem	Symbol	Conditions	MIN	TYP	MAX Vcc 0.6 0.4 10 10 120	Unit
"H" output voltage	Voн	I <sub>OH</sub> =-0.2mA	2.4		Vcc	V
"L" output voltage	VOL	I <sub>OL</sub> =1.6mA			Vcc 0.6 0.4 10 10	V
L output vortage	VOL	I <sub>OL</sub> =0.8mA			0.4	V
Input leak current	ILI	V <sub>I</sub> =0 ~ Vcc	-10		10	μΑ
Output leak current	lLO	V <sub>O</sub> =0 ~ Vcc V <sub>AE</sub> =0.8V	-10		10	μА
Average power supply current	ICCA	t <sub>RC</sub> =61μs, t <sub>C</sub> =2μs t <sub>AE</sub> =500ns			120	mA
Rated power supply current	Iccs	V <sub>AE</sub> =0.8V			120	mA

### AC CHARACTERISTICS TIMING CONDITIONS


Item	Conditions
Input signal level	V <sub>IH</sub> =2.0 V, V <sub>IL</sub> =0.8 V
Input rise/fall time	tr=tf=15ns
Input timing level	1.5V
Output load	C <sub>L</sub> =50pF, 1TTL Gate

### READ CYCLE

( $V_{\mbox{CC}} = 5V \pm 5\%$ ,  $T_{\mbox{a}} = 0^{\circ} \mbox{C to} + 70^{\circ} \mbox{C}$ )

			R	Range Value			
Item	Symbol	Conditions	MIN	TYP	MAX	Unit	
Read cycle time	tRC		61			μs	
Address set-up time	tAS		0			0=ns	
AE pulse width	tAE		500			0=ns	
Address hold time	tAH		300			0=ns	
DV access time	tVA				25	μs	
DV delay time	tVD		400		800	0=ns	
DV hold time	tVH				900	0=ns	
φT pulse width	tH		200			0=ns	
φT delay time	tL		1800			0=ns	
Output delay time	t <sub>DD</sub>		0			0=ns	
Output access time	tDA				800	0=ns	
Output hold time	t <sub>DH</sub>		400			0=ns	
AE set-up time	tAES					0=ns	

9



- 2.  $\overrightarrow{DV}$  is changed by the  $\phi T$  falling edge.
- 3.  $\phi$ T and DnDATA are repeated 18 times when  $\overline{DV}$  is low.
- 4. Dn timing levels of 2.0V and 0.8V.
- Normal operation may not be possible unless there is at least one AE dummy input after the power is switched on.
- 6.  $\overline{\text{DV}}$  denotes open collector output, and  $\overline{\text{Dn}}$  the tristate output.

### INPUT/OUTPUT CAPACITY

(Ta=25°C, f=1 MHz)


Item	Same	O a statistic sec	ļ	linit		
item	Symbol	Conditions	MIN	TYP	MAX	Unit
Input capacity (excluding AE)	CI	V <sub>I</sub> =0 V			15	pF
Input capacity (AE pin)	CI	V <sub>J</sub> =0 V			35	pF
Output capacity	co	V <sub>O</sub> =0 V			10	pF


## q

### **FUNCTIONAL CHARACTERISTICS**

Item	Range	Unit	Remarks
Font format	18-row x 16-column dot matrix		
Output mode	16 bit x 18 transfers		(Note 1)
Number of characters generated	3384	Word	
Character accommodation region	48~87 (JIS No.2 standard)	Partition	(Note 2)

Note 1. The relation between the 18-row x 16-column matrix and the data output pins is outlined below. The output is low ( $V_{OL}$ ) for the character portion, and high ( $V_{OH}$ ) for the background area.





Note 2. The address pins are related to the JIS C6226 no.1 and no.2 bytes in the following way.

	No.2 byte No.1 bytes					No.2 byte								
JIS C 6226	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>7</sub>	b <sub>6</sub>	b <sub>s</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>
Address pin	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A,	A <sub>8</sub>	Α,	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A	Ao

Preliminary

# **OKI** semiconductor

# MSM53256AS/RS

32,768 WORD X 8 BIT MASK ROM


### **GENERAL DESCRIPTION**

MSM53256AS/RS is a silicon gate C-MOS device ROM with a 32,768 words x 8 bit capacity. It operates on a 5 V single power supply and all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 50 µA (max) when the chip is not selected. The application of a byte system is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides CE, CS and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

### **FEATURES**

- 32.768 words x 8 bits
- 5V single power supply
- Access time: 250 ns MAX
- Input/output TTL compatible
- 3-state output
- Standby current 50 μA MAX
- 28-pin DIP



### PIN CONFIGURATION

cs [ 28 Vcc 27 2 3 26 A<sub>13</sub> 25 A<sub>8</sub> 24 A, 6 23 A . 1 A₃[ 22 | OE Α₂ľ 8 21 A10 20 CE A<sub>1</sub> 19 D<sub>7</sub> A<sub>0</sub>[]10 D<sub>0</sub>[]11 18]D6 D<sub>1</sub> 12 17 Ds 16]D<sub>4</sub> D<sub>2</sub> 13 15 D<sub>3</sub>


Output enable Vcc, Vss Power supply voltage Address input

Data output Chip enable cs Chip select

Note: The CS active level is

specified by customer.





9


# **OKI** semiconductor

# **MSM2750AS**

2048-BIT UV ERASABLE ELECTRICALLY-PROGRAMMABLE READ-ONLY MEMORY

### **GENERAL DESCRIPTION**

MSM 2750 is a Programmable Read-Only Memory (PROM) of P-channel structure capable of electric write from outside and rewrite after erasion by ultraviolet rays.



### ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit
In much and Council of Valence	Read		+0.5 ~20	V
Input and Supply Voltage	Program		+0.5 ~ -48	V
Power Dissipation		P <sub>D</sub>	2 Max.	w
Storage Temperature		Tstg	<b>−55 ~ +125</b>	°c

# READ OPERATION RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Range	Unit
	Vcc		5 ± 0.25	V
Supply Voltage	V <sub>DD</sub>		-9 ± 0.45	V
	V <sub>G</sub> G		-9 ± 0.45	V
Operating Temperature	Topr		0 ~ +70	°C
Load Number	N	TTL Gate Load	1	


### STATIC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input "H" Voltage	VIH		Vcc -2		Vcc +0.3	V
Input "L" Voltage	VIL		-1.0		Vcc -4.2	V
Output "H" Voltage	Voн	I <sub>OH</sub> = -100 μA	3.5			V
Output "L" Voltage	VOL	IOL = 1.6 mA			0.45	V
Input Leakage Current	IIL	V <sub>IN</sub> = 0V			1	μΑ
Output Leakage Current	ILO	V <sub>OUT</sub> = 0V <del>CS</del> = Vcc - 2V			5	μΑ
Gate Supply Current	IGG				1	μΑ
Supply Current	I <sub>DD</sub>	CS = 0V DATAOUT OPEN		30	45	mA
Output Clamp Current	ICF	V <sub>OUT</sub> = -1.0V			13	mA

### **AC CHARACTERISTICS**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data Valid Time	tOH				100	nS
Access Time	†ACC	Input Pulse Amplitude = 0 ~ 4 V			1.0	nS
Chip Select Delay	tCS	Rise and Fall Time of Input Pulse ≦ 50 nS Output Load			100	nS
Output Delay from cs	tco	= 1 TTL Gate			900	nS
Output Deselect	tOD				300	nS

(Note) Numerals above and below the oblique line respectively show the values of each MSM2750-1A and MSM2750-2A.



### **PROGRAMMING**

### RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol	Conditions	Range	Unit
Constant Valence	V <sub>BB</sub>		11 ~ 13	٧
Supply Voltage	Vcc, CS		0	٧
Operating Temperature	Topr		20 ~ 30	°C

### STATIC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input "H" Voltage	VIHP				0.3	٧
Data Input Pulse "L" Voltage	VILP1		-46		-48	V
Address Input Pulse "L" Voltage	V <sub>ILP2</sub>		-40		-48	V
"L" V <sub>DD</sub> Input Pulse Voltage	VILP3		-46		-48	V
Program Input Pulse "L" Voltage	V <sub>ILP4</sub>		-46		-48	V
VGG Input Pulse "L" Voltage	V <sub>ILP5</sub>		-35		-40	V
IDD Pulse Supply Current	I <sub>DDP</sub>	V <sub>DD</sub> = V <sub>prog</sub> = -48V V <sub>GG</sub> = -35V		200		mA
Address Data Input Leakage Current	IILP1	V <sub>IN</sub> = -48V			10	mA
Program VGG Leakage Current	I <sub>ILP2</sub>	V <sub>IN</sub> = -48V			10	mA

### **AC CHARACTERISTICS**

Parameter	Symbol	Conditions	Min.	Max.	Unit
Duty Cycle (VDD, VGG)				20	%
Program Pulse Width	t <sub>Ø</sub> PW	Rise and Fall Time		3	mS
Data Setup Time	†DW		25		μS
Data Hold Time	tDH	of Input Pulse Time $\leq 1 \mu$ S	10		μS
V <sub>DD</sub> , V <sub>GG</sub> Setup Time	t∨W	Time = 1 µ3	100		μS
V <sub>DD</sub> , V <sub>GG</sub> Hold Time	tVD		10	100	μS
Address Complement Setup Time	tACW	1	25		μS
Address Complement Hold Time	tACH		25		μS
Address True Setup	tATW	1	10		μS
Address True Hold	tATH	1	10		μS



# **OKI** semiconductor

# **MSM2708AS**

8192-BIT UV ERASABLE ELECTRICALLY-PROGRAMMABLE READ-ONLY MEMORY

### **GENERAL DESCRIPTION**


The Oki MSM2708 AS (Compatible to the Intel 2708) is a 8192-bit ultraviolet light erasable and electrically reprogrammable EPROM, ideally suited where fast turnaround and pattern experimentation are important requirements. All data inputs and outputs are TTL compatible during both the read and program modes. The outputs are three-state, allowing direct interface with common system bus structures.

The MSM2708 AS is fabricated with the N-channel silicon gate FAMOS technology and is available in a 24-pin dual in-line package.

### **FEATURES**

- Data Inputs and Outputs TTL Compatible during both Read and Program Modes
- Three-State Outputs OR-Tie Capability
- Static No Clocks Required

	Max. Power	Max. Access	Organization
MSM 2708 AS	800 mW	450 ns	1K x 8



### PIN CONNECTION DURING READ OR PROGRAM

	PIN Number										
Mode	Data I/O 9 ~ 11, 13 ~ 17	Address Inputs 1 ~ 8, 22, 23	V <sub>SS</sub>	Program 18	V <sub>DD</sub>	CS/WE	V <sub>BB</sub>	V <sub>CC</sub>			
Read	POUT	AIN	GND	GND	+12	VIL	-5	+5			
Deselect	High Impedance	Don't Care	GND	GND	+12	ViH	-5	+5			
Program	DIN	AIN	GND	Pulsed 26V	+12	VIHW	-5	+5			

### **ABSOLUTE MAXIMUM RATINGS\***

• Temperature Under Bias	-25°C to +85°C
Storage Temperature	-65°C to +125°C
● V <sub>DD</sub> with Respect to V <sub>BB</sub>	+20V to -0.3V
VCC and VSS with Respect to VBB	+15V to -0.3V
All Input or Output Voltages with Respect to VBB during Read	+15V to -0.3V
• CS/WE Input with Respect to VBB during Programming	+20V to -0.3V
Program Input with Respect to VBB	+35V to -0.3V
Power Dissipation	1.5W

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC AND AC OPERATING CONDITIONS DURING READ

Temperature Range	0°C to 70°C
V <sub>CC</sub> Power Supply	5V ± 5%
V <sub>DD</sub> Power Supply	12V ± 5%
V <sub>BB</sub> Power Supply	-5V ± 5%

# READ OPERATION DC AND OPERATING CHARACTERISTICS


Parameter	Symbol	Min.	Typ.(2)	Max.	Units	Test Conditions
Address and Chip Select Input Leakage Current	ILI		1	10	μА	V <sub>IN</sub> =5.25V or V <sub>IN</sub> =V <sub>IL</sub>
Output Leakage Current	ILO		1	10	μΑ	V <sub>OUT</sub> =5.5V, <del>CS</del> /WE=5V
V <sub>DD</sub> Supply Current	1DD(3)		50	65	mA	Worst Case Supply
V <sub>CC</sub> Supply Current	ICC <sup>(3)</sup>		6	10	mA	Currents
V <sub>BB</sub> Supply Current	1BB(3)		30	45	mA	All Inputs High: CS/WE=5V; T <sub>a</sub> =0° C
Input Low Voltage	VIL	V <sub>SS</sub>		0.65	V	
Input High Voltage	VIH	3.0		∨cc <sup>+1</sup>	V	
Output Low Voltage	VOL			0.45	V	IOL=1.6mA
Output High Voltage	VOH1	3.7			V	I <sub>OH</sub> =-100 A
Output High Voltage	VOH2	2.4			V	IOH=-1mA
Power Dissipation	PD			800	mW	T <sub>a</sub> =70°C


Note: 1. VBB must be applied prior to VCC and VDD.VBB must also be the last power supply switched off.

- 2. Typical values are for  $T_a = 25^{\circ} C$  and nominal supply voltages.
- The total power dissipation is not calculated by summing the various currents (I<sub>DD</sub>, I<sub>CC</sub>, and I<sub>BB</sub>)
  multiplied by their respective voltages since current paths exist between the various power supplies and
  V<sub>SS</sub>. The I<sub>DD</sub>, I<sub>CC</sub> and I<sub>BB</sub> currents should be used to determine power supply capacity only.

## RANGE OF SUPPLY CURRENTS VS. TEMPERATURE

### **ACCESS TIME VS. TEMPERATURE**





### A.C. CHARACTERISTICS

Parameter	Symbol	Min.	Тур.	Max.	Units
Address to Output Delay	tACC		350	450	ns
Chip Select to Output Delay	tCO		60	120	ns
Chip Deselect to Output Float	<sup>t</sup> DF	0		120	ns
Address to Output Hold	tOH	0			

### CAPACITANCE(1)

 $(Ta = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Тур.	Max.	Unit.	Conditions
Input Capacitance	CIN	4	6	pF	VIN = 0V
Output Capacitance	COUT	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is periodically sampled and is not 100% tested.

### **AC TEST CONDITIONS:**

Output Load:

1 TTL gate and C<sub>L</sub> = 100 pF

Input Rise and

Fall Times: <20 ns


**Timing Measurement** 

Reference Levels: 0.8V and 2.8V for inputs;

0.8V and 2.4V for outputs.

Input Pulse Levels: 0.65V to 2.0V

### **WAVEFORMS**



### **ERASURE CHARACTERISTICS**

The erasure characteristics of the MSM 2708 AS are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4,000 Angstrom (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3,000–4,000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical device in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the MSM 2708 AS is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Oki which should be placed over the MS 3578 AS window to prevent unitentional erasure.

The recommended erasure procedure for the MSM 2708 AS is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x Exposure time) for erasure should be a minimum of 15 W-sec/cm $^2$ . The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000  $\mu$ W/cm $^2$  power rating. The device should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

# **OKI** semiconductor

# **MSM2716AS**

# 16384-BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY


### **GENERAL DESCRIPTION**

The MSM2716AS is a read only memory with the capacity of 2048 words x 8 bits whose contents can be erased by ultraviolet ray irradiation. Since the memory contents can be programmed as desired by the user and the alteration is easy, it is ideal for a processor program.

The MSM2716AS is processed as the N-channel silicon gate MOS with floating gates, and is encased in a standard 24-pin ceramic package.

### **FEATURES**

- Single power supply . . . . . . . . +5V
   Low power Dissipation . . . . 525 mW in operation and 132 mW in standby state
   UV erasable and electrically pro-
- grammable.
- Minimum programming time . . . . . . .
   100 seconds for all 16,384 bits.
- Full decoding . . . . . 2048 words x 8 bits
- Static operation . . . . . . . No clock requirement
- TTL connection for inputs/outputs (tristate output)
- Easy expansion of memory capacity (wired-OR connection)
- Access time . . . . . . . . . . . . . . 450 ns
- Pin compatible with INTEL's 2716



### **FUNCTION TABLE**

Pins	CE (18)	OE (20)	Vpp (21)	Vcc (24)	OUTPUTS (9~11, 13~17)
Read	VIL	VIL	+5V	+5V	D out
Stand by	VIH	Don't care	+5V	+5V	High Z
Program	Pulsed V <sub>IL</sub> to V <sub>IH</sub>	VIH	+25V	+5V	D in
Program Verify	VIL	VIL	+25V	+5V	D out
Program Inhibit	VIL	V <sub>IH</sub>	+25V	+5V	High Z

High Z = High Impedance

# ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATING

ltem	Symbol	Conditions	Rated Value	Unit
Storage Temperature	T <sub>stg</sub>	_	-55 to +125	°c
Terminal Voltage			(to Vss)	
Address Input and Data I	Address Input and Data Input			
Program Input Vpp			-0.3 to +28	V
Vcc			-0.3 to +6	
Power Dissipation	PD			mW

### **READ OPERATION**

Operating range (for Vss = 0V)

Item	Symbol	Conditions	Guaranteed Range	Unit
0 0 1 1/1	Vcc		+5 to ±0.25	V
Source Supply Voltage	Vpp		Vcc ± 0.6	V
Operating Temperature	Topr		0 to +70	°c
Number of Leads	N	TTL gate load	1	1 -

### DC OPERATING CHARACTERISTICS

( $Vcc = 5V \pm 5\%$ ,  $Vpp = Vcc \pm 0.6V$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$  unless specified otherwise)

14	0	On a distinguish	Gua	Range	11-14	
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input Leak Current	ILI	V <sub>IN</sub> = 5.25V			10	μΑ
Output Leak Current	ILO	V <sub>OUT</sub> = 5.25V			10	μΑ
Program Pin Current	Ірр	Vpp = 5.85V			5	mA
Collector Supply Current (Standby)	I <sub>CC1</sub>	CE = VIH, OE = VIL		10	25	mA
Collector Supply Current (Active)	I <sub>CC2</sub>	OE = CE = VIL		60	100	mA
"H" Input Voltage	VIH		2.2		V <sub>CC+1</sub>	V
"L" Input Voltage	VIL		-0.1		0.8	V
"H" Output Voltage	Voн	ΙΟΗ = -400 μΑ	2.4			٧
"L" Output Voltage	VOL	I <sub>OL</sub> = 2.1 mA	1		0.45	V

Note: V<sub>CC</sub> must be supplied before or when V<sub>PP</sub> is supplied, and must be cut off when or after V<sub>PP</sub> is cut off.

### AC OPERATING CHARACTERISTICS

 $(Vcc = 5V \pm 5\%, Vpp = Vcc \pm 0.6V, Ta = 0^{\circ} C \text{ to } +70^{\circ} C \text{ unless specified otherwise})$ 

Item	Symbol	Odialo	Gua	ما ا		
		Conditions	Min.	Тур.	Max.	Unit
Address Output Delay Time	tACC	OE = CE = VIL		250	450	ns
CE Output Delay Time	<sup>t</sup> CE	OE = VIL		280	450	ns
OE Output Delay Time	<sup>t</sup> OE	CE = VIL			120	ns
Output Disable Delay Time	t <sub>DF</sub>	CE = VIL	0		100	ns


\*AC characteristics measuring conditions

Output load . . . . . . . . . . . . . . . . . 1TTL Gate + 100 pF

Timing measurement reference levels . . . . Input 1V and 2V, Output 0.8V and 2.4V

### TIME CHART

### Read Mode



9

### PROGRAMMING OPERATION

(Vcc = 5V  $\pm$  5%, Vpp = 25V  $\pm$  1V, Ta = 25°C  $\pm$  5°C unless specified otherwise)

Item	Symbol	Conditions	Gua	11-:4		
		Conditions	Min.	Тур.	Max.	Unit
Input Leak Current	בר	V <sub>IN</sub> = 5.25V/0.45V			10	μΑ
Program Pin Current	IPP1	CE = VIL			6	mA
Programming Current	Ipp <sub>2</sub>	CE = VIH			30	mA
Collector Supply Current	Icc				100	mA
"H" Input Voltage	VIH		2.2		V <sub>CC+1</sub>	V
"L" Input Voltage	VIL		-0.1		0.8	٧


### **AC CHARACTERISTICS**

(Vcc = 5V ± 5%, Vpp = 25V ± 1V, Ta = 25°C ± 5°C unless specified otherwise)

•		Gua	ranteed R	ange	l
Item	Symbol	Min.	Typ.	Max.	Unit
Address Setup Time	<sup>t</sup> AS	2			μS
OE Setup Time	tOES	2			μS
Data Setup Time	tDS	2			μS
Address Hold Time	<sup>t</sup> AH	2		·	μS
OE Hold Time	<sup>t</sup> OEH	2			μS
Data Hold Time	tDH	2			μS
Output Disable Delay Time	tDF	0		120	ns
Output Enable Delay Time	<sup>t</sup> OE			120	ns
Program Pulse Width	tpW	45	50	55	ms
Program Pulse Fall Time	tPRT .	5			ns
Program Pulse Rise Time	tPFT	5			ns

<sup>\*</sup> AC characteristics measurement conditions are the same as those for read operation.

### TIME CHART (PROGRAM MODE)



### **OPERATION**

### Read mode

When  $\overline{OE}$  is set to "L" level, reading of the memory contents starts 450 ns (TACC) after the address or 120 ns (tOE) after  $\overline{OE}$  if the address is already fixed.

### Output deselection

Multiple MSM2716AS chips may be combined by wired-OR connection. The data in one MSM2716AS is read when  $\overline{OE}$  is at "L" level. Other MSM2716AS chips are set to the output deselection state by setting the  $\overline{OE}$  to the "H" level.

### Standby mode

Setting  $\overline{CE}$  to "H" level causes the power to be decreased to 1/4 of that in the read mode (525 mW  $\rightarrow$  132 mW).

### Programming

All bits of the MSM2716AS are set to "H" level at the time of delivery or after erasure. When 0 is written, the corresponding bit goes to "L" level. In the programming mode,  $\overline{OE}$  input at  $V_{pp}=25V$  is used as "H" level.

The programming data must be supplied in parallel to output pins  $(0_0 \sim 0_7)$ . The address and input are both TTL level. Supplying  $\overline{\text{CE}}$  input (TTL "H" level) at 50 ms intervals after setting up the address and data enables programming. Avoid programming by supplying a DC signal to  $\overline{\text{CE}}$  pin.

### Program verify

The MSM2716AS can be verified in the programming mode. Vpp for this operation is 25V.

### • Program inhibit

Multiple MSM2716AS chips can be programmed in parallel and with different data in this mode. All pins other than  $\overline{\text{CE}}$  can be used in common for all chips

Supply TTL "H" level to  $\overline{CE}$  pins of the chips to be programmed and TTL "L", level to  $\overline{CE}$  pins of the chips not to be programmed.

### HANDLING OF MSM2716AS

Since the MSM2716AS is an ERROM of N-channel silicon gate FAMOS type, pay special attention as follows in addition to general handling caution of MOS ICs so as to maintain high reliability.


### Attention during writing

Since all bits of the MSM2716AS are erased before delivery, writing can be started as it is. Sufficient erasure is necessary before reprogramming.

For writing operation, avoid a location with strong light intensity. 100-200 lux is allowable.

### Attention during erasure

The contents of the MSM2716AS can be erased by irradiation of ultraviolet rays. The charge (electrons) in the floating gates decreases with the time lapse, but erasing time  $t_E$  till the threshold point (where all bits are judged as 1 by a writer) is insufficient. Irradiate for another 2  $t_E$  for sufficient discharge of electrons.



The irradiation energy for erasure of the MSM2716AS contents is 15W-sec/cm<sup>2</sup>.

### • Caution for handling

- (1) Keep away from carpet or cloth that generates static electricity.
- (2) Perfectly ground the using writer and the system in which the MSM2716AS is used.
- (3) If a soldering iron is used, be sure to ground it.
- (4) Always carry in electrically conductive plastic mat.
- (5) The programmed ROM must be encased in electrically conductive plastic mat.
- (6) Do not touch the glass seal portion with a hand to prevent insufficient erasure caused by decreased UV ray transmission.

### • Caution for system debugging

Check the functioning status by fluctuating the voltage by  $\pm 5\%$ .

# **OKI** semiconductor

# **MSM2764AS**

# 65536-BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMOLY


### INTRODUCTION

MSM2764AS is a 8192 word x 8-bit read-only memory capable of being erased by ultra violet light. The user may thus generate the desired memory contents, and subsequently alter the contents very simply, making this device ideal for processor programming etc.

MSM2764AS has been manufactured by N-channel silicon gate MOS techniques with a floating gate, and sealed in a standard 28-pin cerdip package.

### **FEATURES**


- Single power supply . . . . . +5V
- Power consumption . . . . . 788 mW during operation, 184 mW during standby mode
- $\bullet$  Ultra violet light erasable, and electrically rewritable
- Reduced programming time . 400 seconds for all 65536 bits
- Full decoding . . . . . . . . 8192 words x 8 bits
- Static operation . . . . . . Clock unnecessary
- Input/output TTL connection possible (tristate output)
- Simple expansion of memory capacity (wired OR connections)
- Access time . . . . . . . . . . 250 ns
- Pin-compatible with Intel 2764



# CROSS REFERENCE LIST

10





### 1. DYNAMIC RAM

Struc- ture	Ri+		Num- ber of Pin	(	Oki	Hita	achi	Int	:el	Тє	exas	Мо	stek	Mot	orola	N	EC	To	shiba	Mits	ubishi	Fuj	itsu
								211	7-5					мсм4	116-30	μΡΕ	0416						
								300	P.G					300	G.C	300	P.G						
		į				HM47	716A-4	211	7-4	TMS4	116-25	MK4	116-4	МСМ4	116-25	μPD	416-1	TMN	1416-4	M5K4	1116-4	MB8	116N
				Ĺ		250	P.G	250	P.G	250	P.G.C	250	P.G	250	G.C	250	P.G	250	G	250	P.G	250	С
				MSM	3716-3	HM47	16A-3	211	7-3	TMS4	116-20	MK4	116-3	MCM <sup>2</sup>	116-20	μPD	416-2	TMN	1416-3	M5K4	4116-3	мв8	116E
	16k	16384	16	200	С	200	P.G	200	P.G	200	P.G.C	200	P.G	200	G.C	200	P.G	200	G	200	P.G	200	С
	100	x 1	10	MSM	3716-2	HM47	716A-2	211	7-2	TMS4	116-15	MK4	116-2	мсм4	116-15	μPD	416-3	TMN	1416-2	M5K4	4116-2	MB8	116H
				150	С	150	P.G	150	P.G	150	P.G.C	150	P.G	150	G.C	150	P.G	150	G	150	P.G	150	С
					HM47	16A-1															мв8	216E	
						120	P.G															120	С
						нм	4816																
						100	С	]						l									
																·							
				MSM:	3764-12							MK4	164-12										
	64k	65536	16	120	С							120	С										
	048	K x 1   16	10	MSM	3764-15	НМ4	864-2	2164	1-15	TMS4	164-15	MK4	164-15	мсме	664-15	μPD4	1164-3	TMM	4164C-3	M5K4	164-15	MB82	64-15
				150	С	150	С	150	С	150	С	150	С	150	С	150	С	150	С	150	С	150	С
				MSM:	3764-20	НМ4	864-3					MK4	164-20	мсме	664-20	μPD4	1164-2	TMM <sup>2</sup>	1164C-4	M5K4	164-20	MB82	64-20
				200	С	200	С					200	С	200	С	200	С	150	С	200	С	200	С

# CROSS REFERENCE LIST

### 2. STATIC RAM

Struc- ture	Total Bit		Num- ber of Pin		Oki	Hi	tachi	In	tel	Te	exas	Мо	stek	Mot	orola	N	EC	То	shiba	Mits	ubishi	Fu	ıjitsu
				MSM	2125H-2			2125	5H-1														
ļ	1k	1024	16	25	С			20	G														
	•••	× 1		MSM	2125H-3									MC	2125								
				35	С					ļ				45	С	<u> </u>		<u> </u>		ļ		L	
						HM4 -1	72114A			TMS4	1045-15					μPD2	114L-5					МВ	3114H
			į			150	P.G			150	P.G.C					150	P.G					150	P.C
				MSM	2114L-2	HM4 -2	72114A	2114	/L-2		IS40/ 5-20	MK4	114-3		M21/ I-20	μPD2	114L-3	TMN L1	1314A/	M5L -2	2114L	MB8	114EL
				200	Р	200	Р	200	P.G	200	P.G.C	200	P.C	200	P.C	200	P.G	200	P	200	P.G	200	P.C
	į		ļ				<del>*</del>				S40/  5-25	MK4	114-4		M21/ I-25	μPD2	114L-2						
								ŀ		250	P.G.C	250	P.C	250	P.C	250	P.G	1					
NMOS				MSM	2114L-3	нм4	72114-3	2114	/L-3			MK4	114-5		M21/ I-30	μPD2	114L-1			M5L -3	2114L	MB8	114NL
	4k	1024	18	300	Р	300	P.G	300	P.G			300	P.C	300	P.C	300	P.G			300	P.G	300	P.C
		× 4		MSN	M2114L	нм4	72114-4	211	4/L		IS40/ 5-45				M21/ I-30	μРΕ	2114	тмм	314A/L	M5L	2114L		
				450	Р	450	P.G	450	P.G	450	P.G.C	1		450	P.C	450	P.G	450	Р	450	P.G	1	
				MSM	12148-45			214	8H														
			ĺ	45	С			45	G														
				MSN	12148-55			214	8-3					MCH	12148								
				55	С			55	G					55	С								
				MSN	12148-70	(HN	16148)	21	48			MK	2148										
				70	С	70	Р	70	G			70		1									
													<u> </u>					тмм	2016P-1			МВ	8168
		2048																100	Р			100	
	16k	x 8	24	MSN	12128-12																		
				120	Р																	1	





Struc- ture	D:	Or- gani- zation	Num- ber of Pin	0	ki	Hita	achi	Intel	Т	exas	Mostek	Mot	orola	NEC	Tos	hiba	Mits	ubishi	Fuj	jitsu
	·			MSM2	128-15										ТММ	2016P	587	25-15	МВ	8168
				150	Р										150	Р	150	P.C	150	
				MSM2	128-20												58	725		
				200	Р												200	P.C		
				MSM2	2128-1				TMS	64016										
				200	С				200											
				MSME	104-2															
				200	Р															
											į								МВ8	404E
!																			250	Р
COMS		4096		MSM5	104-3															
COMO		× 1	18	300	Р															
					!	HM4	315					MCM1	146504		TC	504	1			
						450	Р					450	P.C		450	Р				
	4K														TC5	504-1				
															550	P				
															TC5	504-2	1			
															800	Р				
				MSME	115-2															
				200	P															
																			MB8	414E
		1024 x 4	18												<u> </u>		ļ		250	Р
			ļ	MSM5	115-3															
				300	Р															

Struc- ture	D:+		Num- ber of Pin	Oki	Hitachi	Intel	Texas	Mostek	Motorola	N	EC	Tos	hiba	Mitsu	bishi	Fujitsu
												TC5	047-1			
	4k	1024	18									550	Р	]		
	48	x 4	10									TC5	047-2			
												800	Р			
				MSM5128-12	HM6116/L-2					μPD	446-2					
				120 P	120 P					120	Р					
				MSM5128-15	HM6116/L-3					μPD	446-1					
	16k	2048 x 8	24	150 P	150 P					150	P					
	701	x 8		MSM5128-20	HM6116/L-4					μΡΕ	9446					
				200 P	200 P					200	Р					
COMS												TC	5516			
COIVIS			i									250	Р			
				MSM5114-2	_					μPD	444-3					
				200 P						200	Р					
										μPD	444-2					
										250	Р					
				MSM5114-3	HM4334-3	_			E	μPD	444-1					
	4k	1024 x 4	18	300 P	300 P	-				300	Р					·
				MSM5114	HM4334-4					μΡΕ	)444	TC	5514	M5898	31-45	
				450 P	450 P					450	Р	450	Р	450	G	
			1									TC5	514-1			
			:			<u> </u>						650	Р			
			Ì									TC5	515-2			
												800	Р			





### 3. MASK ROM

Struc- ture	Rit		Num- ber of Pin	C	)ki	Hit	achi	Int	tel	Тє	exas	Мо	stek	Mot	orola	N	EC	Tos	shiba	Mitsu	ubishi	Fuj	itsu
				MSN	12916	HN46:	2316E	231	16E			мкз-	4000-3	MCN 316	/68A 4			ТМ	M334			MB8	3316
	16k	2048	24	450	Р	450	Р	450	P.G			350	P.C	350	P.C			450	Р			450	P
	100	x 8	24								-	MK3	1000-3	MCN 316	/168A A	μPD	2316	TMN	1331A	M58	3731		
												550	P.C	350	P.C	450	P.G	450	Р	650	P.G		
				MSN	12932			233	32A							μPD	2332	TM	M333	M58	3333	MB8	3332
	001	4096	24	450	Р	<u></u>		450	P.G							450	P.G	450	Р	650	Р	200	Р
	X8	24			HN4	6332			TMS	64732	MK3	2000-5	MCN 332	/168A									
						350	Р			450	P.G	300	P.G	350	P.C	1							
NMOS											МКЗ	5000-5	MCN 364	/68A									
												300	P.G	250	P.C	1							
	64k	8192 × 8	24			HN4	8364						· · · ·	MCN 364	/168A					M5	3334		
						350	Р							350	P.C					650	Р		
			00					236	64A							μPD	2364	TMN	<b>//2364</b>				
			28					450	P.G							450	P.G	250	Р				
	4001		20	MSM	38128											μPD:	23128						
	128k	28	450	P.C	1										250	С	1						

# CROSS REFERENCE LIST

### 4. EPROM

Struc- ture	Rit		Num- ber of Pin	Oki	Hit	Hitachi		:el	Te	exas	Мо	stek	Mot	orola	N	EC	Tos	hiba	Mitsu	ubishi	Fuj	jitsu
							271	6-1			MK2	716-6	MCN	/127A								
							350	С			350	С	350	С								
							271	6-2			MK2	716-7										
							390	С			400	С				·						
}	16k	2048	24	450ns cerdip	HN46	2716	27	16			MK2	716-8	MCN	12716	μPD	2716	TMI	M323	M5L	2716	МВ	3516
	Ibk	× 8	24	Cerdip	450	С	450	С	1		450	С	450	С	450	С	450	С	450	С	450	С
																			M5 L -65	2716		
																			650	С		
1									TMS	2516												
NMOS									450	G.C	<u> </u>											
					HN46	52732	273	32											M5L	2732	MB	3532
				450ns	450	С	450	С			]								450	С	450	С
	32k	4096	cerdip															M51.	2732-6			
	32K	x 8	24																550	С		
					HN46	S2532			TMS	S2532												
					450	С			450	G.C												



APPLICATIONS			

# 64K BIT DYNAMIC RAM APPLICATION NOTES

### 1. MEMORY SYSTEM RELIABILITY

### 1.1 Reliability Determination Factors

The memory system reliability depends upon the four factors shown in the left column of the following table. These factors are determined as shown in the right column of this table.

Memory system reliability factor	Factor determination
System-required reliability	Determined by the user-required specifications (MTBF).
Unit capacity	α [MB] = [word depth] x [bit count]
Parts reliability	Logic element Hard error Memory element Soft error
Cost	

#### 1.2 Hard Error and Soft Error

#### (I) Hard error

A hard error is a permanent error which occurs each time a certain address is accessed.

#### (II) Soft error

A soft error is a transient error that does not repeat. The following are the six causes for soft errors:

- (1) Input data pattern dependability
- (2) Refresh margin
- (3) Temperature cycle dependability
- (4) Insufficient power margin
- (5) Insufficient system noise margin
- (6) particle failure

Items (1) through (5) are largely influenced by the system design. For item (6), it is required to consider whether a remedy such as ECC should be taken or not to satisfy the system-required reliability based on the parts reliability (pertaining to hard errors and soft errors). See 1.3 and 1.4 for details.

### 1.3 Measures for Reliability Enhancement

The following are the two typical means for the enhancement of system reliability.

- (1) Parity..... Error detection only (makes no contribution to the MTBF enhancement)
- (2) ECC.....The SEC-DED\* is used in general
- \* Single Error Correct Double Error Detect (one bit error correction and two bit error detection)

### 1.4 Reliability Calculation Method

MTBF for a hard error and a soft error

(1) Memory element reliability

Hard error 
$$r_H = e^{-\lambda H \cdot t}$$
 ( $\lambda H$ : Hard error rate)  
Soft error  $r_S = e^{-\lambda S \cdot t}$  ( $\lambda S$ : Soft error rate)

### Reliability

$$R = \underbrace{(r_H)}_{1}^{n} + \underbrace{nC_1 \cdot (r_H \cdot r_S)^{n-1} \cdot (1 - r_H)}_{2}$$

- Probability of no hard error
- Probability of one bit hard error followed by no hard or soft error

Find a value for t when the value of R is e<sup>-1</sup>.

The following calculations are based on the assumption that there is a low probability of two bit soft error occurrence.

### (2) Memory unit reliability

Assume a memory unit whose size is n bits in bit width and k blocks in address capacity. The memory element reliability is expressed as follows:

$$r = e^{-\lambda t} (\lambda)$$
: error rate)

### 1) One bit correction


Find a value for t which satisfies the following expression:

$$R = \underbrace{\left( (r)^{n} + nC_{1} \cdot r^{n-1} (1-r) \right)^{k} \equiv e^{-1}}_{\mathbb{Q}}$$

- Probability of all bits being correct
- Probability of error occurrence for only one bit

# 2 Only parity error detection without bit correc-

Find a value for t which satisfies the following expression:



### 1.5 Reliability Calculation Result Example

- Comparison of 64k byte, 128k byte, and 256k byte configurations (without ECC)
  - (1) 64kbyte

Element	λΗ (Fit)	λS (Fit)	MTBF (years)
64k	100	1000	11.5
		200	10.6
	100	100	15.9
401		50	21.1
166	16k	200	12.7
	50	100	21.1
		50	31.7

### ■ 64K BIT DYNAMIC RAM APPLICATION NOTES ■

### 2 128kbyte

Element	λΗ (Fit)	λS (Fit)	MTBF (years)
64k	100	1000	5.8
		200	5.3
	100	100	7.9
16k		50	10.6
IOK		200	6.3
	50	100	10.6
		50	15.9

3 256kbyte

Element	λΗ (Fit)	λS (Fit)	MTBF (years)
64k	100	1000.	2.9
		200	2.6
	100	100	4.0
401		50	5.3
16k		200	3.2
	50	100	5.3
		50	7.9

Notes: 1. The bit width is 9 bits for each case.

2. 1 bit is used for parity error detection.

### (2) Comparison of 1M byte configurations (with ECC)

F1	20/5:3		Reliability (years)		
Element	λΗ (Fit)	λS (Fit)	Bit width: 22 bits	Bit width: 39 bits	
	100 (100%)	1000	8.2 (0.76)	7.9 (0.79)	
64k	100 (50% 50%)	1000	13.9 (0.76)	14.5 (0.79)	
16k	100 (100%)	100	8.3 (1.05)	6.8 (1.08)	
IOK	100 (50% 50%)	100	13.0 (1.05)	10.7 (1.08)	

Notes: 1. When the bit width is 22 bits, six bits are used for the ECC.

- 2. When the bit width is 39 bits, seven bits are used for the ECC.
- Values in parentheses are the reliabilities in the case of parity error detection without ECC.
- 4. The (50%, 50%) in the λH column means that 50% of the hard error rate λH is handled as the total bit hard error rate and the remaining 50% is handled as the one bit hard error rate (which reflects the hard error mode analysis result confirmed so far).



### 2. DECOUPLING CAPACITORS

The dynamic MOS RAM is featured by the great power current at the active time in comparison to that at the standby time.

For example, the rated value (Icc1) of the mean power current of the MSM3764 is 45mA, while the standby current (Icc2) of the MSM3764-12 (120ns version) is 5mA. The former is approximately 10 times greater than the latter. The peak current of the MSM3764 approaches 90mA in the worst case. It is approximately 20 times as great as the standby current Icc2.

Therefore, the power circuit must be designed so as to prevent the above current variation from causing an erroneous operation of the memory. A by-pass capacitor must be inserted for this purpose. There are two types of by-pass capacitors: high frequency capacitor and low frequency capacitor.

### 2.1 High Frequency Capacitor

In the Icc current waveform, the peak current rises at a high speed such as 10ns, and a high frequency noise represented by the following expression is caused to occur by the L component of the current applied to the capacitor:

$$\triangle V = L \frac{\triangle i}{\triangle t}$$

To reduce the fluctuation  $\triangle V$ , the value of L must be reduced.

For this purpose, the capacitor must be placed as close as possible to the power pin of the IC. Further, sufficient capacity for supplying the peak current is required. The standard capacity for a double sided circuit board (two layer circuit board) is  $0.05 \sim 0.1 \mu F$  or more. The capacity may be less than this value for a multi layer circuit board since the L component is less than the former.

When designing a board, mount one capacitor with excellent high frequency characteristics for every two or three MOS IC memory chips, near the power pins of these IC chips.

### 2.2 Low Frequency Capacitor

A low frequency capacitor is required for suppressing the power fluctuation due to a sudden current variation (for example, current variation caused by a status change from the standby status to the continuous access status or concurrent refreshment of the entire board) in a board unit. The power fluctuation in this case is a slow variation of several handred ns.

For this reason, the low frequency capacitor must have a capacity larger than the high frequency capacitor.

Though the capacity requirement depends upon the number of memories which operate simultaneously (bit width),  $50\mu F$  is enough for a 16  $\sim$ 

32 bit system in a practical use.

As an example of capacitor which satisfies the requirements in both 2.1 and 2.2 above, a small-sized tantalum capacitor with excellent high frequency characteristics is shown in the following table. It is desirable to mount a low frequency capacitor near the power input pin in order to suppress the fluctuation of power supplied from outside, even if this capacitor is mounted.

Manufacturer	Model	Capacity (μF)
Oki Ceramic Co.	Model CA	0.1 - 20.5
	tantalum capacitor	0.1 ∼ 20µF

The frequency characteristics of the above capacitor and the power bus bar are illustrated in attached figure 1.

### 3. PRINTED CIRCUIT BOARD


### 3.1 Number of Layers

Considering the measures against power noise which was described in 2. above and the routing to be described in 3.2, two layers are enough in principle.

### 3.2 Routing

An example of routing on a two-layer circuit board is shown in attached drawing 2. In designing the routing, note the following four points:


- The MOS drive line based on the TTL must be as short as possible to prevent ringing (reflection) and reduce crosstalk.
- (11) Considerations are required to lower the impedance of the power line (including the ground). (For example, make a solid or grid-formed power line pattern. It is desirable that the power line pattern has width of at least 1.27mm.)
- (III) If a signal line is to be branched for multi drive, the line must be branched at the driving end. (See the following figure.)
- (IV) The memory matrix must be designed in an integrated form, and peripheral drivers must be placed near the memory matrix.



### 4. PERIPHERAL CONTROL CIRCUIT

The three types of dynamic RAM control ICs shown in the following table are available at present.

Manufacturer	Model	Functions
Intel	i-3242	Seven-bit address multiplex function (for 16K bit dynamic RAM)
Motorola	MC-3242	<ul> <li>Seven-bit refresh address count function</li> <li>Direct driving of memory elements (for approx. 20 elements. 250 pF/25 ns 15 pF/9 ns)</li> <li>Application to a 64K bit dynamic RAM, example (see the following figure)</li> </ul>
Texas Instruments (T. I)	74LS601 603	<ul> <li>Refresh timer using an RC multivibrator</li> <li>Timing generation</li> <li>Refresh address (7-bit address)</li> </ul>
Advanced Micro Device (AMD)	Am2964A	<ul> <li>Address latch/multiplex function (16-bit address)</li> <li>Refresh address counter</li> <li>RAS decoder (2 ~ 4)</li> </ul>



11

# 5. NOTES ON MOUNTING 1 MB MEMORY ON A BOARD

The advent of a 64K bit dynamic RAM such as the MSM3764 has made it extremely easy to mount 1 MB

memory on a board from the viewpoint of mounting space. In this case, however, note the following points since the number of memory elements mounted is so large as  $128 \sim 176$  (when redundant bits are provided).

Point to be noted	Consideration	Pract	ical exampl	е	
Mounting of memory elements	Memory elements may be integrated or divided. (Design the memory array(s) to make the drive lines shortest.)	Driver  Memory array	Driver	Mem array	y .
Memory element driving method	Take care about the delay time and undershoot noise of the drive element.  (If the condition V <sub>ILmin</sub> = -1V recommended for the MOS dynamic RAM operation is satisfied, the memory elements	Drive element  Parameter  Element	Delay time	(mA) IOL	Noise
	will display the full reliability.)		Medium speed	16	0
		74804	High speed	20	×
Measures against noise	Two layers are enough for a board.  (Pay attention to the power line pattern.)				
	High frequency noise	Mount a 0.1 $\sim$ 1 $\mu$ F capacitor for every two memory elements.			
	o Low frequency noise	Mount a tantalum capacitor etc. of 50 $\mu$ F or more near the power input pin of the memory package.			
Timing design	Prevent skew between each timing in order to enhance the system access speed.	Use ICs of the same tipe for racing timing (for example, RAS or CAS).		timing	
	Make a sufficient margin in timing design.	Skew and mounting delay			
Thermal design	Thermal design under the worst condition is required.	Operation at a case temperature of 70°C must be guaranteed.			

### 6. MEMORY DRIVER


There are problems in driving MOS ICs by a TTL driver: increase of driver delay time due to capacitive load and ringing waveform at the falling edge.

An example of the increase of delay time due to capacitive load is shown in the following figure.

The number of load memory elements must be taken into consideration when designing the timing.

#### In case of LS

# PROPAGATION DELAY TIMES vs LOAD CAPACITANCE



- If the number of load memory elements is 20 ~ 40 (150 ~ 300PF) on a two layer board, an undershoot of -2 to -3V (peak voltage) occurs. Therefore, measures against ringing must be taken as described in the following.
- Measures against ringing
  - No consideration is required for the rising edge since there is a margin.
  - (2) Since a ringing may be considered as a reflection due to mismatching between the driver output impedance and signal line impedance, it can be prevented by taking the line matching (termination).

For memory arrays, however, termination with pull up or bleeder resistance is not effective. Instead, series resistance (damping resistance) is suitable for memory arrays.

- (3) Make the signal lines as short as possible. Multilayer board design is effective in reducing the undershoot (as the signal line impedance is lowered).
- (4) The optimul value of series resistance differs depending upon the speed, pattern status, and driver. Experiences will help much in determining the optimul series resistance.


As a standard, a resistance of  $10 \sim 100 \Omega$  is suitable.

Note that the speed will be lowered if the resistance is so great. An example is shown in attached drawing 3.

In case of S

'S112, 'S113, 'S114 AVERAGE PROPAGATION DELAY TIME CLOCK TO OUTPUT vs

# LOAD CAPACITANCE




# 7. MEMORY COMPARISON STANDARD

In general, power, speed, and usability are required for memory elements. At present, 64K bit dynamic RAMs can be supplied by a lot of manufacturers, and these elements have almost unified specifications. In designing a circuit board to achieve stable system operation, however, considerations must be given to the specification values and margins against the specification values, pertaining to the points shown in the following table. Factors that will affect the stable system operation are power, temperature, aging, clock skew, uneven operation of peripheral ICs, and so forth.


Point to be noted	Actual item to be considered	Reason		
Power	<ul> <li>Currents (Icc1, Icc3, and Icc4) at the operating time and current (Icc2) at the standby time</li> </ul>	The power system must be noted. (example: with battery backup)		
	<ul> <li>Current waveform (especially the peak current value)</li> </ul>	The noise margin must be strict for memories with large peak current.		
Timing margin	<ul> <li>Address setup (t<sub>ASR</sub>, t<sub>ASC</sub>) and hold (t<sub>RAH</sub>, t<sub>CAH</sub>) timing</li> </ul>	In system designing, these timing pulses are directly related to the access time.		
	<ul> <li>Data setup (tDS) timing and write pulse width (tWP)</li> </ul>	These timing pulses are related to the cycle time in writing.		
	Voltage, temperature, and dependability of each timing (especially the tREF and tRAC)	The temperature inclination must be little for the timing pulses tREF and tRAC.		
Voltage margin	It is impossible to achieve the ideal voltage status when used within a system.	A sufficient voltage margin must be provided under consideration of various factors which will affect the system operation stability.		

### Attached drawing 1

Frequency characteristics of capacitor and Q/PAC




Attached drawing 2
Two layer board circuit pattern example



Attached drawing 3 Input waveform example

Horizontal: 50 ns/div



# **CMOS RAM BATTERY BACK-UP**

A practical example of formation of non-volatile data by CMOS static RAM battery back-up is outlined below.

# System power and battery switching circuit

The most simplest RAM power supply (CMOS Vcc) is outlined in Fig. 1. In this case, the CMOS Vcc for normal operation is kept at a voltage 0.7V below the system voltage by the voltage drop across a diode (forward direction).




Fig. 1

Fig. 2 is an example of use of a chargeable Ni-Ca battery as the back-up battery. While the system power is being employed, the Ni-Ca battery is gradually charged up via Rc. As in Fig. 1, the diode voltage drop also poses a problem in this circuit.




Fig. 2

The conditions for formation of non-volatile data (data retention) by battery back-up are listed below.

- The input signal H level must not exceed Vcc + 0.3V when the CMOS RAM Vcc power voltage is dropped.
- (2) CE (or CS) must maintain CMOS Vcc "H" level.
- (3) In order to minimize power consumption, WE, AD, DIN (or I/O) must be set to GND level or to the same "H" level as CMOS Vcc. (This is not necessary, however, for CMOS RAMs with chip select floating capability).

Note: CS floating capability

Power down possible irrespective of other input levels when memory has not been selected (i.e. when  $\overline{CS} = H$ ).

Consequently, if the TTL Vcc level is greater than the CMOS RAM supply voltage, and the RAM driver is at the TTL Vcc level, the CMOS RAM input voltage will exceed CMOS Vcc + 0.3V (a situation which must be avoided). Therefore, in order to reduce the voltage difference between CMOS Vcc and TTL Vcc with the battery voltage set to at least 4.5V or 4.75V (due to the RAM operating supply voltage range), the D2 diode may be added to abtain a system voltage level at least 0.7V above  $4.5 \sim 4.75V$  (which will keep CMOS Vcc and TTL Vcc within the respective CMOS and TTL operating supply voltage ranges).

To cope with (1) and (3), a CMOS driver which will also operate at a low voltage Vcc during data hold may be employed, or else, the open collector and open drain buffer may be pulled up to CMOS Vcc in order to drive the RAM.

A control circuit for coping with (2) when an abnormal system power supply is detected is also required.

### 2. Switching Circuit Modifications

Modification of the diode switching circuit can employ PNP transistors. Voltage drops by PNP transistor V<sub>CE</sub> are smaller by about 0.2V, and this can lead to the generation of a system "power fail" signal.




Fig. 3

Fig. 3 outlines a switching circuit employing a PNP transistor. The Rc used when a chargeable battery is employed is replaced by a diode when a non-chargeable battery is used. In this case, switching occurs at the zener diode voltage, so "power fail" must be detected by another circuit, and  $\overline{\text{CE}}$  set to CMOS Vcc "high" level.

Figs. 4 and 5 are examples of circuits capable of generating a POWER FAIL output signal. In these circuits, the C2 capacitance must be rather large, the important

point being the need for a smooth gradual change in CMOS Vcc when the system power is cut. See next page for further details.




Fig. 4




Fig. 5




Fig. 6

### 3. Data Retention Mode

The RAM driver (peripheral circuit) is determined according to conditions (1) and (3) required for data retention. In Oki Electric CMOS RAMs, the power voltage during data retention is kept at a minimum of 2.0V. The  $\overline{CE}$  (or  $\overline{CS}$ ) voltage at this time has to be kept at about Vcc -0.2V. And as was mentioned earlier, the CMOS Vcc must drop smoothly when the system power

is cut until it reaches the power voltage for data retention (practically equivalent to the battery voltage, or else reduced by the diode voltage drop). And although  $\overline{\text{CE}}$  traces the slope of CMOS Vcc reduction at this time, a smooth change in  $\overline{\text{CE}}$  is also a necessary condition for actual circuits.

(4) When switching to retention mode, or from retention mode to operation mode,  $\overline{CE}$  must exhibit a smooth change. If noise is generated in  $\overline{CE}$  in this case, the data will be subject to rewriting.




Fig. 7

(5) When switching to operation mode, commence operation after elapse of tRC (read cycle time) following

Vcc reaching the operating power voltage range.




Fig. 8

### 4. Interfacing

#### A) TTL Interface

In the case of CMOS RAM drive by TTL, use an opencollector type TTL according to conditions (1) and (3). When the system power line (i.e. TTL Vcc) is cut, the open-collector TTL Q2 in Fig. 9 is turned off, followed by Q1 also being turned off, resulting in the CMOS RAM input being pulled-up to CMOS Vcc.




Fig. 9

When the power line voltage in LS type TTL is dropped to ground, the output is also dropped to ground, thereby making the pull-up resistors for address line buffers etc no longer necessary. In this case, however, it will not be possible to employ this as a control line buffer which must be switched to "high" during  $\overline{\text{CE}}$  (or  $\overline{\text{CS}}$ ) data retention.

(6) In order to minimize the consumption current during data retention, all inputs except  $\overline{CE}$  (or  $\overline{CS}$ , this being designated as either "high" or "low") must be

maintained at either GND or CMOS Vcc. (This does not apply, however, for CMOS RAMs equipped with  $\overline{\text{CS}}$  floating function).

### B) CMOS Interface

In systems where the CMOS RAM is driven by CMOS buffer, operation must be at the data retention power voltage, and the corresponding output voltage must satisfy the requirements indicated in Figs. 7 and 8.




Fig. 10

### 5. Miscellaneous

In order to further reduce power consumption during data retention by even a small margin, the use of a MOS FET as the transistor generating the POWER FAIL output signal is recommended. This is in order to prevent flow of current from the  $14k\Omega$  resistor.



# MASK ROM KANJI GENERATION MEMORY DESCRIPTION

## 1. KANJI GENERATION MEMORIES

	IC models	Number of codes	Character storing capacity	Config- uration	Character style	Bit capacity	Access time
speed nories	M S M38128- 00 ≥ 18 M S M38128- 17		JIS standard No. 1 3418 characters	24 × 24	Ming style	128K bits	450μs max
High speed memories	M S M38128- 18	10	JIS standard No. 1 3418 characters	16 x 18	Gothic style	128K bits	450μs max
D 8	M S M28101	1	JIS standard No. 1 3418 characters	16 × 18	Gothic style	1M bits	25μs max (16 x 18 transfer)
Low speed memories	M S M28201	1	JIS standard No. 2 3384 characters	16 × 18	Gothic style	1M bits	25µs max (16 x 18 transfer)


### 2. MSM38128 SERIES

The electrical specifications of the MSM38128 series high speed kanji generation memory ICs conform to the specifications of the MSM38128 16384 word x 8 bit mask ROM, except that the output enable (OE) signal is active when set at a low level. The character data is represented by high level output and background data

is represented by low level output.

### 2.1 Pattern Storing Method

(1) 24 x 24 . . . . Ming style The 8 address x 8 bit data per character is stored in one chip, and one character is configured with nine chips.





Since approximately 2K bits of character data can be stored in nine chips, the 3418 JIS standard No. 1 characters are divided into two for storing in two groups of nine chips.

The nine codes to form a character are stored in nine chips as shown in the following figure.


M S M38128	M S M38128	M S M38128
00	-01	-02
M S M38128	M S M38128	M S M38128
-03	-04	-05
M S M38128	M S M38128	M S M38128
-06	-07	-08


M S M38128	M S M38128	M S M38128
-09	-10	-11
M S M38128	M S M38128	M S M38128
-12	-13	-14
M S M38128	M S M38128	M S M38128
-15	-16	-17

Correspondence of chips to nine codes of a character

### (2) 16 x 18 . . . . Gothic style

The 4 address x 8 bit data per character is stored in one chip, and one character is configured with ten chips. Each character data is associated with unused data of two addresses.





Data direction and address direction


One character storing method (16 x 18)

The ten codes to form a character are stored in ten chips as shown in the following figure.

M S M38128	M S M38128
-18	-19
M S M38128	M S M38128
-20	-21
M S M38128	M S M38128
-22	-23
M S M38128	M S M38128
-24	-25
M S M38128	M S M38128
-26	-27

### 2.2 Code Compression

The MSM38128 series memories perform code compression so that a correspondence can be established between the JIS kanji codes and compressed codes.



III

Note: In the case of 24 x 24 character data, the part above the broken line is stored in the MSM38128-00 to 08 chips and the part under the broken line is stored in the MSM38128-09 to 17 chips.

### ■ MASK ROM KANJI GENERATION MEMORY DESCRIPTION

### < Compressed code >


First byte	0	0	8, 2	a <sub>1 1</sub>	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>
Second byte	a <sub>7</sub>	a <sub>6</sub> .	a <sub>s</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>


The following rule applies to the code conversion from JIS kanji code to compressed code.


JIS kanji code

First byte

Second byte







< Non-kanji area >


First byte

		a <sub>12</sub>	a <sub>1 1</sub>	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	
0	0	Υ,	Y <sub>6</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	

Second byte

a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	aı	
0	0	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Yı	


< JIS standard No. 1 kanji area >



$\begin{array}{c c c c c c c c c c c c c c c c c c c $
--

# - MASK ROM KANJI GENERATION MEMORY DESCRIPTION

### 2.3 Code Compressing Conversion Circuit Example





### 2.4 Simultaneous Reading of 24 Hirizontal Bits of 24 x 24 Character Data, Example

Compressed code

[a<sub>12</sub> a<sub>11</sub> ..... a<sub>2</sub> a<sub>1</sub>] < 12 bits >

Row address within a character

 $[b_5 b_4 b_3 b_2 b_1]$ 

< 5 bits >

The correspondence between the MSM38128 address input signal and compressed code is shown in the following table.

Address input	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A,	A <sub>8</sub>	A	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	Aı	A <sub>o</sub>
Compressed code	a <sub>11</sub>	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	a <sub>7</sub>	a <sub>6</sub>	a <sub>s</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	aı	b <sub>3</sub>	b <sub>2</sub>	b <sub>i</sub>

For the selection of ROM codes, a decode signal composed of bits b4, b5, and a12 is input to the CE and OE pins.

a <sub>12</sub>	b <sub>s</sub>	b <sub>4</sub>	ROM codes
0	0	0	MSM38128-00, -01, 002
0	0	1	MSM38128-03, -04, -05
0	1	0	MSM38128-06, -07, -08
1	0	0	MSM38128-09, -10, -11
1	0	1	MSM38128-12, -13, -14
1	1	0	MSM38128-15, -16, -17

### 2.5 Simultaneous Reading of 16 Horizontal Bits of 16 x 18 Character Data, Example

Compressed code

 $[a_{12} \ a_{11} \ \dots \ a_{2} \ a_{1}]$ LSB

Row address within a character [b<sub>5</sub> b<sub>4</sub> b<sub>3</sub> b<sub>2</sub> b<sub>1</sub>]

MSB LSB

The correspondence between the MSM38128 address input signal and compressed code is shown in the following table.

Address input	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A,	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao
Compressed code	a <sub>12</sub>	a <sub>11</sub>	a 10	a <sub>9</sub>	a <sub>8</sub>	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	b <sub>2</sub>	b <sub>1</sub>

### ■ MASK ROM KANJI GENERATION MEMORY DESCRIPTION ■

For the selection of ROM codes, a decode signal composed of bits  $b_3$ ,  $b_4$ , and  $b_5$  is input to the  $\overline{CE}$  and  $\overline{OE}$  pins.

b <sub>s</sub>	b <sub>4</sub>	b <sub>3</sub>	ROM codes
О	0	0	MSM38128-18, -19
0	0	1	MSM38128-20, -21
0	1	0	MSM38128-22, -23
0	1	1	MSM38128-24, -25
1	0	0	MSM38128-26, -27

# 3. MSM28101, MSM28201

For the MSM28101 and MSM28201, refer to the product catalogs.

 $\Pi$ 

Oki Electric Industry Co., Ltd.

10-3 Shibaura 4-chome, Minato-ku, Tokyo 108, Japan Tel: Tokyo 454-2111 Telex: J22627

Oki Semiconductor Inc.

Suite 401, 1333 Lawrence Expy Santa Clara, Calif. 95051, U.S.A. Tel: 408-984-4842

Telex: 9103380508 OKI SNTA

Oki Electric Europe GmbH

Emanuel-Leutze Str. 8, 4000, Dusseldorf 11, West Germany Tel: 0211-592031 Telex: 858-7218