MICROPROCESSOR DATABOOK 1986



CONTENTS

1	СМО	S MICROPROCE	SSOR LIN	NE-UP	1
				ERSONAL COMPUTER, WORD PROCESSOR)	
3	PACI	CAGING			
4	DAT	A SHEET		· · · · · · · · · · · · · · · · · · ·	13
	•	CPÜ			15
		MSM80C85A	RS/GS	8-BIT MICROPROCESSOR	16
		MSM80C85A-2	RS/GS	8-BIT MICROPROCESSOR	33
		MSM80C86	RS/GS	16-BIT MICROPROCESSOR	52
		MSM80C88	RS/GS	8-BIT MICROPROCESSOR	77
	•	1/0			101
		MSM81C55	RS/GS	2KS RAM WITH I/O, TIMER	102
		MSM83C55	RS/GS	16K ROM WITH I/O	115
		MSM82C12	RS/GS	8-BIT INPUT/OUTPUT PORT	122
		MSM82C37A-5	RS/GS	PROGRAMMABLE DMA CONTROLLER	
		MSM82C43	RS/GS	INPUT/OUTPUT PORT EXPANDER	154
		MSM82C51A	RS/GS	PROGRAMMABLE COMMUNICATIONS INTERFACE	160
		MSM82C53-5	RS/GS	PROGRAMMABLE INTERVAL TIMER	176
		MSM82C55A-5	RS/GS	PROGRAMMABLE PERIPHERAL INTERFACE	187
		MSM82C59A-2	RS/GS	PROGRAMMABLE INTERRUPT CONTROLLER	203
		MSM82C84A	RS/GS	CLOCK GENERATOR AND DRIVER	220
		MSM82C84A-5	RS/GS	CLOCK GENERATOR AND DRIVER	230
		MSM82C88	AS/GS	BUS CONTROLLER	240
	•	PERIPHERALS			249
		MSM5832	RS	REAL TIME CLOCK/CALENDAR	250
		MSM58321	RS	REAL TIME CLOCK/CALENDAR	
		MSM6242	RS/GS	REAL TIME CLOCK/CALENDAR (BUS INTERFACE)	



CMOS MICROPROCESSOR LINE - UP


1

CMOS MICROPROCESSOR LINE-UP

		POWER SUPPLY		<u>-</u> .	,	
PRODUCTS	FAMILY NAME	VOLTAGE	CURRENT (MAX)	PACKAGE	REMARKS	
8 BIT CPU	MSM80C85A	5V	22mA	40 DIP 44 FLAT	8 BIT MICROPROCESSOR 3 MHz	
8 BIT CFO	MSM80C85A-2	5V	25mA	40 DIP 44 FLAT	8 BIT MICROPROCESSOR 5 MHz	
16 BIT CPU	MSM80C86	5V	55mA	40 DIP 56 FLAT	16 BIT MICROPROCESSOR 5 MHz	
8 BIT CPU	MSM80C88	5V	55mA	40 DIP 56 FLAT	8 BIT MICROPROCESSOR 5 MHz	
	MSM81C55	5V	5m A	40 DIP 44 FLAT	2048 BIT STATIC RAM with I/O and TIMER	
	MSM83C55	5V	5mA	40 DIP 44 FLAT	16384 BIT ROM with I/O	
	MSM82C12	5V	1mA	24 DIP 24 FLAT	8 BIT INPUT/OUTPUT PORT	
	MSM82C37A-5	5V	10m A	40 DIP 44 FLAT	PROGRAMMABLE DMA CONTROLLER	
	MSM82C43	5V	1mA	24 DIP 24 FLAT	INPUT/OUTPUT PORT EXPANDER	
	MSM82C51A	5V	5mA	28 DIP 32 FLAT	PROGRAMMABLE COMMUNICA- TIONS INTERFACE	
I/O	MSM82C53-5	5V	5mA	24 DIP 32 FLAT	PROGRAMMABLE INTERVAL TIMER	
	MSM82C55A-5	5V	5mA	40 DIP 44 FLAT	PROGRAMMABLE PERIPHERAL INTERFACE	
	MSM82C59A-2	5V	5mA	28 DIP 32 FLAT	PROGRAMMABLE INTERRUPT CONTROLLER	
	MSM82C84A	5V	10mA	18 DIP 24 FLAT	CLOCK GENERATOR and DRIVER	
	MSM82C84A-5	5V	10mA	18 DIP 24 FLAT	CLOCK GENERATOR and DRIVER	
	MSM82C88	5V	10mÅ	20 DIP 24 FLAT	BUS CONTROLLER	
	MSM5832	5V	0.1mA	18 DIP	REAL TIME CLOCK	
PERI- PHERALS	MSM58321	5V	0.1mA	16 DIP	REAL TIME CLOCK	
	MSM6242	5V	10μΑ	18 DIP 24 FLAT	REAL TIME CLOCK DIRECT BUS CONNECTED	

SYSTEM

2



3

PACKAGING

PRODUCTS	PAÇI	KAGE
111000013	DIP	FLAT
MSM80C85A	40	44
MSM80C85A-2	40	44
MSM80C86	40	56
MSM80C88	40	56
MSM81C55	40	44
MSM83C55	40	44
MSM82C12	24	24
MSM82C37A-5	40	44
MSM82C43	24	24
MSM82C51A	28	32
MSM82C53-5	24	32
MSM82C55A-5	40	44
MSM82C59A-2	28	32
MSM82C84A	18	24
MSM82C84A-5	18	24
MSM82C88	20*	24
MSM5832	18	
MSM58321	16	_
MSM6242	18	24


Note: 1. Model numbers suffixed by RS denote plastic DIP, while GS denotes plastic FLAT.

Ex. MSM80C85ARS plastic DIP MSM80C85AGS plastic FLAT


2. MSM82C88 is packaged into ceramic DIP for the time being.

Ex. MSM82C88AS ceramic DIP MSM82C88GS plastic FLAT


• 20 PIN CERAMIC DIP




• 16 PIN PLASTIC




• 18 PIN PLASTIC




• 24 PIN PLASTIC




• 28 PIN PLASTIC




40 PIN PLASTIC DIP




• 24 PIN PLASTIC FLAT




• 32 PIN PLASTIC FLAT



44 PIN PLASTIC FLAT



• 56 PIN PLASTIC FLAT



4

CPU

OKI semiconductor

MSM80C85A RS/GS

8-BIT CMOS MICROPROCESSOR

GENERAL DESCRIPTION

The MSM80C85A is a complete 8-bit parallel central processor implemented in silicon gate C-MOS technology. It is designed with same processing speed and lower power consumption compared with MSM8085A, thereby offering a high level of system integration.


The MSM80C85A uses a multiplexed address/data bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches of MSM81C55/MSM83C55 memory products allow a direct interface with the MSM80C85A.

FEATURES


- Low Power Dissipation: 50 mW TYP
- Single +4 to +6 V Power Supply
- -40 to +85°C, Operating Temperature
- 1.3μ Instruction Cycle
- On-Chip Clock Generator (with External Crystal)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- TTL Compatible


- Four Vectored Interrupt Inputs (One is non-maskable)
 Plus the 8080A-compatible interrupt.
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Addressing Capability to 64K Bytes of Memory

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION





MSM80C85A FUNCTIONAL PIN DEFINITION

The following describes the function of each pin:

Symbol	Function
A ₈ -A ₁₅ (Output, 3-state)	Address Bus: The most significant 8-bits of the memory address or the 8-bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.
AD ₀ —AD ₇ (Input/Output) 3-state	Multiplexed Address/Data Bus: Lower 8-bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.
ALE (Output)	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information ALE is never 3-stated.
S ₀ , S ₁ , IO/M (Output)	Machine cycle status:
RD (Output, 3-state)	READ control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.
WR (Output, 3-state)	WRITE control: A low level on \overline{WR} indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR, 3-stated during Hold and Halt modes and during RESET.
READY (Input)	If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle READY must conform to specified setup and hold times.
HOLD (Input)	HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and $\overline{\text{IO/M}}$ lines are 3-stated.
HLDA (Output)	HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.
INTR (Input)	INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) RD during the instruction cycle after an INTR is accepted.
RST 5.5 RST 6.5 RST 7.5 (Input)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.
TRAP (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same timing as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Disable. It has the highest priority of any interrupt. (See Table 1.)

Symbol	Function
RESET IN (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as RESET IN is applied.
RESET OUT (Output)	Indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X ₁ , X ₂ (Input)	X_1 and X_2 are connected to a crystal to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK (Output)	Clock Output for use as a system clock. The period of CLK is twice the X_1 , X_2 input period.
SID (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
Vcc	+5 volt supply.
GND	Ground Reference.

Table 1 Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge and high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	(2)	High level until sampled.

Notes: (1) (2)

The processor pushes the PC on the stack before branching to the indicated address. The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

FUNCTIONAL DESCRIPTION

The MSM80C85A is a complete 8-bit parallel central processor. It is designed with silicon gate C-MOS technology and requires a single +5 volt supply. Its basic clock speed is 3MHz, thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The cpu (MSM80C85A), a RAM/IO (MSM81C55), and a ROM/IO chip (MSM83C55).

The MSM80C85A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or a 16-bit register pairs. The MSM-80C85A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8-bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose	8-bit x 6 or
	Registers; data pointer (HL)	16-bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The MSM80C85A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data Bus. These lower 8-bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The MSM80C85A provides RD, WR, S₀, S₁ and IO/M signals for bus control. An Interrupt Acknow-ledge signal (INTA) is also provided. Hold and all Interrupts are synchronized with the processor's internal clock. The MSM80C85A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for a simple serial interface.

In addition to these features, the MSM80C85A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

INTERRUPT AND SERIAL I/O

The MSM80C85A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP, INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal

execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080A) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the MSM80C85A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the MSM80C85A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR or RST 5.5-7.5 will provide current interrupt Enable status, revealing that interrupts are disabled.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.




Figure 3 Trap and RESET IN Circuit

DRIVING THE X₁ and X₂ INPUTS

You may drive the clock inputs of the MSM80C-85A with a crystal, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the MSM80C85A is operated with a 6 MHz cyrstal (for 3 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

C_L (load capacitance) ≤ 30 pF

 C_S (shunt capacitance) \leq 7 pF

 R_{S}^{-} (equivalent shunt resistance) ≤ 75 ohms

Drive level: 10 mW

Frequency tolerance: ±.005% (suggested)

Note the use of the capacitors between X_1 , X_2 and ground. These capacitors are required to assure oscillator startup at the correct frequency.

Figure 4 shows the recommended clock driver circuits. Note in B that pullup resistor is required to assure that the high level voltage of the input is at least 4V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X_1 and leave X_2 open-circuited (Figure 4B). To prevent self-oscillation of the MSM80C85A, be sure that X_2 is not coupled back to X_1 through the driving circuit.




Figure 4 Clock Driver Circuits

BASIC SYSTEM TIMING

The MSM80C85A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 5 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines ($10/\overline{M}$, S_1 , S_0) and the

three control signals (RD, WR, and INTA). (See Table 2.) The status line can be used as advanced controls (for device selection, for example), since they become active at the T₁ state, at the outset of each machine cycle. Control lines RD and WR become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 3.

Table 2 MSM80C85A Machine Cycle Chart

Markina			Status			Control		
Machine Cycle		IO/M	S ₁	So	RD	WR	INTA	
Opcode Fetch	(OF)	0	1	1	0	1	1	
Memory Read	(MR)	0	1	0	0	.1	1	
Memory Write	(MW)	0	0	1	1	0	1	
I/O Read	(IOR)	1	1	0	0	1	1	
I/O Write	(IOW)	1	0	- 1	1	0	1	
Acknowledge of INTR	(INA)	1	1	1	1	1	0	
Bus Idle	(BI): DAD ACK. OF	0	1	0	1	1	1	
	RST, TRAP HALT	1 TS	1 0	1 0	1 TS	1 TS	1 1	

Table 3 MSM80C85A Machine State Chart

Marchine Conta		Status	& Buses	Control				
Machine State	S ₁ , S ₀	IO/M	A ₈ -A ₁₅	AD ₀ -AD ₇	RD, WR	INTA	ALE	
T ₁	×	×	×	×	1	1	1 (1)	
T ₂	х	×	х	×	X	х	0	
TWAIT	х	×	х	×	х	×	0	
T ₃	×	X	×	×	Х	×	0	
T ₄	1	0 (2)	х	TS	1	1	0	
T ₅	1	0 (2)	х	TS	1	1	0	
Т ₆	1	0 (2)	×	TS	1	1	0	
TRESET	х	TS	TS	TS	TS	1	0	
THALT	0	TS	TS	TS	TS	1	0	
THOLD	×	TS	TS	TS	TS	1	0	

^{0 =} Logic "0"

Notes: (1) ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

^{1 =} Logic "1"

TS = High Impedance

X = Unspecified

⁽²⁾ $IO/\overline{M} = 1$ during $T_4 \sim T_6$ of INA machine cycle.




Figure 5 · MSM80C85A Basic System Timing

Table 4 Absolute Maximum Ratings

Ambient Temperature under Bias	-40°C to + 85°C
Storage Température	-55°C to + 150°C
Supply Voltage Respect to Ground	-0.3V to + 7.0V
Input Voltage Respect to Ground	-0.3V to V _{DD} + 0.3V
Power Dissipation	1.0 Watt (DIP)
	0.7 Watt (FLAT)

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C; V_{CC} = 5V \pm 10\%; \text{unless otherwise specified})$

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	1
Input Low Voltage	VIL	-0.3		+0.8	٧		
Input High Voltage	VIH	2.2		V _{CC} + 0.3	٧		
Output Low Voltage	VOL			0.45	V	I _{OL} = 2mA	
O. 4 111-1-17-17-17-17	,,	2.4			٧.	I _{OH} = -400μA	
Output High Voltage	VOH	4.2				I _{OH} = -40μA	
Input Leak	ILI	-10		10	μΑ	$0V \le V_{IN} \le V_{CC}$	
Output Leak	lLO	-10		10	μΑ	0V ≤ V _{OUT} ≤ V _{CC}	
Input Low Level, RESET	VILR	-0.3		+0.8	٧		
Input High Level, RESET	VIHR	3.0		V _{CC} + 0.3	v		
Hysteresis, RESET	VHY	0.25			>		
			10	22	mA	V _{CC} = 4.5V to 5.5V T _A = -40°C to +85°C	tCYC = 320ns
Power Supply Current	lcc		10	17	mA	V _{CC} = 4.75V to 5.25V T _A = 0°C to +85°C	Reset Active
Power Supply Voltage	Vcc	4	5	6	>		

A.C. CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 5V \pm 10\%)$

Davamastan	Sumbal	800	Units	
Parameter	Symbol	Min.	Max.	Units
CLK Cýcle Period	tcyc	320	2000	ns
CLK Low Time	t ₁	80		ns
CLK High Time	t ₂	120		ns
CLK Rise and Fall Time	t _r , t _f		30	ns
X ₁ Rising to CLK Rising	txkr	30	120	ns
X ₁ Rising to CLK Falling	tXKF	30	150	ns
A _{8~15} Valid to Leading Edge of Control (1)	tAC	270		ns
A _{0~7} Valid to Leading Edge of Control	tACL	240		ns
A _{0~15} Valid to Valid Data In	tAD		575	ns
Address Float After Leading Edge of RD (INTA)	tAFR		0	ns
A _{8~15} Valid Before Trailing Edge of ALE ⁽¹⁾	^t AL	115		ns
A _{0~7} Valid Before Trailing Edge of ALE	tALL	90		ns
READY Valid from Address Valid	tARY		220	ns
Address (A ₈ -A ₁₅) Valid After Control	tCA	120		ns
Width of Control Low (RD, WR, INTA)	tcc	400		ns
Trailing Edge of Control to Leading Edge of ALE	tCL	50		ns
Data Valid to Trailing Edge of WR	tDW	420		ns
HLDA to Bus Enable	tHABE		210	ns
Bus Float After HLDA	tHABF		210	ns

A.C. CHARACTERISTICS cont'd

Parameter	Symbol	800	11-14-	
raianietei	Symbol	Min.	Max.	Units
HLDA Valid to Trailing Edge of CLK	tHACK	110		ns
HOLD Hold Time	tHDH	0		ns
HOLD Setup Time to Trailing Edge of CLK	tHDS	170		ns
INTR Hold Time	tINH	0		ns
INTR, RST, and TRAP Setup Time to Falling Edge of CLK	tINS	160		ns
Address Hold Time After ALE	tLA	100		ns
Trailing Edge of ALE to Leading Edge of Control	tLC	130		ns
ALE Low During CLK High	^t LCK	100		ns
ALE to Valid Data During Read	tLDR		460	ns
ALE to Valid Data During Write	tLDW		200	ns
ALE Width	tLL	140		ns
ALE to READY Stable	tLRY		110	ns
Trailing Edge of RD to Re-Enabling of Address	tRAE	150		ns
RD (or INTA) to Valid Data	tRD		300	ns
Control Trailing Edge to Leading Edge of Next Control	tRV	400		ns
Data Hold Time After RD INTA (7)	tRDH	0		ns
READY Hold Time	tRYH	0		ns
READY Setup Time to Leading Edge of CLK	tRYS	110		ns
Data Valid After Trailing Edge of WR	twD	100		ns
LEADING Edge of WR to Data Valid	,tWDL		.40	ns

Notes: (1) A₈-A₁₅ address Specs apply to IO/M̄, S₀, and S₁ except A₈-A₁₅ are undefined during T₄-T₆ of OF cycle whereas IO/M̄, S₀, and S₁ are stable.

- (2) Test conditions: t_{CYC} = 320ns C_L = 150pF
- (3) For all output timing where C_L = 150pF use the following correction factors:

 $25pF \le C_L < 150pF$: -0.10ns/pF $150pF < C_L \le 300pF$: +0.30ns/pF

- (4) Output timings are measured with purely capacitive load.
- (5) All timings are measured at output voltage V_L = 0.8V, V_H = 2.2V, and 1.5V with 10ns rise and fall time on inputs.
- (6) To calculate timing specifications at other values of tCYC use Table 7.
- (7) Data hold time is guaranteed under all loading conditions.

Input Waveform for A.C. Tests:




Table 7 Bus Timing Specification as a TCYC Dependent

MSM80C85A							
tAL	-	(1/2)T — 45	MIN				
tLA	_	(1/2)T — 60	MIN				
tLL	-	(1/2)T — 20	MIN				
tLCK	_	(1/2)T 60	MIN				
tLC	-	(1/2)T - 30	MIN				
tAD	-	(5/2 + N)T - 225	MAX				
tRD	-	(3/2 + N)T - 180	MAX				
tRAE	_	(1/2)T — 10	MIN				
^t CA	_	(1/2)T — 40	MIN				
tDW		(3/2 + N)T - 60	MIN				
tWD	_	(1/2)T - 60	MIN				
tCC	_	(3/2 + N)T - 80	MIN				
^t CL	_	(1/2)T — 110	MIN				
†ARY	_	(3/2)T - 260	MAX				
tHACK	_	(1/2)T — 50	MIN				
tHABF	_	(1/2)T + 50	MAX				
tHABE	_	(1/2)T + 50	MAX				
^t AC	_	(2/2)T - 50	MIN				
t ₁	_	(1/2)T ~ 80	MIN				
t ₂		(1/2)T - 40	MIN				
tRV	_	(3/2)T - 80	MIN				
tLDR	-	(2+N)T - 180	MAX				

Note: N is equal to the total WAIT states.

 $T = t_{CYC}$






Figure 6 Clock Timing Waveform

READ OPERATION



WRITE OPERATION






Figure 7 MSM80C85A Bus Timing, With and Without Wait

HOLD OPERATION




Figure 8 MSM80C85A Hold Timing




Figure 9 MSM80C85A Interrupt and Hold Timing

Table 8 Instruction Set Summary

		Instructiun Code (1)								Clock (2)
Mnemonic	Description	D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D_1	Do	Cycles
MOVE, LOAD,	AND STORE					-				
MOVr1 r2	Move register to register	0	1	D	D	D	s	S	s	4
MOV M r	Move register to memory	0	1	1	1	0	s	s	s	7
MOVrM	Move memory to register	0	1	Ď	D	. D	1	1	0	7
MVIr	Move immediate register	0	0	D	D	D	1	1	0	7
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	10
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7
LDAX B	Load A indirect	0	0	0	0	- 1	0	1	0	7
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7
STA	Store A direct	0	0	1	1	0	0	1	0	13
LDA	Load A direct	0	0	1	1	1	0	1	0	13
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16
XCHG	Exchange D & E H & L registers	1	1_	1	0	1	0	1	1	4
STACK OPS										
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	12
PUSH D	Push register Pair D & E on stack	1	1	0	1	o.	1	0	1	12
PUSH H	Push register Pair H & L on stack	1	1	1	Ó	ō	1	Ō	1	12
PUSH PSW	Push A and Flags on stack	1	1	1	1.	ō	1	0	1	12
POP B	Pop register Pair B & C off stack	1	1	Ó	0	ō	Ó	ō	1	10
POP D	Pop register Pair D & E off stack	1	1	ō	1	0	o	Ō	1	10
POP H	Pop register Pair H & L off stack	1	1	1	0	0	0	0	1	10
POP PSW	Pop A and Flags off stack	1	1	1	1	o	Ó	0	1	10
XTHL .	Exchange top of stack H & L	1	1	1	0	0	0	1	1	16
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	6
JUMP		 								
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10
JC	Jump on carry	1	1	ò	1	1	ō	1	Ó	7/10
JNC	Jump on no carry	1	1	Ö	1	ò	ŏ	1	ō	7/10
JZ	Jump on zero	1	1	ō	ò	1	ō	1	ō	7/10
JNZ	Jump on no zero	1	1	Ö	ŏ	ò	ō	1	ō	7/10
JP	Jump on positive	1	1	1	1	ō	ō	1	0	7/10
JM	Jump on minus	1	1	1	1	1	ŏ	1	ō	7/10
JPE	Jump on parity even	1	1	1	Ö	1	ō	1	0	7/10
JPO	Jump on parity odd	1	1	1	ō	Ó	ō	1	0	7/10
PCHL	H & L to program counter	1	1	1	Ō	1	ō	Ó	1	6
CALL		\vdash								
CALL	Call unconditional	1	1	0	0	1	1	0	1	18
CALL	Call on carry	1	1	0	1	1	1	0	Ö	9/18
CNC	Call on carry	'	1	0	1	Ö	1	0	0	9/18
CZ	Call on recorry	1	1	0	Ö	1	1	0	0	9/18
CNZ	Call on no zero	1	1	0	0	Ö	1	0	0	9/18
CP CNZ	Call on positive	1	1	1.	1	0	1	o	0	9/18
CM	Call on minus	1	1	1	1	1	1	0	0	9/18
CPE	Call on minus Call on parity even	1	1	1	ò	1	1	o	0	9/18
CPO	Call on parity even	;	1	1	0	Ö	1	0	0	9/18
<u> </u>	Can on parity odd	<u>'</u>						<u> </u>		1 3,10

Table 8 Instruction Set Summary cont'd

Mnemonic	Description	Instruction Code(1)								Clock(2)
MINEITIONIC		D ₇	D_6	D_5	D ₄	D_3	D_2	D_1	D ₀	Cycles
RETURN			-							
RET	Return	1	1	0	0	1	0	0	1	10
RC	Return on carry	1	1	0	1	1	0	0	0	6/12
RNC	Return on no carry	1	1	ŏ	1	Ó	ō	ō	ō	6/12
RZ	Return on zero	1	1	0	o	1	ō	ō	ō	6/12
RNZ	Return on no zero	i	1	ŏ	ō	ò	ō	ŏ	ō	6/12
RP	Return on positive	i	1	1	1	ő	ő	ő	ŏ	6/12
RM	Return on minus	1	1	i	1	1	ō	ō	Ö	6/12
RPE	Return on parity even	l i	1	1	ò	1	ő	ŏ	Ö	6/12
RPO	Return on parity odd	1	1	1	0	ò	0	Ö	0	6/12
nro	neturn on parity odd	Ļ.								0/12
RESTART										
RST	Restart	1	1	Α	Α	Α	1	1	1	12
	<u> </u>									· · · · · · · · · · · · · · · · · · ·
INPUT/OUTPU				_						4.5
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
INCREMENT A	AND DECREMENT		-							
INR r	Increment register	0	0	D	D	D	1	0	0	4
DCR r	Decrement register	0	0	D	D	D	1	ō	1	4
INR M	Increment memory	ő	ő	1	1	ō	1	ŏ	ò	10
DCR M	Decrement memory	o	ō	1	1	ō	1	ŏ	1	10
INX B	Increment B & C registers	ő	0	Ö	ò	Ö	ò	1	i	6
INX D	Increment D & E registers	0	0	o	1	Ö	0	1	i	6
INX H	Increment H & L registers	0	0	1	ò	0	0	i	1	6
INX SP	Increment stack pointer	0	o	1	1	Ö	0	1	1.	6
DCX B	Decrement B & C	0	0	Ö	Ö	1	0	1	1	6
DCX D	Decrement D & E	0	0	0	1	1	0	1	1	6
- • • • •		-	-	-	0	1	-	1	1	1
DCX H	Decrement H & L	0	0	1 1	1	1	0	1	1	6
DCX SP	Decrement stack pointer	0	0	_1		1	- 0		<u>'</u>	6
ADD	·									ĺ
ADD r	Add register to A	1	0	0	0	0	s	s	s	4
ADC r	Add register to A with carry	i	ō	ō	ŏ	1	s	s	s	4
ADD M	Add memory to A	1	ō	ō	ō	o	1	1	ō	7
ADC M	Add memory to A with carry	i i	o	ō	ő	1	1	1	ō	7
ADI	Add immediate to A	i	1	o	ō	ò	1	i	Ö	7
ACI	Add immediate to A with carry	1	1	ő	0	1	1	i	Ö	7
DAD B	Add B & C to H & L	0	ò	0	0	1	ò	ò	1	10
DAD D	Add D & E to H & L	0	0	0	1	1	o	o	1	10
DAD H	Add H & L to H & L	0	0	1	Ö	1	0	o	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	i	0	0	1	10
DAD 31	And stack pointer to H & L	<u> </u>	-					•		
SUBTRACT		1								
SUB r	Subtract register from A	1	0	0	1	0	S	s	S	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	s	s	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
SBI	Subtract immediate from A with	1	1	ō	1	1	1	1	Ō	7
		1		-						i

Table 8 Instruction Set Summary cont'd

Mnemonic	Description	Instruction Code (1)								Clock(2)
WillerHottle		D ₇	D ₆	D_5	D_4	D_3	D_2	D_1	Do	Cycles
LOGICAL										
ANA r	And register with A	1	0	1	0	0	s	S	S	4
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS		1							,	
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
CONTROL										
EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
DI	Disable Interrupt	1	1	1	1	0	0	1	1	4
NOP	No-operation	0	ο.	0	0	0	0	0	0	4
HLT	Halt	0	1	1	1	0	1	1	0	5
RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	4
SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	. 4

Notes: (1) DDD or SSS. B 000. C 001. D 010. E 011. H 100. L 101. Memory 110. A 111.

⁽²⁾ Two possible cycle times, (6/12) indicate instruction cycles dependent on condition flags.

OKI semiconductor

MSM80C85A-2RS/GS

8-BIT CMOS MICROPROCESSOR

GENERAL DESCRIPTION

The MSM80C85A-2 is a complete 8-bit parallel central processor implemented in silicon gate C-MOS technology and compatible with MSM80C85A.


It is designed with higher processing speed (max. 5 MHz) and lower power consumption compared with MSM80C85A and power down mode is provided, thereby offering a high level of system integration.

The MSM80C85A-2 uses a multiplexed address/data bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches a MSM81C55-5 memory products allow a direct interface with the MSM80C85A-2.


FEATURES


- * Power down mode
- Low Power Dissipation: 50mW TYP
- * Single +3 to +6 V Power Supply
- -40 to +85°C, Operating Temperature
- Compatible with MSM80C85A
- 0.8µ Instruction Cycle (V_{CC} = 5V)
- · On-Chip Clock Generator (with External Crystal)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is non-maskable)
 Plus the 8080A-compatible interrupt.
- · Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Addressing Capability to 64K Bytes of Memory
- TTL Compatible

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION





MSM80C85A-2 FUNCTIONAL PIN DEFINITION

The following describes the function of each pin:

Symbol	Function
A ₈ - A ₁₅ (Output, 3-state)	Address Bus: The most significant 8-bits of the memory address or the 8-bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.
AD ₀ —AD ₇ (Input/Output) 3-state	Multiplexed Address/Data Bus: Lower 8-bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.
ALE (Output)	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information ALE is never 3-stated.
S₀ , S₁ , IO/M (Output)	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
RD (Output, 3-state)	READ control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.
WR (Output, 3-state)	WRITE control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR, 3-stated during Hold and Halt modes and during RESET.
READY (Input)	If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle READY must conform to specified setup and hold times.
HOLD (Input)	HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, RD, WR, and IO/M lines are 3-stated. And status of power down is controlled by HOLD.
HLDA (Output)	HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.
INTR (Input)	INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled on during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted. Power down mode is reset by INTR.
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) RD during the instruction cycle after an INTR is accepted.
RST 5.5 RST 6.5 RST 7.5 (Input)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction. Power down mode is reset by these interrupts.
TRAP (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same timing as INTR or RST 5.5–7.5. It is unaffected by any mask or Interrupt Disable. It has the highest priority of any interrupt. (See Table 1.) Power down mode is reset by input of TRAP.

Symbol	Function
RESET IN (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops and release power down mode. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as RESET IN is applied.
RESET OUT (Output)	Indicated cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X ₁ , X ₂ (Input)	X ₁ and X ₂ are connected to a crystal to drive the internal clock generator. X ₁ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK (Output)	Clock Output for use as a system clock. The period of CLK is twice the X ₁ , X ₂ input period.
SID (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
Vcc	+5 volts supply.
GND	Ground Reference.

Table 1 Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge and high level until sampled.
RST 7.5	2 .	зсн	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	(2)	High level until sampled.

Notes: (1) The processor pushes the PC on the stack before branching to the indicated address.
(2) The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

FUNCTIONAL DESCRIPTION

The MSM80C85A-2 is a complete 8-bit parallel central processor. It is designed with silicon gate C-MOS technology and requires a single +5 volt supply. Its basic clock speed is 5MHz, thus improving on the present MSM80C85A's performance with higher system speed and power down mode. Also it is designed to fit into a minimum system of three IC's: The cpu (MSM80C85A-2), a RAM/IO (MSM81C55-5)

The MSM80C85A-2 has twelve addressable 8-bit register pairs. Six others can be used interchangeably as 8-bit registers or a 16-bit register pairs. The MSM-80C85A-2 register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8-bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose	8-bit x 6 or
	Registers; data pointer (HL)	16-bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The MSM80C85A-2 uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data Bus. These lower 8-bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The MSM80C85A-2 provides \overline{RD} , \overline{WR} , S_0 , S_1 and IO/\overline{M} signals for bus control. An Interrupt Acknowledge signal (\overline{INTA}) is also provided. Hold and all Interrupts are synchronized with the processor's internal clock. The MSM80C85A-2 also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for a simple serial interface.

In addition to these features, the MSM80C85A-2 has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt and power down mode with HALT and HOLD.

INTERRUPT AND SERIAL I/O

The MSM80C85A-2 has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP, INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal

execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080A) and are recognized with the same thiming as INTR. RST 7.5 s rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a $\overline{\text{RESET IN}}$ to the MSM80C85A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The interrupts are arranged in a flixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the MSM80C85A-2. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that Interrupts are disabled.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.




Figure 3 Trap and RESET IN Circuit

DRIVING THE X₁ and X₂ INPUTS

You may drive the clock inputs of the MSM80C-85A-2 with a crystal, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the MSM80C85A-2 is operated with a 6 MHz crystal (for 3 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

C_L (load capacitance) ≤ 30 pF

C_S (shunt capacitance) ≤ 7 pF

Rs (equivalent shunt resistance) < 75 ohms

Drive level: 10 mW

Frequency tolerance: ±.005% (suggested)

Note the use of the capacitors between X_1 , X_2 and ground. These capacitors are required to assure oscillator startup at the correct frequency.

Figure 4 shows the recommended clock driver circuits. Note in B that pullup resistor is required to assure that the high level voltage of the input is at least 4V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X_1 and leave X_2 open-circuited (Figure 4B). To prevent self-oscillation of the MSM80C85A-2, be sure that X_2 is not coupled back to X_1 through the driving circuit.




Figure 4 Clock Driver Circuits

BASIC SYSTEM TIMING

The MSM80C85A-2 has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 5 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/\overline{M} , S_1 , S_0) and the

three control signals (RD, WR, and INTA). (See Table 2.) The status line can be used as advanced controls (for device selection, for example), since they become active at the T₁ state, at the outset of each machine cycle. Control lines RD and WR become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 3.

Table 2 MSM80C85A-2 Machine Cycle Chart

Markin			Status		Control		
Machine Cycle		10/M	S ₁	S ₀	RD	WR	ĪNTA
Opcode Fetch	(OF)	0	1	1	0	1	1
Memory Read	(MR)	0	1	0	0	1	1
Memory Write	(MW)	0	0	1	1	0	1
I/O Read	(IOR)	1	1	0	0	1	1
I/O Write	(IOW)	1	0	1	1	0	1
Acknowledge of INTR	(INA)	1	1	1	1	1	0
Bus Idle	(BI): DAD ACK. OF	0	1	0	1	1	1
	RST, TRAP HALT	1 TS	1 0	1 0	1 TS	1 TS	1

Table 3 MSM80C85A-2 Machine State Chart

Machine State		Status	s & Buses		Control			
Machine State	S ₁ ,S ₀	IO/M	A ₈ -A ₁₅	AD ₀ -AD ₇	RD, WR	ĪNTĀ	ALE	
T ₁	X	×	×	×	1	1	1(1)	
T ₂	Х	х	х	×	х	х	0	
TWAIT	х	×	×	×	х	х	0	
T ₃	Х	×	х	×	Х	х	0	
T ₄	1	0 (2)	Х	TS	1	1	0	
T ₅	1	0 (2)	Х	TS	1	1	0	
Т ₆	1	0 (2)	×	TS	1	1	0	
TRESET	Х	TS	TS	TS	TS	1	0	
THALT	0	TS	TS	TS	TS	1	0	
THOLD	X	TS	TS	TS	TS	1	0	

^{0 =} Logic "0"

^{1 =} Logic "1"

TS= High Impedance

X = Unspecified

Notes: (1) ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

⁽²⁾ $IO/\overline{M} = 1$ during $T_4 \sim T_6$ of INA machine cycle.




Figure 5. MSM80C85A-2 Basic System Timing

POWER DOWN Mode (a newly added function)

The MSM80C85A-2 is compatible to MSM80C85A in function and also with the POWER DOWN mode, this reducing the power consumption further.

There are two methods available for starting this POWER DOWN mode. One is made under the software control by using the HALT command and the other is under the hardware control by using the pin HOLD. This mode is released by pins HOLD, RESET, and interrupt pins (TRAP, RST7.5, RST6.5, RST5.5, or INTR). (See Table 4.)

Since the sequence of the HALT, HOLD, RESET, and INTERRUPT is compatible to MSM80C85A, every user can use the POWER DOWN mode with no particular attention.

Table 4 POWER DOWN Mode Releasing Method

Start by means of HALT command	Released by using pins RESET and INTERRUPT (not by pin HOLD)
Start by means of pin HOLD	Released by using pins RESET and HOLD (not by interrupt pins)

(1) Start by means of HALT command

(See Figures 6 and 7.)

The POWER DOWN mode can be started by executing the HALT command.

At this time, the system is made into the HOLD status and therefore the POWER DOWN mode cannot be released even when the HOLD is released later.

In this case, the POWER DOWN mode can be released by means of the RESET or interrupt.

(2) Start by means of pin (See Figure 8.)

During the execution of commands other than the HALT, the POWER DOWN mode is started when the system is made into the HOLD status by means of pin HOLD.

Since no interrupt works during the execution of the HOLD, the POWER DOWN mode cannot be released by means of interrupt pins.

In this case, the POWER DOWN mode can be released either by means of pin RESET or by releasing the HOLD status by means of pin HOLD.




Figure 6. Started by HALT and Released by RESET IN




Figure 7. Started by HALT and Released by RST5.5




Figure 8. Started and Released by HOLD

ABSOLUTE MAXIMUM RATINGS

_			Limits			
Parameter	Symbol	Condition	MSM80C85A-2RS	MSM80C85A-2GS	Unit	
Power Supply Voltage	Vcc		−0.5 ~ +7		V	
Input Voltage	ViN	With respect to GND	t to GND -0.5 ~ V _{CC} +0.5		V	
Output Voltage	Vout		-0.5 ~ V _{CC} +0.5		V	
Storage Temperature	Tstg		−55 ~ +150		°c	
Power Dissipation	PD	Ta = 25°C	1.0	0.7	W	

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Power Supply Voltage	vcc	3 ~ 6	>
Operating Temperature	Тор	−40 ~ +85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	Vcc	4.5	5	5.5	٧
Operating Temperature	ТОР	-40	+25	+85	°c
"L" Input Voltage	VIL	-0.3		+0.8	V
"H" Output Voltage	VIH	2.2		V _{CC} + 0.3	٧
"L", RESET IN Input Voltage	VILR	-0.3		+0.8	V
"H" RESET IN Input Voltage	VIHR	3.0		V _{CC} +0.3	٧

D.C. CHARACTERISTICS

Parameter	Symbol	Cond	litions	Min.	Тур.	Max.	Unit
"L" Output Voltage	VOL	IOL = 2mA				0.45	٧
"H" Output Voltage	V	I _{OH} = -400μA		2.4			٧
H Output voltage	VOH	I _{OH} = -40μA	V 4 EV E EV	4.2			٧
Input Leak Current	ILI	$0 \le V_{IN} \le V_{CC}$	$V_{CC} = 4.5V \sim 5.5V$ $T_{a} = -40^{\circ}C \sim +85^{\circ}C$	-10		10	μΑ
Output Leak Current	ILO	0 ≤ V _{OUT} ≤ V _{CC}	[-10		10	μΑ
Operating Supply		, Tcyc = 200ns CL = 0pF at reset				20	mA
Current	Icc	Tcyc = 200ns CL = 0pF at power down mode				7	mA

A.C. CHARACTERISTICS

 $(Ta = -40^{\circ}C \sim 85^{\circ}C, V_{CC} = 4.5V \sim 5.5V)$

CLK Cycle Period	Parameter	Symbol	Condition	Min.	Max.	Unit
CLK High Time	CLK Cycle Period	tCYC		200	2000	ns
CLK Rise and Fall Time t _r , t _f X₁ Rising to CLK Rising tXKR X₁ Rising to CKK Falling tXKF A₃ ∼₁₅ Valid to Leading Edge of Control (1) tAC A₀ ∼, Valid to Leading Edge of Control tAC A₀ ∼, Valid Data In tAD Address Float After Leading Edge of RD INTA tAFR¹ A₀ ∼, Valid Before Trailing Edge of ALE (1) tAL A₀ ∼, Valid Before Trailing Edge of ALE (1) tAL A₀ ∼, Valid Grom Address Valid tARY Address Float After Leading Edge of ALE tAL READY Valid from Address Valid tARY Address Float (Agr., I) Valid After Control tCA Width of Control Law (RD, WR, INTA) tCC Trailing Edge of Control to Leading Edge of ALE tCL Data Valid to Trailing Edge of WR tDW HLDA valid to Trailing Edge of CLK tHABE Bus Float After HLDA tHABE HLDA Valid to Trailing Edge of CLK tHABE HADA Valid to Trailing Edge of CLK tHABE HOLD Hold Time tHABE INTR Hold Time to Trailing Edge of CLK tINB	CLK Low Time	t ₁		40		ns
X₁ Rising to CLK Rising txKR X₁ Rising to CKK Falling txKF A₂ ~₁ s Valid to Leading Edge of Control tAC A₀ ~₁ y Valid to Leading Edge of Control tAC A₀ ~₁ y Valid to Leading Edge of Control tACL A₀ ~₁ y Valid Data In tADD Address Float After Leading Edge of RD INTA tAFR ¹ A₀ ~₁ y Valid Before Trailing Edge of ALE (1) tAL A₀ ~₂ y Valid Before Trailing Edge of ALE tALL READY Valid from Address Valid tARY Address (A₃ -₁ s) Valid After Control tCA Width of Control Law (RD, WR, INTA) tCC Trailing Edge of Control to Leading Edge of ALE tQL Bus Float After HLDA thABE HLDA Valid to Trailing Edge of WR tDW HLDA Valid to Trailing Edge of CLK tHABE HLDA Valid Time thABE TIME HOLD Time thABE TIME HOLD Time thABE Trailing Edge of ALE to	CLK High Time	t ₂	1	70		ns
X₁ Rising to CKK Falling tXKF A₂ ~₁, Valid to Leading Edge of Control (1) tAC A₂ ~₁, Valid to Leading Edge of Control tACL A₂ ~₁, Valid to Data In tAD A₀ ~₁, Valid Data In tAD Address Float After Leading Edge of RD INTA tAFR ¹ A₂ ~₁, Valid Before Trailing Edge of ALE (1) tAL A₂ ~₁, Valid Before Trailing Edge of ALE tALL READY Valid form Address Valid tARY Address (A₂ ·₂, Valid After Control tCA Width of Control Law (RD, WR, INTA) tCC Trailing Edge of Control to Leading Edge of ALE tCL Data Valid to Trailing Edge of WR tDW HLDA Valid to Trailing Edge of CLK tHABE HLDA Valid to Trailing Edge of CLK tHABE HOLD Hold Time tHABE HOLD Step Up Time to Trailing Edge of CLK tHBDS INTR Hold Time tINTR INTR Hold Time tINTR Intring Edge of ALE to Leading Edge of Control tLC ALE to Valid Data During Read tLDR ALE to Valid Data During Write tLDR ALE to READY	CLK Rise and Fall Time	t _r , t _f	1		30	ns
A ₈ ~ 1, s Valid to Leading Edge of Control (1) 1AC A ₀ ~ 2, Valid to Leading Edge of Control 1, ACL A ₀ ~ 1, s Valid Data In 1, ACL A ₀ ~ 1, s Valid Data In 1, ACL A ₀ ~ 1, s Valid Data In 1, ACL A ₀ ~ 1, s Valid Data In 1, ACL A ₀ ~ 1, s Valid Before Trailing Edge of RD INTA 1, AFR 1, ACL A ₀ ~ 2, Valid Before Trailing Edge of ALE (1) 1, ALL A ₀ ~ 3, Valid Before Trailing Edge of ALE (1) 1, ALL A ₀ ~ 2, Valid Before Trailing Edge of ALE 1, ACL READY Valid from Address Valid 1, ARY Address (A ₀ ~ 1, s) Valid After Control 1, 100 1, 100 1, 100 1, 100 Width of Control Law (RD, WR, INTA) 1, 100 1, 100 1, 100 1, 100 CL	X ₁ Rising to CLK Rising	tXKR	1	25	120	ns
A₀ ~ , Valid to Leading Edge of Control	X ₁ Rising to CKK Falling	tXKF	1	30	150	ns
A₀ ~₁, Valid Data In	A ₈ ~ ₁₅ Valid to Leading Edge of Control (1)	†AC	1	115		ns
Address Float After Leading Edge of RD INTA A₁ ~1₅ Valid Before Trailing Edge of ALE (1) A₂ ~ Valid Before Trailing Edge of ALE (1) A₂ ~ Valid Before Trailing Edge of ALE READY Valid from Address Valid TRAPY Address (A₁ ~1₅) Valid After Control Width of Control Law (RD, WR, INTA) ToC Trailing Edge of Control to Leading Edge of ALE Lobat Valid to Trailing Edge of WR HLDA to Bus Enable HLDA valid to Trailing Edge of CLK HOLD Hold Time HOLD Step Up Time to Trailing Edge of CLK INTR Hold Time INTR, RST and TRAP Setup Time to Falling Edge of CLK Trailing Edge of ALE to Leading Edge of Control ALE Low During CLK High ALE to Valid Data During Read LLDR Trailing Edge of RD to Re-enabling of Address RD (or INTA) to Valid Data Control Trailing Edge to Leading Edge of Next Control READY Setup Time to Leading Edge of Next Control TRAP READY Setup Time to Leading Edge of Next Control READY Setup Time to Leading Edge of CLK READY Setup Time to Leading Edge of CLK READY Setup Time to Leading Edge of Next Control READY Setup Time to Leading Edge of CLK READY Setup Time to Leading Edge of Next Control READY Setup Time to Leading Edge of CLK READY Set	A ₀ ~ 7 Valid to Leading Edge of Control	tACL	1	115		ns
A ₈ ~ 1, 3 Valid Before Trailing Edge of ALE (1) A ₀ ~ 7, Valid Before Trailing Edge of ALE A ₀ ~ 7, Valid Before Trailing Edge of ALE READY Valid from Address Valid Address (A ₈ ~ 1, 5) Valid After Control Width of Control Law (RD, WR, INTA) Trailing Edge of Control to Leading Edge of ALE UCL Data Valid to Trailing Edge of WR HLDA valid to Trailing Edge of WR HLDA valid to Trailing Edge of CLK HABE HLDA Valid to Trailing Edge of CLK HOLD Hold Time HOLD Step Up Time to Trailing Edge of CLK HOLD Hold Time INTR, RST and TRAP Setup Time to Falling Edge of CLK Trailing Edge of ALE to Leading Edge of Control ALE Low During CLK High ALE to Valid Data During Write ALE to Valid Data During Write ALE to READY Stable Trailing Edge of RD to Re-enabling of Address RD (or INTA) to Valid Data READY Hold Time IRAPY READY Hold Time After RD INTA (7) READY Hold Time LEADY Stable TRAPY READY Stable Time After RD INTA (7) READY Stable Time Time to Leading Edge of CLK READY Stable Time After RD INTA (7) READY Stable Time Time to Leading Edge of CLK READY Stable Time Time Time Time Time Time Time Tim	A ₀ ~ ₁₅ Valid Data In	tAD	1		330	ns
Ac ¬, Valid Before Trailing Edge of ALE	Address Float After Leading Edge of RD INTA	tAFR '	1		0	ns
READY Valid from Address Valid	A ₈ ~ ₁₅ Valid Before Trailing Edge of ALE (1)	tAL	1	50		ns
Address (Aa ~ 1, 1) Valid After Control (CA Width of Control Law (RD, WR, INTA) (CC Trailing Edge of Control to Leading Edge of ALE (CL Data Valid to Trailing Edge of WR (DWR) (NTA) (CC Data Valid to Trailing Edge of WR (DWR) (NTA) (DWR) (NTA) (DWR) (NTA) (DWR) (NTA) (DWR) (NTA) (N	A ₀ ~, Valid Before Trailing Edge of ALE	†ALL	1	50		ns
Width of Control Law (RD, WR, INTA) 1CC Trailing Edge of Control to Leading Edge of ALE 1CL 230 ns 150 ns	READY Valid from Address Valid				100	ns
Trailing Edge of Control to Leading Edge of ALE 1CL 25 ns 150 ns	Address (A ₈ ~ ₁₅) Valid After Control	†CA	1	60		ns
Data Valid to Trailing Edge of WR	Width of Control Law (RD, WR, INTA)	tcc		230		ns
HLDA to Bus Enable	Trailing Edge of Control to Leading Edge of ALE	†CL		25		ns
Bus Float After HLDA	Data Valid to Trailing Edge of WR	tDW	1	230		ns
HLDA Valid to Trailing Edge of CLK	HLDA to Bus Enable	THABE			150	ns
HLDA Valid to Trailing Edge of CLK	Bus Float After HLDA	tHABF	tovo = 200ns		150	ns
HOLD Step Up Time to Trailing Edge of CLK	HLDA Valid to Trailing Edge of CLK	tHACK		40		ns
INTR Hold Time	HOLD Hold Time	tHDH	1	0		ns
INTR, RST and TRAP Setup Time to Falling Edge of CLK	HOLD Step Up Time to Trailing Edge of CLK	tHDS]	120		ns
Address Hold Time After ALE Trailing Edge of ALE to Leading Edge of Control ALE Low During CLK High ALE to Valid Data During Read ALE to Valid Data During Write ALE Width ALE Width ALE Width ALE Trailing Edge of RD or Re-enabling of Address RD (or INTA) to Valid Data Control Trailing Edge to Leading Edge of Next Control Data Hold Time TRAD READY Hold Time TRAD READY Stable TRAD 150 ns	INTR Hold Time	tiNH	1	0		ns
Trailing Edge of ALE to Leading Edge of Control 1LC 50 ns	INTR, RST and TRAP Setup Time to Falling Edge of CLK	tINS	1 .	150		ns
ALE Low During CLK High t_LCK 50 ns ALE to Valid Data During Read t_LDR 250 ns ALE to Valid Data During Write t_LDW 140 ns ALE Width t_L 80 ns ALE Width t_LRY 30 ns Trailing Edge of RD to Re-enabting of Address t_RAE 90 ns RD (or INTA) to Valid Data t_RD 150 ns Control Trailing Edge to Leading Edge of Next Control t_RV 220 ns Data Hold Time After RD INTA (7) t_RDH 0 ns READY Hold Time t_RYH 0 ns READY Setup Time to Leading Edge of CLK t_RYS 100 ns Data Valid After Trailing Edge of WR t_WD 60 ns	Address Hold Time After ALE	tLA	1	50		ns
ALE to Valid Data During Read t_LDR 250 ns ALE to Valid Data During Write t_LDW 140 ns ALE Width t_L 80 ns ALE Width t_LRY 30 ns Trailing Edge of RD to Re-enabling of Address t_RAE 90 ns RD (or INTA) to Valid Data t_RD 150 ns Control Trailing Edge to Leading Edge of Next Control t_RD 220 ns Data Hold Time After RD INTA (7) t_RDH 0 ns READY Hold Time t_RYH 0 ns READY Setup Time to Leading Edge of CLK t_RYS 100 ns Data Valid After Trailing Edge of WR t_WD 60 ns	Trailing Edge of ALE to Leading Edge of Control	†LC	'	60		ns
ALE to Valid Data During Write t_LDW 140 ns ALE Width t_LL 80 ns ALE to READY Stable t_LRY 30 ns Trailing Edge of RD to Re-enabling of Address t_RAE 90 ns RD (or INTA) to Valid Data t_RD 150 ns Control Trailing Edge to Leading Edge of Next Control t_RV 220 ns Data Hold Time After RD INTA (7) t_RDH 0 ns READY Hold Time t_RYH 0 ns READY Setup Time to Leading Edge of CLK t_RYS 100 ns Data Valid After Trailing Edge of WR t_WD 60 ns	ALE Low During CLK High	tLCK	1	50		ns
ALE Width t_L 80 ns ALE to READY Stable t_LRY 30 ns Trailing Edge of RD to Re-enabting of Address t_RAE 90 ns RD (or INTA) to Valid Data t_RD 150 ns Control Trailing Edge to Leading Edge of Next Control t_RV 220 ns Data Hold Time After RD INTA (7) t_RDH 0 ns READY Hold Time t_RYH 0 ns READY Setup Time to Leading Edge of CLK t_RYS 100 ns Data Valid After Trailing Edge of WR t_WD 60 ns	ALE to Valid Data During Read	tLDR			250	ns
ALE to READY Stable t_RPY 30 ns Trailing Edge of RD to Re-enabling of Address t_RAE 90 ns RD for INTA) to Valid Date t_RD 150 ns Control Trailing Edge to Leading Edge of Next Control t_RV 220 ns Date Hold Time After RD INTA (7) t_RDH 0 ns READY Hold Time t_RYH 0 ns READY Setup Time to Leading Edge of CLK t_RYS 100 ns Data Valid After Trailing Edge of WR t_WD 60 ns	ALE to Valid Data During Write	tLDW] .		140	ns
Trailing Edge of RD to Re-enabling of Address tRAE 90 ns RD (or INTA) to Valid Data tRD 150 ns Control Trailing Edge to Leading Edge of Next Control tRV 220 ns Data Hold Time After RD INTA (7) tRDH 0 ns READY Hold Time tRYH 0 ns READY Setup Time to Leading Edge of CLK tRYS 100 ns Data Valid After Trailing Edge of WR tWD 60 ns	ALE Width	tLL		80		ns
RD (or INTA) to Valid Data tRD 150 ns Control Trailing Edge to Leading Edge of Next Control tRV 220 ns Data Hold Time After RD INTA (7) tRDH 0 ns READY Hold Time tRYH 0 ns READY Setup Time to Leading Edge of CLK tRYS 100 ns Data Valid After Trailing Edge of WR tWD 60 ns	ALE to READY Stable	tLRY			30	ns
Control Trailing Edge to Leading Edge of Next Control tRV 220 ns Data Hold Time After RD INTA (7) tRDH 0 ns READY Hold Time tRYH 0 ns READY Setup Time to Leading Edge of CLK tRYS 100 ns Data Valid After Trailing Edge of WR tWD 60 ns	Trailing Edge of RD to Re-enabling of Address	†RAE] .	90		ns
Data Hold Time After RD INTA (7) tRDH 0 ns READY Hold Time tRYH 0 ns READY Setup Time to Leading Edge of CLK tRYS 100 ns Data Valid After Trailing Edge of WR tWD 60 ns	RD (or INTA) to Valid Data	^t RD			150	ns
READY Hold Time tRYH 0 ns READY Setup Time to Leading Edge of CLK tRYS 100 ns Data Valid After Trailing Edge of WR tWD 60 ns	Control Trailing Edge to Leading Edge of Next Control	tRV]	220		ns
READY Setup Time to Leading Edge of CLK tangle 100 ns Data Valid After Trailing Edge of WR twD 60 ns	Data Hold Time After RD INTA (7)	tRDH		0		ns
Data Valid After Trailing Edge of WR twD 60 ns	READY Hold Time	tRYH]	0		ns
	READY Setup Time to Leading Edge of CLK	tRYS		100		ns
LEADING Edge of WR to Data Valid twDL 20 ns	Data Valid After Trailing Edge of WR	twD	1	60		ns
	LEADING Edge of WR to Data Valid	tWDL	1		20	ns

Notes: (1) $A_8 \sim A_{15}$ address Specs apply to IO/M, S_0 , and S_1 except $A_8 \sim A_{15}$ are undefined during $T_4 \sim T_8$ of OF

A_B~A₁₅ address Specs apply to 10/M, S_O, and S₁ except A_B~A₁₅ are undefined during T₄~T₈ of OF cycle whereas 10/M, S_O, and S₁ are stable.
 Test conditions: t_{CYC} = 200ns C_L = 150pF
 For all output timing where C_L = 150pF use the following correction factors:
 25pF ≤ C_L < 150pF = 0.10ns/pF
 150pF < C_L ≤ 300pF: +0.30ns/pF
 Output timings are measured with purely capacitive load.
 All timings are measured with purely capacitive load.
 All timings are measured with put voltage V_L = 0.8V, V_H = 2.2V, and 1.5V with 10ns rise and fall time

- (6) To calculate timing specifications at other values of t_{CYC} use Table 7.
 (7) Data hold time is guaranteed under all loading conditions.




Table 7 Bus Timing Specification as a $T_{\mbox{CYC}}$ Dependent

(Ta = -40° C \sim +85 $^{\circ}$ C, V_{CC} = 4.5V \sim 5.5V, C_{L} = 150pF)

		MSM80C85A-2	
^t AL		(1/2)T — 50	MIN
tLA		(1/2)T — 50	MIN
tLL	-	(1/2)T — 20	MIN
tLCK	-	(1/2)T - 50	MIN
tLC		(1/2)T - 40	MIN
^t AD	-	(5/2 + N)T — 170	MAX
tRD		(3/2 + N)T — 150	MAX
^t RAE	-	(1/2)T — 10	MIN
tCA		(1/2)T — 40	MIN
^t DW	-	(3/2 + N)T - 70	MIN
twD	_	(1/2)T — 40	MIN
tCC	_	(3/2 + N)T — 70	MIN
tCL		(1/2)T — 75	MIN
tARY		(3/2)T - 200	MAX
tHACK	_	(1/2)T — 60	MIN
^t HABF		(1/2)T + 50	MAX
tHABE		(1/2)T + 50	MAX
^t AC	_	(2/2)T — 85	MIN
t ₁	-	(1/2)T - 60	MIN
t ₂	-	(1/2)T — 30	MIN
tRV		(3/2)T - 80	MIN
tLDR		(2+N)T - 150	MAX

Note: N is equal to the total WAIT states.

 $T = t_{CYC}$






Figure 6 Clock Timing Waveform

READ OPERATION



WRITE OPERATION






Figure 7 MSM80C85A-2 Bus Timing, With and Without Wait

HOLD OPERATION




Figure 8 MSM80C85A-2 Hold Timing




Figure 9 MSM80C85A-2 Interrupt and Hold Timing

Table 8 Instruction Set Summary

Table 8 Instruction Set Summary										
	Bara de Mara	l		Instr	uctio	n Co	de (1))		Clock (2)
Mnemonic	Description	D,	D ₆	D ₅	D₄	D ₃	D2	D,	D ₀	Cycles
		10,								
MOVE, LOAD,		1_		_	_	_	_		_	1
MOVr1 r2	Move register to register	0	1	D	D	D	S	S	S	4
MOV M r	Move register to memory	0	1	1	1	0	S	S	S	7
MOV r M	Move memory to register	0	1	D	D	D	1	1	0	7
MVIr	Move immediate register	0	0	D	D	D	1	1	0	7
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	10
LXIB	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
LXID	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10
LXIH	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
LXISP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7
STA	Store A direct	0	0	1	1	0	0	1	0	13
LDA	Load A direct	0	0	1	1	1	0	1	0	13
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16
XCHG	Exchange D & E H & L registers	1	1	1	0	1	0	1	1	4
STACK OPS										
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	12
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	12
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	12
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	12
POP B	Pop register Pair B & C off stack	1	. 1	0	0	0	0	0	1	10
POP D	Popregister Pair D & E off stack	1	1	0	1	0	0	0	1	10
POP H	Pop register Pair H & L off stack	1	1	1	0	0	0	0	1	10
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10
XTHL	Exchange top of stack H & L	1	1	1	0	0	0	1	1	16
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	6
JUMP										
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10
JC	Jump on carry	1	1	ŏ	1	1	ō	1	ò	7/10
JNC	Jump on no carry	1	1	ō	1	ò	ō	1	ō	7/10
JZ	Jump on zero	1	1	ō	Ó	1	ō	1	ō	7/10
JNZ	Jump on no zero	1	1	ō	0	Ó	0	1	0	7/10
JP	Jump on positive	1	1	1	1	0	0	1	ō	7/10
JM	Jump on minus	1	1	1	1	1	0	1	0	7/10
JPE	Jump on parity even	1	1	1	0	1	0	1	ō	7/10
JPO	Jump on parity odd	1	1	1	ō	Ó	Ō	1	0	7/10
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	6
CALL	· · ·									
CALL	Call unconditional		4	^			4		.	40
CALL	Call unconditional	1 1	1	0	0 1	1	1	0	1 0	18
CNC	Call on carry	1	1				1	0		9/18
CZ	Call on no carry Call on zero	1	1	0	1 0	0	1	0	0	9/18
CNZ		-	1	-	-	1		0	- 1	9/18
	Call on no zero	1	1	0	0	0	1	0	0	9/18
CP CM	Call on positive	1	1	1	1	0	1	0	0	9/18
CM	Call on minus	1	1	1	1	1	1	0	0	9/18
CPE CPO	Call on parity even	1	1	1	0	1	1	0	0	9/18
UFU	Call on parity odd		1	1	0	0	1	0	0	9/18

Table 8 Instruction Set Summary cont'd

Mnemonic	Description		-	Instr	uctio	n Cod	de(1)		****	Clock(2)
Willethonic	Description	D,	D_6	D₅	D_4	D_3	D_2	D_1	D_{o}	Cycles
RETURN										
RET	Return	1	1	0	0	1	0	0	1	10
RC	Return on carry	1	1	0	1	1	0	0	0	6/12
RNC	Return on no carry	1	1	0	1	0	0	0	0	6/12
RZ	Return on zero	1	1	0	0	1	0	0	0	6/12
RNZ	Return on no zero	1	1	0	0	0	0	0	0	6/12
RP	Return on positive	1	1	1	1	0	0	0	0	6/12
RM	Return on minus	1	1	1	1	1	0	0	0	6/12
RPE	Return on parity even	1	1	1	0	1	0	0	0	6/12
RPO	Return on parity odd	1	1	1	0	0	0	0	0	6/12
RESTART								-		
RST	Restart	1	1	Α	Α	Α	1	1	1	12
INPUT/OUTPL	JT									
IN .	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
INCREMENT A	AND DECREMENT					-				
INR r	Increment register	0	0	D	D	D	1	0	0	4
DCR r	Decrement register	0	0	D	D	D	1	0	1	4
INR M	Increment memory	0	0	1	1	0	1	0	0	10
DCR M	Decrement memory	0	0	1	1	0	1	Ó	1	10
INX B	Increment B & C registers	0	0	Ô	0	0	0	1	1	6
INX D	Increment D & E registers	o	0	0	1	0	0	1	1	6
INX H	Increment H & L registers	0	0	1	0	0	0	1	1	6
INX SP	Increment stack pointer	0	0	1	1	0	0	1.	1	6
DCX B	Decrement B & C	0	Ó	0	0	1	0	1	1	6
DCX D	Decrement D & E	0	0	0	1	1	0	1	1	6
DCX H	Decrement H & L	0	0	1	0	1	0	1	1	6
DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	6
ADD										
ADD r	Add register to A	1	0	0	0	0	s	s	S.	4
ADC r	Add register to A with carry	1	0	0	0	1	S	s	s	4
ADD M	Add memory to A	1	Ō	Ō	Ō	0	1	1	0	7
ADC M	Add memory to A with carry	1	ō	ō	0	1	1	1	ō	7
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
ACI	Add immediate to A with carry	1	1	ō	0	1	1	1	ō	7
DAD B	Add B & C to H & L	0	Ó	0	0	1	0	Ó	1	10
DAD D	Add D & E to H & L	0	0	Ō	1	1	ō	Ō	1	10
DAD H	Add H & L to H & L	0	ō	1	Ó	1	ŏ	ō	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
SUBTRACT										
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4
SBB r	Subtract register from A with borrow	1	0	0	1	. 1	S	S	S	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
SBI	Subtract immediate from A with	1	1	0	1	1	1	1	0	7

Table 8 Instruction Set Summary cont'd

Mnemonic	Description.			Instr	uctio	n Co	de(1)			Clock(2)
ivinemonic	Description	D7	D_6	D۶	D_4	D₃	D_2	D_1	D _o	Cycles
LOGICAL										
ANA r	And register with A	1	0	1	0	0	S	s	S	4
XRAr	Exclusive Or register with A	1	0	1	0	1	s	S	S	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRAM	Exclusive Or Memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS							_			
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
CONTROL										
EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
DI	Disable Interrupts	1	1	1	1	0	0	1	1	4
NOP	No-operation	0	0	0	0	0	0	0	0	4
HLT	Halt (Power down)	0	1	1	1	0	1	1	0	5
RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	4
SIM	Set Interrupt Mask	0	0	1	1	0	0	. 0	0	4

Notes: (1) DDD or SSS. B 000. C 001. D 010. E 011. H 100. L 101. Memory 110. A 111.

⁽²⁾ Two possible cycle times, (6/12) indicate instruction cycles dependent on condition flags.

OKI semiconductor

MSM80C86RS/GS

16-BIT CMOS MICROPROCESSOR


GENERAL DESCRIPTION

The MSM80C86 is a complete 16-bit CPU implemented in Sillicon Gate CMOS technology. It is designed with same processing speed as NMOS 8086 but considerably less power consumption. It is directly compatible with MSM80C88 software and MSM80C85A hardware and peripherals.


FEATURES

- 1 Mbyte Direct Addressable Memory Space
- Internal 14 Word by 16-bit Register Set
- 24 Operand Addressing Modes
- Bit, Byte, Word and String Operations
- 8 and 16-bit Signed and Unsigned Arithmetic Operation
- 5 MHz Clock Rate
- Low Power Dissipation (MAX 55 mA)

CIRCUIT CONFIGURATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

		Lin	nits	11-11	Conditions												
Parameter	Symbol	MSM80C86RS	MSM80C86GS	Unit													
Power Supply Voltage	Vcc	-0.5 ~ +7		-0.5 ~ +7		-0.5 ~ +7		-0.5 ~ +7		V							
Input Voltage	VIN	-0.5 ~ V _{CC} +0.5		V	With respect to GND												
Output Voltage	Vout	-0.5 ~ \	/ _{CC} +0.5	V													
Storage Temperature	Tstg	–65 ∼ 150		−65 ~ 150		−65 ~ 150		°C	_								
Power Dissipation	PD	1.0 0.7		1.0 0.7		1.0 0.7		1.0 0.7		1.0 0.7		1.0 0.7		1.0 0.7		w	Ta = 25°C

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Power Supply Voltage	Vcc	3 ~ 6	٧
Operating Temperature	T _{OP}	−40 ~ 85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	TYP	MAX	Unit
Power Supply Voltage	Vcc	4.5	5.0	5.5	V
Operating Temperature	T _{OP}	-40	+25	+85	°c
"L" Input Voltage	VIL	-0.5		+0.8	V
	(*1)	V _{CC} -0.8		V _{CC} +0.5	V
"H" Input Voltage	V _{IH} (*2)	3.0		V _{CC} +0.5	V
	(*3)	2.2		V _{CC} +0.5	V

^{*1} Only CLK, *2 Reset & Ready, *3 Except CLK, Reset and Ready

DC CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
"L" Output Voltage	VOL			0.4	V	I _{OL} = 2.5mA
"H" Output Voltage	Voн	3.0 V _{CC} -0.4			٧	$I_{OH} = -2.5 \text{ mA}$ $I_{OH} = -100 \mu\text{A}$
Input Leak Current	ILI	-1.0		+1.0	μΑ	$0 \le V_1 \le V_{CC}$
Output Leak Current	ILO	-10		+10	μΑ	$0 \le V_O \le V_{CC}$
Operating Supply Current	¹cc			55	mA	TCLCL=200NS, Ta=25°C C _L = 0pF, at Reset
Input Capacitance	Cin		`	5	pF	*4
Output Capacitance	C _{out}			15	ρF	*4
I/O Capacitance	C _{I/O}			20	pF	*4

^{*4.}Test Conditions: a) Freq = 1 MHz.

b) Unmeasured Pins at GND.

c) V_{IN} at 5.0V or GND.

A.C. CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Minimum Mode System Timing Requirements

Parameter	Symbol	Min.	Max.	Unit
CLK Cycle Period	TCLCL	200	500	ns
CLK Low Time	TCLCH	118		ns
CLK High Time	TCHCL	65		ns
CLK Rise Time (From 1.0V to 3.5V)	TCH1CH2		10	ns
CLK Fall Time (From 3.5V to 1.0V)	TCL2CL1		10	ns
Data in Setup Time	TDVCL	30		ns
Data in Hold Time	TCLDX	10		ns
RDY Setup Time into MSM 82C84A (See Notes 1, 2)	TR1VCL	35		ns
RDY Hold Time into MSM 82C84A (See Notes 1, 2)	TCLR1X	0		ns
READY Setup Time into MSM 80C86	TRYHCH	110		ns
READY Hold Time into MSM 80C86	TCHRYX	30		ns
READY Inactive to CLK (See Note 3)	TRYLCL	-8		ns
HOLD Setup Time	THVCH	35		ns
INTR, NMI, TEST Setup Time (See Note 2)	TINVCH	30		ns
Input Rise Time (Except CLK) (From 0.8V to 2.2V)	TILIH		15	ns
Input Fall Time (Except CLK) (From 2.2V to 0.8V)	TIHIL		15	ns

Timing Responses

Parameter	Symbol	Min.	Max.	Unit
Address Valid Delay	TCLAV	10	110	ns
Address Hold Time	TCLAX	10		ns
Address Float Delay	TCLAZ	TCLAX	80	ns
ALE Width	TLHLL	TCLCH-20		ns
ALE Active Delay	TCLLH		80	ns
ALE Inactive Delay	TCHLL		85	ns
Address Hold Time to ALE Inactive	TLLAX	TCHCL-10		ns
Data Valid Delay	TCLDV	10	110	ns
Data Hold Time	TCHDX	10		ns
Data Hold Time after WR	TWHDX	TCLCH-30		ns
Control Active Delay 1	TCVCTV	10	110	ns
Control Active Delay 2	тснст∨	10	110	ns
Control Inactive Delay	TCVCTX	10	110	ns
Address Float to RD Active	TAZRL	o		ns
RD Active Delay	TCLRL	10	165	ns
RD Inactive Delay	TCLRH	10	150	ns
RD Inactive to Next Address Active	TRHAV	TCLCL-45		ns
HLDA Valid Delay	TCLHAV	10	160	ns
RD Width	TRLRH	2TCLCL-75		ns

Parameter	Symbol	Min.	Max.	Unit
WR Width	TWLWH	2TCLCL-60		ns
Address Valid to ALE Low	TAVAL	TCLCH-60		ns
Output Rise Time (From 0.8V to 2.2V)	TOLOH		20	ns
Output Fall Time (From 2.2V to 0.8V)	TOHOL		15	ns

Notes: 1. Signals at MSM82C84A shown for reference only.

- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8 ns into T3)

Maximum Mode System (Using MSM 82C88 Bus Controller) Timing Requirements

Parameter	Symbol	Min.	Max.	Unit
CLK Cycle Period	TCLCL	200	500	ns
CLK Low Time	TCLCH	118		ns
CLK High Time	TCHCL	65		ns
CLK Rise Time (From 1.0V to 3.5V)	TCH1CH2		10	ns
CLK Fall Time (From 3.5V to 1.0V)	TCL2CL1	-	10	ns
Data in Setup Time	TDVCL	30		ns
Data in Hold Time	TCLDX	10		ns
RDY Setup Time into MSM 82C84A (See Notes 1, 2)	TR1VCL	35		ns
RDY Hold Time into MSM 82C84A (See Notes 1, 2)	TCLR1X	0		ns
READY Setup Time into MSM 80C86	TRYHCH	110		ns
READY Hold Time into MSM 80C86	TCHRYX	30		ns
READY inactive to CLK (See Note 3)	TRYLCL	-8		ns
Setup Time for Recognition (NMI, INTR, TEST) (See Note 2)	TINVCH	30		ns
RQ/GT Setup Time	TGVCH	30		ns
RQ Hold Time into MSM 80C86	TCHGX	40		ns
Input Rise Time (Except CLK) (From 0.8V to 2.2V)	TILIH		15	ns
Input Fall Time (Except CLK) (From 2.2V to 0.8V)	TIHIL		15	ns

Timing Responses

Parameter	Symbol	Min.	Max.	Unit
Command Active Delay (See Note 1)	TCLML	5	45	ns
Command Inactive Delay (See Note 1)	TCLMH	5	35	ns
READY Active to Status Passive (See Note 4)	TRYHSH		110	ns
Status Active Delay	TCHSV	10	110	ns
Status Inactive Delay	TCLSH	10	130	ns
Address Valid Delay	TCLAV	10	110	ns
Address Hold Time	TCLAX	10		ns
Address Float Delay	TCLAZ	TCLAX	80	ns
Status Valid to ALE High (See Note 1)	TSVLH		35	ns
Status Valid to MCE High (See Note 1)	TSVMCH		35	ns
CLK low to ALE Valid (See Note 1)	TCLLH		35	ns
CLK Low to MCE High (See Note 1)	TCLMCH		35	ns
ALE Inlactive Delay (See Note 1)	TCHLL	4	35	ns
MCE Inactive Delay (See Note 1)	TCLMCL		35	ns
Data Valid Delay	TCLDV	10	110	ns
Data Hold Time	TCHDX	10		ns
Control Active Delay (See Note 1)	TCVNV	5	45	ns
Control Inactive Delay (See Note 1)	TCVNX	5	45	ns
Address Float to RD Active	TAZRL	0.		ns


Parameter	Symbol	Min.	Max.	Unit	
RD Active Delay	TCLRL	10	165	ns	
RD Inactive Delay	TCLRH	10	150	ns	
RD Inactive to Next Address Active	TRHAV	TCLCL-45		ns	
Direction Control Active Delay (See Note 1)	TCHDTL		50	ns	
Direction Control Inactive Delay (See Note 1)	тснотн		35	ns	
GT Active Delay	TCLGL	0	85	ns	
GT Inactive Dealy	TCLGH	0	85	ns	
RD Width	TRLRH	2TCLCL-75		ns	
Output Rise Time (From 0.8V to 2.2V)	TOLOH		20	ns	
Output Fall Time (From 2.2V to 0.8V)	TOHOL		15	ns	

Notes: 1. Signals at MSM 82C84A or MSM 82C88 are shown for reference only.

- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state (8 ns into T3)
- 4. Applies only to T3 and wait states.


TIMING CHART

Input/Output




A.C. TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0" TIMING MEASUREMENTS ARE 1.5V FOR BOTH A LOGIC "1" AND "0"


A.C. Testing Load Circuit




Minimum Mode




Minimum Mode (Continued)



Maximum Mode




· Maximum Mode (Continued)





Notes: 1. All signals switch between $V_{\mbox{OH}}$ and $V_{\mbox{OL}}$ unless otherwise specified.


- 2. RDY is sampled near the end of T2,T3,TW to determine if TW machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycle.
- Two INTA cycles run back-to-back. The MSM 80C86 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at MSM 82C84A or MSM 82C88 are shown for reference only.
- The issuance of the MSM 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high MSM 82C88 CEN.
- 7. All timing measurements are made at 1.5V unless otherwise noted.
- 8. Status inactive in state just prior to T4.

Asynchronous Signal Recognition











Request/Grant Sequence Timing (Maximum Mode Only)



Hold/Hold Acknowledge Timing (Minimum Mode Only)



PIN DESCRIPTION

AD0 - AD15

ADDRESS DATA BUS: Input/Output

These lines are multiplexed address and data bus.

These are address bus at T1 cycle and data bus at T2, T3, TW and T4 cycle.

At T1 cycle, AD0 low indicates Data Bus Low (D0 – D7) Enable. These lines are high impedance during interrupt acknowledge and hold acknowledge.

A16/S3, A17/S4, A18/S5, A19/S6

ADDRESS/STATUS: Output

These are four most significant address, at T1 cycle. Accessing I/O port address, these are low at T1 cycle. These lines are Status lines at T2, T3. TW and T4 cycle. S3 and S4 are encoded as shown.

S3	S4	Characteristics			
c	0	Alternate Data			
1	0	Stack			
0	1	Code or None			
1	1	Data			

These lines are high impedance during hold acknowledge.

BHE/S7

BUS HIGH ENABLE/STATUS: Output

This line indicates Data Bus High Enable (BHE) at T1 cycle.

This line is status line at T2, T3, TW and T4 cycle. This line is high impedance during hold acknow-

ledge.

READ: Output

This line indicates that CPU is memory or I/O read cycle.

This line is read strobe signal when CPU read data from memory or I/O device.

This line is active low.

This line is high impedance during hold acknowledge.

READY

READY: Input

This line indicates to CPU that addressed memory or I/O device is ready to read or write.

This line is active high.

If the setup and hold time is out of specification, illegal operation will occur.

INTR

INTERRUPT REQUEST: Input

This line is level triggered interrupt request signal which is sampled during the last clock cycle of instruction and string manipulation.

It can be internally masked by software.

This signal is active high and internally synchronized.

TEST

TEST: Input

This line is examined by WAIT instruction.

When TEST is high, CPU enter idle cycle.

When TEST is low, CPU exit idle cycle.

NMI

NON MASKABLE INTERRUPT: Input

This line causes type 2 interrupt.

NMI is not maskable.

This signal is internally synchronized and needs 2 clock cycles pulse width.

RESET

RESET: Input

This signal causes CPU to initialize immediately.

This signal is active high and must be at least four clock cycles.

CLK

CLOCK: Input

This signal provides the basic timing for internal circuit.

MN/MX

MINIMUM/MAXIMUM: Input

This signal selects CPU's operate mode.

When V_{CC} is connected, CPU operates Minimum mode.

When GND is connected, CPU operates Maximum mode.

Vcc

Vcc:

+3 - +6V supplied.

GND

GROUND:

The following pin function descriptions are maximum mode only.

Other pin functions are already described.

SO, S1, S2

STATUS: Output

These lines indicate bus status and they are used by the MSM82C88 Bus Controller to generate all memory and I/O access control signals.

These lines are high impedance during hold acknowledge.

These status lines are encoded as shown.

S2	<u>S1</u>	SO	Characteristics
0 (LOW)	0	0	Interrupt acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O Port
0	1	1	Halt
1 (HIGH)	0	0	Code Access
1	0	1	Read Memory
1	1	0	Write Memory
1	1	1	Passive

RQ/GT0

RQ/GT1

REQUEST/GRANT: Input/Output

These lines are used for Bus Request from other device and Bus GRANT to other device.

These lines are bidirectional and active low.

LOCK

LOCK: Output

This line is active low.

When this line is low, other device could not gain control of the bus.

This line is high impedance during hold acknowledge.

QS0/QS1

QUEUE STATUS: Output

These lines are Queue Status that indicate internal instruction queue status.

QS1	QS0	Characteristics
0 (LOW)	0	No Operation
0	1	First Byte of Op Code from Queue
1 (HIGH)	0	Empty the Queue
1	1	Subsequent Byte from Queue

The following pin function descriptions are minimum mode only. Other pin functions are already described.

M/IO

STATUS: Output

This line selects memory address space or I/O address space.

When this line is high, CPU select memory address space and when it is low, CPU select I/O address space.

This line is high impedance during hold acknowledge.

WR

WRITE: Output

This line indicates that CPU is memory or I/O write cycle.

This line is write strobe signal when CPU write data to memory or I/O device.

This line is active low,

This line is high impedance during hold acknowledge.

INTA

INTERRUPT ACKNOWLEDGE: Output

This line is read strobe signal for interrupt acknowledge cycle.

This line is active low.

ALE

ADDRESS LATCH ENABLE: Output

This line is used for latching address into MSM82C12 address latch. It is possitive pulse and trailing edge is used to strobe the address. This line is never floated.

DT/R

DATA TRANSMIT/RECEIVE: Output

This line is used for control a direction of bus transceiver.

When this line is high, CPU transmit data, and when it is low, CPU receive data.

This line is high impedance during hold acknowledge.

DEN

DATA ENABLE: Output

This line is used for control an output enable of bus transceiver.

This line is active low. This line is high impedance during hold acknowledge.

HOLD

HOLD REQUEST: Input

This line is used for Bus Request from other device.

This line is active high.

HLDA

HOLD ACKNOWLEDGE: Output

This line is used for Bus Grant to other device. This line is active high.

FUNCTIONAL DESCRIPTION

GENERAL OPERATION

The internal function of MSM80C86 consist of Bus Interface Unit (BIU) and Execution Unit (EU). These units operate mutually but perform as separate processor.

BIU performs instruction fetch and queueing, operand fetch, DATA read and write address relocation and basic bus control. By instruction pre-fetch while waiting for decording and execution of instruction. CPU's performance is increased. Up to 6-bytes of instruction stream can be queued.

EU receives pre-fetched instructions from BIU queue, decodes and executes instruction and provided un-relocated operand address to BIU.

MEMORY ORGANIZATION

MSM80C86 has 20-bit address to memory. Each address has 8-bit data width. Memory is organized 00000H to FFFFFH and is logicaly divided into four segments, code, data, extra data and stack segment. Each

segment contains up to 64 Kbytes and locates on 16-byte boundary. (Fig. 3a)

All memory references are made relative to segment register which is according to select rule. Word operand can be located on even or odd address boundary.


BIU automatically performs the proper number of memory access. Memory consists of even address and odd address. Byte data of even address is transfered on the D0 - D7 and byte data of odd address is transfered on the D8 - D15.

CPU provides two enable signals BHE and A0 to access either an odd address, even address or both:


Memory location FFFF0H is start address after reset and 00000H through 003FFH are reserved for interrupt pointer, where 256 types interrupt pointer are there.

Each interrupt type has 4-byte pointer element consist of 16-bit segment address and 16-bit offset address.

Memory Organization



Reserved Memory Locations



Memory Reference Need	Segment Register Used	Segment Selection Rule		
Instructions	CODE (CS)	Automatic with all instruction prefetch.		
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.		
Local Data	DATA (DS)	Data references when relative to stack destination of str- ing operation, or explicitly overridden.		
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment overriden.		

MINIMUM AND MAXIMUM MODES

MSM80C86 has two system modes: minimum and maximum mode. As using maximum mode, it is easy to organize multi-CPU system with 82C88 Bus Controller which generate bus control signal generate.

As using minimum mode, it is easy to organize simple system by generating bus control signal itself.

 MN/\overline{MX} is mode select pin. Definition of 24-31 pin changes depend on the MN/\overline{MX} pin.

BUS OPERATION

MSM80C86 has a time multiplexed address and data bus. If non-multiplexed bus is desired for system, it is only to add the address latch.

CPU bus cycle consists of at least four clock cycles. T1, T2 T3 and T4. (Fig. 4)

The address output occurs during T1 and data transfer occurs during T3 and T4. T2 is used for changing the direction of the bus at read operation. When the device which is accessed by CPU is not ready to data transfer and send to CPU "NOT READY", TW cycles are inserted between T3 and T4.

When bus cycle is not needed. T1 cycles are inserted between bus cycles for internal execution. At T1 cycle, ALE signal is output from CPU or MSM82C88 depending on MN/\overline{MX} . At the trailing edge of ALE, a valid address may be latched.

Status bits $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$ are used in maximum mode, by the bus controller to recognize the type of bus operation according to the following table.

<u>82</u>	S1	<u>so</u>	Characteristics
0 (LOW)	0	0	Interrupt acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S7 are multiplexed with A16 \sim A19, and $\overline{\rm BHE}$, therefore there are valid during T2 through T4.

S3 and S4 indicate which segment register was selected on the bus cycle, according to the following table.

S4	S3	Characteristics
0 (LOW)	0	Alternate Data (Extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data


S5 indicates interrupt enable Flag.

I/O ADDRESSING

MSM80C86 has 64 Kbyte I/O or 32 Kword I/O. When CPU accesses I/O device, address A0 \sim A15 are same format as a memory access, and A16 \sim A19 are low.

1/O ports address are same as memory, so it is need to care of using 8-bit peripherals.

Basic System Timing



EXTERNAL INTERFACE

RESET

CPU Initialization is executed by RESET pin. MSM80C86's RESET High signal is required for greater than 4 clock cycles.

Rising edge of RESET terminates present operation immediately. Falling edge of RESET triggers internal reset sequence for approximately 10 clock cycles. After internal reset sequence is done, normal operation beings from absolute location FFFFOH.

INTERRUPT OPERATIONS

Interrupt operation is classified as software or hardware and hardware interrupt is classified as non-maskable or maskable.

Interrupt causes to a new program location which is defined interrupt pointer table, according to interrupt type. Aboslute location 00000H through 003FFH is reserved for interrupt pointer table. Interrupt pointer table consists of 256-elements, and each element is 4

bytes in size and corresponds to an 8 bit type number which is sent from interrupt request device during interrupt acknowledge cycle.

NON-MASKABLE INTERRUPT (NMI)

MSM80C86 has Non-maskable Interrupt (NMI) which is higher priority than maskable interrupt request (NTR)


NMI request pulse width needs minimum 2 clock cycles. NMI will be serviced at the end of the current instruction or between string manipulation.

MASKABLE INTERRUPT (INTR)

MSM80C86 provides an another interrupt request (INTR) which can be masked by software. INTR is level triggered, so it must be held until interrupt request is acknowledged.

INTR will be serviced at the end of the current instruction or between string manipulation.

Interrupt Acknowledge Sequence



INTERRUPT ACKNOWLEDGE

During the interrupt acknowledge sequence, further interrupts are disabled. Interrupt enable bit is reset by any interrupt, after Flag register is automatically pushed onto the stack. During acknowledge sequence, CPU emits the lock signal from T2 of first bus cycle to T2 of second bus cycle. At second bus cycle, byte is fetched from external device as a vector which identified the type of interrupt, and this vector is multiplied by four and used as a interrupt pointer address. (INTR only)

The Interrupt Return (IRET) instruction includes a Flag pop operation which returns the original interrupt enable bit when it restores the Flag.

HALT

When Halt instruction is executed, CPU enters Halt state. Interrupt request or RESET will force the MSM80C86 out of the Halt state.

SYSTEM TIMING - MINIMUM MODE

Bus cycle begins T1 with ALE signal. The trailing edge of ALE is used to latch the address. From T1 to T4 the $M/\overline{10}$ signal indicates a memory or I/O operation. From T2 to T4, the address data bus change address bus to data bus.

The read (\overline{RD}) , write (\overline{WR}) , interrupt acknowledge (\overline{INTA}) signal cuases the addressed device to enable data bus. These signal becomes active at beginning of T2 and inactive at beginning of T4.

SYSTEM TIMING - MAXIMUM MODE

At maximum mode, MSM82C88 Bus Controller is added to system. CPU sends status information to Bus Controller. Bus timing signals are generated by Bus Controller. Bus timing is almost same as minimum mode.

CPU · MSM80C86RS/GS

DATA TRANSFER

MOV = Move:	7	6	5	4	3	2 .	1 0	7 6	5	4	3	2) :	76	5	4	. 3	2	1	0	7	6	5	4	3	2	1
Register/memory to/from register	1	0	0`	0	1	0 0	v t	mod		eg		r/	m								ı							
Immediate to register/memory	1	1	0	0	0	1 '	Ιv	mod	0	0	0	r/	m				dat	a						d	ata	if	w =	1
Immediate to register	1	0	1	1	w	re	g		d	ata							da	ita i	f w	- 1								
Memory to accumulator	1	0	1	0	0	0 () v	,	a	ddr-	low					a	ddı	r-hig	jh									
Accumulator to memory	1	0	1	0	0	0 '	Ιv	/	a	ddr-	low			ļ		ε	ddı	r-hiç	jh									
Register/memory to segment register	1	0	0	0	1	1 '	0	mod	0	reg)	r/	m															
Segment register to register/memory	1	0	0	0	1	1 (0	mod	0	reç	3	r/	m															
PUSH = Push:																												
Register/memory	1	1	1	1	1	1 '	1	mod	1	1	0	r/	m															
Register	0	1	0	1	0	re	g																					
Segment register	0	0	0	reg		1 '	0																					
POP = Pop:																												
Register/memory	1	0	0	0	1	1 '	1	mod	0	0	0	r/	m															
Register	0	1	0	1	1	re	g																					
Segment register	0	0	0	reg		1 '	1																					
XCHG = Exchange:																												
Register/memory with register	1	0	0	0	0	1	Ιv	mod	1	eg		r/	m															
Register with accumulator	1	0	0	1	0	re	g							1														
IN = Input from:																												
Fixed port	1	1	1	0	0	1 () v	/		poi	rt																	
Variable port	1	1	1	0	1	1 () v	′						1														
OUT = Output to:																												
Fixed port	1	1	1	0	0	1	ľv	/		poi	rt																	
Variable port	1	1	1	0	1	1	Ιv	/																				
XLAT = Translate byte to AL	1	1	0	1	0	1	1 1														- 1							
LEA = Load EA to register	1	0	0	0	1	1 () 1	mod	1	eg		r/																
LDS = Load pointer to DS	1	1	0	0	0	1 () 1	mod	1	eg		r/	m															
LES = Load pointer to ES] 1	1	0	0	0	1 (0	mod	1	eg		r/	m								Ì							
LAHF = Load AH with flags	1	0	0	1	1	1	1 1																					
SAHF = Store AH into flags	1	0	0	1	1	1	0																					
PUSHF = Push flags	1	0	•	1	1		0 0																					
POPF = Pop flags	1	0	0	1	1	1 () 1														. 1							

— ■ CPU・MSM80C86RS/GS ■

ARITHMETIC

ADD = Add:															
Reg./memory with register to either Immediate to register/memory Immediate to accumulator	0 1 0	0 0 0		0	0 0 0	0	d s O	w	mod mod	0	0 da	-	r/m r/m	data data if w = 1	data if s:w = 01
ADC = Add with carry:	}														
Reg./memory with register to either Immediate to register/memory Immediate to accumulator	0 1 0	0	0 0 0	0	0	0	s	. 1	mod mod	0			r/m r/m	data data if w = 1	data if s:w = 01
INC = Increment:															
Register/memory Register AAA = ASCII adjust for add DAA = Decimal adjust for add	0	0	1 0 1	0 1	0 0	r 1	eg 1	1	mod	0	0	0	r/m		
SUB = subtract:															
Reg./memory and register to either Immediate from register/memory Immediate from accumulator	1			0	0	0	s	w	mod mod	1	0 dat		r/m r/m	data data if w = 1	data if s:w = 01
SBB = Subtract with borrow:															
Reg./memory and register to either Immediate from register/memory Immediate from accumulator	1		0 0 0	0	0	0	S	w	mod mod	-	1 dat		r/m r/m	data data if w = 1	data if s:w = 01
DEC = Decrement:															
Register/memory Register NEG = Change sign)	1	0	0	1	1	reg		mod mod				r/m r/m		
CMP = Compare:															
Register/memory and register Immediate with register/memory Immediate with accumulator AAS = ASCII adjust for subtract	1	0	1 0 1 1	0 1	0 1	0 1	0	w	mod mod		r 1 data		r/m r/m	data data if w = 1	data if s:w = 01

	ı
5	2
Z	
ò	į
7	
č	•

DAS = Decimal adjust for subtract	0	0	1	0	1	1	1	1							
MUL = Multiply (unsigned)	1	1	1	1	0	1	1	w	mod	1	0	0		r/m	
IMUL = Integer multiply (signed)	1	1			_	1			mod					r/m	Į
AAM = ASCII adjust for multiply	1	1	0	1	0	1	0	0	0 0	0	0	1	0	1	0
DIV = Divide (unsigned)	1	1	1	1	0	1	1	w	mod	1	1	0		r/m	,
IDIV = Integer divide (signed)	1	1	1	1	0	1	1	w	mod	1	1	1		r/m	.
AAD = ASCII adjust for divide	1	1	0	1	0	1	0	1	0 0	0	0	1	0	1	0
CBW = Convert byte to word	1	0	0	1	1	0	0	0							- }
CWD = Convert word to double word	1	0	0	1	1	0	0	1							- }
															- }

LOGIC

						_	_	_							
NOT = Invert	1	1	1	1	0	•	1 1			0	1	0	r/m		
SHL/SAL = Shift logical/arithmetic left	1	1	0	1	0	0	۷ ۱		nod	1	0	0	r/m		
SHR = Shift logical right	1	1	0	1	-	-	۷ '	w r	nod	1	0	1	r/m		
SAR = Shift arithmetic right	1	1	0 .	1	0	0	٧ '	w r	nod	1	1	1	r/m		
ROL = Rotate left	1	1	0	1	0	0	v	w r	nod	0	0	0	r/m		
ROR = Rotate right	1	1	0	1	0	0	٧ '	w r	nod	0	0	1	r/m		
RCL = Rotate left through carry	1	1	0	1	0	0	٧ ١	w r	nod	0	1	0	r/m		
RCR = Rotate right through carry	1	1	0	1	0	0	v '	w r	nod	0	1	1	r/m		
AND = And:															
Reg./memory and register to either	0	0	1	0	0	0	d '	w r	nod			reg	r/m		
Immediate to register/memory	1	0	0	0	0	0	0 '	w r	nod	1	0	0	r/m	data	data if $w = 1$
Immediate to accumulator	0	0	1 ,	0	0	1	0	w			d	ata		data if w = 1	
TEST = And function to flags, no result:															
Register/memory and register	1	0	0	0	0	1	0	w r	nod			reg	r/m	,	
Immediate data and register/memory	1	1	1	1	0	1	1 1	w r	nod	0	0	ō	r/m	data	data if w = 1
Immediate data and accumulator	1	0	1	0	1	0	0	w			d	ata		data if w = 1	l
OR = Or:															
Reg./memory and register to either	0	0	0	0	1	0	d ,	w r	nod			reg	r/m		
Immediate to register/memory	1	0	0	0	0	0	0 1	w r	nod	0	0	1	r/m	data	data if w = 1
Immediate to accumulator	0	0	0	0	1	1.	0	w			d	ata		data if w = 1	
XOR = Exclusive or:															
Reg./memory and register to either	0	0	1	1	0	0	d '	w r	nod			reg	r/m		
Immediate to register/memory	1	0	0	0	0	0	0	w r	nod	1	1	0	r/m	data	data if w = 1
Immediate to accumulator	0	0	1	1	0	1	0 '	w			d	ata		data if w = 1	

STRING MANIPULATION

REP = Repeat	1	1	1	1	1	0	0	1	z	Z
MOVS = Move byte/word	1	ı	0	1	0	0	1	0	٧	w
CMPS = Compare byte/word	1	1	0	1	0	0	1	1	٧	w
SCAS = Scan byte/word	1	l	0	1	0	1	1	1	٧	w
LODS = Load byte/word to AL/AX	1	l	0	1	0	1	1	0	٧	w
STOS = Store byte/word from AL/AX	1	l	0	1	0	1	0	1	٧	n

CJMP = Conditional JMP			
JE/JZ = Jump on equal/zero	0 1 1 1 0 1 0 0	disp	
JZ/JNGE = Jump on less/not greater or equal	0 1 1 1 1 1 0 0	disp	
JLE/JNG = Jump on less or equal/not greater	0111110	disp	
JB/JNAE = Jump on below/not above or equal	0 1 1 1 0 0 1 0	disp	
JBE/JNA = Jump on below or equal/not above	0 1 1 1 0 1 1 0	disp	
JP/JPE = Jump on parity/parity even	01111010	disp	
JO = Jump on over flow	01110000	disp	
JS = Jump on sign	0 1 1 1 1 0 0 0	disp	
JNE/JNZ = Jump on not equal/not zero	0 1 1 1 0 1 0 1	disp	
JNL/JGE = Jump on not less/greater or equal	0 1 1 1 1 1 0 1	disp	
JNLE/JG = Jump on not less or equal/greater	0 1 1 1 1 1 1	disp	
JNB/JAE = Jump on not below/above or equal	0 1 1 1 0 0 1 1	disp	
JNBE/JA = Jump on not below or equal/above	0 1 1 1 0 1 1 1	disp	
JNP/JPO = Jump on not parity/parity odd	0 1 1 1 1 0 1 1	disp	
JNO = Jump on not overflow	0 1 1 1 0 0 0 1	disp	
JNS = Jump on not sign	0 1 1 1 1 0 0 1	disp	
LOOP = Loop CX times	1 1 1 0 0 0 1 0	disp	
LOOPZ/LOOPE = Loop while zero/equal	1 1 1 0 0 0 0 1	disp	
LOOPNZ/LOOPNE = Loop while not zero/equal	1 1 1 0 0 0 0 0	disp	
JCXZ = Jump on CX zero	1 1 1 0 0 0 1 1	disp	
INT = Interrupt:			
Type specified	1 1 0 0 1 1 0 1	type	
Type 3	11001100		
INTO = Interrupt on overflow	1 1 0 0 1 1 1 0		
IRET = Interrupt return	1 1 0 0 1 1 1 1		

PROCESSOR CONTROL

			_		_		_	_			_	_		_			 	 	 _		 	 	_
CLC = Clear carry	1	1	1	1	1	0	0	0	1										- {	i			
CMC = Complement carry	1	1	1	1	0	1	0	1												i			
STC = Set carry	1	1	1	1	1	0	0	1												ĺ			
CLD = Clear direction	1	1	1	1	1	1	0	0											ĺ	l			
STD = Set direction	1	1	1	1	1	1	0	1															
CLI = Clear interrupt	1	1	1	1	1	0	1	0											- [t			
STI = Set interrupt	1	1	1	1	1	0	1	1											ı	l			
HLT = Halt	1	1	1	1	0	1	0	0	1										- 1	ĺ			
WAIT = Wait	1	0	0	1	1	0	1	1											l	l			
ESC = Escape (to external device)	1	1	0	1	1	х	х	х	mod	d	×	×	×		r/ı	n			- {	1			
LOCK = Bus lock prefix	1	1	1	1	0	0	0	0											Ì	i			

CPU · MSM80C86RS/GS •

CONTROL TRANSFER

		_			_	_	_	_	_		_		_	_	_	_		_		_		_		_		_	_	_	_	_			_	_
CALL = Call:	1	7	6	5	4	3	2	1	0	7 6	5	4	3	2	1	0	7	6	5	4	. 3	3	2	1	0	7	6	3 !	5	4	3	2	1	0
Direct within segment	1	1	1	1	0	1	0	0	0		(disp	-lo	w						dis	p-hi	igh												
Indirect within segment	ì	1	1	1	1	1	1	1	1	mod	0	1	0		r/r	m																		
Direct intersegment		1	0	0	1	1	0	1	0		o	ffse	t-lo	wc					o	ffs	et-h	nigl	h											
	1								1			seg	-lov	v						seg	η-hi	gh												
Indirect intersegment		1	1	1	1	1	1	1	1	mod	0	1	1		r/r	m				•		•												
JMP = Unconditional Jump:						,																												
Direct within segment		1	1	1	0	1	0	0	1		(disp	o-lo	w						dis	p-hi	igh												
Direct within segment-short	}	1	1	1	0	1	0	1	1			ď	isp																					
Indirect within segment	1	1	1	1	1	1	1	1	1	mod	1	0	0		r/r	n																		
Direct intersegment		1	1	1	0	1	0	1	0		o	ffse	t-lo	wc		ļ			o	ffs	et-h	nigl	h											
	- 1								Į			seg	g-lo	w						seg	_j -hi	gh												
Indirect intersegment		1	1	1	1	1	1	1	1	mod	1	0	1		r/r	m						-												
RET = Return from CALL:																																		
Within segment	1	1	1	0	0	0	0	1	1																									
Within seg, adding immediate to SP		1	1	0	0	0	0	1	0		c	data	a-lo	w						dat	a-h	igh	ı											
Intersegment		1	1	0	0	1	0	1	1													-												
Intersegment adding immediate to SP		1	1	0	0	1	0	1	0		c	data	i-lo	w						dat	a-h	igh	١,											
									į								i																	

Footnotes:

```
AL = 8-bit accumulator
```

AX = 18-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value

Greater = more positive

Less = less positive (more negative) signed value

If d = 1 then "to" reg: If d = 0 then "from" reg.

If w = 1 then word instruction: If w = 0 then byte instruction

```
If mod = 11 then r/m is treated as a REG field
```

If mod = 00 then DISP = 0*, disp-low and disp-high are absent

If mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

If mod = 10 then DISP = disp-high: disp-low

If r/m = 000 then EA = (BX) + (SI) + DISP

If r/m = 001 then EA = (BX) + (DI) + DISP

If r/m = 010 then EA = (BP) + (SI) + DISP

If r/m = 011 then EA = (BP) + (DI) + DISP

If r/m = 100 then EA = (SI) + DISP If r/m = 101 then EA = (DI) + DISP

If r/m = 110 then EA = (BP) + DISP*

If r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

If s:w = 01 then 16 bits of immediate data form the operand

If s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand

If v = 0 then "count" = 1: If v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FLAG

SEGMENT OVERRIDE PREFIX

001 reg 110

REG is assigned according to the following table:

16-Bit	(w = 1)	8-Bit	(w = 0)	Segment
000	AX	000	AL	00 ES
001	CX	001	CL	01 CS
010	DX	010	DL	10 SS
011	BX	011	BL	11 DS
100	SP	100	AH	
101	BP	101	CH	
110	SI	110	DH	
111	DI	111	вн	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = x:x:x:x:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

^{*} except if mod = 00 and r/m = 110 then EA-disp-high: disp-low

OKI semiconductor

MSM80C88RS/GS

8-BIT CMOS MICROPROCESSOR

GENERAL DESCRIPTION

The MSM80C88 is a internal 16-bit CPU with 8-bit interface implemented in Sillicon Gate CMOS technology. It is designed with same processing speed as the NMOS8088 but with considerably less power consumption.


The processor has attributes of both 8- and 16-bit microprocessor. It is directly compatible with MSM80C86 software and MSM80C85A hardware and peripherals.

FEATURES


- 8-Bit Data Bus Interface
- 16-Bit Internal Architecture
- 1 Mbyte Direct Addressable Memory Space
- Software Compatible with MSM80C86
- Internal 14 Word by 16-bit Register Set
- 24 Operand Addressing Modes

- Bit, Byte, Word and String Operations
- 8 and 16-bit Signed and Unsigned Arithmetic Operation
- 5 MHz Clock Rate
- Low Power Dissipation (MAX 55 mA)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

		Lin	nits		
Parameter	Symbol	MSM80C88RS	MSM80C88GS	Unit	Conditions
Power Supply Voltage	v _{cc}	-0.5	~ +7	V	
Input Voltage	VIN	− 0.5 ~ \	/ _{CC} +0.5	V	With respect to GND
Output Voltage	Vout	-0.5 ~ \	/ _{CC} +0.5	٧	
Storage Temperature	Tstg	–65 ∕	~ 150	°C	-
Power Dissipation	PD	1.0	0.7	w	Ta = 25° C

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Power Supply Voltage	vcc	3 ~ 6	٧
Operating Temperature	T _{OP}	-40 ~ 85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	TYP	MAX	Unit
Power Supply Voltage	Vcc	4.5	5.0	5.5	V
Operating Temperature	TOP	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.5		+0.8	V
	(*1)	V _{CC} -0.8		V _{CC} +0.5	V
"H" Input Voltage	V _{IH} (*2)	3.0		V _{CC} +0.5	V
	(*3)	2.2	,	V _{CC} +0.5	V

^{*1} Only CLK, *2 Reset & Ready, *3 Except CLK, Reset and Ready

DC CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
"L" Output Voltage	VOL			0.4	V	I _{OL} = 2.5mA
"H" Output Voltage	Voн	3.0 V _{CC} -0.4			v	$\frac{I_{OH} = -2.5 \text{ mA}}{I_{OH} = -100 \mu\text{A}}$
Input Leak Current	1 _{L1}	-1.0		+1.0	μΑ	$0 \le V_1 \le V_{CC}$
Output Leak Current	ILO	-10		+10	μΑ	$0 \le V_O \le V_{CC}$
Operating Supply Current	'cc			55	mA	TCLCL=200NS, Ta=25°C C _L = 0pF, at Reset
Input Capacitance	C _{in}			5	pF	*4
Output Capacitance	C _{out}		-	15	pF	*4
I/O Capacitance	C _{I/O}			20	pF	*4

^{*4.}Test Conditions: a) Freq = 1 MHz.

b) Unmeasured Pins at GND.

c) V_{in} at 5.0V or GND.

A.C. CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Minimum Mode System Timing Requirements

Parameter Symbol MIN MAX Unit **CLK Cycle Period** 200 500 TCLCL NS **CLK Low Time TCLCH** 118 NS CLK High Time TCHCL 65 NS CLK Rise Time (From 1.0V to 3.5V) TCH1CH2 10 NS CLK Fall Time (From 3.5V to 1.0V) 10 TCL2CL1 NS Data in Setup Time TDVCL 30 NS Data in Hold Time **TCLDX** 10 NS RDY Setup Time into MSM 82C84A (See Notes 1, 2) TR1VCL 35 NS RDY Hold Time into MSM 82C84A (See Notes 1, 2) TCLR1X 0 NS READY Setup Time into MSM 80C88 TRYHCH NS 110 READY Hold Time into MSM 80C88 **TCHRYX** 30 NS READY Inactive to CLK (See Note 3) TRYLCL -8 NS **HOLD Setup Time** THVCH 35 NS INTR, NMI, TEST Setup Time (See Note 2) TINVCE 30 NS Input Rise Time (Except CLK) (From 0.8V to 2.2V) NS TILIH 15 Input Fall Time (Except CLK) (From 2.2V to 0.8V) TIHIL 15 NS

Timing Responses

Parameter	Symbol	MIN	MAX	Unit
Address Valid Delay	TCLAV	10	110	NS
Address Hold Time	TCLAX	10		NS
Address Float Delay	TCLAZ	TCLAX	80	NS
ALE Width	TLHLL	TCLCH-20		NS
ALE Active Delay	TCLLH		80	NS
ALE Inactive Delay	TCHLL		85	NS
Address Hold Time to ALE Inactive	TLLAX	TCHCL-10		NS
Data Valid Delay	TCLDV	10	110	NS
Data Hold Time	TCHDX	10		NS
Data Hold Time after WR	TWHDX	TCLCH-30		NS
Control Active Delay 1	TCVCTV	10	110	NS
Control Active Delay 2	TCHCTV	10	110	NS
Control Inactive Delay	TCVCTX	10	110	NS
Address Float to RD Active	TAZRL	0		NS
RD Active Delay	TCLRL	10	165	NS
RD Inactive Delay	TCLRH	10	150	NS
RD Inactive to Next Address Active	TRHAV	TCLCL-45	ļ	NS
HLDA Valid Delay	TCLHAV	10	160	NS
RD Width	TRLRH	2TCLCL-75		NS
WR Width	TWLWH	2TCLCL-60		NS
Address Valid to ALE Low	TAVAL	TCLCH-60		NS
Output Rise Time (From 0.8V to 2.2V)	TOLOH		20	NS
Output Fall Time (From 2.2V to 0.8V)	TOHOL		15	NS

NOTES: 1. Signals at MSM 82C84A shown for reference only.

- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8ns into T3)

Max. mode system (Using MSM 82C88 Bus Controller) Timing Requirement

Parameter	Symbol	MIN	MAX	Unit
CLK Cycle Period	TCLCL	200	500	NS
CLK Low Time	TCLCH	118		NS
CLK High Time	TCHCL	65		NS
CLK Rise Time (From 1.0V to 3.5V)	TCH1CH2		10	NS
CLK Fall Time (From 3.5V to 1.0V)	TCL2CL1		10	NS
Data in Setup Time	TDVCL	30		NS
Data in Hold Time	TCLDX	10		NS
RDY Setup Time into MSM 82C84A (See Notes 1, 2)	TR1VCL	35		NS
RDY Hold Time into MSM 82C84A (See Notes 1, 2)	TCLR1X	0		NS
READY Setup Time into MSM 80C88	TRYHCH	110		NS
READY Hold Time into MSM 80C88	TCHRYX	30		NS
READY Inactive to CLK (See Note 3)	TRYLCL	-8		NS
Setup Time for Recognition (NM1, INTR, TEST) (See Note 2)	TINVCH	30		NS
RQ/GT Setup Time	TGVCH	30		NS
RQ Hold Time into MSM 80C88	TCHGX	40		NS
Input Rise Time (Except CLK) (From 0.8V to 2.2V)	TILIH		15	NS
Input Fall Time (Except CLK) (From 2.2V to 0.8V)	TIHIL		15	NS

Timing Responses

Parameter	Symbol	MIN	MAX	Unit
Command Active Delay (See Note 1)	TCLML	5	45	NS
Command Inactive Delay (See Note 1)	TCLMH	5	35	NS
READY Active to Status Passive (See Note 4)	TRYHSH		110	NS
Status Active Delay	TCHSV	10	110	NS
Status Inactive Delay	TCLSH	10	130	NS
Address Valid Delay	TCLAV	10	110	NS
Address Hold Time	TCLAX	10		NS
Address Float Delay	TCLAZ	TCLAX	80	NS
Status Valid to ALE High (See Note 1)	TSVLH	-	35	· NS
Status Valid to MCE High (See Note 1)	TSVMCH		35	NS
CLK Low to ALE Valid (See Note 1)	TCLLH	1	35	NS
CLK Low to MCE High (See Note 1)	TCLMCH		35	NS
ALE Inactive Delay (See Note 1)	TCHLL	4	35	NS
MCE Inactive Delay (See Note 1)	TCLMCL		35	NS
Data Valid Delay	TCLDV	10	110	NS
Data Hold Time	TCHDX	10		NS
Control Active Delay (See Note 1)	TCVNV	5	45	NS
Control Inactive Delay (See Note 1)	TCVNX	5	45	NS
Address Float to RD Active	TAZRL	0		NS
RD Active Delay	TCLRL	10	165	NS
RD Inactive Delay	TCLRH	10	150	NS
RD Inactive to Next Address Active	TRHAV	TCLCL-45		NS
Direction Control Active Delay (See Note 1)	TCHDTL		50	NS
Direction Control Inactive Delay (See Note 1)	TCHDTH		35	NS
GT Active Delay	TCLGL	0	85	NS
GT Inactive Delay	TCLGH	0	85	NS
RD Width	TRLRH	2TCLCL-75		NS
Output Rise Time (From 0.8V to 2.2V)	TOLOH		20	NS
Output Fall Time (From 2.2V to 0.8V)	TOHOL		15	NS


NOTES: 1. Signal at MSM 82C84A and MSM82C88 shown for reference only.

- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8ns into T3)
- 4. Applies only to T3 and wait states.

A.C. TESTING INPUT, OUTPUT WAVEFORM


A.C. TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "" AND 0.45V FOR A LOGIC "O" TIMING MEASUREMENTS ARE 1.5V FOR BOTH A LOGIC "1" AND "0"

A.C. TESTING LOAD CIRCUIT




TIMING CHART

Minimum Mode




Minimum Mode (Continued)




NOTES:

- 1. All signals switch between VOH and VOL unless otherwise specified.
- 2. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- 3. Two INTA cycles run back-to-back. The MSM 80C88 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control signals shown for second INTA cycle.
- 4. Signals at MSM 82C84A shown for reference only.
- 5. All timing measurements are made at 1.5V unless otherwise noted.






Maximum Mode (Continued)




NOTES:

- 1. All signals switch between v_{OH} and v_{OL} unless otherwise specified.
- 2. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycle.
- Two INTA cycles run back-to-back. The MSM 80C88 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signal at MSM 82C84A and MSM82C88 shown for reference only.
- The issuance of the MSM 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high MSM 82C88 CEN.
- 7. All timing measurements are made at 1.5V unless otherwise noted.
- 8. Status inactive in state just prior to T4.


Asynchronous Signal Recognition




Bus Lock Signal Timing (Maximum Mode Only)




Reset Timing



Request/Grant Sequence Timing (Maximum Mode Only)



Hold/Hold Acknowledge Timing (Minimum Mode Only)



PIN DESCRIPTION

AD0_AD7

ADDRESS DATA BUS: Input/Output

These lines are multiplexed address and data bus.

These are address bus at T1 cycle and data bus at T2. T3. TW and T4 cycle.

These lines are high impedance during interrupt acknowledge and hold acknowledge.

A8-A15

ADDRESS BUS: Output

These lines are address bus of bit 8 thru 15 at all cycles

These lines do not have to be latch by ALE signal. These lines are high impedance during interrupt acknowledge and hold acknowledge.

A16/S3, A17/S4, A18/S5, A19/S6

ADDRESS/STATUS: Output

These are four most significant address at T1 cycle. Accessing I/O port address, these are low at T1 Cycle.

These lines are Status lines at T2, T3, TW and T4 Cycle.

S5 indicate interrupt enable Flag.

S3 and S4 are encoded as shown.

S3	S4	Characteristics
0	0	Alternate Data
1	0	Stack
0	1	Code or None
1	1	Data

These lines are high impedance during hold acknowledge.

RD

READ: Output

This line indicates that CPU is memory or I/O read cycle.

This line is read strobe signal when CPU read data from memory or I/O device.

This line is active low.

This line is high impedance during hold acknowledge.

READY

READY: Input

This line indicates to CPU that addressed memory or I/O device is ready to read or write.

This line is active high.

If the setup and hold time is out of specification illegal operation will occur.

INTR

INTERRUPT REQUEST: Input

This line is level triggered interrupt request signal which is sampled during the last clock cycle of instruction and string manipulation.

It can be internally masked by software.

This signal is active high and internally synchronized.

TEST

TEST: Input

This line is examined by "WAIT" instruction.
When TEST is high, CPU enter idle cycle.
When TEST is low, CPU exit idle cycle.

IMN

NON MASKABLE INTERRUPT: Input

This line causes type 2 interrupt.

NMI is not maskable.

This signal is internally synchronized and needs 2 clock cycles pulse width.

RESET

RESET: Input

This signal causes CPU to initialize immediately. This signal is active high and must be at least four clock cycles.

CLK

CLOCK: Input

This signal provide the basic timing for internal circuit.

MN/MX

MINIMUM/MAXIMUM: Input

This signal selects CPU's operate mode.

When $\ensuremath{V_{CC}}$ is connected. CPU operates minimum mode.

When GND is connected. CPU operates maximum mode.

٧cc

Vcc

+3-+6 V supplied.

GND

GROUND:

The following pin function descriptions are maximum mode only.

Other pin functions are already described.

\$0, \$1, \$2

STATUS: Output

These lines indicate bus status and they are used by the MSM82C88 Bus Controller to generate all memory and I/O access control signals.

These lines are high impedance during hold

acknowledge.

These status lines are encoded as shown.

<u>82</u>	<u>81</u>	SO	Characteristics
0 (LOW)	0	0	Interrupt acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O Port
0	1	1	Halt
1 (HIGH)	0	0	Code Access
1	0	1	Read Memory
1	1	0	Write Memory
1	1	1	Passive

RQ/GTO

REQUEST/GRANT: Input/Output

These lines are used for Bus Request from other device and Bus GRANT to other device.

These lines are bidirectional and active low.

LOCK

LOCK: Output

This line is active low.

When this line is low, other device could not gain control of the bus.

This line is high impedance during hold acknowledge.

__._

QS0/QS1

QUEUE STATUS: Output

These lines are Queue Status that indicate internal instruction queue status.

QS1	QS0	Characteristics
0 (LOW)	0	No Operation
0	1	First Byte of Op Code from Queue
1 (HIGH)	0	Empty the Queue
1	1	Subsequent Byte from Queue

The following pin function descriptions are minimum mode only. Other pin functions are already described.

IO/M

STATUS: Output

This line selects memory address space or I/O address space.

When this line is low. CPU select memory address space and when it is high. CPU select I/O address space.

This line is high impedance during hold acknowledge.

WR

WRITE: Output

This line indicates that CPU is memory or I/O write cycle.

This line is write strobe signal when CPU write data to memory or I/O device.

This line is active low.

This line is high impedance during hold acknowledge.

INTA

INTERRUPT ACKNOWLEDGE: Output

This line is read strobe signal for interrupt acknowledge cycle.

This line is active low.

ALE

ADDRESS LATCH ENABLE: Output

This line is used for latching address into MSM82C12 address latch. It is positive pulse and trailing edge is used to strobe the address. This line is never floated.

DT/R

DATA TRANSMIT/RECEIVE: Output

This line is used for control a direction of bus transceiver.

When this line is high. CPU transmit data, and when it is low. CPU receive data.

This line is high impedance during hold acknowledge:

DEN

DATA ENABLE: Output

This line is used for control an output enable of bus transceiver.

This line is active low. This line is high impedance during hold acknowledge.

HOLD

HOLD REQUEST: Input

This line is used for Bus Request from other device.

This line is active high.

HLDA

HOLD ACKNOWLEDGE: Output

This line is used for Bus Grant to other device.

This line is active high.

SSO

STATUS: Output

This line is logically equivalent to $\overline{\mathbf{50}}$ in the maximum mode.

FUNCTIONAL DESCRIPTION

GENERAL OPERATION

The internal function of MSM80C88 consist of Bus Interface Unit (BIU) and Execution Unit (EU). These units operate mutually but perform as separate processor.

BIU performs instruction fetch and queueing, operand fetch, DATA read and write address relocation and basic bus control. By instruction pre-fetch while waiting for decoding and execution of instruction. CPU's performance is increased. Up to 4-bytes of instruction stream can be queued.

EU receives pre-fetched instructions from BIU queue, decodes and executes instruction and provided un-relocated operand address to BIU.


MEMORY ORGANIZATION

MSM80C88 has 20-bit address to memory. Each address has 8-bit data width. Memory is organized 00000H to FFFFFH and is logically divided four segment, code, data, extra data and stack segment. Each segment contain up to 64 Kbytes and locate on 16-byte boundary. (Fig. 3a)


All memory references are made relative to segment register which is according to select rule. Memory location FFFF0H is start address after reset and 00000H through 003FFH are reserved for interrupt pointer, where 256 types interrupt pointer are there.

Each interrupt type has 4-byte pointer element consist of 16-bit segment address and 16-bit offset address.

Memory Organization



Reserved Memory Locations



Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

MINIMUM AND MAXIMUM MODES

MSM80C88 has two system mode: minimum and maximum mode, As using maximum ode, it is easy to organize multi-CPU system with MSM82C88 Bus Controller which general bus control signal generate.

As using minimum mode, it is easy to organize simple system by generating bus control signal itself. MN/ \overline{MX} is mode select pin. Definition of 24–31, 34 pin changes depend on the MN/ \overline{MX} pin.

BUS OPERATION

MSM80C88 has a time multiplexed address and data bus. If non-multiplexed bus is desired for system, it is only to add the address latch.

CPU bus cycle consists of at least four clock cycles. T1, T2, T3 and T4. (Fig. 4) $\,$

The address output occurs during T1 and data transfer occurs during T3 and T4. T2 is used for changing the direction of the bus at read operation. When the device which is accessed by CPU is not ready to data transfer and send to CPU "NOT READY". TW cycles are inserted between T3 and T4.

When bus cycle is not needed. T1 cycles are inserted between nus cycles for internal execution. At T1 cycle ALE signal is output from CPU or MSM82C88 depending in MN/MX. At the trailing edge of ALE, a valid address may be latched. Status bits S0, S1 and S2 are used in maximum mode, by the bus controller to recognize the type of bus operation according to the following table.

<u>52</u>	S1	sõ	Characteristics
0 (LOW)	0	0	Interrupt acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S6 are multiplexed with A16—A19, and therefore there are valid during T2 through T4. S3 and S4 indicate which segment register was selected on the bus cycle, according to the following table.

S4	S3	Characteristics
0 (LOW)	0	Alternate Data (Extra Segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data


\$5 indicates interrupt enable Flag.

I/O ADDRESSING

MSM80C88 has 64 Kbyte I/O. When CPU accesses I/O device, address A0-A15 are same format as a memory access, and A16-A19 are low.

I/O ports address are same as memory.

Basic System Timing



EXTERNAL INTERFACE

RESET

CPU initialization is executed by RESET pin. MSM80C88's RESET High signal is required for greater than 4 clock cycles.

Rising edge of RESET terminate present operation immediately. Falling edge of RESET triggered internal reset sequence for approximately 10 clock cycles. After internal reset sequence is done, normal operation begin from absolute location FFFFOH.

INTERRUPT OPERATIONS

Interrupt operation is classified as software or hardware and hardware interrupt is classified as non-maskable or maskable.

Interrupt causes to a new program location which is defined interrupt pointer table, according to interrupt type. Absolute location 00000H through 003FFH is reserved for interrupt pointer table. Interrupt pointer table consist of 256-element, and each element is 4 bytes in size and corresponds to an 8 bit type number which is sent from interrupt request device during interrupt acknowledge cycle.

NON-MASKABLE INTERRUPT (NMI)

MSM80C88 has Non-maskable Interrupt (NM1) which is higher priority than maskable interrupt request (INTR).

NMI request pulse width need minimum 2 clock cycles. NMI will be serviced at the end of the current instruction or between string manipulation.

MASKABLE INTERRUPT (INTR)

MSM80C88 provides an another interrupt request (INTR) which can be masked by software. INTR is level triggered, so it must be hold until interrupt request is acknowledged.

INTR will be serviced at the end of the current instruction or between string manipulation.

INTERRUPT ACKNOWLEDGE

During the interrupt acknowledge sequence, further interrupts are disabled. Interrupt enable bit is reset by any interrupt, after Flag register is automatically pushed onto the stack. During acknowledge sequence. CPU emits the lock signal from T2 of first bus cycle to T2 of second bus cycle. At second bus cycle, byte is fetched from external device as a vector which identified the type of interrupt, and this vector is multiplied by four and used as a interrupt pointer address (INTR only).

The Interrupt Return (IRET) instruction includes a Flag pop operation which returns the original interrupt enable bit when it restores the Flag.

HAI T

When Halt instruction is executed, CPU enter Halt state. Interrupt request or RESET will force the MSM80C88 out of the Halt state.

SYSTEM TIMING-MINIMUM MODE


Bus cycle begins T1 with ALE signal. The trailing edge of ALE is used to latch the address. From T1 to T4 the $10/\overline{M}$ signal indicates a memory or I/O operation. From T2 to T4, the address data bus change address bus to data bus.

The read (\overline{RD}) , write (\overline{WR}) , interrupt acknowledge (\overline{INTA}) signal causes the addressed device to enable data bus. These signal becomes active at beginning of T2 and inactive at beginning of T4.

SYSTEM TIMING-MAXIMUM MODE

At maximum mode, MSM82C88 Bus Controller is added to system. CPU sends status information to Bus Controller. Bus timing signals are generated by Bus Controller. Bus timing is almost same as minimum mode.

Interrupt Acknowledge Sequence



CPU · MSM80C88RS/GS

DATA TRANSFER

MOV = Move:				5	4	3		-	7 6	5	4	3		0	7	6	5	4	. 3	3 :	2	1	0	7	6	5	4	3	2	1	0
Register/memory to/from register	1	1	0	0.	0		0 d		1		reg		r/m	- 1									ì								
Immediate to register/memory		1	1	0	0	0	1 1	W	mod	0	0	0	r/m	ļ			(data									dat	a if	w	= 1	
Immediate to register	- 1	•	-	•		w	reg				ata			ı						if	w =	- 1	-								
Memory to accumulator			•	1	0	0	0 0					-low							r-hi				l								
Accumulator to memory	i		0		-	0	-					-low					а	ddr	r-hi	gh											
Register/memory to segment register		•	-	-	-		1 1	-			re	~	r/m	- 1									1								
Segment register to register/memory		1.	0	0	0	1	1 0	0	mod	0	re	g	r/m										ĺ								
PUSH = Push:	l																														
Register/memory		1	1	1	1	1	1 1	1	mod	1	1	0	r/m																		
Register		•	•	-		0	reg							1									- {								
Segment register		0	0	0	reg		1 1	0																							
POP = Pop:																															
Register/memory	ı	1	0	0	0	1	1 1	1	mod	0	0	0	r/m																		
Register	- 1	0	1	0	1	1	reg							- 1									- }								
Segment register		0	0	0	reg		1 1	1																							
XCHG = Exchange:																															
Register/memory with register		1	0	0	0	0	1 1	W	mod	r	reg		r/m										- 1								
Register with accumulator	ı	1	0	0	1 "	0	reg																Ì								
IN = Input from:																										2					
Fixed port		1	1	1	0	0	1 0	W			ро	rt																			
Variable port		1	1	1	0	1	1 0	W																							
OUT = Output to:																															
Fixed port	1	1	1	1	0	0	1 1	W	1		ро	rt											Í								
Variable port		1	1	1	0	1	1 1	W	1																						
XLAT = Translate byte to AL		1	1	0	1	0	1 1	1	l														- 1								
LEA = Load EA to register		1	0	0	0	1	1 0	1	mod	r	reg		r/m										1								
LDS = Load pointer to DS		1		-	-	-	1 0		mod		reg		r/m																		
LES = Load pointer to ES	- 1	•		-	-	0	1 0	_	mod	r	reg		r/m										1								
LAHF = Load AH with flags		-	_	•	1	1	1 1	1																							
SAHF = Store AH into flags		-	-	-	1	1	1 1	_						ļ									ļ								
PUSHF = Push flags			-	0	1	1	1 0							1									Ì								
POPF = Pop flags		1	0	0	1	1	1 0	1																							

ARITHMETIC

ADD = Add:			_			_		\neg		_				· •	
		_	_	_	_	_							,		
Reg./memory with register to either		0	-	0				- 1	mod	_		reg	r/m		1
Immediate to register/memory Immediate to accumulator	1	0	-	-	0	-	s O	w	mod	U	-	0	r/m	data data if w = 1	data if s:w = 01
Immediate to accumulator	U	U	U	U	U	'	U	W			da	ta		data if w = 1	
ADC = Add with carry:								İ							
Reg./memory with register to either	0	0	0	1	0	0	d	w	mod			reg	r/m		
Immediate to register/memory	1	0	0	0	0	0	s	w	mod	0	1	0	r/m	data	data if s:w = 01
Immediate to accumulator	0	0	0	1	0	1	0	w			da	ta		data if w = 1	
INC = Increment:															
Register/memory	1	1	1	1	1	1	1	w	mod	0	0	0	r/m		
Register	0	1	0	0	0	-	reg								
AAA = ASCII adjust for add	0	0	1	1	0	1	1	1					1		
DAA = Decimal adjust for add	0	0	1	0	0	1	1	1							
SUB = subtract:															
Reg./memory and register to either	0	0	1	0	1	0	d	w	mod			reg	r/m		
Immediate from register/memory	1	0	0	0	0	0	s	w	mod	1	0	1	r/m	data	data if s:w = 01
Immediate from accumulator	0	0	1	0	1	1	0	w			da	ta		data if w = 1	
SBB = Subtract with borrow:															
Reg./memory and register to either	0	0	0	1	1	0	d	w	mod			reg	r/m		
Immediate from register/memory	1	0	0	0	0	0	s	w	mod	0	1	1	r/m	data	data if s:w = 01
Immediate from accumulator	0	0	0	1	1	1	0	w			da	ta		data if w = 1	
DEC = Decrement:															
Register/memory	1	1	1	1	1	1	1	w	mod	0	0	1	r/m		
Register	0	-	0	-			reg	ı							
NEG = Change sign	1	1	1	1	0	1	1	w	mod	0	1	1	r/m		
CMP = Compare:															
Register/memory and register	0	О	. 1	1	1	0	d	w	mod			reg	r/m		
Immediate with register/memory	1	0	0	0	0	0	s	w	mod	1	1	-	r/m	data	data if s:w = 01
Immediate with accumulator	0	0	1	1	1	1	0	w			dat	a		data if w = 1	
AAS = ASCII adjust for subtract	0	0	1	1	1	1	1	1							

Ę
C
:
ջ
₹α
ξ
8
ġ
G
•

DAS = Decimal adjust for subtract	0 0 1 0 1 1 1 1
MUL = Multiply (unsigned)	1 1 1 1 0 1 1 w mod 1 0 0 r/m
IMUL = Integer multiply (signed)	1 1 1 1 0 1 1 w mod 1 0 1 r/m
AAM = ASCII adjust for multiply	1 1 0 1 0 1 0 0 0 0 0 1 0 1 0
DIV = Divide (unsigned)	1 1 1 1 0 1 1 w mod 1 1 0 r/m
IDIV = Integer divide (signed)	1 1 1 1 0 1 1 w mod 1 1 1 r/m
AAD = ASCII adjust for divide	1 1 0 1 0 1 0 1 0 0 0 1 0 1 0
CBW = Convert byte to word	1 0 0 1 1 0 0 0
CWD = Convert word to double word	1 0 0 1 1 0 0 1

LOGIC

	_								_					
1	1	1	1	0	1	1	w	mod	0	1	0	r/m		
1	1	0	1	0	0	٧	w	mod	1	0	0	r/m		
1	1	0	1	0	0	٧	w	mod	1	0	1	r/m		
1	1	0	1	0	0	٧	w	mod	1	1	1	r/m		
1	1	0	1	0	0	٧	w	mod	0	0	0	r/m		
1	1	0	1	0	0	٧	w	mod	0	0	1	r/m		
1	1	0	1	0	0	٧	w	mod	0	1	0	r/m		
1	1	0	1	0	0	٧	w	mod	0	1	1	r/m		
0	0	1	0	0	0	d	w	mod			reg	r/m		
1	0	0	0	0	0	0	w	mod	1		-	r/m	data	data if w = 1
0	0	1	0	0	1	0	w			d	lata		data if w = 1	
1	0	0	0	0	1	0	w	mod			req	r/m		
1	1	1	1	0	1	1	w	mod	0	0	ō	r/m	data	data if w = 1
1	0	1	0	1	0	0	w			d	lata		data if w = 1	
0	0	0	0	1	0	d	w	mod			rea	r/m		
1	0	ō	0	0	0				0		-		data	data if w = 1
0						-				-	lata	.,	data if w = 1	
													. 	
0	0	1	1	0	0	d	w	mod			req	r/m		
1	0	0	0	0	0	0	w	mod	1		-	r/m	data	data if w = 1
0	0	1	1	0	1	0	w			d	lata		data if w = 1	
	1 1 1 1 1 1 1 1 0 1 0 1 0 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 0 1 1 0 0 0 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0	1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 0 0 0 0 0 1 0 1 0 1 0 1 0 0 0 1 1 1 1	1 1 0 1 0 1 1 0 0 0 0 0 1 0 0 1 1 1 1 1 0 1 0 0 0 0 1 1 1 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1 1 1 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1 1 0 0 0 0 0	1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0	1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 v 1 1 0 1 0 0 0 d 1 0 0 0 0 1 0 1 1 1 1 1 0 1 1 1 0 1 0 1	1 1 0 1 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 v w 1 1 0 1 0 0 0 d w 1 0 0 0 0 1 0 w 1 1 1 1 1 0 1 1 w 1 0 1 0 1 0 0 w 0 0 0 0 1 0 0 w 0 0 0 0 1 0 0 w 0 0 0 0 1 1 0 w 1 0 0 0 0 0 0 0 w 0 0 0 0 1 1 0 w 1 0 0 0 0 0 0 0 w 0 0 0 0 1 1 0 w	1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 v w mod 1 1 0 1 0 0 0 w mod 1 1 0 0 0 0 1 0 w mod 1 1 1 1 1 0 1 1 w mod 1 1 1 1 1 0 1 1 w mod 1 0 0 0 0 1 0 w mod 1 0 0 0 0 0 0 w mod 1 0 0 0 0 0 0 w mod 1 0 0 0 0 0 0 w mod 1 0 0 0 0 0 0 w mod 1 0 0 0 0 0 0 w mod 0 0 0 1 1 0 w mod 1 0 0 0 0 0 0 w mod 0 0 0 0 0 0 w mod	1 1 0 1 0 0 v w mod 1 1 1 0 1 0 1 0 0 v w mod 1 1 1 0 1 0 1 0 0 v w mod 1 1 1 0 1 0 0 0 v w mod 0 1 1 0 1 0 0 v w mod 0 1 1 0 1 0 0 v w mod 0 1 1 0 1 0 0 v w mod 0 1 1 0 1 0 0 v w mod 0 1 1 0 1 0 0 v w mod 0 1 1 0 1 0 0 0 w mod 0 1 1 0 0 0 0 1 0 w mod 1 1 0 0 0 0 1 0 w mod 1 1 0 1 0 1 0 0 w mod 0 1 1 1 0 1 0 0 w mod 0 1 0 0 0 0 1 0 w mod 0 1 0 0 0 0 0 0 w mod 0 1 0 0 0 0 0 0 w mod 0 0 0 0 0 1 0 w mod 0 0 0 0 0 0 0 0 w mod 0	1 1 0 1 0 0 v w mod 1 0 1 1 0 1 0 1 0 0 v w mod 1 0 1 1 0 1 0 1 0 0 v w mod 1 1 1 1 0 1 0 1 0 0 v w mod 1 1 1 1 0 1 0 0 v w mod 0 0 1 1 0 1 0 0 v w mod 0 1 1 1 0 1 0 0 v w mod 0 1 1 1 0 1 0 0 v w mod 0 1 1 1 0 1 0 0 v w mod 0 1 1 1 0 1 0 0 v w mod 0 1 1 1 0 1 0 0 v w mod 0 1 1 1 0 1 0 0 0 w mod 1 0 0 0 1 0 0 1 0 w mod 1 0 1 1 1 1 1 0 1 1 w mod 0 0 1 1 1 1 1 0 1 1 w mod 0 0 1 0 0 0 0 1 0 w mod 0 0 0 0 0 0 1 0 w mod 0 0 0 0 0 0 1 0 w mod 0 0 0 0 0 0 0 0 w mod 0 0 0 0 0 0 0 1 1 0 w mod 0 0 0 0 0 0 1 1 0 w mod 0 0 0 0 0 0 0 0 0 w mod 1 1	1 1 0 1 0 0 v w mod 1 0 0 1 1 0 0 1 0 0 v w mod 1 0 1 1 1 0 1 0 0 v w mod 1 1 1 1 1 0 1 0 0 v w mod 0 0 0 1 1 0 1 0 0 v w mod 0 0 1 1 1 0 1 0 0 v w mod 0 0 1 1 1 0 1 0 0 v w mod 0 1 1 1 1 0 1 0 0 v w mod 0 1 1 1 1 0 1 0 0 v w mod 0 1 1 0 0 1 0 0 0 0 0 w mod 0 1 1 0 0 0 1 0 0 0 1 0 w mod 0 0 0 1 1 1 0 0 0 0 w mod 0 0 0 1 1 1 0 0 0 0 0 w mod 0 0 0 1 0 0 0 0 0 0 0 w mod 0 0 0 1 0 0 0 0 1 0 w mod 0 0 0 1 0 0 0 0 0 0 0 w mod 0 0 0 1 0 0 0 0 0 0 0 w mod 0 0 0 1 0 0 0 0 0 0 0 w mod 0 0 1 0 0 0 0 0 1 0 w mod 0 0 0 1 0 0 0 0 0 0 0 w mod 0 0 1 0 0 0 0 0 0 0 0 w mod 0 0 1 0 0 0 0 0 0 0 0 w mod 0 0 1 0 0 0 0 0 0 0 0 w mod 0 0 1	1 1 0 1 0 0 v w mod 1 0 0 r/m 1 1 0 1 0 1 0 0 v w mod 1 0 1 r/m 1 1 0 1 0 1 0 0 v w mod 1 1 1 r/m 1 1 0 1 0 0 v w mod 0 0 0 r/m 1 1 0 1 0 0 v w mod 0 0 1 r/m 1 1 0 1 0 0 v w mod 0 1 0 r/m 1 1 0 1 0 0 v w mod 0 1 0 r/m 1 1 0 1 0 0 v w mod 0 1 0 r/m 1 1 0 1 0 0 v w mod 0 1 0 r/m 1 1 0 0 0 0 0 0 0 w mod 0 1 1 r/m 0 0 1 0 0 0 1 0 w mod reg r/m 1 0 0 0 0 1 0 w mod 0 0 0 r/m 1 1 1 1 0 1 0 w mod 0 0 0 r/m 1 0 0 0 0 1 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod 0 0 1 r/m 0 0 0 1 1 0 0 w mod reg r/m 1 0 0 0 0 0 1 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod 0 0 1 r/m 0 0 0 1 1 0 0 d w mod reg r/m 1 0 0 0 0 0 0 0 w mod 0 0 1 r/m 0 0 0 1 1 0 0 d w mod reg r/m 1 0 0 0 0 0 0 0 w mod 0 1 1 0 r/m	1 1 0 1 0 0 v w mod 1 0 0 r/m 1 1 0 1 0 0 v w mod 1 0 1 r/m 1 1 0 1 0 0 v w mod 1 1 1 r/m 1 1 0 1 0 0 v w mod 0 0 0 r/m 1 1 0 1 0 0 v w mod 0 0 1 r/m 1 1 0 1 0 0 v w mod 0 1 0 r/m 1 1 0 1 0 0 v w mod 0 1 0 r/m 1 1 0 1 0 0 v w mod 0 1 1 r/m 1 1 0 1 0 0 v w mod 0 1 1 r/m 1 1 0 1 0 0 v w mod 0 1 1 r/m 1 1 0 1 0 0 v w mod 0 1 1 r/m 1 0 0 0 0 1 0 w mod 1 0 0 r/m 1 1 0 1 0 0 0 w mod 1 0 0 r/m 1 1 1 1 1 0 1 1 w mod 0 0 0 r/m 1 1 1 1 1 0 1 1 w mod 0 0 0 r/m 1 1 0 1 0 1 0 0 w mod reg r/m 1 1 1 1 0 1 0 0 w mod reg r/m 1 0 0 0 0 1 0 0 w mod reg r/m 1 0 1 0 1 0 0 w mod reg r/m 1 0 1 0 1 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m 1 0 0 0 0 0 0 0 0 w mod reg r/m

STRING MANIPULATION

REP = Repeat	1 1 1	1 0 0 1 z	
MOVS = Move byte/word	1 0 1	1 0 0 1 0 w	
CMPS = Compare byte/word	1 0 1	0 0 1 1 w	
SCAS = Scan byte/word	1 0 1	0 1 1 1 w	
LODS = Load byte/word to AL/AX	1 0 1	1 0 1 1 0 w	
STOS = Store byte/word from AL/AX	1 0 1	10101 w	

CJMP = Conditional JMP		
JE/JZ = Jump on equal/zero	0 1 1 1 0 1 0 0	disp
JZ/JNGE = Jump on less/not greater or equal	0 1 1 1 1 1 0 0	disp
JLE/JNG = Jump on less or equal/not greater	0 1 1 1 1 1 0	disp
JB/JNAE = Jump on below/not above or equal	0 1 1 1 0 0 1 0	disp
JBE/JNA = Jump on below or equal/not above	0 1 1 1 0 1 1 0	disp
JP/JPE = Jump on parity/parity even	0 1 1 1 1 0 1 0	disp
JO = Jump on over flow	0 1 1 1 0 0 0 0	disp
JS = Jump on sign	0 1 1 1 1 0 0 0	disp
JNE/JNZ = Jump on not equal/not zero	0 1 1 1 0 1 0 1	disp
JNL/JGE = Jump on not less/greater or equal	0 1 1 1 1 1 0 1	disp
JNLE/JG = Jump on not less or equal/greater	0 1 1 1 1 1 1	disp
JNB/JAE = Jump on not below/above or equal	0 1 1 1 0 0 1 1	disp
JNBE/JA = Jump on not below or equal/above	0 1 1 1 0 1 1 1	disp
JNP/JPO = Jump on not parity/parity odd	0 1 1 1 1 0 1 1	disp
JNO = Jump on not overflow	0 1 1 1 0 0 0 1	disp
JNS = Jump on not sign	0 1 1 1 1 0 0 1	disp
LOOP = Loop CX times	1 1 1 0 0 0 1 0	
LOOPZ/LOOPE = Loop while zero/equal	1 1 1 0 0 0 0 1	disp
LOOPNZ/LOOPNE = Loop while not zero/equal	1 1 1 0 0 0 0 0	disp
JCXZ = Jump on CX zero	1 1 1 0 0 0 1 1	disp
INT = Interrupt:		
Type specified	1 1 0 0 1 1 0 1	type
Type 3	1 1 0 0 1 1 0 0	
INTO = Interrupt on overflow	1 1 0 0 1 1 1 0	
IRET = Interrupt return	1 1 0 0 1 1 1 1	

PROCESSOR CONTROL

CLC = Clear carry	1		1 1	1	1	0	0	0								 T	 -	
CMC = Complement carry	1		1 1	1	C) 1	0) 1										
STC = Set carry	1		i 1	1	1	0	0) 1										
CLD = Clear direction	1	•	1 1	1	1	1	0	0										
STD = Set direction	1	•	1 1	1	1	1	0) 1										
CLI = Clear interrupt	1	•	1 1	1	1	0	1	0										
STI = Set interrupt	1	•	1 1	1	1	0	1	1	1							Ì		
HLT = Halt	1	•	1	1	C) 1	0	0										
WAIT = Wait	1	() () 1	1	0	1	1								i		
ESC = Escape (to external device)	1	•) 1	1	х	×	×	mod	x	×	: ×	:	r/m				
LOCK = Bus lock prefix	1	•	1 1	1	C	0	0	0										

■ CPU · MSIMIOUCOORS/GS ■

CONTROL TRANSFER

CALL = Call:	7	6	5	4	3	2	1	0	7 6	5	4	3	2	2	1 ()	7 6	3 !	5 4	4	3	2	1	0	7	6	5 5	4	3	2	1	
Direct within segment	1	1	1	0	1	0	0	0			dis	p-lc	w						dis	sp-I	hig	h										
Indirect within segment	1	1	1	1	1	1	1	1	mod	0	1	0)	r.	/m																	
Direct intersegment	1	0	0	1	1	0	1	0		c	offs	et-l	ow	,					off	set	-hi	gh			ĺ							
	- 1							- 1			seç	g-lo	w			1			se	g-h	nigh	า			1							
Indirect intersegment	1	1	1	1	1	1	1	1	mod	0	1	1		r.	/m																	
JMP = Unconditional Jump:																																
Direct within segment	1	1	1	0	1	0	0	1			dis	p-lc	w						dis	sp-l	hig	h										
Direct within segment-short	1	1	1	0	1	0	1	1			c	disp																				
Indirect within segment	1	1	1	1	1	1	1	1	mod	1	0	0	F	r,	/m																	
Direct intersegment	1	1	1	0	1	0	1	0		С	offs	et-l	ow	,					off	set-	-hi	gh										
								1			se	g-lo	wc						se	g-h	nigh	1										
Indirect intersegment	1	1	1	1	1	1	1	1	mod	1	0	1		r,	/m																	
RET = Return from CALL:																																
Within segment	1	1	0	0	0	0	1	1																								
Within seg. adding immediate to SP	1	1	0	Ó	Ó	0	1	0		,	dat	a-Ic	w						da	ta-l	hig	h										
Intersegment	1	1	0	0	1	Ó	1	1													٠											
Intersegment adding immediate to SP	1	1	0	0	1	0	1	0			dat	a-lo	w						da	ta-i	hiq	h										
																					Ŭ											

Footnotes:

AL = 8-bit accumulator

AX = 18-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value

Greater = more positive

Less = less positive (more negative) signed value

If d = 1 then "to" reg: If d = 0 then "from" reg.

If w = 1 then word instruction: If w = 0 then byte instruction

If mod = 11 then r/m is treated as a REG field

If mod = 00 then DISP = 0*, disp-low and disp-high are absent

If mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

If mod = 10 then DISP = disp-high: disp-low

If r/m = 000 then EA = (BX) + (SI) + DISP

If r/m = 001 then EA = (BX) + (DI) + DISP

If r/m = 010 then EA = (BP) + (SI) + DISP

If r/m = 011 then EA = (BP) + (DI) + DISP

If r/m = 100 then EA = (SI) + DISP

If r/m = 101 then EA = (DI) + DISP

If r/m = 110 then EA = (BP) + DISP*

If r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

* except if mod = 00 and r/m = 110 then EA-disp-high: disp-low

If s:w = 01 then 16 bits of immediate data form the operand

If s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand

If v = 0 then "count" = 1: If v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FLAG

SEGMENT OVERRIDE PREFIX

001 reg 110

REG is assigned according to the following table:

16-Bit	(w = 1)	8-Bit	(w = 0)	Segment
000	AX	000	AL	00 ES
001	CX	001	CL	01 CS
010	DX	010	DL	10 SS
011	BX	011	BL	11 DS
100	SP	100	AH	
101	BP	101	СН	
110	SI	110	DH	
111	DI	111	вн	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = x:x:x:x:(OF):(DF):(IF):(IF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

1/0

OKI semiconductor

MSM81C55RS/GS

2048 BIT CMOS STATIC RAM WITH I/O PORTS AND TIMER

GENERAL DESCRIPTION


The MSM81C55RS/GS is a 2k bit static RAM (256 byte) with parallel I/O ports and timer. It uses silicon gate CMOS technology and consumes a standby current of 100 micro ampere maximum while the chip is not selected. Featuring a maximum access time of 400 ns, the MSM81C55RS/GS can be used in an 80C85A system without using wait states. The parallel I/O consists of two 8-bit ports and one 6-bit port (both general purpose). The MSM81C55RS, also contains a 14-bit programmable counter/timer which may be used for sequence-wave generation or terminal count-pulsing.

FEATURES


- High speed and low power achieved with silicon gate CMOS technology.
- 256 words x 8 bits
- Single power supply, 3 to 6V
- Completely static operation
- On-chip address latch
- 8-bit programmable I/O ports (port A and B)
- TTL Compatible

- RAM data hold characteristic at 2V
- 6-bit programmable I/O port (port C)
- 14-bit programmable binary counter/timer
- Multiplexed address/data bus
- 40 pin DIP package (MSM81C55RS)
- 44 pin flat package (MSM81C55GS)
- Direct interface with MSM80C85A (3MHz)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

D	Complete	Conditions	Lin	nits	Unit
Parameter	Symbol	Conditions	MSM81C55RS	MSM81C55GS] 01111
Supply Voltage	Vcc		-0.5 to -	ŀ7	V
Input Voltage	VIN	Referenced to GND	-0.5 to \	V _{CC} + 0.5	٧
Output Voltage	Vout		-0.5 to '	V _{CC} + 0.5	٧
Storage Temperature	T _{stg}		-55 to +	150	°c
Power Dissipation	PD	Ta = 25°C	1.0	0.7	W

OPERATING CONDITION

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3 to 6	٧
Operating Temperature	ТОР	-40 to +85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	TOP	-40	+25	+85	°C
"L" Level Input	VIL	-0.3		+0.8	V
"H" Level Input	ViH	2.2		V _{CC} + 0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Conditi	Min.	Тур.	Max.	Unit	
"L" Level Output Voltage	VOL	I _{OL} = 2mA	V _{CC} = 4.5V to 5.5V Ta = ~40°C to 85°C			0.45	V
"H" Level Output Voltage	Voн	I _{OH} = -400μA		2.4			V
		I _{OH} = -40μA		4.2			V
Input Leak Current	ILI	0 ≤ V _{IN} ≤ V _{CC}		-10		10	μА
Output Leak Current	ILO	0 ≤ V _{OUT} ≤ V _{CC}		-10		10	μΑ
Standby Current	Iccs	$\overline{CE} \ge V_{CC}-0.2V$ $V_{IH} \ge V_{CC}-0.2V$ $V_{IL} \le V_{CC}-0.2V$			0.1	100	μΑ
Mean Operating Current	lcc	Memory, cycle time: 1μs				5	mA

AC CHARACTERISTICS


 $(V_{CC} = 4.5 \text{ to } 5.5V, Ta = -40 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Min.	Max.	Unit	Remarks
Address/latch Set-up Time	†AL	50		ns	
Latch/address Hold Time	tLA	30		ns	
Latch/read (write) Delay Time	tLC	100		ns	
Read/output Delay Time	tRD		170	ns	
Address/output Delay Time	†AD		400	ns	
Latch Width	tLL	100		ns	
Read/data Bus Floating Time	tRDF	0	100	ns	
Read (write)/latch Delay Time	tCL	20		ns	
Read (write) Width	tcc	250		ns	
Data In/write Set-up Time	tDW	150		ns	
Write/data-in Hold Time	twD	0		ns]
Recovery Time	tRV	300		ns	
Write/port Output Delay Time	twp		400	ns]
Port Input/read Set-up Time	tPR	70		ns	Load capaci-
Read/port Input Hold Time	tRP	50		ns	tance: 150pF
Strobe/buffer Full Delay Time	tSBF		400	ns	1
Strobe Width	tss	200		ns	
Strobe/buffer Empty Delay Time	tRBE		400	ns]
Strobe/interrupt-on delay time	tsı		400	ns.]
Read/interrupt-off Delay Time	tRDI		400	ns]
Port Input/strobe Set-up Time	tPSS	50		ns	7
Strobe/port-input Hold Time	tPHS	120		ns	1
Strobe/buffer-empty Delay Time	tSBE		400	ns]
Write/buffer-full Delay Time	twsF		400	ns]
Write/interrupt-off Delay Time	tWI		400	ns]
Timer Output Delay Time Low	^t TL		400	ns	
Timer Output Delay Time High	tтн		400	ns	
Read/data Bus Enable Delay Time	†RDE	10		ns]
Timer Cycle Time	tCYC	320		ns]
Timer Input Rise and Fall Times	t _r , t _f		80	ns	1
Timer Input Low Level Time	ti	80		ns]
Timer Input High Level Time	t ₂	120		ns]


Note: Timing are measured with V_L = 0.8V and V_H = 2.2V for both input and output.

TIMING


Read Cycle




Write Cycle




Strobe Input Mode




Strobe Output Mode




Basic Input Mode



Basic Output Mode



Timer Waveforms




RAM DATA HOLD CHARACTERISTICS AT LOW SUPPLY VOLTAGE


Item	Sumbol Condition		Specification			
	Symbol	Condition	Min.	Тур.	Max.	Unit
Data Holding Supply Voltage	VCCH	VIN = 0V or VCC, ALE = 0V	2.0	-	· -	٧
Data Holding Supply Current	Іссн	V _{CC} = V _{CCH} , ALE = 0 V _{IN} = 0V or V _{CC}	_	0.05	20	μ
Set-up Time	tsu		30	. –	_	ns
Hold Time	tR		20	_	_	ns

Two ways to place device in standby mode:

(1) Method using CE



(2) Method using RESET



PIN FUNCTIONS

Symbol	Function				
RESET	A high level input to this pin resets the chip, places all three I/O ports in the input mode, resets all output latches and stops timer.				
ALE	Negative going edge of the ALE (Address Latch Enable) input latches ${\rm AD_{0\sim7}}$, ${\rm IO/\overline{M}}$, and CE signals into the respective latches.				
AD _{0~7}	Three-state, bi-directional address/data bus. Eight-bit address information on this bus is read into the internal address latch at the negative going edge of the ALE. Eight bits of data can be read from or written to the chip using this bus depending on the state of the WRITE or READ input.				
CE	When the CE input is high, both read and write operations to the chip are disabled.				
IO/M	A high level input to this pin selects the internal I/O functions, and a low level selects the memory.				
RD	If this pin is low, data from either the memory or ports is read onto the $AD_{0\sim7}$ lines depending on the state of the IO/\overline{M} line.				
WR	If this pin is low, data on lines $AD_{0\sim7}$ is written into either the memory or into the selected port depending on the state of the IO/M line.				
PA _{0~7} (PB _{0~7})	General-purpose I/O pins. Input/output directions can be determined by programming the command/status (C/S) register.				
PC _{0∼5}	Three pins are usable either as general-purpose I/O pins or control pins for the PA and PB ports. When used as control pins, they are assigned to the following functions: PCO: A INTR (port A interrupt) PC1: A BF (port A full) PC2: A STB (port A strobe) PC3: B INTR (port B interrupt) PC4: B BF (port B buffer full) PC5: B STB (port B strobe)				
TIMER IN	Input to the counter/timer				
TIMER OUT	Timer output. When the present count is reached during timer operation, this pin provides a square-wave or pulse output depending on the programmed control status.				
Vcc	3—6V power supply				
GND	GND				

OPERATION


Description

MSM81C55RS/GS has 3 functions as described below.

• 2K bit static RAM (256 words x 8 bits)

- Two 8-bit I/O ports (PA and PB) and a 6-bit I/O port (PC)
- 14-bit timer counter

The internal register is shown in the figure below, and the I/O addresses are described in the table below.




	I/O Address							Only of the Parish
Α7	A6	A5	A4	А3	A2	A1	A0	Selecting Register
×	×	×	×	×	0	0	0	Internal command/status register
×	×	×	×	×	0	0	1	Universal I/O port A (PA)
×	×	×	×	×	0	1	0	Universal I/O port B (PB)
×	×	×	×	×	0	1	1	I/O port C (PC)
*	×	×	×	×	1	0	0	Timer count lower position 8 bits (LSB)
×	×	×	×	×	1	0	1	Timer count upper position 6 bits and timer mode 2 bits (MSB)

x: Don't care.

(1) Programming the Command/Status (C/S) Register
The contents of the command register can be written during an I/O cycle by addressing it with

an I/O address of xxxxx000. Bit assignments for the register are shown below:




Port Control Assignment Table

Pin	ALT1	ALT2	ALT3	ALT4
PC ₀	Input port	Output port	A INTR	A INTR
PC ₁	Input port	Output port	A BF	A BF
PC ₂	Input port	Output port	A STB	A STB
PC ₃	Input port	Output port	Output port	B INTR
PC ₄	Input port	Output port	Output port	B BF
PC ₅	Input port	Output port	Output port	B STB

(2) Reading the C/S Register

The I/O and timer status can be accessed by reading the contents of the Status register located

at I/O address xxxxx000. The status word format is shown below:



(3) PA and PB Registers

These registers may be used as either input or output ports depending on the programmed contents of the C/S register. They may also be used either in the basic mode or in the strobe mode.

I/O address of the PA register: xxxxx001

I/O address of the PB register: xxxxx010

(4) PC Register


The PC register may be used as an input port, output port or control register depending on the programmed contents of the C/S register. The I/O address of the PC register is xxxxx011.

(5) Time

The timer is a 14-bit down counter which counts TIMER IN pulses.

The low order byte of the timer register has an I/O address of xxxxx100, and the high order byte of the register has an I/O address of xxxxx101.

The count length register (CLR) may be preset with two bytes of data. Bits 0 through 13 are assigned to the count length and bits 14 and 15 specify the timer output mode. A read operation of the CLR reads the contents of the counter and the pertinent output mode. The initial value range which can initially be loaded into the counter is 2 through 3FFF hex. Bit assignments to the timer counter and possible output modes are shown in the following.



- M₂ M₁
- 0 Outputs a low-level signal in the latter half (Note 1) of a count period.
- O 1 Outputs a low-level signal in the latter half of a count period, automatically loads the programmed count length, and restarts counting when the TC value is reached.
- 1 0 Outputs a pulse when the TC value is reached.
- Outputs a pulse each time the preset TC value is reached, automatically loads the programmed count length, and restarts from the beginning.
- Note 1: When counting an asymmetrical value such as (9), a high level is output during the first period of five, and a low level is output during the second period of four.
- Note 2: If an internal counter of the MSM81C-55RS/GS receives a reset signal, count operation stops but the counter is not set to a specific initial value or output mode. When restarting count operation after reset, the START command must be executed again through the C/S register.


Note that while the counter is counting, you may load a new count and mode into the CLR. Before the new count and mode will be used by the counter, you must issue a START command to the counter.

Please note the timer circuit on the 81C55 is designed to be a square-wave timer, not a event counter. To achieve this, it counts down by twos twis in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulse received. After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulse required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

- 1. STOP the counter
- 2. Read in the 16 bit value from the count registers.
- 3. Reset the upper two mode bits
- 4. Reset the carry and rotate right one position all 16 bits through carry
- If carry is set, add ½ of the full original count (½ full count-1 if full count is odd).

Note:

If you started with an odd count and you read the count registers before the third count pulse occurs, you will not be able to recognize whether one or two counts has occurred. Regardless of this, the 81C55 always counts out the right number of pulses in generating the TIMER OUT waveforms.



(6) Standby Mode (see page 7)

The MSM81C55RS/GS is placed in standby mode when the high level at \overline{CE} input is latched during the negative going edge of ALE. All input ports and the timer input should be pulled up or down to either V_{CC} or GND potential.

When using battery back-up, all ports should be set low or in input port mode. The timer output should be set low. Otherwise, a buffer should be added to the timer output and the battery should be connected to the power supply pins of the buffer.

By setting the reset input to a high level, the standby mode can be selected. In this case, the command register is reset, so the ports automatically set to the input mode and the timer stops.

OKI semiconductor

MSM83C55-XXRS/GS

2048 x 8 BIT MASK ROM WITH I/O PORTS

GENERAL DESCRIPTION


MSM83C55 is a combination of MROM and I/O devices used in a microcomputer system. Owing to the adoption of the CMOS silicon gate technology, it operates on a low power supply as small as $100 \,\mu\text{A}$ (max.) in the standby current in the chip non-select status. As the ROM is composed of 2048 words x 8 bits and its access time (max.) is 400 ns, it can be applied without using the wait state in the 80C85A system, too. The I/O circuit is composed of 2 universal I/O ports. Each of these I/O ports has 8 port lines and each of these port lines can be programmed as input or output line independently.

FEATURES


- High speed and low power consumption owing to adoption of silicon gate CMOS
- Composed of 2048 words x 8 bits
- 3 ~ 6 V single power supply
- Address latch circuit incorporated
- Provided with 2 universal 8-bit I/O ports
- TTL Compatible

- Indivisual I/O port line programmable as input or output
- Time division address/data bus
- 40-pin DIP (MSM83C55-xxRS)
- 44-pin flat package (MSM83C55-xxGS)
- Direct interface with MSM80C85A (3MHz)

CIRCUIT CONFIGURATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Lin	l	
	Conditions		MSM83C55RS	MSM83C55GS	Unit
Supply Voltage	Vcc		-0.5 to +	V	
Input Voltage	VIN	With respect to GND	-0.5 to V _{CC} +0.5		V
Output Voltage	Vout		-0.5 to V _{CC} +0.5		V
Storage Temperature	Tstg	-55 to +150		°c	
Power Dissipation	PD	Ta=25° C	1.0	0.7	w

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3 to 6	V
Operating Temperature	ТОР	-40 to +85	°c

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.5	٧
Operating Temperature	ТОР	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.3		+0.8	٧
"H" Input Voltage	ViH	2.2		V _{CC} +0.3	٧

DC CHARACTERISTICS

Parameter	Symbol	Cond	litions	Min.	Тур.	Max.	Unit
"L" Output Voltage	VOL	I _{OL} =2mA				0.45	v
"H" Output Voltage	7/	I _{OH} =-400μA		2.4			٧
H Output Voltage	∨он	Ι _{ΟΗ} =-40μΑ		4.2			٧
Input Leak Current	ILI	0 ≤ V _{IN} ≤ V _{CC}	V _{CC} =4.5V to 5.5V	-10	}	10	μΑ
Output Leak Current	lLO	0 ≤ V _{OUT} ≤ V _{CC}	Ta=-40°C to +85°C	-10		10	μА
Supply Current (standby)	Iccs	$\begin{aligned} & \overline{\text{CE1}} \geqq \text{V}_{\text{CC}}\text{-}0.2\text{V} \\ & \text{CE2} \leqq 0.2\text{V} \\ & \text{V}_{\text{IH}} \geqq \text{V}_{\text{CC}}\text{-}0.2\text{V} \\ & \text{V}_{\text{IL}} \leqq 0.2\text{V} \end{aligned}$			0.1	100	μΑ
Average Supply Current (active)	Icc	IO write cycle time: 1 μs				5	mA

AC CHARACTERISTICS

(V_{CC}=4.5V to 5.5V, Ta=-40°C to +85°C)

Parameter	Symbol	Min.	Max.	Unit
Clock Cycle Time	tCYC	320		ns
Clock Pulse Width	T ₁	80		ns
Clock Pulse Width	T ₂	120		ns
Clock Rise and Fall Time	tf, tr		30	ns
Address to Latch Setup Time	tAL	50		ns
Address Hold Time after Latch	tLA	30		ns
Latch to READ/WRITE Control	tLC	100		ns
Valid Data Out Delay from READ Control	tRD		170	ns
Address Stable to Data Out Valid	tAD		400	ns
Latch Enable Width	tLL	100		ns
Data Bus Float after READ	tRDF	0	100	ns
READ/WRITE Control to Latch Enable	tCL	20		ns
READ/WRITE Control Width	tcc	250		ns
Data In to WRITE Setup Time	t _{DW}	150		ns
Data In Hold Time after WRITE	twD	10		ns
WRITE to Port Output	twp		400	ns
Port Input Setup Time	tpR	50		ns
Port Input Hold Time	tRP	50		ns
READY Hold Time	tPYH	0	160	ns
Address to READY	tARY		160	ns
Recovery Time between Controls	†RV	300		ns
Data Out Delay from READ Control	tRDE	10		ns
ALE to Data Out Valid	tLD		350	ns

Note: Timing is measured at V $_L$ = 0.8 V and V $_H$ = 2.2 V for both input and output Load condition: C $_L$ = 150 pF




Fig. 1 Clock Signal for MSM83C55




Fig. 2 Timing for ROM Reading and for I/O Reading and Writing




Fig. 3 I/O Port Timing




Fig. 4 Wait State Timing (READY = 0)

PIN DESCRIPTION

Pin symbol	Function			
RESET	When this signal becomes high level, ports A and B becomes the input mode.			
ALE	This pin is used to fetch the AD 0~7, A 8~10, IO/\overline{M} , $\overline{CE1}$, and CE2 signals to their respective latch circuits at the fall of the ALE (Address Latch Enable) signal.			
CE1, CE2	When CE1 fetched to the latch circuit is high level or CE2 is low level, no read nor write operation is performed. The AD 0~7 and READY output signals are made into the floating status.			
AD0~7	Three-stake bidirectional address/data bus. This bus fetch 8-bit address information to the latch circuit upon the fall of the ALE signal. When CE1 in holding is low level and yet CE2 is high level, data is output from chip to bus if RD or IOR is low level and it is fetched from bus to chip if IOW is low level.			
A8~10	These are high order bits of ROM address and have no relation to I/O operation.			
10/M	When \overline{RD} is low level, this pin selects I/O port if the IO/ \overline{M} in holding is high level or ROM if it is low level.			
RD	If the RD is low level, the memory data is output to AD 0~7 when the ROM cycle is selected, but the selected port data is output to the same when the I/O cycle is selected.			
ĪŌR	The port data selected at low level is output to AD $0\sim7$. When turned to the low level, the $\overline{10R}$ becomes the same function as that when $\overline{10R}$ is turned to the high level and \overline{RD} to the low level. When both \overline{RD} and $\overline{10R}$ become high level, the output of AD $0\sim7$ is made into the floating state.			
ĪOW	At the low level, the AD 0~7 data is written to the selected port.			
CLK	This signal is used to generate the READY signal for the generation of 1 wait cycle built in 83C55.			
READY	This signal becomes low level when the ALE is high level and the $\overline{\text{CE1}}$ and CE2 are active. It becomes high level at the rise of CLK after the fall of the ALE.			
PA0~7	These are universal I/O pins and the input/output is determined by the content of the data direction register. When writing data to port A, make the chip enable active and turn the IOW to low level after selecting AD 0, 1 to 0, 0. When reading it, turn the IOR to low level instead of IOW and IO/M to high level.			
PB0~7	Same as the operation of PAO~7, excepting that AD0 is selected to 1 and AD1 to 0.			
vcc	+5 V power supply			
GND	0 V			

OPERATIONAL DESCRIPTION

ROM Block


The ROM block in the chip is specified in address by the chip enable and 11-bit address. Upon the fall of the ALE signal, the address and chip enable are fetched in the address latch circuit. When the chip enable is active and IO/\overline{M} is low level, 8-bit content of ROM at the address held in the address latch circuit is transmitted to the bus through the output buffer of AD $0\sim7$ upon the fall of the $\overline{\text{RD}}$.

I/O Block

The I/O block in the chip is specified in address by the value of 2-bits of AD 0~1 and chip enable. Two 8-bit data direction registers (DDR) built in MSM83C55 are used to turn corresponding individual port pins to the input mode or output mode. It becomes the input mode when set to 0 and the output mode when set to 1. It is impossible to read the DDR from outside, however.

AD ₁	AD ₀	Selection
0	0	Port A
0	1	Port B
1	0	Port A data direction register (DDRA)
1	1	Port B data direction register (DDRB)

Upon the fall of $\overline{\text{IOW}}$ when the chip enable is active, the AD 0~7 data is written to the I/O port to be determined by the value of AD 0~1 in holding. During this operation, selected side I/O bits are all subject to its influence irrespective of the I/O status and IO/M status. The output level remains unchanged until the $\overline{\text{IOW}}$ returns to high level. The data can be read from ports when the chip enable in holding is active and IO/M is high level and yet the $\overline{\text{RD}}$ or $\overline{\text{IOR}}$ signal falls. In both input and output, the data on the selected side exists on the line of AD 0~7. The function of I/O ports and DDR (data direction register) is shown in the block diagram below:



Writing "0" to the DDR is equivalent to the RESET operation when the port output is made into the High impedance status and the input mode is specified. Note that the data can be written to the ports even if the

output pin was already in the high impedance status (input mode) by the DDR. Likewise, it is also possible to read the data once set to those ports.

MSM82C12RS/GS

8-BIT INPUT/OUTPUT PORT

GENERAL DESCRIPTION


MSM82C12 is an 8 bit input/output port employing 3 μ silicon gate CMOS technology. It insures low operating power. This device incorporates service request flip-flop for generation and control of interrupts for CPU, in addition to a 8-bit latch circuit having a three-state output buffer.

It is effective when used as an address latch device to separate the time division bus line outputs in systems employing MSM80C85A CPU or similar processors using multiplexed address/data bus line.

FEATURES


- Operated on a low power consumption due to silicon gate CMOS.
- 3 V ~ 6 V single power supply
- Full static operation
- Parallel 8-bit data register and buffer
- Provided with interrupt generating function by the adoption of the service request flip-flop
- Equipped with a clear terminal which operates asynchronously
- TTL compatible
- 24-pin DIP (MSM82C12RS)
- 24-pin flat package (MSM82C12GS)
- Functionally compatible with 8212

CIRCUIT CONFIGURATION



4

PIN CONFIGURATION



PIN DESCRIPTION

Pin Name	Item	Input/Output	Function
DI ₁ ∼DI ₈	Data input	Input	These pins are 8-bit data inputs. The data input is connected to input D pins of the 8-bit data latch circuit built in the device.
DO ₁ ~DO ₈	Data output	Output	These pins are 8-bit data outputs. Each bit is composed of 3- state output buffers. These buffers can be made into enable or disable (high imped- ance status).
MD	Mode input	Input	This input pin is used for status control of output buffers and for selection clock input to data latch.
STB	Strobe input	Input	This pin is a clock input of data latch. It is also used to reset the internal service request flip-flop at the same time.
DS1, DS2	Device select input	Input	The AND of these two inputs functions to make the status control of output buffers or becomes clock input to data latch. It also functions to make set/reset of the internal service request flip-flop.
CLR	Clear input	Input	This pin clears the internal data latch in low level. It also sets the internal service request flip-flop at this time. The clear is operated asynchronously to the clock.
INT	Interrupt output	Output	This pin is output of the internal service request flip-flop, but is inverted to output it in low level operation.
vcc			+5V power supply
GND			GND

FUNCTIONAL DESCRIPTION

Output Buffer Status Control and Data Latch Clock Input

When the input MD is in high level, the output buffer is enabled and the device select input (DS1.DS2) becomes clock input to data latch. When the input MD is in low level, the status of output buffer is determined by the device select input (DS1.DS2) (the output buffer is enabled when (DS1.DS2) is in high level). At this time, the input STB becomes clock input to data latch.

MD	(DS1 · DS2)	STB	DO ₁ ~ DO ₈
0	0	0	High impedance status
0	0	1	High impedance status
1	0	0	Data latch
1	0	1	Data latch
0	1	0	Data latch
0	1	1	Data in
1	1	0	Data in
1	1	1	Data in

Service Request Flip-flop

The service request flip-flop is used to generate and control interrupt for CPU when the MSM82C12 is used as input/output port in a microcomputer system. The flip-flop is set asynchronously by input CLR. When the flip-flop is set, the system is in non-interrupt status.

CLR	(DS1 · DS2)	STB	a	ĪNT
0	0	0	1	1
0	1	0	1	0
1	1	7_	1	o
1	1	0	1	0
1	o	o	1	1
1	О	7	0	0

Clear

When the clear input becomes low level, the internal data latch is cleared irrespective of clock and it become low level.

ABSOLUTE MAXIMUM RATINGS

Parameter	0		Lin	Unit	
	Symbol	Conditions	MSM82C12RS	MSM82C12GS	Onit
Supply Voltage	Vcc	With	-0.5 to	V	
Input Voltage	VIN	respect	-0.5 to \	√ _{CC} +0.5	V
Output Voltage	Vout	to GND	-0.5 to \	V _{CC} +0.5	V
Storage Temperature	Tstg		-55 to +150		°c
Power Dissipation	PD	Ta = 25°C	0.9	0.7	w

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3 to 6	V
Operating Temperature	T _{OP}	-40 to +85	°C

RECOMMENDED OPERATING CONDITION

Parameter	Sýmbol	Min.	Тур.	Max.	Unit
Supply Voltage	v _{CC}	4.5	5	5.5	٧
Operating Temperature	TOP	-40	+25	+85	°C
"L" Input Voltage	V _{IL}	-0.3		+0.8	V
"H" Input Voltage	VIH	2.2		V _{CC} +0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Cond	Min.	Тур.	Max.	Unit	
"L" Output Voltage	VOL	I _{OL} = 4mA				0.4	V
"H" Output Voltage	Voн	I _{OH} = -4mA		3.7			٧
Input Leak Current	ILI	0≦V _{IN} ≦V _{CC}	V _{CC} = -4.5V	-10		10	μА
Output Leak Current	lLO	0≦V _{OUT} ≦V _{CC}	to 5.5V Ta = -40°C	-10		10	μА
Supply Current (Standby)	¹ccs	V _{IH} ≧ V _{CC} - 0.2V V _{IL} ≦ 0.2V	to +85°C		0.1	100	μА
Average Supply Current (active)	lcc	f = 1 MHz				1	mA

AC CHARACTERISTICS

 $(V_{CC} = 4.5 \sim 5.5V, Ta = -40^{\circ}C + 85^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks	
Pulse Width	tPW	30			ns		
Data to Output Delay	tPD		20	45	ns		
Write Enable to Output Delay	tWE		31	60	ns		
Data Set Up Time	t _{SET}	15			ns	l and 30mE	
Data Hold Time	tH.	30			ns	Load 30pF	
Clear to Output Delay	tC		19	40	ns]	
Reset to Output Delay	. t _R		21	45	ns	7	
Set to Output Delay	ts		25	45	ns		
Output Enable Time	tE		52	90	ns	Load 20pF +	
Output Disable Time	t _D		30	55	ns	1 kΩ	


Note: TYP is measured where $V_{CC} = 5 \text{ V}$ and $T_0 = 25^{\circ}\text{C}$.

Timing is measured where VL = VH = 1.5V in both input and output.


 t_E and t_D are measured at V_{OL} + 0.5V or V_{OH} - 0.5V when the two are made into high impedance status.

OUTPUT CHARACTERISTICS (DC Characteristics Reference Value)

Output "H" voltage (V_{OH}) vs. output current (I_{OH})




(2) Output "L" voltage (VOL) vs. output current (IOL)




Note: The direction of flowing in is taken as positive for output current.

OUTPUT CHARACTERISTICS (AC Characteristics Reference Value)

(1) tpD vs. load capacitance




(2) tpD and twE vs. supply voltage




TIMING CHART


Data Latch Operation




Gate Buffer Operation




Interrupt Operation



Clear Operation



Output Buffer Enable/Disable (High Impedance Status) Operation




EXAMPLE OF APPLICATION OF MSM82C12

Address Latch of MSM80C85A

Used to separate the time division data bus (8 low order bits of the address bus and 8-bit data bus) into

the address bus and data bus by means of the ALE (Address Latch Enable) signal.



OKI semiconductor

MSM82C37A-5RS/GS

PROGRAMMABLE DMA CONTROLLER

GENERAL DESCRIPTION

The MSM82C37A-5RS/GS, DMA (Direct Memory Access) controller capable of high-speed data transfer without a CPU, intervention is used as a peripheral device in microcomputer systems. The device features four independent programmable DMA channels.


Due to the use of silicon gata CMOS technology, standby current is $100 \,\mu\text{A}$ (max.), and the power consumption is still as low as $10 \,\text{MA}$ (max.) when $5 \,\text{MHz}$ clock is generated.

FEATURES


- Maximum operating frequency of 5 MHz (V_{cc} = 5 V)
- High-speed operation at very low power consumption due to silicon gate CMOS technology
- Wide power supply voltage range of 3 to 6 V
- Wide operating temperature range from -40° to +85°C
- 4-channels independent DMA control
- DMA request masking and programming
- . DMA request priority function

- DREQ and DACK input/output logic inversion
- DMA address increment/decrement selection
- Memory-to-Memory Transfers
- · Channel extension by cascade connection
- DMA transfer termination by EOP input
- 40-pin DIP (MSM82C37A-5RS)
- 44-pin flat package (MSM82C37A-5GS)
- Intel 8237A-5 compatibility
- TTL Compatible

PIN CONNECTIONS



Note: N.C. (No Connection)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Ra	Unit		
rarameter	Symbol		MSM82C37A-5RS	MSM82C37A-5GS]	
Power supply voltage	Vcc		−0.5 ~ +7		V	
Input voltage	VIN	with respect to	-0.5	V		
Output voltage	Vout	GILE	$-0.5 \sim V_{cc} + 0.5$		V	
Storage temperature	Tstg		−55 ~ +150		°c	
Power dissipation	PD	Ta = 25°C	1.0	0.7	w	

OPERATING RANGES

Parameter	Symbol	Range	Unit
Power supply voltage	Vcc	3 ~ 6	V
Operating temperature	ТОР	−40 ∼ 85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Maximum	Typical	Minimum	Unit
Power supply voltage	vcc	4.5	5.0	5.5	V
Operating temperature	ТОР	-40	+25	+85	°c
"L" input voltage	VIL	0.5	_	+0.8	V
"H" input voltage	VIH	2.2	-	V _{CC} + 0.5	V

DC CHARACTERISTICS

Parameter	Symbol	Conditions		Maximum	Typical	Minimum	Unit
"L" output voltage	VOL	IOL = 3.2 mA			_	0.4	٧
"H" output voltage	VOH	IOH = -1.0 mA	V _{CC} = 4.5 V ~ 5.5 V	3.7	_	_	V
Input leak current	ILI	0 V ≦ V _{IN} ≦ V _{CC}	Ta = -40°C	-10	_	10	μΑ
Output leak current	ILO	0 V ≦ V _{OUT} ≦ V _{CC}	~ +85°C	-10	_	10	μΑ
Average power supply current during operations	ICC	Input frequency 5 MHz, whenRESET VIN = 0 V/VCC, CL = 0 pF		_	_	10	mA
Power supply current in standby mode	ICCS	HLDA = 0 V, VIL = 0 V, VIH = VCC		_	_	100	μΑ

AC CHARACTERISTICS

DMA (MASTER) MODE

 $(Ta = -40 \sim +85^{\circ}C, V_{CC} = 4.5 \sim 5.5V)$

Symbol	ltem	MIN	мах	Unit	Comments
TAEL	Delay time from CLK falling edge up to AEN leading edge		200	ns	_
TAET	Delay time from CLK rising edge up to AEN trailing edge		130	ns	
TAFAB	Delay time from CLK rising edge up to address floating status	_	90	ns	
TAFC	Delay time from CLK rising edge up to read/write signal floating status	_	120	ns	
TAFDB	Delay time from CLK rising edge up to data bus floating status	_	170	ns	
TAHR	Address valid hold time to read signal trailing edge	TCY-100	_	ns	
TAHS	Data valid hold time to ADSTB trailing edge	30	 .	ns	_
TAHW	Address valid hold time to write signal trailing edge	TCY-50	_	ns	
	Delay time from CLK falling edge up to active DACK		170	ns	(Note 3)
TAK	Delay time from CLK rising edge up to EOP leading edge		170	ns	(Note 5)
	Delay time from CLK rising edge up to EOP trailing edge	_	170	ns	
TASM	Time from CLK rising edge up to address valid		170	ns	_
TASS	Data set-up time to ADSTB trailing edge	100		ns	_
тсн	Clock high-level time	80		ns	(Note 6)

Symbol	Item	MIN	MAX	Unit	Comments
TCL	Clock low-level time	68		ns	(Note 6)
TCY	CLK cycle time	200	_	ns	
TDCL	Delay time from CLK rising edge to read/write signal leading edge		190	ns	(Note 2)
TDCTR	Delay time from CLK rising edge to read signal trailing edge		190	ns	(Note 2)
TDCTW	Delay time from CLK rising edge to write signal trailing edge		130	ns	(Note 2)
TDQ	Delay time from CLK rising edge to HRQ valid		120	ns	
TEPS	EOP leading edge set-up time to CLK falling edge	40		ns	_
TEPW	EOP pulse width	220		ns	
TFAAB	Delay time from CLK rising edge to address valid		170	ns	·
TFAC	Time from CLK rising edge up to active read/write signal	_	150	ns	_
TFADB	Delay time from CLK rising edge to data valid	_	200	ns	
THS	HLDA valid set-up time to CLK rising edge	75	_	ns	
TIDH	Input data hold time to MEMR trailing edge	0		ns	
TIDS	Input data set-up time to MEMR trailing edge	170		ns	
TODH	Output data hold time to MENW trailing edge	10	_	ns	
TODV	Time from output data valid to MEMW trailing edge	125	<u> </u>	ns	_
TOS	DREQ set-up time to CLK falling edge	0		ns	(Note 3)
TRH	READY hold time to CLK falling edge	20	_	ns	
TRS	READY set-up time to CLK falling edge	60		ns	
TSTL	Delay time from CLK rising edge to ADSTB leading edge		130	ns	
тѕтт	Delay time from CLK rising edge to ADSTB trailing edge	· ·	90	ns	_

SLAVE MODE

$(Ta = -40 \sim +85^{\circ}C,$	Vcc =	4.5	\sim	5.5V)
--------------------------------	-------	-----	--------	------	---


Symbol	ltem	MIN	MAX	Unit	Comments
TAR	Time from address valid or CS leading edge	50		ns	
TAW	Address valid set-up time to $\overline{\text{IOW}}$ trailing edge	130		ns	_
TCW	CS leading edge set-up time to IOW trailing edge	130	_	ns	
TDW	Data valid set-up time to IOW trailing edge	130		ns	
TRA	Address or CS hold time to IOR trailing edge	0		ns	_
TRDE	Data access time to IOR leading edge	_	140	ns	
TRDF	Delay time to data floating status from IOR trailing edge	0	70	ns	
TRSTD	Supply power leading edge set-up time to RESET trailing edge	500		ns	
TRSTS	Time to first active IOR or IOW from RESET trailing edge	2TCY	_	ns	
TRSTW	RESET pulse width	300	_	ns	
TRW	IOR pulse width	200		ns	_
TWA	Address hold time to IOW trailing edge	20	_	ns	
TWC	CS trailing edge hold time to IOW trailing edge	20	_	ns	
TWD	Data hold time to IOW trailing edge	30		ns	_
Twws	IOW pulse width	160		ns	

Note:


- 1. Output load capacitance of 150 (pF).
- 2. IOW and MEMW pulse widths of TCY-100 (ns) for normal writing, and 2TCY-100 (ns) for extended writing.

 And IOR and MEMR pulse widths of 2TCY-50 (ns) for normal timing, and TCY-50 (ns) for compressed timing.
- DREQ and DACK signal active level can be set to either low or high level. In the time chart, the DREQ signal has been set to active-high, and the DACK signal to active-low.
- 4. When the CPU executes continuous read or write in programming mode, the interval during which the read or write pulse becomes active must be set to at least 400 ns.
- 5. EOP is an open drain output. The value given is obtained when a 2.2 kohm pull-up resistance is connected to
- 6. Rise time and fall time is less than 10 (ns).
- Waveform measurement points for both input and output signals are 2.2(V) for HIGH and 0.8(V) for LOW, unless otherwise noted.


TIME CHART RESET TIMING




SLAVE MODE WRITE TIMING




SLAVE MODE READ TIMING




DMA TRANSFER TIMING




MEMORY TO MEMORY TRANSFER TIMING



READY TIMING



COMPRESSED TRANSFER TIMING




PIN FUNCTIONS

Symbol	Pin name	Input/ output	Function
V _{cc}	Power		+5 V power supply.
GND	Ground		Ground (0 V) connection.
CLK	Clock	Input	Control of MSM82C37A-5 internal operations and data transfer speed.
cs	Chip select	Input	CS is active-low input signal used for the CPU to select the MSM82C37A-5 as an I/O device in an idle cycle.
RESET	Reset	Input	RESET is active-high asynchronous input signal used to clear command, status, request, temporary registers, and first/last F/F, and to set mask register. The MSM82C37A-5 enters an idle cycle following a RESET.
READY	Ready	Input	The read or write pulse width can be extended to accomodate slow access memories and I/O devices when this input is switched to low level. Note this input must not change within the prescribed set-up/hold time.
HLDA	Hold acknowledge	Input	HLDA is active-high input signal used to indicate that system bus control has been released when a hold request is received by the CPU.
DREQ0 ~ DREQ3	DMA request 0 ~ 3 channels	Input	DREQ is asychronous DMA transfer request input signals. Although these pins are switched to active-high by reset, they can be programmed to become active-low. DMA requests are received in accordance with a prescribed order of priority. DREQ must be held until DACK becomes active.
DB0 ~ DB7	Data bus 0 ~ 7	Input/ output	DB is bidirectional three-state signals connected to the system data bus, and which are used as an input/output of MSM82C37A-5 internal registers during idle cycles, and as an output of the eight higher order bits of transfer addresses during active cycles. Also used as input and output of transfer data during memory-memory transfers.
ĪŌR	I/O read	Input/ output	IOR is active-low bidirectional three-state signal used as an input control signal for CPU reading of MSM82C37A-5 internal registers during idle cycles, and as an output control signal for reading I/O device transfer data in writing transfers during active cycles.
iow	I/O write	Input/ output	IOW is active-low bidirectional three-state signal used as an input control signal for CPU writing of MSM82C37A-5 internal registers during idle cycles, and as an output control signal for writing I/O device transfer data in writing transfers during active cycles.

Symbol	Pin name	Input/ output	Function
ĒŌP	End of process	Input/ output	EOP is active-low bidirectional three-state signal. Unlike other pins, this pin is an N-channel open drain. During DMA operations, a low-level output pulse is obtained from this pin if the channel word count changes from 0000H to FFFFH.
			And DMA transfers can be terminated by pulling the EOP input to low level. Both of these actions are called terminal count (TC). When an internal or external EOP is generated, the MSM82C37A-5 terminates the transfer
			and resets the DMA request. When the EOP pin is not used, it is necessary to hold the pin at high level by pull-up resistance to prevent the input of an EOP by error. Also note that the EOP function cannot be satisfied in cascade mode.
A0 ~ A3	Address 0 ~ 3	Input/ output	A0~A3 is bidirectional three-state signals used as input signals for specifying the MSM82C37A-5 internal register to be accessed by the CPU during idle cycles, and as an output the four lower order bits of the transfer address during active cycles.
A4 ~ A7	Address 4 ~ 7	Output	A4~A7 is three-state signals used as an output the four higher order bits of the transfer address during active cycles.
HRQ	Hold request	Output	HRQ is active-high output signal used as an output of hold request to the CPU for system data bus control purposes. After HRQ has become active, at least one clock cycle is required before HLDA becomes active.
DACKO~DACK3	DMA acknowledge 0 ~ 3 channels	Output	DACK is output signals used to indicate that DMA transfer to peripheral devices has been permitted. (Available in each channel.)
			Although these pins are switched to active-low when reset, they can be programmed to become active-high.
			Note that there is no DACK output signal during memory-memory transfers.
AEN	Address enable	Output	AEN is active-high output signal used to indicate that output signals sent from the MSM82C37A-5 to the system are valid. And in addition to enabling external latch to hold the eight higher order bits of the transfer address, this signal is also used to disable other system bus buffers.

Symbol	Pin name	Input/ output	Function
ADSTB	Address strobe	Output	ADSTB is active-high signal used to strobe the eight higher order bits of the transfer address by external latch.
MEMR	Memory read	Output	MEMR is active-low three-state output signal used as a control signal in reading data from memory during read transfers and memory-memory transfers.
MEMW	Memory write	Output	MEMW is active-low three-state output signal used as a control signal in writing data into memory during write transfers and memory-memory transfers.



OUTLINE OF FUNCTIONS

The MSM82C37A-5 consists of five blocks — three logic sections, an internal register section, and a counter section.

The logic sections include a timing control block where the internal timing and external control signals are generated, a command control block where each instruction from the CPU is decoded, and priority decision block where the order of DMA channel priority is determined. The purpose of the internal register section is to hold internal states and instructions from the CPU, while the counter section computes addresses and word counts.

DESCRIPTION OF OPERATIONS

The MSM82C37A-5 operates in two cycles (called the idle and active cycles) which are divided into independent state. Each state is commenced by a clock falling edge and continues for a single clock cycle. The transition from oen state to the next in DMA operations is outlined in Figure 1.

IDLE CYCLE

The idle cycle is entered from the SI state when there is no valid DMA request in any MSM82C37A-5 channel. During this cycle, DREQ and \overline{CS} inputs are monitored during each cycle. When a valid DMA request is then received, an active cycle is commenced. And if the HLDA and \overline{CS} inputs are at low level, a programming state is started with MSM82C37A-5 reading or writing executed by \overline{IOR} or \overline{IOW} . Programming details are described later.

ACTIVE CYCLE

If a DMA request is received in an unmasked channel while the MSM82C37A-5 is in an idle cycle, or if a software DREQ is generated, the HRQ is changed to high level to commence an active cycle. The initial state of an active cycle is the S0 state which is repeated until the HLDA input from the CPU is changed to high level. (But because of internal operational reasons, a minimum of one clock cycle is required for the HLDA is be changed to high level by the CPU after the HRQ has become high level. That is, the S0 state must be repeated at least twice.)

After the HLDA has been changed to high level, the S0 state proceeds to operational states S1 thru S4 during I/O-memory transfers, or to operational states S11 thru S14 and S21 thru S24 during memory-memory transfers.

If the memory or I/O device cannot be accessed within the normal timing, an SW state (wait state) can be inserted by a READY input to extend the timing.

DESCRIPTION OF TRANSFER TYPES

MSM82C37A-5 transfers between an I/O and memory devices, or transfers between memory devices. The three types of transfers between I/O and memory devices are read, write, and verify.

I/O-MEMORY TRANSFERS

The operational states during an I/O-memory transfer are S1, S2, S3, and S4,

In the S1 state, an AEN output is changed to high level to indicate that the control signal from the MSM82C37A-5 is valid. The eight lower order bits of the transfer address are obtained from A0 thru A7, and the eight higher order bits are obtained from D80 thru D87. The ADSTB output is changed to high level at this time to set the eight higher order bits in an external address latch, and the DACK output is made active for the channel where the DMA request is acknowledged. Where there is no change in the eight higher bit transfer address during demand and block mode transfers, however, the S1 state is omitted.

In the S2 state, the IOR or MEMR output is changed to low level.

In the S3 state, $\overline{\text{IOW}}$ or $\overline{\text{MEMW}}$ is changed to low level. Where compressed timing is used, however, the S3 state is omitted.

The S2 and S3 states are I/O or memory input/output timing control states.

In the S4 state, IOR, IOW, MEMR, and MEMW are changed to high level, and the word count register is decremented by 1 while the address register is incremented (or decremented) by 1. This completes the DMA transfer of one word.

Note that in I/O-memory transfers, data is transferred directly without being taken in by the MSM82C37A-5. The differences in the three types of I/O-memory transfers are indicated below.

READ TRANSFER

Data is transferred from memory to the I/O device by changing MEMR and IOW to low level. MEMW and IOR are kept at high level during this time.

WRITE TRANSFER

Data is transferred from the I/O device to memory by changing MEMW and IOR to low level. MEMR and IOW are kept at high level during this time.

Note that writing and reading in these write and read transfers are in respect to the memory.

VERIFY TRANSFER

Although verify transfers involve the same operations as write and read transfers (such as transfer address generation and EOP input responses), they are in fact pseudo transfers where all I/O and memory reading/writing control signals are kept inactive. READY inputs are disregarded in verify transfers.

MEMORY-MEMORY TRANSFERS

Memory-memory transfers are used to transfer data blocks from one memory area to another.

Memory-memory transfers require a total of eight states to complete a single transfer — four states (S11 thru S14) for reading from memory, and four states (S21 thru S24) for writing into memory. These states are similar to I/O-memory transfer states, and are distinguished by using two-digit numbers.

In memory-memory transfers, channel 0 is used for reading data from the source area, and channel 1 is used for writing data into the destination area. During the initial four states, data specified by the channel 0 address is read from the memory when MEMR is made active, and is taken in the MSM82C37A-5 temporary register. Then during the latter four states, the data in the temporary register is written in the address specified by the channel 1. This completes the transfer of one byte of data. With the channel 0 and channel 1 addresses subsequently incremented (or decremented) by 1, and the channel 0, 1 word count decremented by 1, this operation is repeated. The transfer is terminated when the word count reaches FFFF(H) from 0000(H), or when an EOP input is applied from an external source. Note that there is no DACK output signal during this transfer.

The following preparations in programming are requiring to enable memory-memory transfers to be started.

COMMAND REGISTER SETTING

Memory-memory transfers are enabled by setting bit 0. And the channel 0 address can be held for all transfers by setting bit 1. This setting can be used to enable 1-word contents of the source area to be written into the entire destination area.

MODE REGISTER SETTING

The transfer type destination is disregarded in channels 0 and 1. Memory-memory transfers are always executed in block transfer mode.

REQUEST REGISTER SETTING

Memory-memory transfers are started by setting the channel 0 request bit.

MASK REGISTER SETTING

Mask bits for all channels are set to prevent selection of any other channel apart from channel 0.

WORD COUNT REGISTER SETTING

The channel 1 word count is validated, while the channel 0 word count is disregarded.

In order to autoinitialize both channels, it is necessary to write the same values into both word count registers.

DESCRIPTION OF OPERATION MODES

SINGLE TRANSFER MODE

In single transfer mode, only one word is transferred, and the addresses are incremented (or decremented) by 1 while the word count is decremented by 1. The HRQ is then changed to low level to return the bus control to the CPU. If DREQ remains active after completion of a transfer, the HRQ is changed to low level. After that HLDA is changed to low level by CPU, and then changes the HRQ back to high level to commence a fresh DMA cycle. For this reason, a machine cycle can be inserted between DMA cyclies by CPU.

BLOCK TRANSFER MODE

Once a DMA transfer is started in block mode, the transfer is continued until terminal count (TC) status is reached.

If DREQ remains active until DACK becomes active, the DMA transfer is continued even if DREQ becomes inactive

DEMAND TRANSFER MODE

The DMA transfer is continued in demand transfer mode untiL DREQ is no longer active, or until TC status is reached.


During a DMA transfer, intermediate address and word count values are held in the current address and current word count registers. Consequently, if the DMA transfer is suspended as a result of DREQ becoming inactive before TC status is reached, and the DREQ for that channel is then made active again, the suspended DMA transfer is resumed.

CASCADE TRANSFER MODE

When DMA transfers involving more than four channels are required, connecting a multiple number of MSM82C37 A-5 devices in a cascade connection (see Figure 2) enables a simple system extension. This mode is set by setting the first stage MSM82C37 A-5 channel to cascade mode. The DREQ and DACK lines for the first stage MSM82C37 A-5 channel set to cascade mode are connected to the HRQ and HLDA lines of the respective MSM82C37 A-5 devices in the second stage. The first stage MSM82C37 A-5 DACK signal must be set to active-high, and the DREQ signal to active-low.

Since the first stage MSM82C37A-5 is only used functionally in determining the order of priority of each channel when cascade mode is set, only DREQ and DACK are used — all other inputs are disregarded. And since the system may be hung up if the DMA transfer is activated by software DREQ, do not set a software DREQ for channels where cascade mode has been set.

In addition to the dual stage cascade connection shown in Figure 2, triple stage cascade connections are possible with the second stage also set to cascade mode.



AUTOINITIALIZE MODE

Setting bit 4 of the mode register enables autoinitialize of that channel. Following TC generation, auto-initialize involves writing of base address and base word count register values in the respective current address and current word count registers. The same values as in the current registers are written in the base registers by the CPU, and are not changed during DMA transfers.

When a channel has been set to autoinitialize, that channel may be used in a second transfer without involving the CPU and without the mask bit being reset after the TC generation.

PRIORITY MODES

The MSM82C37A-5 makes use of two priority decision modes, and acknowledges the DMA channel of highest priority among the DMA requesting channels.

FIXED PRIORITY MODE

In fixed priority mode, channel 0 has the highest priority, followed by channel 1, 2, and 3 in that order.

ROTATING PRIORITY MODE

In rotating priority mode, the order of priority is changed so that the channel where the current DMA transfer has been completed is given lowest priority. This is to prevent any one channel from monopolizing the system. The fixed priority is regained immediately after resetting.

Table 1 MSM82C37A-5 priority decision modes

Priority mode Service terminated channel		Priority mode Fixed			Rotating			
		_	СН0	CH1	CH2	снз		
	Highest	CH0	CH1	CH2	СНЗ	СНО		
Order of priority	1 1	CH1	CH2	снз	CH0	CH1		
for next DMA	ļ ·	CH2	снз	сно	CH1	CH2		
	Lowest	CH3	CH0	CH1	CH2	снз		

COMPRESSED TIMING

Setting the MSM82C37A-5 to compressed timing mode enables the S3 state used in extension of the read pulse access time to be omitted (if permitted by system structure) for two or three clock cycle DMA transfers. If the S3 state is omitted, the read pulse width becomes the same as the write pulse width with the address updated in S2 and the read or write operation executed in S4. This mode is disregarded if the transfer is an memory-memory transfer.

EXTENDED WRITING

When this mode is set, the IOW or MEMW signal which normally appears during the S3 state is obtained during the S2 state, thereby extending the write pulse width. The purpose of this extended write pulse is to enable the system to accommodate memories and I/O devices where the access time is slower. Although the pulse width can also be extended by using READY, that involves the insertion of a SW state to increase the number of states.

DESCRIPTION OF INTERNAL REGISTERS

CURRENT ADDRESS REGISTER

Each channel is equipped with a 16-bit long current address register where the transfer address is held during DMA transfers. The register value is incremented (or decremented) in each DMA cycle. Although this register is 16 bits long, the CPU is accessed by the MSM82C37A-5 eight bits at a time, therefore necessitating two successive 8-bit (lower and higher order bits) reading or writing operations using internal first/last flip-flops.

When autoinitialize has been set, the register is automatically initialized to the original value after TC.

CURRENT WORD COUNT REGISTER

Each channel is also equipped with a 16-bit long current word count register where the transfer count is held during DMA transfers. The register value is decremented in each DMA cycle. When the word count value reaches FFF(H) from 0000(H), a TC is generated. Therefore, a word count value which one less than the actual number of transfers must be set.

Since this register is also 16 bits long, it is accessed by first/last flip-flops control in the same way as the address register. And if autoinitialize has been set, the register is automatically initialized to the original value after TC.


BASE ADDRESS REGISTER AND BASE WORD COUNT REGISTER

Each channel is equipped with a 16-bit long base address register and base word count register where the initial value of each current register is held. The same values are written in each base register and current register by CPU. The content of current register can be ready by CPU, but the content of base register cannot be read.

COMMAND REGISTER

This 8-bit write-only register prescribes DMA operations for all MSM82C37A-5 channels. An outline of all bits is given in Figure 3. When the controller is disabled by setting DB2, there is no HRQ output even if DMA request is active.


DREQ and DACK signals may be active high or active low by setting DB6 and DB7.



MODE REGISTER

Each channel is equipped with a 6-bit write-only mode register, which decides by setting DB0, DB1 which channel is to be written when writing from the CPU in programming status. The bit description is outlined in Figure 4.


This register is not cleared by Reset or Master Clear instruction.



REQUEST REGISTER

In addition to using the DREQ signal, the MSM82C37A-5 can request DMA transfers by software means. This involves setting request bit of request register. Each channel has a corresponding request bit in the request register, and the order of priority of these bits is determined by the priority decision circuit irrespective of the mask register. DMA transfers are acknowledged in accordance with the decided order of priority.


All request bits are reset when the TC is reached, and when the request bit of a certain channel has been received, all other request bits are cleared. When an memory-memory transfer is commenced, the channel 0 request bit is set. The bit description is outlined in Figure 5.



MASK REGISTER

This register is used in disabling and enabling of DMA transfers in each channel. Each channel includes a corresponding mask bit in the mask register, and each bit is set when the TC is reached if not in autoinitialize mode. This mask register can be set in two different ways.


The method for setting/resetting the register for each channel is outlined in Figure 6(a), while the method for setting/resetting the register for all channels at once is outlined in Figure 6(b).



STATUS REGISTER

This register is a read-only register used in CPU reading of MSM82C37A-5 status. The four higher order bits indicate the DMA transfer request status for each channel, 1' being set when the DREQ input signal is active.

The four lower order bits indicate whether the corresponding channel has reached the TC or not, '1' being set when the TC status is reached. These four lower order bits are reset by status register reading, or RESET input and master clearing. A description of each bit is outlined in Figure 7.



TEMPORARY REGISTER

The temporary register is a register where transfer data is held temporarily during memory-memory transfers. Since the last item of data to be transferred is held after completion of the transfer, this item can be read by the CPU.

SOFTWARE COMMAND

The MAM82C37A-5 is equipped with software commands for executing special operations to ensure proper programming. Software command is irrespective of data bus contents.

CLEAR FIRST/LAST FLIP-FLOP

16-bit address and word count registers are read or written in two consecutive operations involving eight bits each (higher and lower order bits) under data bus port control. The fact that the lower order bits are accessed first by the MSM82C37A-5, followed by accessing of the higher order bits is discerned by the internal first/last flip-flop. This command resets the first/last flip-flop with the eight lower order bits being accessed immediately after execution.

MASTER CLEAR

Same operation as when the hardware RESET input is applied. This command clears the contents of the command, status (for lower order bits), request, and temporary registers, also clears the first/last flip-flop, and sets the mask register. This command is followed by an idle cycle.

CLEAR MASK REGISTER

When this command is executed, the mask bits for all channels are cleared to enable reception of DMA transfers.

PROGRAMMING

The MSM82C37A-5 is switched to programming status when the HLDA input and \overline{CS} are both at low level. In this state, $\overline{10R}$ is changed to low level with $\overline{10W}$ held at high level to enable reading by the CPU, or else $\overline{10W}$ is changed to low level while $\overline{10R}$ is held at high level to enable writing by the CPU.

A list of command codes for reading from the MSM82C37A-5 is given in Table 2, and a list of command codes for writing in the MSM82C37A-5 is given Table 3.

Note: If a DMA transfer request is received from an I/O device during MSM82C37A-5 programming, that DMA transfer may be commenced to prevent proper programming.

To prevent this interference, the DMA channel must be masked, or the controller disabled by the command register, or the system set so as to prevent DREQ becoming active during the programming.

Table 2 List of MSM82C37A-5 read commands

cs	ĪŌR	А3	A2	Α1	Α0	Internal first/last flip/flop	Read out data				
0	0	0	0	0	0	0		Current address	8 lower order bits		
0	0	0	0	0	0	1	G. 10	register	8 higher order bits		
0	0	0	0	0	1	0	Channel 0	Current word count	8 lower order bits		
0	0	0	0	0	1	1		register	8 higher order bits		
0	0	0	0	1	0	0		Current address	8 lower order bits		
0	0	0	0	1	0	1	Channel 1	register	8 higher order bits		
0	0	0	0	1	1	0	Channel	Current word count	8 lower order bits		
0	0	0	0	1	1	1		register	8 higher order bits		
0	0	0	1	0	0	0		Current address	8 lower order bits		
0	0	0	1	0	0	1	Channel 2	register	8 higher order bits		
0	0	0	1	0	1	0	Channel 2	Current word count	8 lower order bits		
0	0	0	1	0	1	1		register	8 higher order bits		
0	0	0	1	1	0	0		Current address	8 lower order bits		
0	0	0	1	1	0	1	Oharrat 3	register	8 higher order bits		
0	0	0	1	1	1	0	Channel 3	Current word count	8 lower order bits		
0	0	0	1	1	1	1	register		8 higher order bits		
0	0	1	0	0	0	×	Status register				
0	0	1	1	0	1	×	Temporary register				
0	0	Oth	er com	binatio	ns	х	Output data invalid				

Table 3 List of MSM82C37A-5 write commands

CS	ĪŌW	АЗ	A2	Α1	Α0	Internal first/last flip-flop	Written data					
0	0	0	0	0	0	0		Current and base	8 lower order bits			
0	0	0	0	0	0	1	Channel 0	address registers	8 higher order bits			
0	0	0	0	0	1	0	Channel 0	Current and base	8 lower order bits			
0	0	0	0	0	1	1	}	word count registers	8 higher order bits			
0	0	0	0	1	0	0		Current and base	8 lower order bits			
0	0	0	0	1	0	1	Channel 1	address registers	8 higher order bits			
0	0	0	0	1	1	0	Channel	Current and base	8 lower order bits			
0	0	0	0	1	1	1		word count registers	8 higher order bits			
0	0	0	1	0	0	0		Current and base	8 lower order bits			
0	0	0	1	0	0	1	Channel 2	address registers Current and base	8 higher order bits			
0	0	0	1	0	1	0	Channel 2		8 lower order bits			
0	0	0	1	0	1	1		word count registers	8 higher order bits			
0	0	0	1	1	0	0		Current and base	8 lower order bits			
0	0	0	1	1	ó	1	0512	address registers	8 higher order bits			
0	0	0	1	1	1	0	Channel 3	Current and base	8 lower order bits			
0	0	0	1	1	1	1		word count registers	8 higher order bits			
0	0	1	0	0	0	×	Command r	egister				
0	0	1	0	. 0	1	×	Request reg	ister				
0	0	1	0	1	0	×	Single mask	register				
0	0	1	0	1	1	×	Mode regist	er				
0	0	1	1	0	0	×	Clear first/last flip-flop (software command)					
0	0	1	1	0	1	×	Master clear (software command)					
0	0	1	1	1	0	×	Clear mask	register (software comm	and)			
0	0	1	1	1	1	×	All mask register					

OKI semiconductor

MSM82C43RS/GS

INPUT/OUTPUT PORT EXPANDER

GENERAL DESCRIPTION


The MSM82C43 is an input/output port expander device based on 3μ silicon gate CMOS technology and designed to operate at low power consumption levels.

In systems employing the MSM80C48/49 8-bit 1-chip microcomputers, 4-bit data can be expanded by dividing between four I/O lines by executing the MOVDPp. A, MOVDA, Pp, ANLDPp, A and ORLDPp, A instructions.

FEATURES

- 3µ silicon gate CMOS technology for low power consumption
- 2.5 to 6 V single power supply (dependent on MSM80C 48/49 operating frequency.)
- Fully static operation

- Bidirectional I/O ports
- TTL compatible (ports 4 thru 7)
- 24-pin DIP (MSM82C43RS)
- 24-pin flat package (MSM82C43GS)
- Functional compatibility with Intel i8243



ELECTRIC CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	Vcc	Ta = 25°C	0.5 ~ 7	V
Input Voltage	Vi	Ta = 25°C	-0.3 ~ V _{CC}	V
Storage Temperature	Tstg	_	−65 ~ +150	°C

• Operating Conditions

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	Vcc	_	2.5 ~ 6*1	V
Ambient Temperature	TA		−40 ~ +85	°C
-		MOS load	10	_
Fan-out	N	TTL load	3*2	_

DC Characteristics

 $(V_{CC} = 4.0V \sim 6.0V, Ta = -40^{\circ}C \sim +85^{\circ}C)$

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
"L" Input Voltage	VIL		-0.5		0.13Vcc	v v
"H" Input Voltage	V _{IH}		0.4Vcc	_	Vcc	v v
"L" Output Voltage Ports 4-7	V _{OL1}	I _{OL} = 5mA			0.45	V
"L" Output Voltage Port 7	V _{OL2}	I _{OL} = 20mA	_	_	1	٧
"L" Output Voltage Port 2	V _{OL3}	I _{OL} = 0.9mA	T - 1	_	0.45	V
"L" Total Output Current from Ports 4-7 *3	lOL	5mA/1PIN	_	_	80	mΑ
"H" Output Voltage Ports 4-7	V _{OH1}	I _{OH} = -240μA	0.75V _{CC}	-		٧
"H" Output Voltage Port 2	V _{OH2}	I _{OH} = -100μA	0.75V _{CC}	_		٧
"H" Output Voltage Ports 4-7	V _{OH1}	I _{OH} = -40μA	0.93V _{CC}	-	_	V
"H" Output Voltage Port 2	V _{OH2}	I _{OH} = -20μA	0.93V _{CC}	_		٧
Input Leak Current*3	IIL1	$0 \le V_{IN} \le V_{CC}$	-10	_	20	μΑ
Input Leak Current ^{*6}	I _{IL2}	0 ≦ V _{IN} ≦ V _{CC}	-10	_	10	μА
		Standby stop No accessing	_	5	100	μΑ
Power Supply Current	lcc	For continuous MSM80C49 access- ing at 11 MHz	_	1	2	mA

NOTE: *1 The supply voltage during operation is dependent on MSM80C49 operating frequency.


- *2 Except P20 thru P23.
- *3 P40 thru P43, P50 thru P53, P60 thru P63, P70 thru P73.
- *4 P70 thru P73.
- *5 P20 thru P23.
- *6 P20 thru P23, CS, PROG.

AC Characteristics

 $(V_{CC} = 4.0V \sim 6.0V, Ta = -40^{\circ}C \sim +85^{\circ}C)$

Parameter	Symbol	Conditions	MIN	MAX	Unit
Port Control Setting Time (up to PROG Falling Edge)	tΑ	80pF LOAD	50	_	ns
Port Control Holding Time (From PROG Falling Edge)	tB	20pF LOAD	60		ns
Output Data Setting Time	tC.	80pF LOAD	200	_	ns
Output Data Holding Time	tD	20pF LOAD	20	_	ns
Input Data Holding Time	tH	20pF LOAD	0	150	ns
PROG Pulse Width	^t K		700	_	ns
CS Valid Time (before and after PROG)	tcs	_	50	_	ns
Output Data Valid Time (at Ports 4-7)	tPO	100pF LOAD	-	700	ns
Input Data Holding Time (at Ports 4—7)	t _{LP1}	_	100	_	ns
Input Data Valid Time (from PROG Falling Edge)	tACC	80pF LOAD	-	650	ns

TIMING CHART



PIN FUNCTIONS

Pin	Function
PROG	Clock input from MSM80C49. When PROG is changed from "H" to "L", MSM82C43 STARTS operating in accordance with an order from MSM80C49.
CS	Input for chip select. Outputs and internal status cannot be changed when CS is "H".
P20 — P23	4-bit bidirectional I/O ports. When connected to P20 thru P23 of MSM80C49, direct data transfer from port to accumulator and from accumulator to port is possible.
P40 — P43 P50 — P53 P60 — P63 P70 — P73	4-bit bidirectional I/O ports. Data is latched statistically when output to ports, but is only valid while PROG is at "L" level when input.
Vcс	+5V power supply
GND	GROUND

FUNCTIONS

Write mode

Execution of MOVDPp, A, ORLDPp, A, ANLDPp, and A by MSM80C49 enables direct output of accumulator contents to ports 4 thru 7, and output to the ports after ORing or ANDing with port data. The port data is latched statistically at this time and remains unchanged until execution of the next instruction.


Read mode

Execution of MOVDA and Pp results in data of ports 4 thru 7 being accepted by the accumulator. Note that port data is valid only while PROG is at "L"

level. When at "H" level, ports 4 thru 7 are switched to tristate and port 2 is switched to input mode.

Address and instruction code


Instruction	P23	P22	Port	P21	P20
Read	0	0	Port 4	0	0
Write	0	1	Port 5	0	1
OR	1	0	Port 6	1	0
AND	1	1	Port 7	1	1




OUTPUT CHARACTERISTICS

Standard DC characteristics


Output "H" voltage (VOH) vs. output current (IOH)



Output "L" voltage (V_{OL}) vs. output current (I_{OL})




Operating frequency vs. power supply voltage (I_{CC})




Note: The direction which the output current flows through the device is taken as the positive direction.

Standard AC characteristics

tpO, t_H, and t_{ACC} vs. power supply voltage (V_{CC})



GUARANTEED MSM82C43 OPERATING RANGE



OKI semiconductor

MSM82C51ARS/GS

UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER

GENERAL DESCRIPTION

MSM82C51A is USART(Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication developed for the microcomputer system.


As a peripheral device of the microcomputer system, MSM82C51A receives parallel data from CPU and transmits serial data after conversion. This device also receives serial data from outside and transmits parallel data to CPU after conversion. Thus the device is used for serial data communication.

MSM82C51A configures a fully static circuit using silicon gate CMOS technology. Therefore, it operates on an extremely low power supply at 100 μ A (max) of standby current by suspending all the operations.


FEATURES

- Wide power supply voltage range from 3 V to 6 V.
- Wide temperature range from −40°C to 85°C.
- Synchronous communication upto 64K baud.
- Asynchronous communication upto 38.4K baud.
- Transmitting/receiving operations under double buffered configuration.
- Error detection (parity, overrun and framing)
- 28-pin DIP (MSM82C51ARS)
- 32-pin flat package (MSM82C51 AGS)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



FUNCTION

Outline

MSM82C51A's functional configuration is programed by the software.

Operation between MSM82C51A and CPU is executed by program control. Table 1 shows the operation between CPU and the device.

Table 1 Operation between MSM82C51A and CPU

cs	C/D	RD	WR	
1	x	х	X	Data bus 3-state
0	×	1	1	Data bus 3-state
0	1	0	1	Status → CPU
0	1	1	0	Control word ← CPU
0	0	0	1	Data → CPU
0	0	1	0	Data ← CPU

It is necessary to execute a function-setting sequence after resetting on MSM82C51A. Fig. 1 shows the function-setting sequence.

If the function was set, the device is ready to receive a command, thus enabling the transfer of data

by setting a necessary command, reading a status and reading/writing data.




Fig. 1 Function-Setting Sequence (Mode Instruction Sequence)

Control Words

There are two types of control word.

- 1. Mode instruction (setting of function)
- 2. Command (setting of operation)

1) Mode Instruction

Mode instruction is used for setting the function of MSM82C51A. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of control word after resetting will be recognized as "mode instruction."

Items to be set by mode instruction are as follows:

Synchronous/asynchronous mode

- Stop bit length (asynchronous mode)
- Character length
- Parity bit
- Baud rate factor (asynchronous mode)
- Internal/external synchronization (synchronous mode)
- No. of synchronous characters (synchronous mode)

The bit configuration of mode instruction is shown in Fig.'s 2 and 3. In the case of synchronous mode, it is necessary to write one- or two-byte sync characters.

If sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction.




Fig. 2 Bit Configuration of Mode Instruction (Asynchrnous)




Fig. 3 Bit Configuration of Mode Instruction (Synchronous)

2) Command

Command is used for setting the operation of MSM82C51A.

It is possible to write a command whenever necessary after writing mode instruction and sync characters.

Items to be set by command are as follows:

• Transmit

Enable/Disable

- Receive Enable/Disable
- DTR, RTS Output of data. · Resetting of error flag.
- Sending of break characters
- Internal resetting
- Hunt mode (synchronous mode)

The bit configuration of a command is shown in Fig. 4.




Fig. 4 Bit Configuration of Command

Status Word

The bit configuration of status word is shown in Fig. 5.

It is possible to see the internal status of MSM-82C51 A by reading a status word.




Fig. 5 Bit Configuration of Status Word

Standby Status

It is possible to put MSM82C51A in "standby status" for the complete static configuration of CMOS.

It is when the following conditions have been satisfied that MSM82C51A is in "standby status."

- (1) CS terminal shall be fixed at Vcc level.
- (2) Input pins other than CS, D₀ to D₇, RD, WR and C/D shall be fixed at Vcc or GND level (including SYNDET in external synchronous mode).

Note When all outputs current are 0, ICCS specification is applied.

Explanation of Each Terminal

Do to D7 (I/O terminal)

This is a bidirectional data bus which receive control word and transmit data from CPU and send status word and received data to CPU.

RESET (Input terminal)

A "High" on this input forces the MSM82C51A into "reset status."

The device waits for the writing of "mode instruction."

The min. reset width is six clock inputs during the operating status of CLK.

CLK (Input terminal)

CLK signal is used to generate an internal device timing.

CLK signal is independent of RXC or TXC.

However, the frequency of CLK must be greater than 30 times the \overline{RXC} and \overline{TXC} at Synchronous mode and Asynchronous "x1" mode, and must be greater than 5 times at Asynchronous "x16" and "x64" mode.

WR (Input terminal)

This is "active low" input terminal which receives a signal for writing transmit data and control words from CPU into MSM82C51A.

RD (Input terminal)

This is "active low" input terminal which receives a signal for reading receive data and status words from MSM82C51A.

C/D (Input terminal)

This is an input terminal which receives a signal for selecting data or command word and status word when MSM82C51 A is accessed by CPU.

If $C/\overline{D} = low$, data will be accessed.

If C/\overline{D} = high, command word or status word will be accessed.

CS (Input terminal)

This is "active low" input terminal which selects the MSM82C51A at low level when CPU accesses.

Note The device won't be in "standby status" only setting \overline{CS} = High.

Refer to "Explanation of Standby Status."

TXD (Output terminal)

This is an output terminal for transmit data from which serial-converted data is sent out.

The device is in "mark status" (high level) after resetting or during a status when transmit is disable.

It is also possible to set the device in "break status" (low level) by a command.

TXRDY (Output terminal)

This is an output terminal which indicate that MSM82C51A is ready to accept a transmit data character. But the terminal is always at low level if CTS = high or the device was set in "TX disable status" by a command.

Note TXRDY of status word indicates that transmit data character is receivable, regardless of CTS or command.

If CPU write a data character, TXRDY will be reset by the leadingedge or WR signal.

TXEMPTY (Output terminal)

This is an output terminal which indicates that MSM82C51A transmitted all the characters and had no data character.

In "synchronous mode," the terminal is at high level, if transmit data characters are no longer left and sync characters are automatically transmitted.

If CPU write a data character, TXEMPTY will be reset by the leadingedge of \overline{WR} signal.

Note As transmitter is disabled by setting CTS
"High" or command, a data written before
disabled will be sent out, then TXD and
TXEMPTY will be "High".

Even if a data is written after disabled, that data is not sent out and TXE will be "High". After enabled transmitter, it sent out. (Refer to Timing Chart of Transmitter Cont-

TXC (Input terminal)

This is a clock input signal which determines the transfer speed of transmit data.

In "synchronous mode," the baud rate will be the same as the frequency of $\overline{TXC},$

In "Asynchronous mode", it is possible to select baud rate factor by mode instruction.

It can be 1, 1/16 or 1/64 the TXC.

rol and Flag Timing)

The falling edge of $\overline{\mathsf{TXC}}$ sifts the serial data out of the MSM82C51A.

RXD (Input terminal)

This is a terminal which receives serial data.

RXRDY (Output terminal)

This is a terminal which indicates that MSM82C-51A contains a character that is ready to READ.

If CPU read a data character, RXRDY will be reset by the leadingedge of \overline{RD} signal.

Unless CPU reads a data character before next one character is received completely, the preceding data will be lost. In such a case, an overrun error flag of status word will be set.

RXC (Input terminal)

This is a clock input signal which determines the transfer speed of receive data.

In "synchronous mode," the baud rate will be the same as the frequency of \overline{RXC} .

In "asynchronous mode," it is possible to select baud rate factor by mode instruction.

It can be 1, 1/16, 1/64 the RXC.

SYNDET/BD (Input or output terminal)

This is a terminal which function changes according to mode.

In "internal synchronous mode," this terminal is at high level, if sync characters are received and synchronized. If status word is read, the terminal will be reset.

In "external synchronous mode," this is an input terminal,

If "High" on this input forces, MSM82C51A starts receiving data character.

In "asynchronous mode," this is an output terminal which generates "high level" output upon the detection of "break" character, if receiver data contained "low-level" space between stop bits of two continuous characters. The terminal will be reset, if RXD is at high level.

DSR (Input terminal)

This is an input port for MODEM interface. The input status of the terminal can be recognized by CPU reading status words.

DTR (Output terminal)

This is an output port for MODEM interface. It is possible to set the status of DTR by a command.

CTS (Input terminal)

This is an input terminal for MODEM interface which is used for controlling a transmit circuit. The terminal controls data transmit if the device is set in "TX Enable" status by a command. Data is transmitable if the terminal is at low level.

RTS (Output terminal)

This is an output port for MODEM interface. It is possible to set the status of RTS by a command.

ABSOLUTE MAXIMUM RATINGS

Parameter	Cumbal	Symbol Limits MSM82C51ARS MSM82C51AGS			0 11.1		
ratatiletet	Symbol			Unit	Conditions		
Power supply voltage	Vcc	-0.5 ~ +7		V _{CC} -0.5 ~ +7		V	
Input voltage	VIN	-0.5 ~ V _{CC} +0.5		V	With respect to GND		
Output voltage	VOUT	-0.5 ~ V	CC + 0.5	٧	1		
Storage temperature	Tstg	−55 ~ 150		°C	_		
Power dissipation	PD	0.9 0.7		0.9 0.7		w	Ta = 25° C

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	3∼6	٧
Operating temperature	T _{OP}	−40 ~ 85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min,	Тур.	Max.	Unit
Power supply voltage	Vcc	4.5	5	5.5	V
Operating temperature	TOP	-40	+25	+85	°c
"L" input voltage	VIL	-0.3		+0.8	٧
"H" input voltage	ViH	2.2		V _{CC} + 0.3	٧

DC CHARACTERISTICS

 $(Vcc = 4.5 \sim 5.5V Ta = -40^{\circ}C \sim +85^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Measurement Conditions
"L" output voltage	VOL			0.45	V	I _{OL} = 2 mA
"H" output voltage	VOH	3.7			V	I _{OH} = -400 μA
Input leak current	FLI	-10		10	μΑ	0 ≤ V _{IN} ≤ V _{CC}
Output leak current	ILO	-10		10	μА	0 ≤ V _{OUT} ≤ V _{CC}
Operating supply current	Icco			5	mA	Asynchronous X64 during transmitting/receiving
Standby supply current	lccs			100	μΑ	All input voltage shall be fixed at V _{CC} or GND level.

AC CHARACTERISTICS

 $(Vcc = 4.5 \sim 5.5V, Ta = -40 \sim 85^{\circ}C)$

CPU Bus Interface Part

Parameter	Symbol	Min.	Max.	Unit	Remarks
Address stable before RD	t _{AR}	20		NS	Note 2
Address hold time for RD	^t RA	20		NS	Note 2
RD pulse width	tRR	250		NS	
Data delay from RD	tRD		200	NS	
RD to data float	†DF	10	100	NS	
Recovery time between RD	tRVR	6		Тсу	Note 5
Address stable before WR	tAW	20		NS	Note 2
Address hold time for WR	twA	20		NS	Note 2
WR pulse width	tww	250		NS	
Data set-up time for WR	tDW	150		NS	
Data hold time for WR	twD	20		NS	
Recovery time between WR	t _{RVW}	6		T _{cy}	Note 4
RESET pulse width	tRESW	6		T _{cy}	

Serial Interface Part


Parameter		Symbol	Min.	Max.	Unit	Remarks
Main clock period		tcy	250		NS	Note 3
Clock low time		t _φ	90		NS	
Clock high time		t _ø	120	t _{cy} -90	NS	
Clock rise/fall time	Clock rise/fall time			20	NS	
TXD delay from falling edge	of TXC	^t DTX		1	μS	
Transmitter clock frequency	1X Baud	fTX	DC	64	kHz	
	16X, Baud	fTX	DC	615	kHz	Note 3
	64X, Baud	fTX	DC	615	kHz	
Transmitter clock low time	1X Baud	tTPW	13		T _{cy}	
	16X, 64X Baud	^t TPW	2		Тсу	
Transmitter clock high time	1X Baud	t _{TPD}	15		Тсу	
	16X, 64X Baud	tTPD	3		Тсу	
Receiver clock frequency	1X Baud	fRX	DC	64	kHz	
	16X Baud	fRX	DC	615	kHz	Note 3
	64X Baud	fRX	DC	615	kHz	
Receiver clock low time	1X Baud	tRPW	13	Ţ	T _{cy}	
·	16X, 64X Baud	tRPW	2		T _{CY}	
Receiver clock high time	1X Baud	tRPD	15		T _{cy}	
	16X, 64X Baud	tRPD	3		T _{cy}	
Time from the center of last bit to the rise of TXRDY		[‡] TXRDY		8	T _{cy}	
Time from the leading edge of \overline{WR} to the fall of TXRDY		^t TXRDY CLEAR		400	NS	
Time from the center of last bit to the rise of RXRDY		tRXRDY		26	Тсу	


Parameter	Symbol	Min.	Max.	Unit	Remarks
Time from the leading edge of \overline{RD} to the fall of RXRDY	tRXRDY CLEAR		400	NS	
Internal SYNDET delay time from rising edge of RXC	tis		26	T _{CY}	
SYNDET setup time for RXC	tES	18		Тсу	
TXE delay time from the center of last bit	tTXEMPTY	20		T _{cy}	
MODEM control signal delay time from rising edge of $\overline{\mbox{WR}}$	tWC	8		T _{CY}	
MODEM control signal setup time for falling edge of RD	^t CR	20		T _{cy}	
RXD setup time for rising edge of RXC (1X Baud)	^t RXDS	11		T _{CY}	
RXD hold time for falling edge of RXC (1X Baud)	^t RXDH	17		T _{cy}	


Caution 1) AC characteristics are measured at 150 pF capacity load as an output load based or 0.8 V at low level and 2.2 V at high level for output and 1.5 V for input,

- 2) Addresses are \overline{CS} and C/\overline{D} .
- 3) f_{TX} or $f_{RX} \le 1/(30 \text{ Tcy})$ 1 x baud f_{TX} or $f_{RX} \le 1/(5 \text{ Tcy})$ 16 x, 64 x Baud
- 4) This recovery time is mode Initialization only. Recovery time between command writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 18 t_{CY}. Write Data is allowed only when TXRDY = 1.
- 5) This recovery time is Status read only. Read Data is allowed only when RXRDY = 1.
- 6) Status update can have a maximum delay of 28 clock periods from event affecting the status.


TIMING CHART









INT SAMPLING PULSE












Read Control or Input Port (CPU ← USART)




Transmitter Control and Flag Timing (ASYNC Mode)




Receiver Control and Flag Timing (ASYNC Mode)



Transmitter Control and Flag Timing (SYNC Mode)



Receiver Control and Flag Timing (SYNC Mode)



MSM82C53-5RS/GS

CMOS PROGRAMMABLE INTERVAL TIMER

GENERAL DESCRIPTION

The MSM82C53-5RS/GS is a programmable universal timer designed for use in microcomputer systems. Based on silicon gate CMOS technology, it requires a standby current of only 100 μ A (max.) when the chip is in the non-selected state. And during timer operation, the power consumption is still very low with only 5 mA (max.) of current required.


It consists of three independent counters, and can count up to a maximum of 5 MHz. The timer features six different counter modes, and binary count/BCD count functions. Count values can be set in byte or word units, and all functions are freely programmable.

FEATURES

- Maximum operating frequency of 5 MHz (V_{CC} = 5V)
- High speed and low power consumption achieved by silicon gate CMOS technology.
- Completely static operation
- Three independent 16-bit down-counters
- 3V to 6V single power supply


- Six counter modes available for each counter
- · Binary and decimal counting possible
- 24-pin DIP (MSM82C53-5RS)
- 32-pin flat package (MSM82C53-5GS)

FUNCTIONAL BLOCK DIAGRAM



4

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

D	Summit at	Conditions	Lir	11-14	
Parameter	Symbol		MSM82C53-5RS	MSM82C53-5GS	Unit
Supply Voltage	Vcc		-0.5 to	+7	V
Input Voltage	VIN	Respect to GND	-0.5 to	V _{CC} + 0.5	V
Output Voltage	Vout	·	-0.5 to V _{CC} + 0.5		V
Storage Temperature	Tstg		-55 to + 150		°C
Power Dissipation	PD	Ta = 25°C	0.9	0.7	w

OPERATING RANGES

Parameter	Symbol	Limits	Conditions	Unit
Supply Voltage	VCC	3 to 6	V _{IL} = 0.2V, V _{IH} = V _{CC} - 0.2V, operating frequency 2.6 MHz	V
Operating Temperature	TOP	-40 to +85		°c

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	ТОР	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.3		+0.8	V
"H" Input Voltage	VIH	2.2		V _{CC} + 0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Cond	itions	Min.	Тур.	Max.	Unit
"L" Output Voltage	VOL	I _{OL} = 4mA ·				0.45	٧
"H" Output Voltage	Voн	I _{OH} = -1mA		3.7			V
Input Leak Current	ILI	0 ≤ V _{IN} ≤ V _{CC}	V _{CC} =4.5V to 5.5V	-10		10	μΑ
Output Leak Current	ILO	0 ≤ V _{OUT} ≤ V _{CC}	Ta=-40°C to +85°C	-10		10	μΑ
Standby Supply Current	Iccs	$ \overline{CS} \ge V_{CC} -0.2V V_{IH} \ge V_{CC} -0.2V V_{IL} \le 0.2V $				100	μΑ
Operating Supply Current	lcc.	t _{CLK} = 200 ns	'			5	mA

AC CHARACTERISTICS


 $(V_{CC} = 4.5V \sim 5.5V, Ta = -40 \sim +85^{\circ}C)$

Parameter	Symbol	Min.	Max.	Unit	Co	onditions
Address Set-up Time before reading	TAR	30		ns		C _L = 150pF
Address Hold Time after reading	TRA	0		ns	Read	
Read Pulse Width	TRR	150		ns	cycle	
Read Recovery Time	TRVR	200		ns	}	
Address Set-up Time before writing	TAW	0		ns		
Address Hold Time after writing	TWA	30		ns		
Write Pulse Width	Tww	150		ns	Write	
Data Input Set-up Time before writing	TDW	100		ns	cycle	
Data Input Hold Time after writing	TWD	30		ns		
Write Recovery Time	TRVW	200		ns	l	
Clock Cycle Time	TCLK	200	D.C.	ns		
Clock "H" Pulse Width	TPWH	60		ns]	
Clock "L" Pulse Width	TPWL	60		ns	Clock	
"H" Gate Pulse Width	TGW	50		ns	gate	
"L" Gate Pulse Width	TGL	50		ns	timing	
Gate Input Set-up Time before clock	TGS	50		ns		
Gate Input Hold Time after clock	TGH	50		ns	l	
Output Delay Time after reading	TRD		120	ns		!
Output Floating Delay Time after reading	TDF	5	90	ns]	
Output Delay Time after gate	TODG		120	ns	Delay	
Output Delay Time after clock	TOD		150	ns		
Output Delay Time after address	TAD		180	ns		


Note: Timing measured at $V_L = 0.8V$ and $V_H = 2.2V$ for both inputs and outputs.

TIME CHART


Write Timing



Read Timing




Clock & Gate Timing



DESCRIPTION OF PIN FUNCTIONS

Pin Symbol	Name	Input/output	Function
D7 ~ D0	Bidirectional data bus	Input/output	Three-state 8-bit bidirectional data bus used when writing control words and count values, and reading count values upon reception of WR and RD signals from CPU.
CS	Chip select input	Input	Data transfer with the CPU is enabled when this pin is at low level. When at high level, the data bus (D ₀ thru D ₇) is switched to high impedance state where neither writing nor reading can be executed. Internal registers, however, remain unchanged.
RD	Read input	Input	Data can be transferred from MSM82C53-5 to CPU when this pin is at low level.
WR	Write input	Input	Data can be transferred from CPU to MSM82C53-5 when this pin is at low level.
A0, A1	Address input	Input	One of the three internal counters or the control word register is selected by A0/A1 combination. These two pins are normally connected to the two lower order bits of the address bus.
CLK0~2	Clock input	Input	Supply of three clock signals to the three counters incorporated in MSM82C53-5.
GATE0~2	Gate input	Input	Control of starting, interruption, and restarting of counting in the three respective counters in accordance to the set control word contents.
OUT0~2	Counter output	Output	Output of counter output waveform in accordance with the set mode and count value.

SYSTEM INTERFACING



DESCRIPTION OF BASIC OPERATIONS

Data transfers between the internal registers and the external data bus is outlined in the following table.

cs	RD	WR	A1	A0	Function
0	1	0	0	0	Data bus to counter # 0 Writing
0	1	0	0	1	Data bus to counter # 1 Writing
0	1	0	1	0	Data bus to counter # 2 Writing
0	1	0	1	1	Data bus to control word register Writing
0	0	1	0	0	Data bus from counter # 0 Reading
0	0	1	0	1 1	Data bus from counter # 1 Reading
0	0	1	1	0	Data bus from counter # 2 Reading
0	0	1	1	1)
1	×	×	x	X.	Data bus in high impedance status
0	1	1	x	×	J

x denotes "not specified".

DESCRIPTION OF OPERATION

82C53-5 functions are selected by control word from CPU. In the required program sequence, the control word setting is followed by the count value setting and execution of the desired timer operation.

Control Word and Count Value Program

Each counter operating mode is set by control word programming. The control word format is outlined below.

	D7	D6	D5	D4	D3	D2	D1	D0	
	SC1	sco	RL1	RLO	M2	M1	MO	BCD]
1	Sele Cour		Read	/Load		Mode		BCD	j
	$(\overline{CS} = 0, A0, A1 = 1, 1, \overline{RD} = 1, \overline{WR} = 0)$								

• Select Counter (SCO, SC1): Selection of set counter

SC1	SC0	Set Contents
0	0	Counter # 0 selection
0	1	Counter # 1 selection
1	0	Counter # 2 selection
1	1	Illegal combination

Read/Load (RL1, RL0): Count value Reading/ Loading format setting

RL1	RLO	Set Contents
0	0	Counter Latch operation
0	1	Reading/Loading of Least Significant byte (LSB)
1	0	Reading/Loading of Most Significant byte (MSB)
1	1	Reading/Loading of LSB followed by MSB

Mode (M2, M1, M0): Operation waveform mode setting

М2	М1	мо	Set Contents
0	0	0	Mode 0 (Interrupt on Terminal Count)
0	0	1	Mode 1 (Programmable One-Shot)
×	1	0	Mode 2 (Rate Generator)
х	1	1	Mode 3 (Square Wave Generator)
1	0	0	Mode 4 (Software Triggered Strobe)
1	0	1	Mode 5 (Hardware Triggered Strobe)

x denotes "not specified".

BCD: Operation count mode setting

BCD	Set Contents
0	Binary Count (16-bits Binary)
1	BCD Count (4-decades Binary Coded Decimal)

After setting Read/Load, Mode, and BCD in each counter as outlined above, next set the desired count value. (In some Modes, counting is started immediately after the count value has been written). This count value setting must conform with the Read/Load format set in advance. And note that the internal counters are reset to 0000H during control word setting. But the counter value (0000H) can't be read.

If the two bytes (LSB and MSB) are written at this stage (RLO and RL1 = 1,1), take note of the following precaution.

Although the count values may be set in the three counters in any sequence after the control word has been set in each counter, count values must be set consecutively in the LSB — MSB order in any one counter.

Example of control word and count value setting

Counter # 0: Read/Load LSB only, Mode 3, Binary count, count value 3H Counter # 1: Read/Load MSB only, Mode 5, Binary count, count value AA00H Counter # 2: Read/Load LSB and MSB, Mode 0, BCD count, count value 1234

MVI A, 1EH7 Counter #0 control word setting OUT n3 MVI A, 6AH] Counter #1 control word setting OUT n3 MVI A, B1H7 Counter #2 control word setting OUT n3 MVI A, 03H ~ Counter #0 count value setting OUT no MVIA, AAH? Counter #1 count value setting OUT n1 MVI A, 34H -OUT n2 Counter #2 count value setting MVI A, 12H (LSB then MSB) OUT n2

Note: n0: Counter #0 address

n1: Counter #1 address

n2: Counter #2 address

n3: Control word register address

The minimum and maximum count values which can be counted in each mode are listed below.

Mode	Min.	Max.	Remarks
0	1	0	0 executes 10000H count (ditto in other modes)
1	1	0	
2	2	0	1 cannot be counted
3	2	1	1 executes 10001H count
4	1	0	
5	1	0	

Mode Definition

Mode 0 (terminal count)

The counter output is set to "L" level by the mode setting. If the count value is then written in the counter with the gate input at "H" level (that is, upon completion of writing the MSB when there are two bytes), the clock input counting is started. When the terminal count is reached, the output is switched to "H" level and is maintained in this status until the control word and count value are set again.

Counting is interrupted if the gate input is switched to "L" level, and restarted when switched back to "H" level.

When Count Values are written during counting, the operation is following.

1 byte Read/Load.... When the new count value is written, counting is stopped immediately, and then restarted at the new count value by the next clock.

2-byte Read/Load.... When byte 1 (LSB) of the new count value is written, counting is stopped immediately. Counting is restarted at the new count value when byte 2 (MSB) is written.

Mode 1 (programmable one-shot)

The counter output is switched to "H" level by the mode setting. Note that in this mode, counting is not started if only the count value is written. Since counting has to be started in this mode by using the leading edge of the gate input as a trigger, the counter output is switched to "L" level by the next clock after the gate input trigger. This "L" level status is maintained during the set count value, and is switched back to "H" level when the terminal count is reached.

Once counting has been started, there is no interruption until the terminal count is reached, even if the gate input is switched to "L" level in the meantime. And although counting continues even if a new count value is written during the counting, counting is started at the new count value if another trigger is applied by the gate input.

Mode 2 (rate generator)

The counter output is switched to "H" level by the mode setting. When the gate input is at "H" level, counting is started by the next clock after the count value has been written. And if the gate input is at "L" level, counting is started by using the rising edge of the gate input as a trigger after the count value has been set.

An "L" level output pulse appears at the counter output during a single clock duration once every n clock inputs where n is the set count value. If a new count value is written during while counting is in progress, counting is started at the new count value following output of the pulse currently being counted. And if the gate input is switched to "L" level during counting, the counter output is forced to switch to "H" level, the counting being restarted by the rising edge of the gate input.

• Mode 3 (square waveform rate generator)

The counter output is switched to "H" level by the mode setting. Counting is started in the same way as described for mode 2 above.

The repeated square wave output appearing at the counter output contains half the number of counts as the set count value. If the set count value (n) is an odd number, the repeated square wave output consists of only (n + 1)/2 clock inputs at "H" level and (n - 1)/2 clock inputs at "L" level.

If a new count value is written during counting, the new count value is reflected immediately after the change ("H" to "L" or "L" to "H") in the next counter output to be executed. The counting operation at the gate input is done the same as in mode 2.

Mode 4 (software trigger strobe)

The counter output is switched to "H" level by the mode setting. Counting is started in the same way as described for mode 0. A single "L" pulse equivalent to one clock width is generated at the counter output when the terminal count is reached.

This mode differs from 2 in that the "L" level output appears one clock earlier in mode 2, and that pulses are not repeated in mode 4. Counting is

stopped when the gate input is switched to "L" level, and restarted from the set count value when switched back to "H" level.


Mode 5 (hardware trigger strobe)


The counter output is switched to "H" level by the mode setting. Counting is started, and the gate input used, in the same way as in mode 1.

The counter output is identical to the mode 4 output

The various roles of the gate input signals in the above modes are summarized in the following table.

Gate Mode	"L" Level Falling Edge	Rising Edge	"H" Level
0	Counting not possible	}	Counting possible
1		(1) Start of counting (2) Retriggering	
2	(1) Counting not possible (2) Counter output forced to "H" level	Start of counting	Counting possible
3	(1) Counting not possible (2) Counter output forced to "H" level	Start of counting	Counting possible
4	Counting not possible		Counting possible
5		(1) Start of counting (2) Retriggering	





Reading of Counter Values

All 82C53-5 counting is down-counting, the counting being in steps of 2 in mode 3. Counter values can be read during counting by (1) direct reading, and (2) counter latching ("read on the fly").

Direct reading

Counter values can be read by direct reading operations.

Since the counter value read according to the timing of the \overline{RD} and CLK signals is not guaranteed, it is necessary to stop the counting by a gate input signal, or to interrupt the clock input temporarily by an external circuit to ensure that the counter value is correctly read.

Counter latching


In this method, the counter value is latched by writing a counter latch command, thereby enabling a stable value to be read without effecting the counting in any way at all. An example of a counter latching program is given below.

Counter latching executed for counter #1 (Read/Load 2-byte setting)

MVIA 0100xxxx Denotes counter latching OUT n3 Write in control word address (n3) The counter value at this point is latched IN n1 -Reading of the LSB of the counter value latched from counter #1. -n1: Counter #1 address MOV B, A Reading of MSB from counter IN_{n1} #1. MOV C, A

Example of Practical Application

82C53-5 used as a 32-bit counter.



Use counter #1 and counter #2

Counter #1: mode 0, upper order 16-bit counter value

Counter #2: mode 2, lower order 16-bit counter value

value

This setting enables counting up to a maximum of 232.

OKI semiconductor

MSM82C55A-5RS/GS

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

GENERAL DESCRIPTION


MSM82C55A-5 is a programmable universal I/O interface device which operates at a high speed and on a low power consumption due to the 3 μ silicon gate CMOS technology. It is the best fit as I/O port in a system which employs 8-bit parallel processing CPU MSM80C85A. Basically, this device has 24-bit I/O pins equivalent to three 8-bit I/O ports and all inputs/outputs are TTL interface compatible.

FEATURES


- \bullet High speed and low power consumption due to 3 μ silicon gate CMOS technology
- 3 V to 6 V single power supply
- Full static operation
- Programmable 24-bit I/O ports
- Bidirectional bus operation (Port A)

- Bit set/reset function (Port C)
- TTL compatible
- 40-pin DIP (MSM82C55A-5RS)
- 44-pin flat package (MSM82C55A-5GS)
- Compatible with 8255A-5

CIRCUIT CONFIGURATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Lir	.,,.,	
	Symbol	Conditions	MSM82C55A-5RS	MSM82C55A-5GS	Unit
Supply Voltage	Vcc	Ta = 25°C	-0.5 to	٧	
Input Voltage	V _{IN}	with respect	-0.5 to	V _{CC} +0.5	٧
Output Voltage	Vout	to GND	-0.5 to	-0.5 to V _{CC} +0.5	
Storage Temperature	Tstg	_	-55 to	°C	
Power Dissipation	PD	Ta = 25°C	1.0	0.7	W

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3 to 6	V
Operating Temperature	ТОР	-40 to 85	°C

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	ТОР	-40	+25	+85	°c
"L" Input Voltage	VIL	-0.3		+0.8	V
"H" Input Voltage	ViH	2.2		V _{CC} +0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Cond	Min.	Тур.	Max.	Unit	
"L" Output Voltage	VOL	I _{OL} = 2.5mA				0.45	V
// // O		I _{OH} = -400 μA		2.4			V
"H" Output Voltage	Vон	I _{OH} = -40 μA	1	4.2			V
Input Leak Current	1L1	0 ≤ V _{IN} ≤ V _{CC}] i	-10		10	μА
Output Leak Current	^I LO	0 ≤ V _{OUT} ≤V _{CC}	V _{CC} = 4.5V to 5.5V	-10		10	μΑ
Supply Current (standby)	Iccs	CS ≥ V _{CC} -0.2V V _{IH} ≥ V _{CC} -0.2V V _{IL} ≤ 0.2V	$T_a = -40^{\circ} \text{ C to } +85^{\circ} \text{ C}$		0.1	100	μА
Average Supply Current (active)	Icc	I/O write cycle time: 1 µs				5	mA


AC CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, Ta = -40 \text{ to } +85^{\circ}C)$


Parameter	Symbol	Min.	Max.	Unit	Remarks
Setup Time of address to the falling edge of RD	^t AR	20		ns	
Hold Time of address to the rising edge of RD	^t RA	20		ns	,
RD Pulse Width	tRR	300		ns	
Delay Time from the falling edge of RD to the output of defined data	tRD		200	ns	
Delay Time from the rising edge of RD to the floating of data bus	tDF	10	100	ns	
Time From the rising edge of \overline{RD} or \overline{WR} to the next falling edge of \overline{RD} or \overline{WR}	tRV	850		ns	
Setup Time of address before the falling edge of WR	tAW	0		ns	
Hold Time of address after the rising edge of \overline{WR}	tWA	30		ns	
WR Pulse Width	tww	300		ns	
Setup Time of bus data before the rising edge of \overline{WR}	tDW	100		ns	
Hold Time of bus data after the rising edge of $\overline{ m WR}$	tWD	40		ns	
Delay Time from the rising edge of WR to the output of defined data	tWB		350	ns	
Setup Time of port data before the falling edge of RD	tIR	20		ns	
Hold Time of port data after the rising edge of RD	tHR	20		ns	
ACK Pulse Width	t _{AK}	300		ns	Load
STB Pulse Width	^t ST	300		ns	150 pF
Setup Time of port data before the rising edge of STB	tPS	20		ns	
Hold Time of port data after the rising edge of STB	^t PH	180		ns	
Delay Time from the falling edge of ACK to the output of defined data	^t AD		300	ns	
Delay Time from the rising edge of ACK to the floating of port (Port A in mode 2)	tKD	20	250	ns	
Delay Time from the rising edge of WR to the falling edge of OBF	†WOB		650	ns	,
Delay Time from the falling edge of ACK to the rising edge of OBF	^t AOB		350	ns	
Delay Time from the falling edge of STB to the rising edge of IBF	^t SIB		300	ns	
Delay Time from the rising edge of RD to the falling edge of IBF	^t RIB		300	ns	
Delay Time from the falling edge of $\overline{\text{RD}}$ to the falling edge of INTR	^t RIT		400	ns	
Delay Time from the rising edge of \overline{STB} to the rising edge of INTR	^t SIT		300	ns	
Delay Time from the rising edge of ACK to the rising edge of INTR	^t AIT		350	ns	
Delay Time from the falling edge of WR to the falling edge of INTR	†wi⊤		850	ns	

Note: Timing is measured at V_L = 0.8 V and V_H = 2.2 V for both inputs and outputs.


Basic Input Operation (Mode 0)




Basic Output Operation (Mode 0)




Strobe Input Operation (Mode 1)



Strobe Output Operation (Mode 1)




Bidirectional Bus Operation (Mode 2)




OUTPUT CHARACTERISTICS (REFERENCE VALUE)

1 Output "H" Voltage (VOH) vs. Output Current (IOH)



2 Output "L" Voltage (VOL) vs. Output Current (IOL)



Note: The direction of flowing into the device is taken as positive for the output current.

FUNCTIONAL DESCRIPTION OF PIN

Pin No.	Item	Input/Output	Function
D7 ~ D0	Bidirectional data bus	Input and output	These are three-state 8-bit bidirectional buses used to write and read data upon receipt of the \overline{WR} and \overline{RD} signals from CPU and also used when control words and bit set/reset data are transferred from CPU to MSM82C55A-5.
RESET	Reset input	Input	This signal is used to reset the control register and all internal registers when it is in high level. At this time, ports are all made into the input mode (high impedance status).
<u>cs</u>	Chip select input	Input	When the CS is in low level, data transmission is enabled with CPU. When it is in high level, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however.
RD	Read input	Input	When RD is in low level, data is transferred from MSM82C55A-5 to CPU.
WR	Write input	Input	When WR is in low level, data or control words are transferred from CPU to MSM82C55A-5.
A0, A1	Port select input (address)	Input	By combination of A0 and A1, either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus.
PA7 ~ PA0	Port A	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word. Especially, port A can be used as a bidirectional port when it is set to mode 2.
PB7 ∼ PB0	Port B	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out-puts can be determined by writing a control word.
PC7 ~ PC0	Port C	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out-puts can be determined by writing a control word as 2 ports with 4 bits each. When port A or port B is used in mode 1 or mode 2 (port A only), they become control pins. Especially when port C is used as an output port, each bit can be set/reset independently.
Vcc			+5 V power supply.
GND			GND

BASIC FUNCTIONAL DESCRIPTION

Group A and Group B

When setting a mode to a port having 24 bits, set it by dividing it into two groups of 12 bits each.

Group A: Port A (8 bits) and high order 4 bits

of port C (PC7 ~ PC4)

Group B: Port B (8 bits) and low order 4 bits of

port C (PC3 ~ PC0)

Mode 0, 1, 2

There are 3 types of modes to be set by group as follows:

Mode 0:

Mode 2:

Basic input operation/output operation

Mode 1:

(Available for both groups A and B) Strobe input operation/output opera-

(Available for both groups A and B)

Bidirectional bus operation

(Available for group A only)

When used in mode 1 or mode 2, however, port C has bits to be defined as ports for control signal for operation ports (port A for group A and port B for group B) of their respective groups.

Port A, B, C

The internal structure of 3 ports is as follows:

Port A: One 8-bit data output latch/buffer and

one 8-bit data input latch

Port B: One 8-bit data input/output latch/buf-

fer and one 8-bit data input buffer

Port C: One 8-bit data output latch/buffer and

one 8-bit data input buffer (no latch

for input)

Single bit set/reset function for port C

When port C is defined as output port, it is possible to set (to turn to high level) or reset (to turn to low level) any one of 8 bits individually without affecting other bits.

OPERATIONAL DESCRIPTION


Control Logic

Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below:

Operation	A1	A0	cs	WR	RD	Operation
	0	0	0	1	0	Port A → Data Bus
Input	0	1	0	1	0	Port B → Data Bus
	1	0	0	1	0	Port C → Data Bus
-	0	0	0	0	1	Data Bus → Port A
Output	0	1	0	0	1	Data Bus → Port B
	1	0	0	0	1	Data Bus → Port C
Control	1	1	0	0	1	Data Bus → Control Register
	1	1	0	1	0	Illegal Condition
Others	×	×	1	×	×	Data bus is in the high impedance status.

Setting of Control Word

The control register is composed of 7-bit latch circuit and 1-bit flag as shown below.




Precaution for mode selection

The output registers for ports A and C are cleared to ϕ each time data is written in the command register and the mode is changed, but the port B state is undefined.

Bit Set/Reset Function

When port C is defined as output port, it is possible to set (set output to 1) or reset (set output to 0) any one of 8 bits without affecting other bits as shown next page.



Interrupt Control Function

When MSM82C55A-5 is used in mode 1 or mode 2, the interrupt signal for CPU is provided. The interrupt request signal is output from port C. When the interral flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output. The set/reset of the internal flip-flop is made by the bit set/reset operation for port C virtually.

Bit set →INTE is set →Interrupt allowed
Bit reset →INTE is reset →Interrupt inhibited

Operational Description by Mode

1. Mode 0 (Basic input/output operation)

Mode 0 makes MSM82C55A-5 operate as a basic input port or output port. As no control signal such as interrupt request, etc. is required in this mode. All of 24 bits can be used as two-8-bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/outputs. The inputs are not latched, but the outputs are.

			Ċ	ontro	l Wor	ď			Gi	roup A	Gı	oup B
Туре	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Port A	High Order 4 Bits of Port C	Port B	Low Order 4 Bits of Port C
1	1	0	0	0	0	0	0	0	Output	Output	Output	Output
2	1	0	0	0	0	0	0	1	Output	Output	Output	Input
3	1	0	0	0	0	0	1	0	Output	Output	Input	Output
4	1	0	0	0	0	0	1	1	Output	Output	Input	Input
5	1	0	0	0	1	0	0	0	Output	Input	Output	Output
6	1	0	0	0	1	0	0	1	Output	Input	Output	Input
7	1	0	0	0	1	0	1	0	Output	Input	Input	Output
8	1	0	0	0	1	0	1 -	1	Output	Input	Input	Input
9	1	0	0	1	0	0	0	0	Input	Output	Output	Output
10	1	0	0	1	0	0	0	1	Input	Output	Output	Input
11	1	0	0	1	0	0	1	0	Input	Output	Input	Output
12	1	0	0	1	0	0	1	1	Input	Output	Input	Input
13	1	0	0	1	1	0	0	0	Input	Input	Output	Output
14	1	0	0	1	1	0	0	1	Input	Input	Output	Input
15	1	0	0	1	1	0	1	0	Input	Input	Input	Output
16	1	0	0	1	1	0	1	1	Input	Input	Input	Input

Note: When used in mode 0 for both groups A and B

2. Mode 1 (Strobe input/output operation)

In this mode 1, the strobe, interrupt and other control signals are used when input/output operations are made from a specified port. This mode is available for both groups A and B. In group A at this time, port A is used as data line and port C as the control signal.

Following is a descrption of the input operation in mode 1.

STB (Strobe input)

 When this signal is in low level, the data output from terminal to port is fetched into the internal latch of the port. This can be made independent from CPU and the data is not output to the data bus until the RD signal arrives from CPU.


iBF (Input buffer full flag output)

 This is the response signal for the STB. This signal when turned to high level indicates that data is fetched into the input latch. This signal turns to high level at the falling edge of STB and low level at the rising edge of RD.

INTR (Interrupt request output)

 This is the interrupt request signal for CPU of the data fetched into the input latch. It is indicated by high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the STB (IBF = 1 at this time) and low level at the falling edge of the RD when

Mode 1 Input



the INTE is set.

INTE_A of group A is set when the bit for PC₄ is set, while INTE_B of group B is set when the bit for PC₂ is set.

Following is a description of the output operation of mode 1.

OBF (Output buffer full flag output)

 This signal when turned to low level indicates that data is written to the specified port upon receipt of the WR signal from CPU. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the ACK.

ACK (Acknowledge input)


 This signal when turned to low level indicates that the terminal has received data.

INTR (interrupt request output)

• This is the signal used to interrupt CPU when a terminal receives data from CPU via MSM82C-55A-5. It indicates the occurrence of the interrupt in high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the ACK (OBF = 1 at this time) and low level at the falling edge of WR when the INTEB is set.

INTE_A of group A is set when the bit for PC_6 is set, while INTE_B of group B is set when the bit for PC_2 is set.

Mode 1 output




Port C Function Allocation in Mode 1


		,		
Combination of Input/Output	Group A: Input Group B: Input	Group A: Input Group B: Output	Group A: Output Group B: Input	Group A: Output Group B: Output
PC ₀	INTRB	INTRB	INTRB	INTRB
PC ₁	IBFB	OBFB	IBF _B	OBFB
PC ₂	STBB	ACKB	STBB	ACKB
PC ₃	INTRA	INTRA	INTRA	INTRA
PC ₄	STBA	STBA	1/0	1/0
PC ₅	IBFA	IBFA	1/0	1/0
PC ₆	1/0	1/0	ACKA	ACKA
PC ₇	1/0	1/0	OBFA	OBFA

Note: I/O is a bit not used as the control signal, but it is available as a port of mode 0.

Examples of the relation between the control words and pins when used in mode 1 is shown below: (a) When group A is mode 1 output and group B is mode 1 input.



(b) When group A is mode 1 input and group B is mode 1 output.



3. Mode 2 (Strobe bidirectional bus I/O operation)

In mode 2, it is possible to transfer data in 2 directions I/O through a single 8-bit port. This operation is akin to a combination between input and output operations. Port C waits for the control signal in this case, too. The mode 2 is available only for group A, however.

Next, a description is made on mode 2.

OBF (Output buffer full flag output)

This signal when turned to low level indicates that data has been written to the internal output latch upon receipt of the WR signal from CPU. At this time, port A is still in the high impedance status and the data is not yet output to outside. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the ACK

ACK (Acknowledge input)

 When low level signal is input to this input pin, the high impedance status of port A is cleared, the buffer is enabled, and the data written to the internal output latch is output to port A.
 When the input returns to high level, port A is made into the high impedance status.

STB (Strobe input)

 When this signal turns to low level, the data output to port from pin is fetched into the internal input latch. The data is output to the data bus upon receipt of the RD signal from CPU, but it remains in the high impedance status until then.

IBF (Input buffer full flag output)

 This signal when turned to high level indicates that data from pin has been fetched into the input latch. This signal turns to high level at the falling edge of the STB and low level at the rising edge of the RD.

INTR (Interrupt request output)

• This signal is used to interrupt CPU and its operation in the same as in mode 1. There are two INTE flip-flops internally available for input and output to select either interrupt of input or output operation. The INTE1 is used to control the interrupt request for output operation and it can be reset by the bit set for PC6. The INTE2 is used to control the interrupt request for the input operation and it can be set by the bit set for PC4.

Mode 2 I/O Operation


PC₃
PA₇
PA₀
PC₆
OBF_A
PC₆
OBF_A
PC₆
ACK_A

WR
RD
PC₅
INTR_A
8
PC₇
PC₄
STB_A
PC₅
IBF_A

Port C Function Allocation in Mode 2

Port C	Function
PC ₀	06
PC ₁	Confirmed to the group B mode
PC ₂	group B mode
PC ₃	INTRA
PC ₄	STBA
PC ₅	IBFA
PC ₆	ACKA
PC ₇	OBFA

Following is an example of the relation between the control word and pin when used in mode 2. When input in mode 2 for group A and in mode 1 for group B.



4. When Group A is Different in Mode from Group B Group A and group B can be used by setting them in different modes each other at the same time. When either group is set to mode1 or mode 2, it is possible to set the one not defined as control pin in port C to both input and output as a port which operates in mode 0 at the 3rd and 0th bits of the control word.

(mode conbinations that define no control bit at port C)

	C A	C D		Port C									
	Group A	Group B	PC ₇	PC ₆	PC ₅	PC ₄	PC ₃	PC ₂	PC ₁	PC ₀			
1	Mode 1 input	Mode 0	1/0	1/0	IBFA	STBA	INTRA	1/0	1/0	1/0			
2	Mode 0 output	Mode 0	OBFA	ACKA	1/0	1/0	INTRA	1/0	1/0	1/0			
3	Mode 0	Mode 1 input	1/0	I/O	1/0	1/0	1/0	STBB	IBFB	INTRB			
4	Mode 0	Mode 1 output	1/0	1/0	1/0	1/0	1/0	ACKB	OBF _B	INTRB			
5	Mode 1 input	Mode 1 input	1/0	1/0	IBFA	STBA	INTRA	STBB	IBFB	INTRB			
6	Mode 1 input	Mode 1 output	1/0	1/0	IBFA	STBA	INTRA	ACK _B	OBF B	INTRB			
7	Mode 1 output	Mode 1 input	OBFA	ACKA	1/0	1/0	INTRA	STBB	IBFB	INTRB			
8	Mode 1 output	Mode 1 output	OBFA	ACKA	I/O	1/0	INTRA	ĀCK _B	OBFB	INTRB			
9	Mode 2	Mode 0	OBFA	ACKA	IBFA	STBA	INTRA	1/0	I/O	1/0			

Controlled at the 3rd bit (D3) of the control word

Controlled at the 0th bit (D0) of the control word

When the I/O bit is set to input in this case, it is possible to access data by normal port C read operation.

When set to output, PC7 \sim PC4 bits can be accessed by the bit set/reset function only. While, 3 bits from PC2 to PC0 can be accessed by normal write operation.

The bit set/reset function can be used for all of PC3 \sim PC0 bits. Note that the status of port C varies according to the combination of modes like this,

5. Port C Status Read

When port C is used for the control signal, that is, in either mode 1 or mode 2, each control signal and

bus status signal can be read out by reading the content of port C.

The status read out is as follows:

	Croup A	Crown B			Sta	tus read o	n the data	bus		
	Group A	Group B	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	Mode 1 input	Mode 0	1/0	1/0	IBFA	INTEA	INTRA	1/0	1/0	1/0
2	Mode 1 output	Mode 0	OBFA	INTEA	I/O	1/0	INTRA	I/O	1/0	1/0
3	Mode 0	Mode 1 input	I/O	1/0	1/0	I/O	1/0	INTEB	IBFB	INTRB
4	Mode 0	Mode 1 output	1/0	1/0	1/0	I/O	1/0	INTEB	OBFB	INTRB
5	Mode 1 input	Mode 1 input	1/0	1/0	IBFA	INTEA	INTRA	INTEB	IBFB	INTRB
6	Mode 1 input	Mode 1 output	1/0	1/0	IBFA	INTEA	INTRA	INTEB	OBFB	INTRB
7	Mode 1 output	Mode 1 input	OBFA	INTEA	1/0	1/0	INTRA	INTEB	IBFB	INTRB
8	Mode 1 output	Mode 1 output	OBFA	INTEA	1/0	1/0	INTRA	INTEB	ŌBF _B	INTRB
9	Mode 2	Mode 0	OBFA	INTE ₁	IBFA	INTE ₂	INTRA	I/O	1/0	1/0
10	Mode 2	Mode 1 input	OBFA	INTE ₁	IBFA	INTE ₂	INTRA	INTEB	IBFB	INTRB
11	Mode 2	Mode 1 output	OBFA	INTE ₁	IBFA	INTE ₂	INTRA	INTEB	OBFB	INTRB

6. Reset of MSM82C55A-5

Be sure to keep the RESET signal at power ON in the high level at least for 50 μs . Subsequently, it

becomes the input mode at a high level pulse above 500 ns.

Notes:

After a write command is executed to the command register, the internal latch is cleared in PORTA PORTC. For instance, 00H is output at the beginning of a write command when the output port is assigned. However, if PORTB is not cleared at this time, PORTB is unstable. In other words, PORTB only outputs ineffective data (unstable value according to the device) during the period from after a write command is executed till the first data is written to PORTB.

OKI semiconductor

MSM82C59A-2RS/GS

PROGRAMMABLE INTERRUPT CONTROLER

GENERAL DESCRIPTION

The MSM82C59A-2 is a programmable interrupt controller for use in MSM80C85A1A-2 and MSM80C86/88 microcomputer systems.


Based on CMOS silicon gate technology, this device features an extremely low standby current of $100\mu A$ (max.) in chip non-selective status. And during interrupt control status, the power consumption is still very low with only 5 mA (max.) being required.

Internally, the MSM82C59A-2 can control priority interrupts up to 8 levels, and can be expanded up to 64 levels by cascade connections of a number of devices.


FEATURES

- Silicon gate CMOS technology for high speed and low power consumption.
- 3 V to 6 V single power supply
- 80C85A system compatibility
- 80C86/88 system compatibility
- 8-level priority interrupt control
- Interrupt levels expandable up to 64 levels
- Programmable interrupt mode
- Maskable interrupt
- Automatically generated CALL code (85 mode)
- TTL compatible
- 28-pin plastic DIP (MSM82C59A-2RS)
- 32-pin plastic flat package (MSM82C59A-2GS)

CIRCUIT CONFIGURATION



PIN CONNECTIONS



ELECTRIC CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Sumbal	Conditions	Lin	Unit		
Farameter	Symbol	Conditions	MSM82C59A-2RS	MSM82C59A-2GS	J	
Power supply voltage	Vcc		-0.5	-0.5 ~ +7		
Input voltage	VIN	Respect to GND	-0.5 ~ V _{CC} + 0.5		٧	
Output voltage	Vout		-0.5 ~ V	CC + 0.5	٧	
Storage temperature	Tstg	_	-55 ~ +150		°C	
Power dissipation PD		Ta = 25° C	0.9 0.7		W	

Operating Ranges

Parameter	Symbol	Range	Unit
Power supply voltage	Vcc	3 ~6	٧
Operating temperature	ТОР	-40 ~ +85	°C

Recommended Operating Conditions

Parameter	Symbol	Max.	Тур.	Min.	Unit
Power supply voltage	Vcc	4.5	5	5.5	V
Operating temperature	Тор	-40	+25	+85	°c
"L" level input voltage	VIL	-0.5		+0.8	V
"H" level input voltage	VIH	2.2		V _{CC} +0.5	V

DC Characteristics


Parameter	Symbol	Condi	Conditions			Max.	Unit	
"L" level output voltage	VOL	I _{OL} = 2.5 mA				0.4	V	
"H" level output voltage	.,	I _{OH} = -2.5 mA]	3.0			.,	
H level output voltage	Voн	I _{OH} = -100 μA	1	V _{CC} - 0.4			v	
Input leak current	1 _{L1}	0)/ </td <td>V_{CC}=4.5V~5.5V</td> <td>-1</td> <td></td> <td>1</td> <td>μΑ</td>	V _{CC} =4.5V~5.5V	-1		1	μΑ	
IR Input leak current	^I LIR	0V≦ VIN≦VCC	Ta=-40°C~+85°C	-300		10	μΑ	
Output leak current	¹ LO	0V≦V _{OUT} ≦V _{CC}		-10		10	μА	
Standby power supply current	Iccs	CS=V _{CC} , IR = V _{CC} V _{IL} =0V, V _{IH} =V _{CC}			0.1	100	μА	
Average operation power supply current	¹ cc	V _{IN} =0V/V _{CC} C _L = 0 pF				5	mA	

AC Characteristics

 $Ta = -40^{\circ} C \sim +85^{\circ} C$, $V_{CC} = 5V \pm 10\%$

Parameter	Symbol	Min.	Max.	Unit	TEST	Conditions
Address setup time (to RD)	TAHRL	10		nS		
Address hold time (after RD)	TRHAX	5		nS		Read INTA timing
RD/INTA pulse width	TRLRH	160		nS]	
Address setup time (to WR)	TAHWL	0		nS		
Address hold time (after WR)	TWHAX	0		nS]	
WR pulse width	TWLWH	190		nS		Write timing
Data setup time (to WR)	TDVWH	160		nS		
Data hold time (after WR)	TWHDX	0		nS	1	
IR input width (Low)	TJLJH	100		nS		INTA sequence
CAS input setup time (to INTA) (slave)	TCVIAL	40		nS		IN I A sequence
End of RD to Next RD End of INTA to Next INTA	TRHRL	160		nS		
End of WR to Next WR	TWHWL	190		nS	1	Other timing
End of Command to Next command	TCHCL	400		nS		
Data valid following RD/INTA	TRLDV		120	nS	1	
Data floating following RD/INTA	TRHDZ	10	85	nS	2	
INT output delay time	ТЈНІН		300	nS	1	
CAS valid following 1st. INTA (master)	TIALCV		360	nS	1	Delay times
EN active following RD/INTA	TRLEL		100	nS	1	
EN inactive following RD/INTA	TRHEH		150	nS	1	
Data valid after address	TAHDV		200	nS	1	
Data valid after CAS	TCVDV		200	nS	1	


Note: Timing measured at VL = 0.8 V and VH = 2.2 V for both inputs and outputs.



TEST CONDITION	V1	R1	R2	C1
1	1.7V	523Ω	OPEN	100 pf
2	4.5V	1.8KΩ	1.8KΩ	30 pf


A.C. Testing: All input signals must switch between VIL=0.4V and VIH+0.4V. Tp and Tp must be less than or equal to 15 ns.

A.C. TESTING INPUT, OUTPUT WAVEFORM




TIME CHART


Write Timing




Read/INTA Timing




Other Timing



INTA Sequence (85 mode)




INTA Sequence (86 mode)



PIN FUNCTION DESCRIPTION

Pin Symbol	Name	Input/output	Function
D7 ~ D0	Bidirectional data bus	Input/output	This 3-state 8-bit bidirectional data bus is used in reading status register and writing command word by RD/WR signal from the CPU, and also in reading the CALL instruction code by the INTA signal from the CPU.
CS	Chip select input	Input	Data transfer with the CPU is enabled by RD/WR when this pin is at low level. The data bus (D0 thru D7) is switched to high impedance when the pin is at high level. Note that CS does not effect INTA.
RD	Read input	Input	Data is transferred from the 82C59A to the CPU when this pin is at low level. IRR (Interrupt Request Register), ISR (In-Service Register), IMR (Interrupt Mask Register), or a Poll word is selected by OCW3 and A0.
WR	Write input	Input	Commands are transferred from the CPU to the 82C59A when this pin is at low level.
Α0	Address input	Input	This pin is used together with the $\overline{\text{CS}}$, $\overline{\text{WR}}$, and $\overline{\text{RD}}$ signals to write commands in the command registers, and to select and read status registers. This is normally connected to the least significant bit of the address bus. (A0 for 80C85A, and A1 for 80C86/88).
CAS0 ~ 2	Cascade address	Input/output	These pins are outputs when the 82C59A is used as the master, and inputs when used as a slave, (in cascade mode). These pins are inputs when in single mode.
SP/EN	Slave program input/enable buffer output	Input/output	This dual function pin is used as an output to enable the data bus buffer in Buffered mode, and as an input for deciding whether the 82C59A is to be master $(\overline{SP}/\overline{EN} = 1)$ or a slave $(\overline{SP}/\overline{EN} = 0)$ during Non-buffered mode.
INT	Interrupt output	Output	When an interrupt request is made to the 82C59A, the INT output is switch to high level, and INT interrupt is sent to the CPU.
INTA	Interrupt acknowledge input	Input	When this pin is at low level, the CALL instruction code or the interrupt vector data is enabled onto the data bus. When the CPU acknowledge the INT Interrupt, INTA is sent to 82C59A. (Interrupt acknowledge sequence).
IR0 ~ 7	Interrupt request input	Input	These interrupt request input pins for 82C59A can be set to edge trigger mode or level trigger mode (by ICW1). In edge trigger mode, interrupt request is executed by the rising edge of the IR input and holding it until that input is acknowledged by the CPU. In level trigger mode, interrupt requests are executed by high level IR inputs and holding it until that input is acknowledged by the CPU

SYSTEM INTERFACE



BASIC OPERATION DESCRIPTION

Data transfers between the 82C59A internal registers and the data bus are listed below.

Α0	D4	D3	RD	WR	<u>cs</u>	Function	Operation
0	×	×	0	1	0	IRR, ISR, or Poll word → Data bus	Read
1	×	×	0	1	0	IMR → Data bus	Read
0	0	0	1	0	0	Data bus → OCW2	Write
0	0	1	1	0	0	Data bus → OCW3	Write
0	1	x	1	0	0	Data bus → ICWI	Write
7	×	Х	1	0	0	Data bus → OCW1, ICW2, ICW3, ICW4	Write
X	×	Х	1	1	0		
×	×	х	х	х	1	Data bus set to high impedance (when INTA = 1)	. -
Х	×	×	0	0	×	Combinations prohibited	_

OPERATION DESCRIPTION

The 82C59A device has been designed for real time interrupt driven microcomputer systems. The 82C59A is capable of handling up to 8 levels of interrupt requests, and can be expanded to cover a maximum of 64 levels when connected to other 82C59A devices.

Programming involves the use of system software in the same way as other microcomputer peripheral I/O

devices. Selection of priority mode involves program execution, and enables the method of requesting interrupts to be processed by the 82C59A to be suitably configured for system requirements. That is, the priority mode can be dynamically updated or reconfigured during the main program at any time. A complete interrupt structure can be defined as required, based on the entire system environment.

(1) Functional Description of Each Block

Block name	Description of function
IRR, ISR	IR input line interrupts are processed by a cascaded interrupt request register (IRR) and the in-service register (ISR). The IRR stores all request levels where interrupt service is requested, and the ISR stores all interrupt levels being serviced.
Priority resolver	This logic block determines the priority level of the bits set in the IRR. The highest priority level is selected, and the corresponding ISR bit is set during INTA pulses.
Read/write logic	This block is capable of receiving commands from the CPU. These command words (ICW) and the operation command words (OCW) which store the various control formats for 82C59A operations. This block is also used to transfer the status of 82C59A to the Data Bus.
Cascade buffer comparator	This functional block is involved in the output and comparison of all 82C59A IDs used in the system. These three I/O pins (CASO thru CAS2) are outputs when the 82C59A operates as a master, and inputs when it operates as a slave. When operating as a master, the 82C59A sends a slave ID output to the slave where an interrupt has been applied. Furthermore, the selected slave sends the preprogrammed subroutine address onto the data bus during next one or two INTA pulses from the CPU.

(2) Interrupt Sequence

The major features of the 82C59A device used in microcomputer systems are the programmability and the addressing capability of interrupt routines. This latter feature enables direct or indirect jumping to specific interrupt routines without polling the interrupt devices. The operational sequence during an interrupt varies for different CPUs.

The procedure for the 85 system (8085A/80C85A) is outlined below.

- (i) One or more interrupt requests (IR0 thru IR7) becomes high, and the corresponding IRR bit is set.
- (ii) The 82C59A evaluates these requests, and sends an INT signal to the CPU if the request is judged to be suitable.
- (iii) The CPU issues an INTA output pulse upon reception of the INT signal.
- (iv) Upon reception of the INTA signal from the CPU, the ISR bit with the highest priority is set, and the corresponding IRR bit is reset. The 82C59A then release the CALL instruction code (11001101) to the 8-bit data bus.
- (v) A further two INTA pulses are then sent to the 82C59A from the CPU by this CALL instruction.

- (vi) These two INTA pulses result in a preprogrammed subroutine address being sent from the 82C59A to the data bus. The lower 8-bit address is released by the first INTA pulse, and the higher 8-bit address is released by the second pulse.
- (vii) 3-byte CALL instructions are thus released by the 82C59A. In Automatic End Of Interrupt (AEOI) mode, the ISR bit is reset at the end of the third INTA pulse. In other cases, the ISR bit remains set until reception of a suitable EOI command at the end of the interrupt routine.

The procedure for the 86 system (80C86/88) is identical to the first three steps of the 85 system. The subsequent steps are described below.

- (iv) Upon reception of the NTA signal from the CPU, the ISR bit with the highest priority is set, and the corresponding IRR bit is reset. In this cycle, the 82C59A sets the data bus to high impedance without driving the Data Bus.
- (v) The CPU generates a second INTA output pulse, resulting in an 8-bit pointer to the data bus by the 82C59A.
- (vi) This completes the interrupt cycle. In AEOI mode, the ISR bit is reset at the end of the second INTA pulse. In other cases, the ISR

bit remains set until reception of a suitable EOI command at the end of the interrupt routine.

If the interrupt request is cancelled prior to step (iv), that is, before the first $\overline{\text{INTA}}$ pulse has been received, the 82C59A operates as if a level 7 interrupt has been received, and the vector byte and CAS line operate as if a level 7 interrupt has been requested.

(3) Interrupt Sequence Output 85 Mode (80C85A)

The sequence in this case consists of three INTA pulses. A CALL operation code is released to the data bus by the first INTA pulse.

Content of the first interrupt vector byte

CALL code

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	1	1	0	1

The lower address of the interrupt service routine is released to the data bus by the second \overline{INTA} pulse. If A5 \sim A7 is programmed with an address interval of 4, A0 \sim A4, is automatically inserted. And if A6 and A7 are programmed at an address interval of 8, A0 \sim A5 is automatically inserted.

Contents of the second interrupt vector byte

IR	Interval = 4							
	D7	D6	D5	D4	D3	D2	D1	D0
7	Α7	A6	A5	1	1	1	0	0
6	Α7	А6	A5	1	1	0	0	0
5	Α7	A6	A5	1	0	1	0	0
4	Α7	A6	A5	1	0	0	0	0
3	Α7	А6	A5	0	1	1	0	0
2	Α7	А6	A5	0	1	0	0	0
1	Α7	A6	A5	0	0	1	0	0
0	Α7	А6	A5	.0	0	0	0	0

IR	Interval = 8								
	D7	D6	D5	D4	D3	D2	D1	DO	
7	Α7	А6	1	1	1	0	0	0	
6	Α7	A6	1	1	0	0	0	0	
5	Α7	А6	1	0	1	0	0	0	
4	Α7	Α6	1	0	0	0	0	0	
3	Α7	А6	0	1	1	0	0	0	
2	Α7	Α6	0	1	0	0	0	0	
1	Α7	A6	0	0	1	0	0	0	
0	Α7	A6	0	0	0	0	0	0	

The higher address of the interrupt service routine programmed by the second byte (A8 ~ A15) of the initialization sequence is released to the data bus.

Content of the third interrupt vector byte

D7	D6	D5	D4	D3	D2	D1	D0
A15	A14	A13	A12	A11	A10	Α9	A8

86 Mode (80C86/88)

Apart from the two interrupt acknowledge cycles and the absence of a CALL operation code, the 86 mode is the same as the 85 mode. The first $\overline{\text{INTA}}$ cycle freezes interrupt status to resolve the priority internally in the same way as in 85 mode. When the device is used as a master, an interrupt code is issued to the cascade line at the end of the $\overline{\text{INTA}}$ pulse. During this first cycle, the data bus buffer is kept at high impedance without any data to the CPU. During the second $\overline{\text{INTA}}$ cycle, the 82C59A sends a byte of interrupt code to the CPU. Note that in 86 mode, the Address Interval (ADI) control status is ignored and A5 \sim A10 is not used.

Contents of interrupt vector byte in 86 system mode


	D7	D6	D5	D4	D3	D2	D1	D0
IR7	T 7	Т6	Т5	Т4	тз	1	1	1
IR6	Т7	Т6	T 5	Т4	тз	1	1	0
IR5	T 7	Т6	Т5	Т4	тз	1	0	1
IR4	T7	Т6	Т5	Т4	тз	1	0	0
IR3	Т7	Т6	Т5	T4	тз	0	1	1
IR2	T7	Т6	T 5	T4	тз	0	1	0
IR1	T 7	Т6	T5	T4	тз	0	0	1
IR0	Т7	Т6	T5	T4	ТЗ	0	0	0

(4) Programming 82C59A

The 82C59A receives two types of command words generated by the CPU.

(i) Initialization Command Words (ICW1 thru ICW4)

Before commencing normal operations, each 82C59A in the system must be initialized by two to four \overline{WR} pulse sequence.



(ii) Operation Command Words (OCW1 thru OCW3)

These commands are used in operating the 82C59A in the following modes.

- a. Fully Nested Mode
- b. Rotating Priority Mode
- c. Special Mask Mode
- d. Polled Mode

The OCW can be written into the 82C59A any time after initialization has been completed.

(5) Initialization Command Words (ICW1 thru ICW4)

When a command is issued with D4 = 1 and A0 = 0, it is always regarded as Initialization Command Word 1 (ICW1). Starting of the initialization sequence by ICW1 results in automatic execution of the following steps.

- The edge sense circuit is reset, and an low to high transition is necessary to generate an interrupt.
- b. The interrupt mask register is cleared.
- The IR7 input is assigned priority 7 (lowest priority)
- d. Slave mode address is set to 7.
- e. The Special Mask Mode is cleared, and the Status Read is set to IRR.
- All ICW4 functions are cleared if IC4 = 0, resulting in change to Non-Buffered mode, no-Auto EOI, and 85 mode.

Note: Master/slave in ICW4 can only be used in buffered mode.

(i) litialization Command Words 1 and 2 (ICW1 and ICW2)

A4 thru (Starting address of interrupt A15: service routines)

In 85 mode, 8 request levels CALL 8 locations at equivalent intervals in the memory. The memory location interval can be set at this stage to 4 or 8 by program. (→ ADI) Hence, either 32 or 64 bytes/page respectively is used in the 8 routines. The address format is 2 bytes long (A0 thru A15). When the routine interval is 4. A0 thru A4 is inserted automatically by the 82C59A, and A5 thru A15 is programmed externally. When the interval is 8, on the other hand, A0 thru A5 are inserted automatically by the 82C59A, and A6 thru A15 are programmed externally. In 86 mode, T3 thru T7 are inserted in the 5 most significant bits of the vector type, and the 82C59A sets the 3 least significant bits according to the interrupt level. A0 thru A10 are ignored, and the ADI (address interval) has no effect.

LTIM: The 82C59A is operated in level triggered mode when LTIM = 1, and the interrupt input edge circuit becomes disable.

ADI: Designation of the CALL address interval. Interval = 4 when ADI = 1, and interval = 8 when ADI = 0.

SNGL: SNGL = 1 indicates the existence of only one 82C59A in the system.

ICW3 is not required when SNGL = 1.

IC4: ICW4 is required when this bit is set, but not required when IC4 = 0.

(ii) Initialization Command Word 3 (ICW3) This command word is written when there is more than one 82C59A used in cascade connections in the system, and is loaded into an 8-bit slave register. The functions of this slave register are listed below.

a. In a master mode system (BUF = 1 and M/S = 1 in ICW4 or \$\overline{SP/EN} = 1\). "1" is set in each bits where a slave has been connected. In 85 mode, the master 82C59A release byte 1 of the CALL sequence to enable the corresponding slave to release byte 2 or 3 (only byte 2 in 86 mode) through cascade line.

b. In slave mode (BUF = 1 and M/S = 0 in ICW4 or SP/EN = 0). Bits 0 thru 2 identify the slave. The slave compares these bits with the cascade input, and release bytes 2 and 3 of CALL sequence (only byte 2 in 86 mode) if a matching result is obtained.

(iii) Initialization Command Word 4 (ICW4)

SFNM: Special Fully Nested Mode is programmed when SFNM = 1.


BUF: Buffered mode is programmed when BUF = 1. In Buffered mode, $\overline{SP/EN} \ \ is \ \ an \ \ output, \ \ and \ \ Master/slave is selected by the M/S bit.$

M/S: If Buffered mode is Selected. The 82C59A is programmed as the master when M/S = 1, and as a slave when M/S = 0. M/S is ignored, however, when BUF = 0.

AEOI: Automatic End Of Interrupt mode is programmed by AEOI = 1.

μPM: (Microprocessor mode)

The 82C59A is set to 85 system operation when μPM = 0, and to 86 system operation when μ PM = 1.



(6) Operation Command Words (OCW1 thru OCW3) When Initialization Command Words (ICW) are

programmed in the 82C59A, the interrupt input line is ready to receive interrupt requests. The Operation Command Words (OCWs) enable the 82C59A to be operated in various modes while the device is in operation.

- (i) Operation Command Word 1 (OCW1)
 OCW1 sets and resets the mask bits of Interrupt Mask Register (IMR) M0 thru M7 represent 8 mask bits. The channel is masked when M = 1, but is enabled when M = 0.
- (ii) Operation Command Word 2 (OCW2)
 R, SL, The Priority Rotation and the End
 EOI: of Interrupt mode plus combinations of the two are controlled by combinations of these 3 bits. These

combinations are listed in the operation command word format table.


L2, L1, These bits indicate the specified L0: interrupt level when SL = 1.

(iii) Operation Command Word 3 (OCW3)

ESMM: This enables the Special Mask Mode. The special mask mode can be set and reset by the SMM bit when ESMM = 1. The SMM bit is ignored when ESMM = 0.

SMM: (Special Mask Mode)

The 82C59A is set to Special Mask Mode when ESMM = 1 and SMM = 1, and is returned to normal mask mode when ESMM = 1 and SMM = 0. SMM is ignored when ESMM = 0.



(7) Fully Nested Mode

As long as the 82C59A has not been programmed to another mode, this Fully Nested mode is set automatically after initialization. The interrupt requests are ordered in priority sequentially from 0 to 7 (where 0 represents highest priority). If an interrupt is then requested and is acknowledged highest priority, a corresponding vector address is released, and the corresponding bit in the in-service register (ISR) is set. The IS bit remains set until an End of Interrupt (EOI) command is issued from the microprocessor before returning from the interrupt service routine, or until the rising edge of the last INTA pulse arrives when the AEOI bit has been set.

When the IS bit is set, interrupts of the same or lower priority are inhibited - only interrupts of higher priority can be generated. In this case, interrupts can be ackowledged only when the internal interrupt enable F/F in the microprocessor has been enabled again through software. Following the initialization sequence, IRO has the highest priority, and IR7 has the lowest. This priority can be changed by rotating priority mode in OCW2.

(8) End of Interrupt (EOI)

When the AEOI bit in ICW4 is set, the in-service (IS) bit is automatically reset by the rising edge of the last INTA pulse, or else is reset only when an EOI command is issued to the 82C59A prior to returning from the interrupt service routine.

And in cascade mode, the EOI command must be issued twice - once for the master, and once for the corresponding slave.

EOI commands are classified into specific EOI command and Non-Specific EOI command. When the 82C59A is operated in Fully Nested mode, the IS bit to be reset can be determined on EOI. If the Non-Specific EOI command is issued, the highest IS bit of those that are set is reset automatically, because the highest IS level is always the last servicing level in Fully Nested mode, If, however, it is not in the Fully Nested mode, the 82C59A will no longer be able to determine the last acknowledged level. In this case, it will be necessary to issue a Specific EOI which includes the IS level to be reset as part of the command. When the 82C59A is in Special Mask mode, care must be taken to ensure that IS bits masked by the IMR bit can not reset by the Non-Specific EOI.

(9) Automatic End of Interrupt (AEOI) Mode


When AEOI = 1 in ICW4, the 82C59A continues to operate in AEOI mode until programmed again by ICW4. In this mode, the 82C59A automatically performs Non-Specific EOI operation at the rising edge of the last INTA pulse (the third pulse in 85 systems, and the second pulse in 86 systems). In terms of systems, this mode is best used in nested multiple level interrupt configurations. It is not necessary in when there is only one 82C59A. AEOI

mode is only used in a master 82C59A device, not in a slave.


(10) Automatic Rotation (Devices with Equal Priority)

In some applications, there is often a number of devices with equal priority. In this mode, the device where an interrupt service has just been completed is set to the lowest priority. At worst, therefore, a particular interrupt request device may have to wait for seven other devices to be serviced at least once each. There are two methods for Automatic Rotation using OCW2 - Rotation on Non-Specific EOI command, and Rotation in Automatic EOI mode.

Before Rotation (IR4 the highest priority requesting service)



After Rotation (IR4 was serviced, all other priorities rotated correspondingly)



(11) Specific Rotation (Specific Priority)

All priority levels can be changed by programming the lowest priority level (Set Priority Command in OCW2). For example, if IR5 is programmed as the device of lowest priority, IR6 will have the highest priority. In this mode, the internal status can be updated during OCW2 by software control. This is unrelated, however, to the EOI command in the same OCW2.

Priority level can also be changed by using the OCW2 Rotate On Specific EOI command.

(12) Interrupt Mask

Interrupt inputs can be masked individually by Interrupt Mask Registers (IMR) programmed through the OCW1. Each interrupt channel is masked (disabled) when the respective IMR bit is set to "1::. IRO is masked by bit 0, and IR1 is masked by bit 1. Masking of any particular channel has no effect on other channels.

(13) Special Mask Mode

In some applications, there is a need for dynamic updating of the system's priority level structure by software control during execution of an interrupt service routine. For example, it may be necessary to inhibit the lower priority requests for part of the execution of a certain routine while enabling for another parts. In this kind of case, it is difficult to enable all lower priority requests if the IS bit has not yet been reset by the EOI command after an interrupt request has been acknowledged (during execution of a service routine). All of these requests would normally be disabled.

Hence the use of the Special Mask mode. When a mask bit is set by OCW1 in this mode, the corresponding interrupt level requests are disabled. And all other unmasked level requests (at both higher and lower priority levels) are enable. Interrupts can thus be enable selectively by loading the mask register.

In this mode, the specific EOI Command should be used.

This Special Mask mode is set by OCW3 ESMM = 1 and SMM = 1, and reset by ESMM = 1 and SMM = 0.

(14) POLL Command

In this mode, the INT output in not used, and the internal interrupt enable F/F of the microprocessor is reset, and interrupt inputs are disabled. Servicing I/O device is executed by software using the Poll

The Poll command is issued by setting P in OCW3 to "1". The 82C59A regards the next RD pulse as reception of an interrupt, and if there is a request, the corresponding IS bit is set and the priority level is read out. Interrupts are frozen between WR and RD.

Poll word

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	W2	W1	wo

Binary coded highest priority level of W0 thru W2: service being requested.

1: Set to "1" when there is an interrupt.

This mode is useful when there is a common routine for a number of levels, and the INTA sequence is not required. ROM space can thus be saved.

(15) Reading 82C59A Status

The status of a number of internal registers can be read out for updating user information on the system. The following registers can be read by means of OCW3 (IRR and ISR) and OCW1 (IMR).

a. IRR: (Interrupt Request Register) 8-bit register for storing interrupt requesting

b. ISR: (In-Service Register) 8-bit register for storing priority levels being serviced.

c. IMR: (Interrupt Mask Register) 8-bit register for storing interrupt request lines to be masked.

The IRR can be read when a Read Register Command is issued with OCW3 (RR = 1 and RIS = 0) prior to the RD pulse, and the ISR can be read when a Read Register Command is issued with OCW3 (RR = 1 and RIS = 1) prior to the \overline{RD} pulse. And as long as the read status does not change, OCW3 is not required each time before the status is read. This is because the 82C59A remembers whether IRR or ISR was selected by the previous OCW3. But this is not true when poll is used.


The 82C59A is set to IRR after initialization. OCW3 is not required to read IMR. IMR is issued to the data bus if $\overline{RD} = 0$ and A0 = 1 (OCW1).

Reading status is disabled by polling when P = 1 and RR = 1 in OCW3.

(16) Edge and Level Trigger Mode

This mode is programmed by using bit 3 (LTIM) in ICW1. When LTIM = 0, the interrupt request is recognized by the IR input transition from Low to High. And as long as the IR input is kept at High, no other interrupt is generated. Since interrupt requests are recognized by the IR input 'H' level when LTIM = 1, edge detection is not required. The interrupt request must be cancelled before output of the EOI command, and before the interrupt is enabled in order to prevent the generation of a second interrupt by the CPU.

The IR input must be held at High level until the falling edge of the first INTA pulse, irrespective of whether edge sense or level sense is employed. If the IR input is switched to Low level before the first INTA pulse, the default IR7 is generated when the interrupt is acknowledged by the CPU. This can be an effective safety guard to be adopted to detect interrupts generated by the noise glitches on the IR inputs. To take advantage of this feature, the IR7 routine is used as a "clean up" routine where the routine is simply executed a return instruction and the interrupt is subsequently ignored. When the IR7 is required for other purposes, the default IR7 can be detected by reading the ISR. Although correct IR7 interrupts involve setting of the corresponding ISR bit, the default IR7 is not set.



(17) Sepcial Fully Nested Mode

This mode is used in large systems where the cascade mode is used and the respective Interrupt Requests within each slave have to be given priority levels. In this case, the Special Fully Nested mode is programmed to the master by using ICW4. This mode is practically identical to the normal Fully Nested mode, but differs in the following two respects.

- a. When an interrupt request is received from a particular slave during servicing, a new interrupt request from an IR with a higher priority level than the interrupt level of the slave being serviced is recognized by the master and the interrupt is applied to the processor without the master priority logic being inhibited by the slave. In normal Fully Nested mode, if the request is in service, a slave is masked and no other requests can be recognized from the same slave.
- b. When exiting from an interrupt service routine, it is first necessary to check whether or not the interrupt which has just been serviced by software was the only interrupt from that slave. This is done by sending a Non-Specific EOI command to that slave, followed by reading of the In-Service Register (ISR) to see whether that register has become all 'O'. A Non-Specific EOI is sent to the master too if the ISR is empty, and if not no EOI should be sent.

(18) Buffered Mode

Control for buffer enabling is required when the 82C59A is used in a large system where data bus drive buffer is needed and cascade mode is used. When buffered mode is selected, the 82C59A sends an enable signal on the \$\overline{SP}/\overline{EN}\$ pin to enable the buffer. In this mode, the \$\overline{SP}/\overline{EN}\$ output always becomes active while the 82C59A's data bus output is enabled. Therefore, the 82C59A requires programming to enable it to distinguish master from slave. Buffered mode is programmed by bit 3 in ICW4, and the ability to distinguish master from slave is programmed by bit 2 in ICW4.

(19) Cascade Mode

To enable the 82C59A handle up to 64 priority levels, a maximum of 8 slaves can be easily connected to one master device.


The master controls the slaves through three cascade lines, the cascade bus executes like a slave chip select during the INTA sequence.

In cascade configuration, slave interrupt outputs (INT) are connected to master interrupt request inputs (IR). When a slave IR becomes active and then it is acknowledged, the master enables the corresponding slave to release the routine address for that device during bytes 2 and 3 (only byte 2 in 86 mode) of the INTA sequence.

The cascade bus line is normally kept at low level, and holds slave address during the period from the rising edge of the first INTA pulse up to the rising edge of the third INTA pulse (or the second INTA pulse in 86 mode).

Each 82C59A device in the system can operate in different modes in accordance with their initialization sequences. And EOI commands must be issued twice, once for the master once for the corresponding slave. Each 82C59A requires an address decoder to activate the respective chip select (CS) inputs.

Since the cascade line is normally kept at low level, note that slaves must be connected to the master IRO only after all slaves have been connected to the other IRs.



GENERAL DESCRIPTION


The MSM82C84ARS/GS is a clock generator designed to generate MSM80C86 and MSM80C88 system clocks. Due to the use of silicon gate CMOS technology, standby current is only 100 μ A (MAX.), and the power consumption is still very low with 10MA (MAX.) when a 5MHz clock is generated.

FEATURES

- Operating frequency of 6 to 15 MHz (CLK output 2 to 5 MHz)
- ullet 3 μ silicon gate CMOS technology for low power consumption
- Built-in crystal oscillator circuit
- 3V ~ 6V single power supply


- Built-in synchronized circuit for MSM80C86 and MSM80C88 READY and RESET
- TTL compatible
- Built-in Schmitt trigger circuit (RES input)
- 18-pin DIP (MSM82C84ARS)
- 24-pin flat package (MSM82C84AGS)

FUNCTIONAL BLOCK DIAGRAM



4

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Ch. a.l	Lir	nits	l lmia	0 - 4:::	
rarameter	Symbol	MSM82C84ARS	MSM82C84AGS	Unit	Conditions	
Supply Voltage	Vcc	-0.5	~ +7	٧		
Input Voltage	VIN	-0.5 ~ V _{CC} +0.5		V	Respect to GND	
Output Voltage	VOUT	-0.5 ~ V _{CC} +0.5		V	1	
Storage Temperature	Tstg	−55 ~ +150		°C	_	
Power Dissipation	PD	0.8	0.7	W	Ta = 25° C	

OPERATING RANGES

Parameter	Symbol	Limits	Unit
Supply Voltage	vcc	3 ~ 6	V
Operating Temperature	TOP	-40 ~ +85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	TYP	MAX	Unit
Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	ТОР	-40	+25	+85	°C
"L" Level Input Voltage	VIL	-0.3		+0.8	V
"H" Level Input Voltage (except RES)		2.2			
"H" Level Input Voltage (RES)	- V _{IH}	3.0	}	V _{CC} +0.3	V

DC CHARACTERISTICS

Parameter	Symbol	MIN	MAX	Unit	Conditions	3
"L" Level Output Voltage	VOL	-	0.45	V	I _{OL} = 5mA	
"H" Level Output Voltage	Voн	3.7	_	٧	I _{OH} = -1mA	
RES Input Hysteresis	VIHR -VILR	0.25	-	٧	_	
Input Leak Current	ILI	-10	10	μΑ	0 ≦ V _{IN} ≦ V _{CC}	V _{CC} = 4.5V
Standby Supply Current	Iccs	_	100	μΑ	$ \begin{array}{c} X1 \geqq V_{CC} - 0.2V \\ X2 \leqq 0.2V \\ F/\overline{C} \geqq V_{CC} - 0.2V \\ V_{IH} \geqq V_{CC} - 0.2V \\ V_{IL} \leqq 0.2V \\ \end{array} $	~ 5.5V Ta = -40°C ~ +85°C
Operating Supply Current	Icc	_	10	mA	Input frequency 15 MHz Output load capacitance C _L = 0pF	

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

(1

Parameter	Symbol	MIN	MAX	Unit	Cond	itions
EFI "H" Pulse Width	tEHEL	20		ns	90%-90%	
EFI "L" Pulse Width	tELEH	20		ns	10%-10%	
EFI Cycle Time	tELEL	66		ns		
Crystal Oscillator Frequency		6	15	MHz		
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Active)	^t R1VCL	35		ns	ASYNC = High	
Set Up Time of RDY1 or RDY2 to CLK Rising Edge (Active)	^t R1VCH	35		ns	ASYNC = Low	
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Inactive)	^t R1VCL	35		ns		Output load
Hold Time of RDY1 or RDY2 to CLK Falling Edge	tCLR1X	0		ns	:	capacitance CLK output
Set Up Time of ASYNC to CLK Falling Edge	tAYVCL	50		ns		C _L = 100pF
Hold Time of ASYNC to CLK Falling Edge	tCLAYX	0		ns		Others 30pF
Set Up Time of AEN1 (AEN2) to RDY1 (RDY2) Rising Edge	^t A1R1V	15		ns		
Hold Time of AEN1 (AEN2) to CLK Falling Edge	^t CLA1X	0		ns		
Set Up Time of CSYNC to EFI Rising Edge	tYHEH	20		ns		
Hold Time of CSYNC to EFI Rising Edge	^t EHYL	10		ns		
CSYNC Pulse Width	tYHYL	2 × tELEL		ns		
Set Up Time of RES to CLK Falling Edge	ti1HCL	65		ns		
Hold Time of RES to CLK Falling Edge	^t CLI1H	20		ns		
Input Rising Edge Time	tilih		20	ns		
Input Falling Edge Time	tiHIL		20	ns		

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

12

Parameter	Symbol	MIN	MAX	Unit	Cond	itions
CLK Cycle Time	tCLCL	200		ns		
CLK "H" Pulse Width	tCHCL	65		ns		
CLK "L" Pulse Width	tCLCH	119		ns		
CLK Rising and Falling Edge Times	^t CH1CH2 ^t CL2CL1		15	ns	1.0V-3.5V	
PCLK "H" Pulse Width	tPHPL	180		ns		
PCLK "L" Pulse Width	^t PLPH	180		ns		·
Time from READY Falling Edge to CLK Falling Edge	tRYLCL	-8		ns		Output load
Time from READY Rising Edge to CLK Rising Edge	tRYHCH	114		ns		capacitance CLK output
Delay from CLK Falling Edge to RESET Falling Edge	^t CLIL		40	ns		C _L = 100pF Others 30pF
Delay from CLK Falling Edge to PCLK Rising Edge	[†] CLPH		22	ns		
Delay from CLK Falling Edge to PCLK Falling Edge	^t CLPL		22	ns		
Delay from OSC Falling Edge to CLK Rising Edge	tOLCH	-5	22	ns		
Delay from OSC Falling Edge to CLK Falling Edge	[†] OLCL	2	35	ns		
Output Rising Edge Time (Except CLK)	tOLOH		15	ns	0.8V~2.2V	
Output Falling Edge Time (Except CLK)	tOHOL		15	ns	2.2V~0.8V	

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.


PIN DESCRIPTION

Pin symbol	Name	Input/ output	Function
CSYNC	Clock . synchronization signal	Input	Synchronizing signal for output of in-phase CLK signals when more than one MSM82C84A is used. The internal counter is reset when this signal is at high level, and a high level CLK output is generated. The internal counter is subsequently activated and a 33% duty CLK output is generated when this signal is switched to low level. When this signal is used, external synchronization of EFI is necessary. When internal oscillator is used, it is necessary for this pin to be kept to be low level.
PCLK	Peripheral clock output	Output	This peripheral circuit clock signal is output in a 50% duty cycle at a frequency half that of the clock signal.
AEN1 AEN2	Address enable signals	Input	The AEN1 signal enables RDY1, and the AEN2 signal enables RDY2. The respective RDY inputs are activated when the level applied to these pins is low. Although two separate inputs are used in multi-master systems, only the AEN which enables the RDY input to be used is to be switched to low level in the case of not using multi-master systems.
RDY1 RDY2	Bus ready signals	Input	Completion of data bus reading and writing by the device connected to the system data bus is indicated when one of these signals is switched to high level. The relevant RDY input is enabled only when the corresponding AEN is at low level.
READY	Ready output	Output	This signal is obtained by synchronizing the bus ready signal with CLK. This signal is output after guaranteeing the hold time for the CPU in phase with the RDY input.
CLK	Clock output	Output	This signal is the clock used by the CPU and peripheral devices connected to the CPU system data bus. The output waveform is generated in a 33% duty cycle at a frequency 1/3 the oscillating frequency of the crystal oscillator connected to the X1 and X2 pins, or at a frequency 1/3 the EFI input frequency.
RES	Reset in	Input	This low-level active input is used to generate a CPU reset signal. Since a Schmitt trigger is included in the input circuit for this signal, "power on resetting" can be achieved by connection of a simple RC circuit.
RESET	Reset output	Output	This signal is obtained by CLK synchronization of the input signal applied to RES and is output in opposite phase to the RES input. This signal is applied to the CPU as the system reset signal.
F/C	Clock select signal	Input	This signal selects the fundamental signal for generation of the CLK signal. The CLK is generated from crystal oscillator output when this signal is at low level, and from the EFI input signal when at high level.
EFI	External clock signal	Input	The signal applied to this input pin generates the CLK signal when F/\overline{C} is at high level. The frequency of the input signal needs to be three times greater than the desired CLK frequency.
X1, X2	Crystal oscillator connecting pins	Input	Crystal oscillator connections. The crystal oscillator frequency needs to be three times greater than the desired CLK frequency.
osc	Crystal resonator output	Output	Crystal oscillator output. This output frequency is the same as the oscillating frequency of the oscillator connected to the X1 and X2 pins. As long as a Xtal oscillator is connected to the X1 and X2 pins, this output signal can be obtained independently even if F/C is set to high level to enable the EFI input to be used for CLK generation purposes.


Pin symbol	Name	Input/ output	Function
ASYNC	Ready synchronization select signal	Input	Signal for selection of the synchronization mode of the READY signal generator circuit. When this signal is at low level, the READY signal is generated by double synchronization. And when at high level, the READY signal is generated by single synchronization. Since this pin has not been equipped with internal pull-up resistance, this pin must not be opened.
vcc			+5V power supply
GND			GND

TIMING CHART


CLK · PCLK · OSC waveforms




RESET waveform



READY waveform (ASYNC = L)



READY waveform (ASYNC = H)



DESCRIPTION OF OPERATION


(1) Oscillator Circuit

The MSM82C84A internal oscillator circuit can be driven by connecting a crystal oscillator to the X1 and X2 pins.

The frequency of the crystal oscillator in this case needs to be three times greater than the desired CLK frequency.

And since oscillator circuit output (the same output as for the crystal resonator frequency) appears at the OSC pin, independent use of this output is also possible.

Recommended Oscillator Circuit



(2) Clock Generator Circuit

This circuit generates two clock outputs—CLK obtained by dividing the input external clock or crystal oscillator circuit output by three, and PCLK obtained by halving CLK. CLK and PCLK are generated from the external clock applied to the EFI pin when F/\overline{C} is at high level, and are generated from the crystal oscillator circuit when at low level.

(3) Reset Circuit

Since a Schmitt trigger circuit is used in the $\overline{\text{RES}}$ input, the MSM82C84A can be reset by "power on" by connection to a simple RC circuit. If the 80C86 or 80C88 device is used as the CPU in this case, it is necessary to keep the $\overline{\text{RES}}$ input at low level for at least 50 μ s after VCC reaches the 4.5V level.

(4) Ready Circuit


The READY signal generator circuit can be set to synchronization mode by $\overline{\text{ASYNC}}.$

(i) When ASYNC is at low level

The RDY input is output as the READY signal by double synchronization.


The high-level RDY input is synchronized once by the rising edge of the CLK of the first stage flip-flop (F1 in the circuit diagram), and then synchronized again by the falling edge of the CLK of the next stage flip-flop (F2 in the circuit diagram), resulting in output of a high-level READY output signal (see diagram below).

 The low-level RDY input is synchronized directly by the falling edge of the CLK of the next stage flip-flop, resulting in output of a low-level READY output signal (see diagram below).



- (ii) When ASYNC is at high level The RDY input is output as the READY signal by single synchronization.
 - o Both low-level and high-level RDY inputs are

synchronized by the falling edge of the CLK of the next stage flip-flop, resulting in output of respective low-level and high-level READY output signals (see diagram below).




EXAMPLE OF USE (CSYNC)

The 82C84A 1/3 frequency divider counter is unsettled when the power is switched on. Therefore, the CSYNC pin has been included to synchronize CLK with another signal. When CSYNC is at high level, both CLK and PCLK are high-level outputs. If CSYNC is then

switched to low level, CLK is output from the next input clock rising edge, and is divided by 3.

If CSYNC has not been synchronized with the input clock, use the following circuit to achieve the required synchronization.



OKI semiconductor

MSM82C84A-5RS/GS

CLOCK GENERATOR AND DRIVER

GENERAL DESCRIPTION


The MSM82C84A-5RS/GS is a clock generator designed to generate MSM80C86 and MSM80C88 system clocks. Due to the use of silicon gate CMOS technology, standby current is only 40 μ A (MAX.), and the power consumption is still very low with 10MA (MAX.) when a 5MHz clock is generated.

FEATURES


- Operating frequency of 6 to 15 MHz (CLK output 2 to 5 MHz)
- $^{\circ}3\mu$ silicon gate CMOS technology for low power consumption
- · Built-in crystal oscillator circuit
- *3V ~ 6V single power supply

- Built-in synchronized circuit for MSM80C86 and MSM80C88 READY and RESET
- TTL compatible
- · Built-in Schmitt trigger circuit (RES input)
- 18-pin DIP (MSM82C84A-5RS)
- *24-pin flat package (MSM82C84A-5GS)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Li	mits	Unit	Conditions	
	,	MSM82C84A-5RS	MSM82C84A-5GS			
Supply Voltage	Vcc	−0.5 ~ +7		V		
Input Voltage	VIN	-0.5 ∼ V _{CC} +0:5		٧	Respect to GND	
Output Voltage	Vout	-0.5 ∼ V _{CC} +0.5		٧		
Storage Temperature	Tstg	−55 ~ +150		°C	_	
Power Dissipation	PD	0.8 0.7		W	Ta = 25°C	

OPERATING RANGES

Parameter	Symbol	Limits	Unit	
Supply Voltage	Vcc	3 ~ 6	V	
Operating Temperature	ТОР	−40 ~ +85	°C	

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	TYP	MAX	Unit	
Supply Voltage	v _{cc}	4.5	5	5.5	V	
Operating Temperature	ТОР	-40	+25	+85	°C	
"L" Level Input Voltage	ViL	-0.5		+0.8	V	
"H" Level Input Voltage (except RES)	V _{IH}	2.2		V _{CC} +0.5	V	
"H" Level Input Voltage (RES)	VІН	0.6*V _{CC}		VCC+0.5	·	

DC CHARACTERISTICS

$$(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$$

Parameter	Symbol	MIN	MAX	Unit	Conditions
"L" Level Output Voltage (CLK)	VOL	-	0.4	V	1 _{OL} = 4 mA
"L" Level Output Voltage (OTHERS)	VOL	_	0.4	٧	I _{OL} = 2.5mA
"H" Level Output Voltage (CLK)	Voн	V _{CC} -0.4	-	٧	I _{OH} = -4mA
"H" Level Output Voltage (OTHERS)	∨он	V _{CC} -0.4		V	I _{OH} = -1mA
RES Input Hysteresis	VIHR - VILR	0.2 * V _{CC}		V	
Input Leak Current (EXCEPT ASYNC)	LLI	1	+1	μΑ	0 ≤ V _{in} ≤ V _{CC}
Input Current (ASYNC)	ILIA	-100	+10	μΑ	0 ≤ V _{in} ≤ V _{CC}
Standby Supply Current	lccs		+40	μΑ	NOTE 1
Operating Supply Current	¹ cc		10	mA	f = 15MHz, C _L = O _p F
Input Capacitance	Cin		7	рF	f = 1 MHz

NOTE 1: X1 \geq V_{CC} - 0.2V, X2 \leq 0.2V F/C \geq V_{CC} - 0.2V, \overrightarrow{ASYNC} = V_{CC} or open VIH \geq V_{CC} - 0.2V, VIL \leq 0.2V

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

Parameter	Symbol	MIN	MAX	Unit	Cond	litions
EFI "H" Pulse Width	t _{EHEL}	20		ns	90%-90%	
EFI "L" Pulse Width	tELEH	20		ns	10%10%	
EFI Cycle Time	†ELEL	66		ns		
Crystal Oscillator Frequency		6	15	MHz		
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Active)	^t R1VCL	35		ns	ASYNC = High	
Set Up Time of RDY1 or RDY2 to CLK Rising Edge (Active)	^t R1VCH	35		ns	ASYNC = Low	
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Inactive)	[†] R1VCL	35		ns		Output load
Hold Time of RDY1 or RDY2 to CLK Falling Edge	tCLR1X	0		ns		capacitance CLK output
Set Up Time of ASYNC to CLK Falling Edge	^t AYVCL	50		ns		C _L = 100pF Others 30pF
Hold Time of ASYNC to CLK Falling Edge	tCLAYX	0		ns		
Set Up Time of AEN1 (AEN2) to RDY1 (RDY2) Rising Edge	^t A1R1V	15		ns		
Hold Time of AEN1 (AEN2) to CLK Falling Edge	tCLA1X	0		ns		
Set Up Time of CSYNC to EFI Rising Edge	tYHEH	20		ns		
Hold Time of CSYNC to EFI Rising Edge	tEHYL	10		ns		
CSYNC Pulse Width	tYHYL	2 × tELEL		ns		
Set Up Time of RES to CLK Falling Edge	^t I1HCL	65		ns		
Hold Time of RES to CLK Falling Edge	^t CLI1H	20		ns		
Input Rising Edge Time	tiLiH		15	ns		
Input Falling Edge Time	tiHIL		15	ns		

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

Parameter	Symbol	MIN	MAX	Unit	Conc	ditions
CLK Cycle Time	^t CLCL	200		ns		
CLK "H" Pulse Width	^t CHCL	$\frac{1}{3}$ T _{CLCL} + 2		ns		
CLK "L" Pulse Width	^t CLCH	$\frac{2}{3}$ T _{CLCL} - 15		ns		
CLK Rising and Falling Edge Times	^t CH1CH2 ^t CL2CL1		10	ns	1.0V-3.5V	
PCLK "H" Pulse Width	^t PHPL	T _{CLCL} – 20		ns		
PCLK "L" Pulse Width	^t PLPH	T _{CLCL} – 20		ns		
Time from READY Falling Edge to CLK Falling Edge	^t RYLCL	-8		ns		Output load
Time from READY Rising Edge to CLK Rising Edge	^t RYHCH	$\frac{2}{3}$ T _{CLCL} – 15	:	ns		capacitance CLK output
Delay from CLK Falling Edge to RESET Falling Edge	[†] CLIL		40	ns		C _L = 100pF Others 30pF
Delay from CLK Falling Edge to PCLK Rising Edge	[†] CLPH		22	ns		
Delay from CLK Falling Edge to PCLK Falling Edge	†CLPL		22	ns		
Delay from OSC Falling Edge to CLK Rising Edge	^t OLCH	-5	22	ns		
Delay from OSC Falling Edge to CLK Falling Edge	tOLCL	2	35	ns		
Output Rising Edge Time (Except CLK)	^t OLOH		15	ns	0.8V~2.2V	
Output Falling Edge Time (Except CLK)	tOHOL		15	ns	2.2V~0.8V	

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.


PIN DESCRIPTION

Pin symbol	Name	Input/ output	Function
CSYNC	Clock synchronization singal	Input	Synchronizing signal for output of in-phase CLK signals when more than one MSM82C84A-5 is used. The internal counter is reset when this signal is at high level, and a high level CLK output is generated. The internal counter is subsequently activated and a 33% duty CLK output is generated when this signal is switched to low level. When this signal is used, external synchronization of EFI is necessary. When internal oscillator is used, it is necessary for this pin to be kept to be low level.
PCLK	Peripheral clock output	Output	This peripheral circuit clock signal is output in a 50% duty cycle at a frequency half that of the clock signal.
AEN1 AEN2	Address enable signals	Input	The AEN1 signal enables RDY1, and the AEN2 signal enables RDY2. The respective RDY inputs are activated when the level applied to these pins is low. Although two separate inputs are used in multi-master systems, only the AEN which enables the RDY input to be used is to be switched to low level in the case of not using multi-master systems.
RDY1 RDY2	Bus ready signals	Input	Completion of data bus reading and writing by the device connected to the system data bus is indicated when one of these signals is switched to high level. The relevant RDY input is enables only when the corresponding AEN is at low level.
READY	Ready output	Output	This signal is obtained by synchronizing the bus ready signal with CLK. This signal is output after guaranteeing the hold time for the CPU in phase with the RDY input.
CLK	Clock output	Output	This signal is the clock used by the CPU and peripheral devices connected to the CPU system data bus. The output waveform is generated in a 33% duty cycle at a frequency 1/3 the oscillating frequency of the crystal oscillator connected to the X1 and X2 pins, or at a frequency 1/3 the EFI input frequency.
RES	Reset in	Input	This low-level active input is used to generate a CPU reset signal. Since a Schmitt trigger is included in the input circuit for this signal, "power on resetting" can be achieved by connection of a simple RC circuit.
RESET	Reset output	Output	This signal is obtained by CLK synchronization of the input signal applied to RES and is output in opposite phase to the RES input. This signal is applied to the CPU as the system reset signal.
F/C	Clock select signal	Input	This signal selects the fundamental signal for generation of the CLK signal. The CLK is generated from crystal oscillator output when this signal is at low level, and from the EFI input signal when at high level.
EFI	External clock signal	Input	The signal applied to this input pin generates the CLK signal when F/\overline{C} is at high level. The frequency of the input signal needs to be three times greater than the desired CLK frequency.
X1, X2	Crystal oscillator connecting pins	Input	Crystal oscillator connections. The crystal oscillator frequency needs to be three times greater than the desired CLK frequency.
OSC	Crystal resonator output	Output	Crystal oscillator output. This output frequency is the same as the oscillating frequency of the oscillator connected to the X1 and X2 pins. As long as a Xtal oscillator is connected to the X1 and X2 pins, this output signal can be obtained independently even if F/C is set to high level to enable the EFI input to be used for CLK generation purposes.


Pin symbol	Name	Input/ output	Function
ASYNC	Ready synchronization select signal	Input	Signal for selection of the synchronization mode of the READY signal generator circuit. When this signal is at low level, the READY signal is generated by double synchronization. And When at high level, the READY signal is generated by single synchronization. This pin is equipped with internal pull-up resister.
Vcc			+5V power supply
GND			GND


TIMING CHART


CLK • PCLK • OSC waveforms












READY waveform (ASYNC = H)



DESCRIPTION OF OPERATION


(1) Oscillator Circuit

The MSM82C84A-5 internal oscillator circuit can be driven by connecting a crystal oscillator to the X1 and X2 pins.

The frequency of the crystal oscillator in this case needs to be three times greater than the desired CLK frequency.

And since oscillator circuit output (the same output as for the crystal resonator frequency) appears at the OSC pin, independent use of this output is also possible.

Recommended Oscillator Circuit



(2) Clock Generator Circuit

This circuit generates two clock outputs—CLK obtained by dividing the input external clock or crystal oscillator circuit output by three, and PCLK obtained by halving CLK. CLK and PCLK are generated from the external clock applied to the EFI pin when F/C is at high level, and are generated from the crystal oscillator circuit when at low level.

(3) Reset Circuit

Since a Schmitt trigger circuit is used in the $\overline{\text{RES}}$ input, the MSM82C84A-5 can be reset by "power on" by connection to a simple RC circuit. If the 80C86 or 80C88 device is used as the CPU in this case, it is necessary to keep the $\overline{\text{RES}}$ input at low level for at least 50 μ s after VCC reaches the 4.5V level.

(4) Ready Circuit


The READY signal generator circuit can be set to synchronization mode by $\overline{\text{ASYNC}}.$

(i) When ASYNC is at low level

The RDY input is output as the READY signal by double synchronization.


The high-level RDY input is synchronized once by the rising edge of the CLK of the first stage flip-flop (F1 in the circuit diagram), and then synchronized again by the falling edge of the CLK of the next stage flip-flop (F2 in the circuit diagram), resulting in output of a high-level READY output signal (see diagram below).

 The low-level RDY input is synchronized directly by the falling edge of the CLK of the next stage flip-flop, resulting in output of a low-level READY output signal (see diagram below).



- (ii) When ASYNC is at high level The RDY input is output as the READY signal by single synchronization.
 - o Both low-level and high-level RDY inputs are

synchronized by the falling edge of the CLK of the next stage flip-flop, resulting in output of respective low-level and high-level READY output signals (see diagram below).




EXAMPLE OF USE (CSYNC)

The 82C84A-5 1/3 frequency divider counter is unsettled when the power is switched on. Therefore, the CSYNC pin has been included to synchronize CLK with another signal. When CSYNC is at high level, both CLK and PCLK are high-level outputs. If CSYNC is then

switched to low level, CLK is output from the next input clock rising edge, and is divided by $\bf 3$.

If CSYNC has not been synchronized with the input clock, use the following circuit to achieve the required synchronization



MSM82C88AS/GS

BUS CONTROLLER

GENERAL DESCRIPTION


The MSM82C88 is a bus controller for MSM80C86 and MSM80C88 CPU. Based on silicon gate CMOS technology, low-power 16-bit microprocessor system is realized.

The MSM82C88 generates commands control timing signals on reception of status signals from CPU.


FEATURES

- · Silicon gate CMOS technology for low power con-
- 3 to 6V wide voltage range and single power supply
- -40 to 85°C wide guaranteed operating temperature
- · Advanced write control output
- Three-state command output driver
- System bus mode & I/O bus mode
- 20-pin DIP (MSM82C88AS)
- 24-pin flat package (MSM82C88GS)

CIRCUIT CONFIGURATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

D	Shad	Cdisis	Lir	Unit		
Parameter	Symbol	Conditions	MSM82C88AS	MSM82C88GS	Unit	
Power Supply Voltage	vcc		-0.5	V		
Input Voltage	VIN	With respect to GND			V	
Output Voltage	Vout]	-0.5 ~ \	-0.5 ~ V _{CC} +0.5		
Storage Temperature	Tstg	_	-55 ∼ 150		°c	
Power Dissipation	PD	Ta = 25°C	1.1 0.7		w	

OPERATING RANGES

Parameter	Symbol	Limits	Unit
Power Supply Voltage	Vcc	3 ~ 6	٧
Operating Temperature	TOP	−40 ~ 85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	TOP	-40	+25	+85	°C
"L" Input Voltage	V _{IL1}	-0.3	_	+0.8	V
"H" Input Voltage	V _{IH1}	3.0	_	V _{CC} +0.3	V
"L" Input Voltage	V _{IL2}	-0.3	_	+0.8	V
"H" Input Voltage	V _{IH2}	2.2	_	V _{CC} +0.3	

Note: V_{IL1} and V_{IH1} are input voltages for CLK, $\overline{s_0}$, $\overline{s_1}$, and $\overline{s_2}$. V_{IL2} and V_{IH2} are input voltages for \overline{AEN} , CEN, and IOB.

DC CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
"L" Output Voltage	Vol	Command output IOL = 12mA	_	_	0.45	V	
L Output Voltage	VOL	Control output IOL = 8mA	-		0.45	V	
"H" Output Voltage	V	Command output IOH = -5mA	3.7		_	٧	
"H" Output Voltage	Voн	Control output IOH = -1mA	3.7	_	_	v	
Input Leak Current	ILI	$0 \le V_{IN} \le V_{CC}$	-10	-	10	μА	Note 1
Output Leak Current	ILO	0 ≤ V _{OUT} ≤ V _{CC}	-10	-	10	μΑ	
Status Input Current	ILIS	$0 \le V_{IN} \le V_{CC}$	-100	-	10	μА	Note 2
Operation Power Supply Current	Icco	C _L = 0pF t _{CLCL} = 200ns	-	-	10	mA	
Standby Power Supply Current	Iccs	Note 3	_	_	100	μΑ	

- Note 1. This input leak current is the leak current on input pins except status inputs $(\overline{s}_0, \overline{s}_1, \text{ and } \overline{s}_2)$.
- Note 2. The status input leak current is the leak current at the status inputs $(\overline{s_0},\overline{s_1},\text{ and }\overline{s_2})$.
- Note 3. The measuring conditions for the standby power supply current include the $\overline{s_0}$, $\overline{s_1}$, and $\overline{s_2}$ status inputs being at V_{CC} potential, and the other inputs being at V_{CC} or GND. All output pins are left open.

AC CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Timing conditions

Parameter	Symbol	Min.	Max.	Unit
Clock Cycle	tCLCL	200	_	nS
Clock Low Time	tCLCH	118	_	nS
Clock High Time	tCHCL	65	_	nS
Status Active Setup Time	[†] SVCH	35	_	nS
Status Inactive Hold Time	tCHSV	10	-	nS
Status Inactive Setup Time	^t SHCL	35	_	nS
Status Active Hold Time	^t CLSH	10		nS

Timing response


Parameter	Symbol	Min.	Max.	Unit	Test Circuit	Remarks
Delay from CLK Leading Edge to DEN, PDEN Active	[†] CVNV	5	45	nS	4	
Delay from CLK Trailing Edge to DEN, PDEN Inactive	^t CVNX	5	45	nS	4	
Delay from CLK Trailing to ALE Active	[†] CLLH	1	35	nS	4	
Delay from CLK Trailing Edge to MCE Active	^t CLMCH	1	35	nS	4	
Delay from Status Input Falling Edge to ALE Active	^t SVLH	_	35	nS	4	
Delay from Status Input Falling Edge to MCE Active	^t SVMCH	-	35	nS	4	
Delay from CLK Leading Edge to ALE Inactive	tCHLL	4	35	nS	4	
Delay from CLK Trailing Edge to Command Output Active	tCLML	5	45	nS	3	
Delay from CLK Trailing Edge to Command Output Inactive	^t CLMH	5	45	nS	. 3	
Delay from CLK Leading Edge to DT/R Active	[‡] CHDTL	ı	50	nS	4	
Delay from CLK Leading Edge to DT/R Inactive	^t CHDTH	-	35	nS	4	
Delay from AEN Leading Edge to Command Enable	^t AELCH	_	45	nS	2	
Delay from AEN Trailing Edge to Command Disable	^t AEHCZ	_	40	nS	1	
Delay from AEN Leading Edge to Command Output Active	^t AELCV	90	250	nS	3	
Delay from AEN to DEN	^t AEVNV	_	35	nS	4	
Delay from CEN to DEN, PDEN	†CEVNV	_	35	nS	4	
Delay from CEN to Command Output	^t CELRH	_	t _{CLML} +20	nS	3	
Output Rise Time	^t OLOH	_	20	nS	3, 4	From 0.8V to 2.2V
Output Fall Time	tOHOL	-	12	nS	3,4	From 2.2V to 0.8V

Note: AC timing measurements are made at 1.5V for both logic "1" and "0".

Input rise and fall times are


- 5 \pm 2 nS between 0.8V and 2.2V for $\overline{\text{AEN}}$, CEN and IOB.
- 8 ± 2 nS between 0.8V and 3.0V for $\overline{s_0}$, $\overline{s_1}$, $\overline{s_2}$ and CLK.

Test Circuit




Test Circuit	V(V)	R(Ω)	C(PF)
1	1.5	180	50
2	1.5	300	150
3	2.74	190	150
4	3.34	360	80


TIME CHARTS



DEN, PDEN Timing



AEN Timing



PIN DESCRIPTION

Pin Name	lame Input/output Function			
S ₀ , S ₁ , S ₂	Input	These pins are input pins for status signals $(\overline{s_0}, \overline{s_1}, \text{ and } \overline{s_2})$, output from the CPU (MSM80C86, 80C88). The MSM82C88 generates commands and control signals after decoding these status signals. And since these pins are connected to internal pull-up resistor, they are set to high level when the CPU status output is at high impedance.		
CLK	Input	This pin is input pin for clock signals output from the clock generator (MSM82C84A). The timing of all MSM82C88 output signals is controlled by this clock signal.		
ALE	Output	Strobe signal for latching output address from the CPU to address latch. Address latching occurs on the trailing edge of ALE.		
DEN	Output	Control signal for setting the data bus transceiver to data enable. The local bus or system bus transceiver is enabled when this signal is high. DEN is switched to low when the CEN input is low.		
DT/R	Output	Control of the direction of data flow in the data bus transceiver. When the CPU is switched to write mode, this signal is high, and when switched to read mode, this signal is low.		
AEN	Input	Address enable signal. IOB = L (SYSTEM BUS MODE) When the AEN input is switched to high level, all command outputs are switched to high impedance status. IOB = H (I/O BUS MODE) When the AEN input is switched to high level, only the MRDC, MWTC, and AMWC command outputs are switched to high impedance status. When AEN is switched from high to low level, high impedance command outputs are not switched to active status (low level) for at least 90 nS, irrespective of the IOB input status.		
CEN	Input	Command enable signal. All command outputs, DEN and PDEN outputs are switched to inactive status when a low level input is applied to CEN. All command outputs, DEN and PDEN outputs are switched to active status when a high level input is applied to CEN.		
ЮВ	Input	I/O bus mode signal. The MSM82C88 is switched to I/O bus mode when a high level input is applied to IOB, and to system bus mode when a low level input is applied.		
TOWC	3-state output	This pin is active-low, and three-state output. This signal is for writing data into the I/O device.		
AIOWC	3-state output	This pin is active-low and three-state output. Although this signal is also used for writing into I/O devices like the I/O write command (IOWC), it is made active one clock earlier than IOWC.		
IORC	3-state output	This pin is active-low and three-state output. This signal is for reading data from I/O devices.		
MWTC	3-state output	This pin is active-low and three-state output. This signal is for writing data into memory.		
AMWC	3-state output	This pin is active-low and three-state output. Although this signal is also used for writing into memory like the memory write command (MWTC), it is made active one cycle earlier than MWTC.		
MRDC	3-state output	This pin is active-low and three-state output. This signal is for reading data from memory.		
INTA	3-state output	This pin is active-low and three-state output. This signal informs the interrupt controller that the interrupt has been accepted, and then requests output of a vector address onto the data bus.		

Pin Name Input/output		Function	
MCE/PDEN	Output	This pin has two functions. MCE (IOB = Low) master cascade enable function. This is active-high signal and used to enable a slave PIC (priority interrupt controller) to read the cascade address output on the data bus by the master PIC during an interrupt sequence. PDEN (IOB = High) peripheral data enable function. This is active-low signal and used to enable the data bus transceiver on the I/O bus.	

FUNCTION

Command Logic

The command output is decided by decoding status signals $(\overline{s_0}, \overline{s_1}, \overline{s_2})$ output from the CPU.

These status signals have the following meanings.

<u>-</u>	<u>s</u> 1	s _o	CPU status	Command output
0	0	0	Interrupt acknowledge	INTA
0	0	1	I/O read	IORC
0	1	0	I/O write	IOWC, AIOWC
0	1	1	Halt	_
1	0	0	Instruction fetch	MRDC
1	0	1	Memory read	MRDC
1	1	0	Memory write	MWTC, AMWC
1	1	1	Passive	_

I/O Bus Mode (IOB = High)

When an I/O access status signal is received from the CPU in I/O bus mode, one of the I/O commands (IORC, IOWC, AIOWC, INTA) corresponding to the status signal becomes active irrespective of the $\overline{\text{AEN}}$ status. At the same time, the $\overline{\text{PDEN}}$ and $\overline{\text{DT/R}}$ outputs which control the data bus transceiver are generated.

As in system bus mode, the memory commands $(\overline{MRDC}, \overline{MWTC}, \text{ and } \overline{AMWC})$ are not switched to low level for at least 90 ns after \overline{AEN} is switched to low level.

System Bus Mode (IOB = Low)

When the bus is usable, MSM82C88 is enabled by the \overline{AEN} signal from the bus arbiter. Consequently, no command output becomes active unless the \overline{AEN} signal becomes low. Also note that there is a delay of at least 90 ns before any command output becomes active after the \overline{AEN} signal is switched to low level.

System bus mode is used when more than one CPU is connected to a single bus, and the bus I/O, memory, etc. are used in common.

Command Outputs

The advanced write commands (AIOWC and AMWC) become active one cycle earlier than normal

write commands (IOWC and MWTC). This prevents the CPU from being switched to an additional period of wait status.

INTA (interrupt acknowledge) is output during the interrupt acknowledge cycle in the same way as MRDC in the read cycle. The purpose of this signal is to inform the device which has requested the interrupt that the interrupt has been accepted, and requests a vector address output on the data bus.

MRDC — Memory read command
WWTC — Memory write command
IORC — I/O read command
IOWC — I/O write command

ANWC - Advanced memory write command

AIOWC - Advanced I/O write command

INTA - Interrupt acknowledge

Control Output

The control output signals are DEN (Data Enable), DT/R (Transmit/Receive), and MCE/PDEN (Master Cascade Enable/Peripheral Data Enable).

DEN signal enables the local bus or system bus, when it is high.

The DT/\overline{R} signal determines the direction of the data on the local bus or system bus.

The function of the MCE/PDEN pin is switched according to IOB. The \overline{PDEN} function is selected in I/O bus mode (IOB = high) to provide the I/O or peripheral/ system bus data enable signal. When the MCE function is selected in system bus mode (IOB = low), the MCE signal is active (high) level at an interrupt acknowledge status.

The MCE signal is used when a master and slave interrupt controller exists in the system.

ALE (Address Latch Enable)

ALE is generated in each machine cycle to latch the current address to the address latch.

CEN (Command Enable)

This signal is used to enable command outputs. All command outputs become inactive if a low level input is applied to the CEN pin.

PERIPHERALS

OKI semiconductor

MSM5832RS

REAL TIME CLOCK/CALENDER

GENERAL DESCRIPTION


The MSM5832RS is a metal-gate CMOS Real Time Clock/Calendar for use in bus-oriented microprocessor applications. The on-chip 32.768Hz crystal controlled oscillator time base is divided to provide addressable 4-bit I/O data of SECONDS, MINUTES, HOURS, DAY-OF-WEEK, DATE, MONTH, and YEAR. Data access is controlled by 4-bit address, chip select read, write and hold inputs. Other functions include 12H/24H format selection, leap year identification and manual ±30 second correction.

The MS5832RS normally operates from a 5V \pm 5% supply. Battery backup operation down to 2.2V allows continuation of time keeping when main power is off. One test input facilitates rapid testing of the time keeping operations. The MS5832 is offered in an 18-lead dual-in-line plastic (RS suffix) package.

FEATURES

- 7 Function SECOND, MINUTE, HOUR, DAY, DAY-OF-WEEK, MONTH, YEAR
- · Automatic leap year calendar
- 12 or 24 hour format
- ±30 second error correction
- 4-BIT DATA BUS
- 4-BIT ADDRESS
- · READ, WRITE, HOLD, and CHIP SELECT inputs
- Interrupt signal outputs 1024, 1, 1/60, 1/3600Hz
- * 32.768kHz crystal controlled operation
- · Single 5V power supply
- Back-up battery operation to V_{DD} = 2.2V
- Low Power Dissipation
 90 μW Max. at V_{DD} = 3V
 2.5 mW Max. at V_{DD} = 5V
- 18 pin plastic DIP package

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

VDD[18 HOLD A0 to A3 : Address Inputs WRITE 2 \overline{x} T WRITE : Write Enable 17 READ : Read Enable ΧT READ 3 HOLD : Count Hold ±30 ADJ CS : Chip Select A₀ D0 to D3 : Data Input Output A₁ TEST TEST : Test Input A₂ L GND ±30 ADJ : ±30 Second Correction Input XT & XT : xtal oscillator connections A₃ D₃ VDD: +5V Supply cs 8 D_2 GND : Ground D₀ 9

REGISTER TABLE

	Addr Inp			Register	Dat	a Inp	ut/O	utput	Data	Remarks
Ao	Aı	A ₂	A ₃	Name	D ₀	D ₁	D ₂	D ₃	Limit	
0	0	0	0	S1	*	*	*	*	0~9	S1 or S10 are reset to zero irrespective of input data D0-D3 when write
1	0	o	0	S10	*	*	*		0 ~ 5	instruction is executed with address selection.
0	1	0	0	M11	*	*	*	*	0~9	
1	1	0	0	M110	*	*	*		0 ~ 5	
0	0	1	0	H1	*	*	*	*	0 ~ 9	
1	0	1	0	H10	*	*	†	†	0~1	D2 = "1" for PM D3 = "1" for 24 hour format D2 = "0" for AM D3 = "0" for 12 hour format
0	1	1	0	W	*	*	*		0~6	
1	1	1	0	D1	*	*	*	*	0~9	
0	o	0	1	D10	*	*	†		0~3	D2 = "1" for 29 days in month 2 D2 = "0" for 28 days in month 2 (2)
1	0	0	1	M01	*	*	*	*	0~9	
0	1	0	1	M010	*				0 ~ 1	
1	ï	0	1	Y1	*	*	*	*	0~9	
0	0	1	1	Y10	*	*	*	*	0~9	


^{(1) *}data valid as "0" or "1".

Blank does not exist (unrecognized during a write and held at "0" during a read) †data bits used for AM/PM, 12/24 HOUR and leap year.


⁽²⁾ If D2 previously set to "1", upon completion of month 2 day 29, D2 will be internally reset to "0".

OSCILLATOR FREQUENCY DEVIATIONS

Frequency Deviation vs Temperature



Frequency Deviation vs Supply Voltage



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	−0.3 ~ 7.0	V
Input voltage	V ₁	-0.3 ~ V _{CC} + 0.3	V
Data I/O voltage	۷σ	-0.3 ~ V _{CC} + 0.3	V
Storage Temperature	Tstg	55 ∼ 150	°c

OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	V _{DD}	4.75	5	5.25	٧	5V ±5%
Standby Supply Voltage	VDH	2.2	_	7	V	
	VIH	3.6	_	۷ _{DD}	V	V _{DD} = 5V ± 5%
Input Signal Level	VIL	-0.3	_	8.0	V	Respect to GND
Crystal Oscillator Freq.	f(XT)	T -	32.768	-	kHz	
Operating Temperature	TOP	-30	_	+85	°C	

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%; T_A = -30 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
(.)	ЧН	10	25	50	μΑ	V _{IN} = 5V
Input Current (1)	† _{IL}	-1	-	1	μΑ	V _{IN} = 0V
Data I/O Leakage Current	ורם	-1	_	1	μΑ	V _{I/O} = 0 to V _{DD} CS = "0"
Output Low Voltage	VOL	_	_	0.4	v	I _O = 1.6 mA, CS = "1", READ = "1"
Output Low Current	lor	1.6	-		mA	V _O = 0.4V, CS = "1", READ = "1"
	IDDS	_	15	30	μΑ	V _{CC} = 3V, T _a = 25°C
Operating Supply Current	IDD	_	100	500	μΑ	V _{CC} = 5V, Ta = 25°C


⁽¹⁾ XT, \overline{XT} and $D_0 \sim D_3$ excluded.

SWITCHING CHARACTERISTICS

(1) READ mode

 $(V_{CC} = 5V \pm 5\%; Ta = 25^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
HOLD Set-up Time	tHS	150			μs
HOLD Hold Time	thh	0			μs
HOLD Pulse Width	thw			1	SEC
READ Hold Time	tRH	0			μs
READ Access Time	t _{RA}			6	μs




Notes: 1. A Read occurs during the overlap of a high CS and a high READ.

- 2. Output Load: 1 TTL Gate, C $_L$ = 50 pf and R $_L$ = 4.7 k $\Omega_{\rm .}$ 3. CS may be a permanent "1", or may be coincident with HOLD pulse.

(2) WRITE mode

 $(V_{CC} = 5V \pm 5\%; Ta = 25^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
HOLD Set-up Time	tHS	150			μs
HOLD Hold Time	tнн	0			μs
HOLD Pulse Width	tHW			1	SEC
ADDRESS Pulse Width	tAW	1.7			μs
DATA Pulse Width	t _{DW}	1.7			μS
DATA Set-up Time	t _{DS}	0.5			μs
DATA Hold Time	tDH	0.2			μs
WRITE Pulse Width	tww	1.0			μs



Notes:1. A WRITE occurs during the overlap of a high CS, a high HOLD and a high WRITE.

2. CS may be permanent "1", or may be coincident with HOLD pulse.

PIN DESCRIPTION

Name	Pin No.	Description						
V _{DD}	1	Power supply pin. Application circuits for power supply are described in Figure 9.						
WRITE	2	Data write pin. Data write cycle is described in Figure 4.						
READ	3	Data read pin. Data read cycle is described in Figure 3.						
A ₀ ~ A ₃	4~7	Address input pins used to select internal counters for read/write operations. The address is specified by 4-bit binary code as shown in Table 1.						
C ₈ S	8	Chip slect pin which is required to interface with the external circuit. HOLD, WRITE, READ, ± 30 ADJ, TEST, $D_0 \sim D_3$ and $A_0 \sim A_3$ pins are activated if CS is set at H level, while all of these pins are disabled if CS is set at L level. As shown in Figure 8, CS can be used to detect system power failure by connecting system power (+5V) to CS, so that when system power is on, all inputs and outputs will be enabled, and when system power is off, all inputs and outputs will be disabled. The threshold voltage of CS is higher than all other inputs to ensure correct operation of this function.						
D₀ ~ D₃	9~12	Data input/output pins (bidirectional bus). As shown in Figure 5, external pull-up registers of 4.7 kΩ or higher are required by the open-drain NMOS output. D ₃ is the MSB, while D ₀ is the LSB						


Name	Pin No.	Description
GND	13	Ground pin.
TEST	14	Test pin. Normally this pin should be left open or should be set at ground level. With CS at V_{CC} , pulses to V_{CC} on the TEST input will directly clock the S_1 , MI_{10} , W , D_1 and Y_1 counters, depending on which counter is addressed (W and D_1 are selected by D_1 address in this mode only). Roll-over to next counter is enabled in this mode.
±30ADJ	15	This pin is used to adjust the time within the exteut of ± 30 seconds. If this pin is set at H level when the digits of seconds are $0 \sim 29$, the digits of seconds are cleared to 0. If this pin is set at H level when the digits of seconds are $30 \sim 59$, the digits of second will be cleared to 0 and the digits of minutes will be added by + 1. To enable this function, 31.25 ms or more width's pulse should be input to this pin.
хт	16	Oscillator pin. 32.768 KHZ crystal, capacitor and trima condensor for frequency adjustment are to be connected to these pins. See Figure 6. As for oscillator
ਕਾ	17	frequency deviation, refer to Figure 1 and Figure 2. If an external clock is to be used for MSM5832RS's oscillation source, the external clock is to be input to XT and XT should be left open.
		GND or VDD C ₂ XT RFB RS MSM5832RS Figure 6
HOLD	18	Switching this input to V_{CC} inhibits the internal 1Hz clock to the S1 counter. After the specified HOLD set-up time (150 μ S), all counters will be in a static state, thus allowing error-free read or write operations. So long as the HOLD pulse width is less than 1 second, accuracy of the real time will be undisturbed. Pulldown to GND is provided by an internal resistor.

REFERENCE SIGNAL OUTPUT PIN


Condition	Output	Reference Frequency	Pulse Width
HOLD = L	D ₀ (1)	1024 Hz	duty 50%
READ = H	. D ₁	1 Hz	122.1 μS
CS = H	D ₂	1/60 Hz	122.1 µS
$A_0 \sim A_3 = H$	D ₃	1/3600 Hz	122.1 µS

^{(1) 1024} Hz signal at D_0 not dependent on HOLD input level.

TYPICAL APPLICATION



TYPICAL APPLICATION - POWER SUPPLY CIRCUIT



OKI semiconductor

MSM58321RS

REAL TIME CLOCK/CALENDAR

GENERAL DESCRIPTION

The MSM58321RS is a metal gate CMOS Real Time Clock/Calendar with a battery backup function for use in bus-oriented microprocessor applications.

The 4-bit bidirectional bus line method is used for the data I/O circuit; the clock is set, corrected, or read by accessing the memory.


The time is read with 4-bit DATA I/O, ADDRESS WRITE, READ, and BUSY; it is written with 4-bit DATA I/O, ADDRESS WRITE, WRITE, and BUSY.

FEATURES


- 7 Function-Second, Minute, Hour, Day, Day-of-Week, Month, Year
- · Automatic leap year of calender
- 12/24 hour format
- Frequency divider 5-poststage reset
- · Busy circuit reset
- · Reference signal output

- · 32.768KHz crystal controlled operation
- · Single 5V power supply
- Bock-up battery operation to V_{CC} = 2.2V
- Low power dissipation
 90µW max. at V_{CC} = 3V
 2.5mW max. at V_{CC} ≈ 5V
- · 16 pin plastic DIP package

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



REGISTER TABLE

Address		Addr	ess inpu	ıt	Register	C	ata i	nput/					
Address	D _o (A _o)	D ₁ (A ₁)	D ₂ (A ₂)	D ₃ (A ₃)	Name	D ₀	D ₁	D2	D ₃	Cou	int v	alue	Remarks
0	0	0	0	0	Sı	•	•	٠	•	0	~	9	
1	1	0	0	0	S ₁₀	•	•	•		0	~	5	
2	0	1	0	0	MI,	•	•	•	•	0	~	9	
3	1	1	0	0	MI ₁₀	٠	•	٠		0	~	5	
4	0	0	1	Ó	H ₁		•	•	•	0	~	9	
5	1	0	1	0	H ₁₀		•		0	0~	1 or 6	0~2	D2 = 1 specifies PM, D2 = 0 specifies AM, D3 = 1 specifies 24-hour timer, and D3 = 0 specifies 12-hour timer. When D3 = 1 is written, the D2 bit is reset inside the IC.
6	0	1	1	0	w	•	•	•		0	~	6	
7	1	1	1	0	D ₁		•	•	٠	0	~	9	1
8	0	0	0	1	D ₁₀		•	0	0	0	~	3	The D2 and D3 bits in D10 are used to select a leap year.
9	1	0	0	1	MOı	•	·	•	٠	0	~	9	Calendar D ₂ D ₃ Remainder obtained by dividing the year number by 4
Α	0	1	_0	1	MO ₁₀					0	~	1	Gregorian calendar 0 0 0
В	1	1	0	1	Υ,				•	0	~	9	Showa 1 0 3
С	0	0	1	1	Y10		•		•	0	~	9	0 1 2
D	1	0	1	1									A selector to reset 5 poststages in the 1/2 ¹⁵ frequency divider and the BUSY circuit. They are reset when this code is latched with ADDRESS LATCH and the WRITE input goes to 1.
E~F	0/1	1	1	1									A selector to obtain reference signal output, Reference signals are output to D0 - D3 when this code is latched with ADDRESS LATCHand READ input goes to 1.

Notes: (1) There are no bits in blank fields for data input/output, 0 signals are output by reading and data is not stored by writing because there are no bits.

(2) The bit with marked o is used to select the 12/24-hour timer and the bits marked are used to select a leap year. These three bits can be read or written.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power voltage	V _{DD}	Ta = 25° C	−0.3 ~ 7	V
Input voltage	V ₁	Ta = 25°C	GND-0.3V _{DD} + 0.3	V
Output voltage	٧o	Ta = 25° C	GND-0.3V _{DD} + 0.3	V
Storage temperature	Tstg	_	−55 ~ +150	°c

OPERATING CONDITIONS

Parameter	Symbol	Condition	Rating	Unit
Power voltage	V _{DD}	_	4.5 ~ 7	V
Date hold voltage	VDH	_	2.2 ~ 7	v
Crystal frequency	f(XT)	_	32.768	kHz
Operating temperature	Тор	_	−30 ~ +85	°C

Note: The data hold voltage guarantees the clock operations, though it does not guarantee operations outside the IC and data input/output.

DC CHARACTERISTICS

 $(V_{DD} = 5 V \pm 5\%, Ta = -30 \sim +85^{\circ}C)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
H input voltage	VIHI	- Note 1	3.6		_	v
- Input vortage	V _{IH2}	- Note 2	V _{DD} -0.5	_	·	7 °
L input voltage	VIL	_	_	-	0.8	v
L output voltage	VOL	I _O = 1.6 mA	-	_	0.4	V
L output current	loL	V _O = 0.4 V	1.6	_	_	mA
H input current	I _{IH1}	V ₁ = 5 V Note 3	10	25	50	110
H input current	I _{IH} ₂	V _I = 5 V Note 4			1	- μΑ
L input current	IL	V _I = 0 V	_	_	-1	μΑ
Input capacity	CI	f = 1 MHz	_	5		pF
Current consumption	IDD	f = 32.768 kHz V _{DD} = 5V/V _{DD} = 3V	-	100/15	500/30	μΑ

Note: 1. CS_2 , WRITE, READ, ADDRESS WRITE, STOP, TEST, $D_0 \sim D_3$


- 2. CS
- 3. CS₁, CS₂, WRITE, READ, ADDRESS WRITE, STOP, TEST
- $4.~D_0 \sim D_3$

SWITCHING CHARACTERISTICS

(1) WRITE mode

 $(V_{DD} = 5 V \pm 5\%, Ta = 25^{\circ}C)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CS setup time	tCS	_	0	-	_	μs
CS Hold time	^t CH	_	0		_	μs
Address setup time	tAS		0	<u> </u>	_	μs
Address write pulse width	tAW	_	0.5	_	_	μs
Address hold time	tAH		0.1	_	_	μs
Data setup time	tDS	_	0	_	_	μs
Write pulse width	tww	_	2	_	_	μs
Data hold time	tDH	_	0	_	_	μs




Note: ADDRESS WRITE and WRITE inputs are activated by the level, not by the edge.

(2) READ mode

 $(V_{DD} = 5 V \pm 5\%, Ta = 25^{\circ}C)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CS setup time	tcs	_	0	_	_	μs
CS Hold time	^t CH	_	0	_	_	μs
Address setup time	tAS	_	0	_	_	μs
Address write pulse width	tAW	_	0.5	_	_	μs
Address hold time	tAH	_	0.1	_		μs
Read access time	^t RA	_		_	see Note 1	μs
Read delay time	tDD	_	_	_	1	μs
Read inhibit time	^t RI	_	0	_	_	μs

Note 1.
$$t_{RA} = 1 \mu_s + CR \ln \left(\frac{V_{DD}}{V_{DD} - V_{IH} \min} \right)$$




Note: ADDRESS WRITE and READ inputs are activated by the level, not by the edge.

(3) WRITE & READ mode

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CS setup time	tCS	_	0	_		μs
CS hold time	^t CH	_	0	_	_	μs
Address setup time	tAS	_	0	_	_	μs
Address write pulse width	^t AW	_	0.5	_	_	μs
Address hold time	tAH	_	0.1	_	_	μs
Data setup time	tDS	_	0	_	_	μs
Write pulse width	tww		2	_		μs
Data hold time	tDH	_	0	_	_	μs
Read access time	tRA	_		_	see Note 1	μs
Read delay time	tDD	_	_	_	1	μs
Read inhibit time	^t RI	_	0	_		μs

Note 1.
$$t_{RA} = 1 \mu_s + CR \ln \left(\frac{V_{DD}}{V_{DD} - V_{IH} \min} \right)$$



PIN DESCRIPTION

Name	Pin No.	Description				
CS ₂	. 1	Chip select pins. These pins enable the interface with the external circuit when both of these pins are set at H level simultanuously.				
CS ₁	13	If one of these pins is set at L level, STOP, TEST, WRITE, READ, ADDRESS WRITE pins and $D_0 \sim D_3$ pins are inactivated. Since the threshold voltage VT for the CS_1 pin is higher than that for other pins, it should be connected to the detector of power circuit and peripherals and CS_2 is to be connected to the microcontroller.				
WRITE	2	WRITE pin is used to write data; it is activated when it is at the H level. Data bus data inside the IC is loaded to the object digit while this WRITE pin is at the H level, not at the WRITE input edge. Refer to Figure 2 below.				
		WRITE DO S R DATA BL CS1 = CS2 = "H" DO H S1 WRITE F/F DO: Figure 2				

Name	Pin No.	Descrip ²				
READ	3	READ pin is used to read data; it is activated when it is at the H level. Address contents are latched with ADDRESS LATCH inside the IC at the D0 — D3 and ADDRESS WRITE pins to select the object digit, then an H-level signal is input to the READ pin to read data. If a count operation is continued by setting the STOP input to the L level, read operation must be performed, in principle, while the BUSY output is at the H level. While the BUSY output is at the L level, count operations are performed by digit counters and read data is not guaranteed, therefore, read operations are inhibited in this period. Figure 3 shows a time chart of the BUSY output, 1 Hz signal inside the IC, and READ input. A read operation is stopped temporarily within a period of 244 µs from the BUSY output trailing edge and it is restarted when the BUSY output goes to the H level again.				
		The counter inside the IC starts counting at the 1 Hz signal leading edge. 1 Hz (inside IC) Read-enabled period Read-inhibited period Read operation is enabled in this period: however, it is used for program switching.				
		Figure 3				
		If the counter operation is stopped by setting the STOP input to the H level, read operations are enabled regardless of the BUSY output. A read operation is enabled by microcomputer software regardless of the BUSY output during the counter operation by setting the STOP input to the L level. In this method, read operations are performed two or more times continuously and data that matches twice is used as guaranteed data.				

Name	Pin No.	Description
D _{0S} ∼ D ₃	4~7	Data input/output pins. (Bidirectional bus). The output is a open-drain type and 4.7 k Ω or higher pull-up registers are required utilize these pins as output pins.
GND	8	Ground pin.
ADDRESS WRITE	9	ADDRESS WRITE pin is used to load address information from the D0 – D3 I/O bus pins to the ADDRESS LATCH inside the IC; it is activated when it is at the H level. This input is activated by the level, not by the edge. Figure 4 shows the relationships between the D0 address input, ADDRESS WRITE input, and ADDRESS LATCH input/output.
		DO input ADDRESS WRITE DIO IC inside A0 LATCH output Figure 4 DO input See Figure 1 "Circuit Configuration" for the signal names.
BUSY	10	BUSY pin outputs the IC operation state. It is N-channel MOSFET open-drain output. An external pull-up resistor of 4.7 kΩ or more must be connected (see Figure 5) to use the BUSY output. The signals are output in negative logics. If the oscillator oscillates at 32.768 kHz, the frequency is always 1 Hz regardless of the CS1 and CS2 unless the D output of the ADDRESS DECODER inside the IC is H (CODE = H·L·H·H) and CS1 = CS2 = WRITE = H. Figure 6 shows the BUSY output time chart.
		4.7 kΩ or more BUSY BUSY RESET MSM58321RS WRITE
		The counter inside the IC starts counting at the 1 Hz signal leading edge. 1 Hz (inside IC) 244µS 122µS 51µS 427µS Read/write-inhibited period
·		BUSY 1 Hz (inside IC) 1 sec
	ł	Figure 6


Name	Pin No.	Description
STOP	11	The STOP pin is used to input on/off control for a 1 Hz signal. When this pin goes to the H level, 1 Hz signals are inhbited and counting for all digits succeeding the S1 digit is stopped. When this pin goes to the L level, normal operations are performed; the digits are counted up. This STOP input controls stopping digit counting. Writing of external data in digits can be assured by setting the STOP input to the H level to stop counting, then writing sequentially from the low-order digits.
TEST	12	The TEST pin is used to test this IC; it is normally open or connected to GND. It is recommended to connect it to GND to safeguard against malfunctions from noise. The TEST pulse can be input to the following nine digits: S1, S10, M110, H1, D1(W), M01, Y1 and Y10 When a TEST pulse is input to the D1 digit, the W digit is also counted up simultaneously. Input a TEST pulse as follows: Set the address to either digit explained above, then input a pulse to the TEST pin while CS1 = CS2 = STOP = H and WRITE = L. The specified and succeeding digits are counted up. (See Figure 7)
		0~9 0~5 0~9 1 Mz C1
		D1 R _P - 200 kΩ TYP
	-	A digit is counted up at the leading edge (changing point from L to H) of a TEST pin input pulse. The pulse condition for TEST pin input at V_{DD} = 5 V \pm 5% is described in Figure 8 below.
		t _H = 10μs MIN τ _L =10μs MIN
		Figure 8

Name	Pin No.	Description
XT XT	14 15	Oscillator pin. A 32,768K crystal oscillator, capacitors and trima condensor for frequency adjustment are to be connected as shown in Figure 8 below.
		GND or VDD $R_{FB} = 10 \text{ M}\Omega \text{ typ}$ $R_{S} = 200 \text{ K}\Omega \text{ typ}$ $C2 \qquad R_{S} = 200 \text{ K}\Omega \text{ typ}$ $R_{S} = 200 \text{ K}\Omega \text{ typ}$
		Figure 8
		If an external clock is to be used for MSM58321RS's oscillation source, the external clock is to be input to XT, while \widetilde{XT} should be left open. Refer to the Figure 9 below.
		Or +5V XT MSM58321RS
•		Figure 9
V _{DD}	16	Power supply pin. Refer to the application circuit.

REFERENCE SIGNAL OUTPUT

Reference signals are output from the D0-D3 pins under the following conditions:

Conditions	Output pin	Reference signal frequency	Pulse width	Output logic
WRITE = L	D ₀	1024 Hz	488.3 μs	Positive logic
READ = H	D ₁	1 Hz	122.1 µs	Negative logic
CS1 = CS2 = H	D ₂	1/60 Hz	122.1 μs	Negative logić
ADDRESS = E or F	D ₃	1/3600 Hz	122.1 μs	Negative logic



APPLICATION NOTES

■ D₀ ~ D₃

READ mode

If CS1 = CS2 = H, WRITE = L, and READ = H, the ANALOG switch is in the OFF state. If data bus D0 is at the H level, the NOR gate output goes to L, N-channel MOSFET goes to OFF, and the D0 pin goes to the H level because it is pulled up to +5 V with the pull-up resistor; if it is at the L level, the NOR gate output goes to the H level, N-channel MOSFET goes to ON, therefore, the D0 pin goes to the L level. In the READ mode, four NAND gates connected to the D0-D3 pins are meaningless.

WRITE mode

If CS1 = CS2 = H, READ = L, and WRITE = H, the output of four NOR gates connected to the data buses goes to the L level and N-channel MOSFET goes to OFF. The ANALOG switch goes to ON and data information from the D0-D3 pins appear at the data buses via the NAND gate, INV gate, and ANALOG switch.


If the WRITE mode, the N-channel MOSFETs connected to the D0-D3 pins are meaningless because they are set OFF.

ADDRESS WRITE mode


If CS1 = CS2 = H, WRITE = READ = L, and ADDRESS WRITE = H, the N-channel MOSFETs connected to the D0—D3 pins and the ANALOG switch connected to the data buses are set OFF. Address information input to the D0—D3 pins is loaded to the ADDRESS LATCH via the NAND gate with an ADDRESS WRITE signal. The output of ADDRESS latch is connected to the input of ADDRESS DECODER; the ADDRESS DECODER output is decided by the ADDRESS LATCH output.

WRITE and STOP

Note that the timing relationships between the STOP and WRITE inputs vary by the related digit when counting is stopped by the STOP input to write data. The time (tsH) between the STOP input leading edge and WRITE input trailing edge for each digit is limited to the minimum value. (See Figure 11)



 $t_{SHS1} = 1 \ \mu_s$, $t_{SHS10} = 2 \ \mu_s$, $t_{SHM11} = 3 \ \mu_s$, $t_{SHM10} = 4 \ \mu_s$, $t_{SHH1} = 5 \ \mu_s$ $t_{SHH10} = 6 \ \mu_s$, $t_{SHD1} = 7 \ \mu_s$, $t_{SHW} = 7 \ \mu_s$, $t_{SHD10} = 8 \ \mu_s$, $t_{SHM01} = 9 \ \mu_s$ $t_{SHM010} = 10 \ \mu_s$, $t_{SHY1} = 11 \ \mu_s$, $t_{SHY10} = 12 \ \mu_s$. If a count operation is continued by setting the STOP input to the level, write operation must be performed, in principle, while the BUSY output is at the H level. While the BUSY output is at the L level, count operations are performed by the digit counters and write operation is inhibited, but there is a marginal period of 244 μ s from the BUSY output trailing edge. If the BUSY output goes to the L level during a write operation, the write operation is stopped temporarily within 244 μ s and it is restarted when the BUSY output goes to the H level again. Figure 12 shows a time chart of BUSY output, 1 Hz signal inside the IC, and WRITE input.




If the WRITE and READ inputs go to the H level simultaneously, the WRITE input has priority.

Frequency divider and BUSY circuit reset

If A0—A3 = H·L·H·H is input to ADDRESS DECODER, the DECODER output (D) goes to the H level. If CS1 = CS2 = H and WRITE = H in this state, the 5 poststages in the 15-stage frequency divider and the BUSY circuit are reset.

In this period, the BUSY output remains at the H level and the 1 Hz signal inside the IC remains at the L level, and counting is stopped. If this reset is inactivated while the oscillator operates, the BUSY output goes to the L level after 1000.1221 ±31.25 ms and the 1 Hz signal inside the IC goes to the H level after 1000.3663±31.25 ms. These times are not the same because the first ten stages in the 15-stage frequency divider are not reset. (See Figure 13)



Selection of leap year

This IC is designed to select leap year automatically.

Four types of leap years can be selected by writing a select signal in the D2 and D3 bits of the D10 digit (CODE = L·L·L·H). (See Table 1 for the functions.)


Gregorian calendar, Japanese Showa, or other calendars can be set arbitrarily in the Y1 and Y2 digits of this IC. There is a leap year every four years and the year number varies according to whether the Gregorian calendar or Showa is used. There are four combinations of year numbers and leap years. (See the Table below).

- No. 1: Gregorian calendar year. The remainder obtained by dividing the year number by 4 is 0.
- No. 2: Showa year. The remainder obtained by dividing the year number by 4 is 3,
- No. 3: The remainder obtained by dividing the year number by 4 is 2.
- No. 4: The remainder obtained by dividing the year number by 4 is 1.

No. 1	Calendar	D10	digit	Remainder obtained by	Leap years (examples)	
NO. 1	Calefidal	D2	D3	dividing the year number by 4	Leap years (examples)	
1	Gregorian	L	L	0	1980, 1984, 1988, 1992, 1996, 2000, 2004	
2	Showa	н	L	3	(83) (87) (91) (95) (99) 55, 59, 63, 67, 71, 75, 79	
3		Ł	н	2	82, 86, 90, 94, 98, 102, 106	
4		Н	Н	1	81, 85, 89, 93, 97, 101,105	

APPLICATION CIRCUIT - POWER SUPPLY CIRCUIT

Open or ground unused pins (pins other than the XT, XT, D0-D3, and BUSY pins).



Note: Use the same diodes for D1 and D2 to reduce the level difference between +5V and V_{DD} of the MSM58321RS.

OKI semiconductor

MSM6242RS/GS

DIRECT BUS CONNECTED CMOS REAL TIME CLOCK/CALENDAR

GENERAL DESCRIPTION

The MSM6242 is a silicon gate CMOS Real Time Clock/Calendar for use in direct bus-connection Microprocessor/Microcomputer applications. An on-chip 32.768KHz crystal oscillator time base is divided to provide addressable 4-bit I/O data for SECONDS, MINUTES, HOURS, DAY OF WEEK, DATE, MONTH and YEAR. Data access is controlled by 4-bit address, chip selects (CSO, CS1), WRITE, READ, and ALE. Control Registers D, E and F provide for 30 SECOND error adjustment, INTERRUPT REQUEST (IRQ FLAG) and BUSY status bits, clock STOP, HOLD, and RESET FLAG bits, 4 selectable INTERRUPTS rates are available at the STD.P (STANDARD PULSE) output utilizing Control Register inputs T0, T1 and the ITRPT/STND (INTERRUPT/STANDARD). Masking of the interrupt output (STD.P) can be accomplished via the MASK bit. The MSM6242 can operate in a 12/24 hour format and Leap Year timing is automatic.

The MSM6242 normally operates from a 5V \pm 10% supply at -30 to 85° C. Battery backup operation down to 2.0V allows continuation of time keeping when main power is off. The MSM6242 is offered in a 18-pin plastic DIP package.

FEATURES

DIRECT MICROPROCESSOR/MICROCONTROLLER BUS CONNE

TIME	MONTH	DATE	YEAR	DAY OF WEEK
23:59:59	12	31	80	7


- 4-bit data bus
- · 4-bit address bus
- READ, WRITE, ALE and CHIP SELECT INPUTS
- · Status registers IRQ and BUSY
- Selectable interrupt outputs 1/64 second,
 - 1 second, 1 minute, 1 hour
- Interrupt masking
- · 32.768KHz crystal controlled operation

- 12/24 hour format
- · Auto leap year
- ±30 second error correction
- Single 5V supply
- Battery backup down to Vpp = 2.0V
- Low power dissipation:


20 μ W max at V_{DD} = 2V 150 μ W max at V_{DD} = 5V

• 18-pin plastic DIP package

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



REGISTER TABLE


	A	ddres	s Inp	ut	Register					Count	Description
Address Input	A ₃	A ₂	A ₁	Ao	Name	D ₃	D_2	D ₁	D ₀	value	
0	0	0	0	0	Sı	S ₈	S ₄	S ₂	Sı	b~ 9	1-second digit register
1	0	0	0	1	S ₁₀	*	S40	S ₂₀	S ₁₀	0 ~ 5	10-second digit register
2	0	0	1	0	MIı	mi ₈	mi₄	mi ₂	. mi1	0 ~ 9	1-minute digit register
3	0	0	1	1	MI10	*	mi ₄₀	mi ₂₀	mi ₁₀	0 ~ 5	10-minute digit register
4	0	1	0	0	H ₁	h ₈	h ₄	h ₂	h,	0 ~ 9	1-hour digit register
5	0	1	0	1	H ₁₀	*	PM/ AM	h ₂₀	h ₁₀	0 ~ 2 or 0· 1	PM/AM, 10-hour digit register
6	0	1	1	0	Di	d ₈	d₄	d ₂	d ₁ .	0 ~ 9	1-day digit register
7	0	1	1	1	D ₁₀	*	*	d ₂₀	d ₁₀	0 ~ 3	10-day digit register
8	1	0	0	0	MOı	mo ₈	mo₄	mo ₂	mo ₁	0 ~ 9	1-month digit register
9	1	0	0	1	MO ₁₀	*	*	*	MO ₁₀	0 ~ 1	10-month digit register
Α	1	0	1	0	· Y ₁	У8	Y4	У2	У1	0 ~ 9	1-year digit register
В	1	0	1.	1	Y ₁₀	Y80	Y40	Y ₂₀	Y ₁₀	0 ~ 9	10-year digit register
С	1	1	0	0	W	*	W4	W ₂	W ₁	0 ~ 6	Week register
D	1	1	0	1	c _D	30 sec. ADJ	IRQ FLAG	BUSY	HOLD		Control Register D
E	1	1	1	0	CE	t ₁	t _o	ITRPT /STND	MASK	_	Control Register E
F	1	1	1	1	Cϝ	TEST	24/12	STOP	REST	_	Control Register F

REST = RESET


ITRPT/STND = INTERRUPT/STANDARD

- Note 1) Bit * does not exist (unrecognized during a write and held at "0" during a read).
- Note 2) Be sure to mask the AM/PM bit when processing 10's of hour's data.
- Note 3) BUSY bit is read only. The IRQ FLAG bit can only be set to a "0". Setting the IRQ FLAG to a "1" is done by hardware.

OSCILLATOR FREQUENCY DEVIATIONS



Note: 1. The graphs above showing frequency deviation vs temperature/voltage are primarily characteristic of the MSM6242 with the oscillation circuit described below.



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}		−0.3~ 7	V
Input Voltage	VI	Ta = 25° C	GND - 0.3~V _{DD} + 0.3	V
Output Voltage	٧o		GND - 0.3~V _{DD} + 0.3	V
Storage Temperature	TSTG		55∼ +150	°C

OPERATING CONDITIONS

Parameter	Symbol	Condition	Rating	Unit	
Power Supply Voltage	V _{DD}	_	4 ~ 6		
Standby Supply Voltage	VBAK	_	2 ~ 6		
Crystal Frequency	f(XT)	_	32.768	kHz	
Operating Temperature	TOP	-	-30~+85	°C	

D.C. CHARACTERISTICS

 $V_{DD} = 5V \pm 10\%, T_A = -30 \sim +85$


Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Applicable Terminal	
"H" Input Voltage	V _{IH} 1			2.2	_	_	v	All input termin-	
"L" Input Voltage	V _{IL} 1	-			_	0.8	*	als except CS ₁	
Input Leak Current	I _{LK} 1	VI = VDE	V _I = V _{DD} /0V		_	1/-1	μΑ	Input terminals other than D ₀ ~ D ₃	
Input Leak Current	I _{LK} 2			_	_	10/-10		D ₀ ~ D ₃	
"L" Output Voltage	V _{OL} 1	I _{OL} = 2.5mA			_	0.4			
"H" Output Voltage	Voн	I _{OH} = -400μA		2.4	_		V	$D_0 \sim D_3$	
"L" Output Voltage	V _{OL} 2	IOL = 2.5	IOL = 2.5mA		_	0.4	V		
OFF Leak Current	^I OFFLK	V = V _{DD}	/0V	_	_	10	μΑ	STD.P	
Input Capacitance	CI	Input free		_	5	_	PF	All input terminals	
Current Con- sumption	I _{DD} 1	f _(xt) = 32.768	V _{DD} = 5V		_	30			
Current Con- sumption	I _{DD} 2	KHz T _a =25°C	V _{DD} =		_	10	μΑ	VDD	
"H" Input Voltage	V _{IH} 2	1		4/5V _{DD}	_				
"L" Input Voltage	V _{IL} 2	V _{DD} = 2	V _{DD} = 2~5.5V			1/5V _{DD}	٧	CS ₁	

SWITCHING CHARACTERISTICS

(1) WRITE mode (ALE = V_{DD})

 $(V_{DD} = 5V \pm 10\% = Ta = -30 \sim +85^{\circ}C)$


Parameter	Symbol	Condition	Min.	Max.	Unit
CS ₁ Set up Time	tC1S	_	1000	_	
CS ₁ Hold Time	^t C1H	_	1000	_	
Address Stable Before WRITE	tAW	<u>-</u> :	100	-	ns
Address Stable After WRITE	tWA	-	10	_	
WRITE Pulse Width	tww	_	250	_	
Data Set up Time	tDS		180	_	
Data Hold Time	†DH	_	10	_	



(2) WRITE mode (With use of ALE)

$$(V_{DD} = 5 V \pm 10\%, Ta = -3C)$$


Parameter	Symbol	Condition	Min.	Max.	Unit
CS ₁ Set up Time	tCIS	_	1000	_	
Address Set up Time	tAS	_	50	_	
Address Hold Time	tAH	_	50		
ALE Pulse Width	tAW	. –	80	_	
ALE Before WRITE	tALW	_	0	_	ns
WRITE Pulse Width	tww	_	250	_	
ALE After WRITE	tWAL		50	_	
DATA Set up Time	tDS	_	180	_	
DATA Hold Time	tDH	_	10	_	
CS ₁ Hold Time	tC1H	_	1000	_	



(3) READ mode (ALE = V_{DD})

 $(V_{DD} = 5V \pm 10\%, Ta = -30 \sim +85^{\circ}C)$


Parameter	Symbol	Condition	Min.	Max.	Unit
CS ₁ Set up Time	tC1S	_	1000	-	
CS ₁ Hold Time	tC1H	-	1000	_	
Address Stable Before READ tAR		_	80	-	ns
Address Stable After READ	^t RA	_	О	_	
RD to Data	tRD	C _L = 150pF	_	280	
Data Hold	^t DR	_	0	-	



(4) READ mode (With use of ALE)

 $(V_{DD} = 5V \pm 10\%, Ta = -30\sim +85^{\circ}C)$

Parameter	Symbol	Condition	Min.	Max.	Unit
CS ₁ Set up Time	tC1S	_	1000	-	
Address Set up Time	tAS	_	50	_	
Address Hold Time	tAH	_	50	_	
ALE Pulse Width	tAW	_	80	_	
ALE Before READ	t _{ALR}	-	0	_	
ALE after READ	tRAL.	-	0	-	ns
RD to Data	tRD	C _L = 150pF	_	280	
DATA Hold	†DR	- ;	0	_	
CS ₁ Hold Time	tC1H		1000		




PIN DESCRIPTION

Name		No.	Description
	RS	GS	
	13	19	Date Input/Output pine to be divisible connected to a microsoptuallar bus for
D ₁	12	16	Data Input/Output pins to be directly connected to a microcontroller bus for reading and writing of the clock/calendar's registers and control registers. D0 = LSB
D ₂	11	14	and D3 = MSB.
Ao	4	5	
A ₁	5	7	Address inputs pins for use by a microcomputer to select internal clock/calendar's registers and control registers for Read/Write operations (See Function Table
A ₂	6	9	Figure 1). Address input pins A0-A3 are used in combination with ALE for
A ₃	7	10	addressing registers.
ALE	3	4	Address Latch Enable pin. This pin enables writing of address data when ALE = 1 and CSO = 0; address data is latched when ALE = 0 Microcontroller/Microprocessors having an ALE output should connect it to this pin; otherwise it should be connected at VDD.
WR	10	13	Writing of data is performed by this pin. When $CS_1 = 1$ and $\overline{CS_0} = 0$, $D_0 \sim D_3$ data is written into the register at the rising edge of WR.
RD	8	11	Reading of register data is accomplished using this pin. When $CS_1=1$, $\overline{CS_0}=0$ and $\overline{RD}=0$, the data of the register is output to $D_0\sim D_3$. If both \overline{RD} and \overline{WR} are set at 0 simaltanuously, \overline{RD} is to be inhibited.
CS₀	2	2	Chip Select Pins. These pins enable/disable ALE, RD and WR operation. CS.
CS ₁	15	20	and ALE work in combination with one another, while CS_1 work independent with ALE. CS_1 must be connected to power failure detection as shown in Figure 18.
STD.P	1	1	Output pin of N-CH OPEN DRAIN type. The output data is controlled by the D_1 data content of C_E register. This pin has a priority to $\overline{CS_0}$ and CS_1 . Refer to Figure 9 and FUNCTIONAL DESCRIPTION OF REGISTERS.
хт	16	22	32,768 kHz crystal is to be connected to these pins.
XT	17	23	When an external clock of 32.768 kHz is to be used for MSM6242's oscillation source, either CMOS output or pull-up TTL output is to be input from XT, while $\overline{\text{XT}}$ should be left open.
V _{DD}	18	24	Power supply pin. $+2 \sim +6V$ power is to be applied to this pin.
GND	9	12	Ground pin.
			$\begin{array}{c} \text{STD.POUTPUT} \\ \text{GND OR V}_{DD} \\ \text{C}_{3} \\ \text{XT} \\ \text{C}_{1} = \text{C}_{2} = 15 \sim 30 \text{pF} \\ \end{array}$ The impedance of the crystal should be less than $30 \text{k}\Omega$

FUNCTIONAL DESCRIPTION OF REGISTERS

- $= \ \, \mathbf{S}_{1}^{}, \mathbf{S}_{10}^{}, \mathbf{MI}_{1}^{}, \mathbf{MI}_{10}^{}, \mathbf{H}_{1}^{}, \mathbf{H}_{10}^{}, \mathbf{D}_{1}^{}, \mathbf{D}_{10}^{}, \mathbf{M}\overline{\mathbf{O}}_{1}^{}, \mathbf{M}\overline{\mathbf{O}}_{10}^{}, \mathbf{Y}_{1}^{}, \mathbf{Y}_{10}^{}, \mathbf{W}_{10}^{}, \mathbf{W}_{10}^$
- a) These are abbreviations for SECOND1, SECOND10, MINUTE1, MINUTE10, HOUR1, HOUR10, DAY1, DAY10, MONTH1, MONTH10, YEAR1, YEAR10, and WEEK. These values are in BCD notation.
- b) All registers are logically positive. For example, (S8, S4, S2, S1) = 1001 which means 9 seconds.
- If data is written which is out of the clock register data limits, it can result in erroneous clock data being read back.
- d) PM/AM, h₂₀, h₁₀
 - In the mode setting of 24-hour mode, PM/AM bit is ignored, while in the setting of 12-hour mode h_{20} is to be set. Otherwise it causes discrepancy. In reading out the PM/AM bit in the 24-hour mode, it is continuously read out as 0. In reading out h_{20} bit in the 12-hour mode, 0 is written into this bit first, then it is continuously read out as 0 unless 1 is being written into this bit.
- e) Registers Y1, Y10, and Leap Year. The MSM6242 is designed exclusively for the Christian Era and is capable of identifying a leap year automatically. The result of the setting of a non-existant day of the month is shown in the following example: If the date February 29 or November 31, 1985, was written, it would be changed automatically to March 1, or December 1, 1985 at the exact time at which a carry pulse occurs for the day's digit.
- f) The Register W data limits are 0-6 (Table 1 shows a possible data definition).

TABLE 1						
W ₄	, W ₂	W ₁	Day of Week			
0	0	0	Sunday			
0	0	1	Monday			
O.	1	0	Tuesday			
0	1	1	Wednesday			
1	0	0	Thursday			
1	0	1	Friday			
1	1	0	Saturday			




CD REGISTER (Control D Register)

- a) HOLD (D0) Setting this bit to a "1" inhibits the 1Hz clock to the S1 counter, at which time the Busy status bit can be read, and when Busy = 0 register's S₁ ~ W can be read or written. During this procedure if a carry occurs the S1 counter will be incremented by 1 second after HOLD = 0 (this condition is guaranteed as long as HOLD = 1 does not exceed 1 second in duration). If CS1 = 0 then HOLD = 0 irrespective of any condition.
- b) BUSY (D1) Status bit which shows the interface condition with microcontroller/microprocessors. As for the method of writing into and reading from $S_1 \sim \overline{W}$ (address $\phi \sim C$), refer to the flow chart described in Figure 10.
- c) IRQ FLAG (D2) This status bit corresponds to the output level of the STD.P output. When STD.P = 0, then IRQ = 1; when STD.P = 1, then IRQ = 0. The IRQ FLAG indicates that an interrupt has occurred to the microcomputer if IRQ = 1. When D0 of register CE (MASK) = 0, then the STD.P output changes according to the timing set by D3 (t1) and D2 (t0) of register E. When D1 of register E (ITRPT/STND) = 1 (interrupt mode), the STD.P output remains low until the IRQ FLAG is written to a "0". When IRQ = 1 and timing for a new interrupt occurs, the new interrupt is ignored. When ITRPT/STND = 0 (Standard Pulse Output mode) the STD.P output remains low until either "0" is written to the IRQ FLAG; otherwise, the IRQ FLAG automatically goes to "0" after 7.8125 ms.


When writing the HOLD or 30 second adjust bits of register D, it is necessary to write the IRQ FLAG bit to a "1".

d) ±30 ADJ (D3) — When 30-second adjustment is necessary, a "1" is written to bit D3 during which time the internal clock registers should not be read from or written to 125\mu s after bit D3 = 1 it will automatically return to a "0", and at that time reading or writing of registers can occur.



■ CE REGISTER (Control E Register)


- a) MASK (D0) This bit controls the STD.P output. When MASK = 1, then STD.P = 1 (open); when MASK = 0, then STD.P = output mode. The relationship between the MASK bit and STD.P output is shown Figure 12.
- b) INTRPT/STND (D1) The INTRPT/STND input is used to switch the STD.P output between its two modes of operation. Interrupt and Standard timing waveforms. When INTRPT/STND = 0 a fixed cycle waveform with a low-level pulse width of 7.8125 ms is present at the STD.P output. At this time the MASK bit must = 0, while the period in either mode is determined by T0(D2) and T1(D3) of Register E.
- c) T0 (D2), T1 (D3) These two bits determine the period of the STD.P output in both Interrupt and Fixed timing waveform modes. The tables below show the timing associated with the T0, T1 inputs as well as their relationship to INTRPT/STND and STD.P.



t ₁	t ₀	Period	Duty CYCLE of "0" level when ITRPT/STND bit is "0".
0	0	1/64 second	1/2
0	1	1 second	1/128
1	0	1 minute	1/7680
1	1	1 hour	1/560800

TABLE 2


The timing of the STD.P output designated by T1 and T0 occurs the moment that a carry occurs to a clock digit.



- d) The low-level pulse width of the fixed cycle waveform (ITRPT/STND = 0) is 7.8125 ms independent of T0/T1
- e) The fixed cycle waveform mode can be used for adjustment of the oscillator frequency time base. (See Figure 14).
- f) During ±30 second adjustment a carry can occur that will cause the STD.P output to go low when T0/T1 = 1.0 or 1,1. However, when T1/T0 = 0, 0 and ITRPT/STND = 0, carry does not occur and the STD.P output resumes normal operation.
- g) The STD.P output is held (frozen) at the point at which STOP = 1 while ITRPT/STND = 0.
- h) No STD.P output change occurs as a result of writing data to registers S1 ~ H1.

CF REGISTER (Control F Register)

- a) REST (D0) -This bit is used to clear the clock's internal divider/counter of less than a second. When "RESET" REST = 1, the counter is Reset for the duration of REST. In order to release this counter from Reset, a "0" must be written to the REST bit. If CSO = 0 then REST = 0 automatically.
- ы) STOP (D1) The STOP FLAG Only inhibits carries into the 8192Hz divider stage. There may be up to 122µs delay before timing starts or stops after changing this flag; 1 = STOP/0 = RUN.




c) 24/12 (D2) -This bit is for selection of 24/12 hour time modes. If D2 = 1-24 hour mode is selected and the PM/AM bit is invalid. If D2 = 0-12 hour mode is selected and the PM/AM bit is valid.

"24 HOUR/ 12 HOUR"


Setting of the 24/12 hour bit is as follows:

- 1) REST bit = 1
- 2) 24/12 hour bit = 0 or 1
- 3) REST bit = 0
- REST bit must = 1 to write to the 24/12 hour bit.
- d) TEST (d3) -When the TEST flag is a "1", the input to the SECONDS counter comes from the counter/divider stage instead of the 15th divider stage. This makes the SECONDS counter count at 5.4163KHz instead of 1Hz. When TEST = 1 (Test Mode) the STOP & REST (Reset) flags do not inhibit internal counting, When Hold = 1 during Test (Test = 1) internal counting is inhibited; however, when the HOLD FLAG goes inactive (Hold = 0) counter updating is not guaranteed.

TYPICAL APPLICATION INTERFACE WITH MSM6242 AND MICROCONTROLLERS




TYPICAL APPLICATIONS - INTERFACE WITH MSM80C49




APPLICATION NOTE

1. Power Supply



2. Adjustment of Frequency




3. CH₁ (Chip Select)

VIH and VIL of CH1 has 3 functions.


- a) To accomplish the interface with microcontroller/microprocessor.
- b) To inhibit the control bus, data bus and address bus in the stand-by mode.
- c) To protect MSM6242 device when the mode is moved to and from standby mode.

To realize above functions:


- a) More than 4/5 V_{DD} should be applied to MSM6242 for the interface with microcontroller/microprocessor in 5V operation.
- b) In moving to the standby mode, 1/5 V_{DD} should be applied so that all data bus should be disabled. In the standby mode, approx. OV should be applied.
- c) To and from the standby mode, please obey following Timing chart.



4. Set STD.P at arlarm mode



TYPICAL APPLICATION - POWER SUPPLY CIRCUIT



All specifications and details published are subject to change without notice.

OKI Electric Industry Co., Ltd.
10-3 Shibaura 4-chome, Minato-ku,
Tokyo 108, Japan
Tel Tokyo 454-2111
Telex J25627
Fax Tokyo 452-5912 (Gill)
Electronics devices Group
Overseas Marketing Dept

OKI Semiconductor Group 650 N Mary Avenue Sunnyvale, Calif 94086, U S A Tel 408-720-1900 Telex 9103380508 OKI SUVL Fax 408-720-1918 (GIII)

OKI Electric Europe GmbH
Niederkasseler Lohweg 8
D 4000 Dusseldorf 11
West Germany
Tel 0211-59550
Telex 8584312
Fax 0211-591669 (GIII)

OKI Electronics (Hong Kong) Ltd.
16th Floor Fairmont House,
8 Cotton Tree Drive, Hong Kong
Tel 5-263111-3
Telex 62459 OKIHK HX
Fax 5-200102 (GIII)