
LCD DRIVER/CONTROLLER DATABOOK 1986



(408) 737-0204

CONTENTS

1	PRODUCT LINE-UP	1
2	PACKAGING	3
3	DATA SHEET 1	1
	STATIC LCD DRIVER	3
	MSM58292GS 5 DIGIT LCD DRIVER	4
	MSM5219BGS 48 DOT LCD DRIVER 2	
	MSM5221GS 56 DOT LCD DRIVER 3	
	MSM5265GS 160 DOT LCD DRIVER	6
	DOT MATRIX LCD DRIVER	19
	MSM5238GS 32 DOT COMMON DRIVER 5	50
	MSM5839BGS 40 DOT SEGMENT DRIVER	58
	MSM5259GS 40 DOT SEGMENT DRIVER 6	;5
	MSM5260GS 80 DOT COMMON/SEGMENT DRIVER	4
	MSM5278GS 64 DOT COMMON DRIVER 8	
	MSM5979GS 80 DOT SEGMENT DRIVER	19
	DOT MATRIX LCD CONTROLLER	9
	MSM6222B-01GS DOT MATRIX LCD CONTROLLER WITH 16 DOT COMMON	
	DRIVER AND 40 DOT SEGMENT DRIVER10	10
	MSM6240GS DOT MATRIX LCD CONTROLLER	
	MSM6255GS DOT MATRIX LCD CONTROLLER16	_
	MSM6265GS DOT MATRIX LCD CONTROLLER	

OKI makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

OKI retains the right to make changes to these specifications at any time, without notice.




PRODUCT LINE-UP

PRODUCT LINE-UP

APPLICATION	TYPE NO	FUNCTION	оит	PUT SEGMENT	DUTY	PACKAGE	REMARKS
	MSM58292	static driver	5 digit (7	segment)	1/1	56 FLT.	·
STATIC LCD	MSM5219B	static driver	48	dot	1/1-	60 FLT.	
DRIVER	MSM5221	static driver	56	dot	1/1	80 FLT.	
	MSM5265	static driver	160	dot	1/1 or 1/2	100 FLT.	
	MSM5238	COMMON DRIVER	32	-	1/32 — 1/128	44 FLT.	
	MSM5839B	SEGMENT DRIVER		40	1/8 — 1/128	56 FLT.	
	MSM5259	SEGMENT DRIVER	_	40	1/1 — 1/16	56 FLT.	use with MSM6222B-01
DOT MATRIX LCD DRIVER	MSM5260	COMMON/ SEGMENT DRIVER	80	80	1/1 — 1/128	100 FLT.	COMMON/ SEGMENT selectable
	MSM5278	COMMON DRIVER	64	-	1/8 — 1/128	80 FLT.	
	MSM5279	SEGMENT DRIVER	_	80	1/8 — 1/128	100 FLT.	
	MSM6222B -01	DRIVER/ CON- TROLLER	16	40	1/8 — 1/16	80 FLT.	with character generator ROM
DOT MATRIX	MSM6240	CON- TROLLER	_	_	1/32 — 1/144	60 FLT.	
CONTROLLER	MSM6255	CON- TROLLER	_	_	1/2 – 1/256	80 FLT.	512K dot
	MSM6265	CON- TROLLER	_	_	1/100 x 2	80 FLT.	512K dot software compatible with CRT Controller


Note: 1. MSM5259 and MSM5260 can be used as static display dot drives like MSM5219B and so forth.

The duty of LCD module is determined by the performance of drivers and the material of LCD panel.So, to select suitable LCD driver for superior display, it is necessary to study the material of the LCD panel.




	PRODUCT	PLASTIC FLAT PACKAGE (No. of Pins)	GS-K	GS-L	GS-L2
	MSM58292	56 (small)	0		
STATIC LCD	MSM5219B	60	0		
DRIVER	MSM5221	80	0		
,	MSM5265	100	0		
	MSM5238	44	0		0
	MSM5839B	56 (small)	0		0
DOT MATRIX	MSM5259	56 (small)	0		0
LCD DRIVER	MSM5260	100	0	0	
	MSM5278	80	0		
	MSM5279	100	0		
	MSM6222B-01	80		0	
DOT MATRIX	MSM6240	60	0		
LCD CONTROLLER	MSM6255	80	0		
	MSM6265	80	0		


Note: Model names suffixed by GS denote plastic mold flat package, while -K, -L or -L2 denote the direction of the lead bent.




• 44 PIN PLASTIC FLAT PACKAGE




• 56 PIN PLASTIC FLAT PACKAGE




• 60 PIN PLASTIC FLAT PACKAGE




• 80 PIN PLASTIC FLAT PACKAGE




• 100 PIN PLASTIC FLAT PACKAGE




• 44 PIN PLASTIC FLAT PACKAGE (LEAD BENT OPPOSITE DIRECTION)




• 56 PIN PLASTIC FLAT PACKAGE (LEAD BENT OPPOSITE DIRECTION)




• 80 PIN PLASTIC FLAT PACKAGE (LEAD BENT OPPOSITE DIRECTION)



• 100 PIN PLASTIC FLAT PACKAGE (LEAD BENT OPPOSITE DIRECTION)





STATIC LCD DRIVER

GENERAL DESCRIPTION

The OKI MSM58292GS is a 7-segment static LCD driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 32-bit shift register, 32-bit latch, 5 sets of 7-segment decoder and LCD drivers.

It receives the serial display data from the microcomputer etc, converts it to a parallel data, then output to the 7-segment LCD panel.


The input code for each digit is a 4-bot binary code. The input codes are decoded into digits 0 \sim 9 and alphabetic letters A \sim F, to display hexadecimal numbers. The expansion of display can be easily made by using another MSM58292GS in cascade connection.


The MSM58292GS can directly drive the LCD panel, as the AC driving circuit is integrated on the chip.

FEATURES

- 5 digit 7-segment LCD display
- Serial input from the microcomputer etc.
- Expansion of display by cascade connection
- Supply voltage: 3 ~ 7 V
- 56 pin plastic flat package

PIN CONFIGURATION





ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD}	$T_a = 25^{\circ}C$	-0.3 ∼ 7	V
Input voltage	V _I	'a - 25 C	-0.3 ∼ V _{DD}	V
Storage temperature	Tstg		_55 ~+150	°c

OPERATING RANGE

Item		Symbol	Condition	Limits	Unit	
Supply voltage		V _{DD}	_	3~7	V	
Operating temperature		TOP	_	-30 ∼ +85	°c	
	BI/RBO	N	MOS load	1	_	
Fan out	SEDIAL OUT		MOS load	40	1 -	
	SERIAL OUT	N	TTL load	1	_	

DC CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, T_a = -30 \sim +85^{\circ}C)$

Item	Symbol	Condition	MIN	TYP	MAX	Unit
High Input voltage	ViH	_	3.6	_	_	V
Low Input voltage	VIL	_		-	8.0	V
High Output voltage ¹	Voн	Ι _Ο = –5 μΑ	4.95	_	_	V
Low Output voltage ¹	VOL	Ι _Ο = 5 μΑ		_	0.05	V
High Output voltage ²	Voн	Ι _Ο = -40 μΑ	4.2	_	-	٧
Low Output voltage ²	VOL	I _O = 1.6mA		_	0.4	V
High Output voltage ³	Voн	Ι _Ο = -500 μΑ	4.5	_	_	٧
Low Output voltage ³	VOL	Ι _Ο = 500 μΑ		_	0.5	٧
High Output voltage ⁴	Voн	I _O = -250 μA	4.5	_	-	٧
Low Output voltage ⁴	VOL	Ι _Ο = 250 μΑ			0.5	٧
Input current ⁵	IIH/IIL	$V_I = V_{DD}/V_I = 0V$	_	_	1/1	μΑ
Output current ¹	I _{OH} /I _{OL}	V _O = 0V /V _O = V _{DD}	-0.2/ 0.2	-	-	mA
Output current ²	I _{OH} /I _{OL}	V _O = 2.5V/V _O = 0.4V	-0.2/ 1.6	_	-	mA
BI/RBO short-circuit current	IOH/IOL	V _O = 0 V /V _O = V _{DD}	-10/ 10	_	-500/ 500	μΑ
Dynamic current consumption	IDD	f(OSC) = 360Hz no load	-	_	500	μΑ

Note 1: Applied to the output pins excluding the SERIAL OUT, BI/RBO, COM and COM Pins.

Note 2: Applied to the SERIAL OUT pin.


Note 3: Applied to the COM pin. Note 4: Applied to the COM pin.

Note 5: Applied to the input pins excluding the OSC pin.

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5V, T_a = 25^{\circ}C, CL = 15pF)$

ltem	Symbol	Condition	MIN	TYP	MAX	Unit
Propagation delay time (for a shift in the shift register)	tPHL tPLH	-	_	-	1000	nS
SERIAL OUT rise/fall time	tTHL tTLH	-	-	-	300	nS
Maximum clock frequency	f(CK) max	_	1	_		MHz
Minimum clock pulse width	tw(CK)	_	_	-	500	nS
Minimum load pulse width	tw(L)	_		-	500	nS
Data setup time SERIAL IN → CLOCK	t _{setup} 1		-	-	250	nS
Data setup time SERIAL OUT → LOAD	t _{setup} ²	_	-	-	500	nS



FUNCTION TABLE

			SEGMENT OUT (Note 1)							
Hexadecimal digit	RBI	BI/RBO	a	b	С	d	е	f	g	Display
*	*	L	L	L	L.	L	L.	L	L	(Note 3)
0	*	(Note 2)	L	L	L	L	L	L	L	(Note 4)
0	*	Н	Н	Н	Н	Н	Н	Н	L	
1	*	, н	L	Н	Н	L	L	L	L	<i>'</i>
2	*	Н	Н	Н	L	Н	Н	L	Н	ĨIJĨĨ
3	*	Н	Н	Н	Н	Н	L	L	Н	
4	*	Н	L	Н	Н	Ľ.	L	Н	Н	'-;
5	*	Н	Н	L	Н	Н	L	Н	Н	ŪŪŪ
6	*	Н	Н	L	Н	Н	Н	Н	Н	5
7	*	Н	Н	Н	Н	L	L	L	L	7
8	*	н	Н	Н	Н	Н	Н	Н	Н	
9	*	Н	Н	Н	Н	Н	L	Н	Н	
A	*	Н	Н	Н	Н	L	Н	Н	Н	17
В	*	Н	L	L	Н	Н	Н	Н	Н	()
С	*	Н	Н	L	L	Н	Н	Н	L	1
D	*	Н	L.	Н	Н	Н	Н	L	Н	
Е	*	Н	Н	L	L	Н	Н	Н	Н	Ξ
F	*	Н	Н	L	L.	L	Н	Н	Н	Ţ <u>.</u>

Note 1: The H indicates that the segment is displayed, and the L indicates that the segment is not displayed. The H is an antiphase output of the COM output, and the L is an in-phase output of the COM output.

Note 2: The RI/RBO pin goes to low level only when the RBI pin is at a low level and all the digit are 0 (the display is blank).

If the BI/RBO pin is forcibly turned to high level, 0 at LSD is displayed.

Note 3: If the BI/RBO pin is forcibly turned to low level, the LSD is made blank.

Note 4: If the RBI pin is turned to low level, the display is placed in the leading zero blanking status, in which the contiguous 0s preceding the MSD are made blank.


FUNCTIONAL DESCRIPTION

SERIAL IN

The SERIAL IN pin is a shift register data input pin. The display data are input to this pin synchronized with the clock pulses. The data are input

< Data input procedure >

in the order of blank data, flag data, decimal point data, then numeric data (beginning with the LSB) (positive logic).



SERIAL OUT

The SERIAL OUT pin is a shift register serial output pin. The data input to the SERIAL IN pin is output from this pin synchronised with the clock pulses, with a delay of the total bit count of the shift register (32 bits). This pin is used for extension of digit display capacity.

CLOCK

The CLOCK pin is a synchronizing pulse input pin used for data input to the shift register or data output from the shift register. The data is shifted at the rising edge (low to high) of each clock pulse. A Schmitt trigger circuit is employed as the CLOCK input circuit (the hysteresis is approximately 0.5V).

LOAD

The LOAD pin is an input pin for latching the shift register contents. When this pin is at high level, the shift register contents are transferred to the decoders, and when this pin is at low level, the last data to be transferred from the shift register when this pin was at high level is held, so that the display contents are not changed with the change of the shift register contents.

● RBI

The $\overline{\text{RBI}}$ PIN is an input pin for suppressing the display of leading 0s. When this pin is at high level, the leading 0s, if any, are displayed; when this pin is at a low level, contiguous 0s preceding the MSD are not displayed. The $\overline{\text{RBI}}$ pin is connected to the decoder circuit for the MSD.

Note: The DP₁ through DP₅ are not made blank.

BI/RBO

The $\overline{\text{BI/RBO}}$ pin is used for both input and output. As an input pin, the input level can forcibly be set to low regardless of the output level, since the output resistance is treat.

1 For use as an output pin RBO

When the \overline{RBI} pin is turned to low level, if all the digits are 0s, the display is made blank and the \overline{RBO} pin is turned to low level. If the \overline{RBI} pin is at high level or a number including some significant digits is displayed, the \overline{RBO} pin is turned to high level. If two MSM58292GS chips are connected for extension of the digit display capacity, the \overline{RBO} pin of the first chip is connected to the \overline{RBI} pin of the second chip, which connects to the MSD of the second chip, so that all the continguous 0s preceding the MSD are made blank.

2 For use as an input pin BI

The \overline{Bl} pin is connected to the decoder circuit for the LSD. Therefore, if this pin is turned to low level, only the LSD digit is made blank. Since this pin is also used as an output pin \overline{ROB} , some current indicated in the rating flows when this pin is set to low level. level.

The Bi pin may be open when not used.

Note: The DP₁ through DP₅ are not made blank.

• SEGMENT OUT (a₁-g₅, DP₁-DP₅, F₁, F₂)

The SEGMENT OUT pins are output pins for driving the seven segments of digits $(a_1 - g_5)$,


decimal points (DP_1-DP_5) , and flags $(F_1 \text{ and } F_2)$ on the display device.

The seven segment outputs (a-g) for each digit are used to display a digit 0-9 or an alphabetic letter A-F.

osc

The OSC pin is an input pin for a signal generator circuit which outputs AC signals required for driving a LCD panel. The oscillator starts to generate AC signals only by connecting a resistor and a capacitor to the OSC pin as shown in the figure below.

f(OSC) = 360 Hz when the $V_{DD} = 5V$, $C = 0.068 \mu F$, and $R = 100 k \Omega$



● COM, COM

The COM pin is an output pin for sending an antiphase signal of the seven segment outputs required for AC-driving the LCD panel. The COM output drives the COMMON pin on the LCD panel.

The $\overline{\text{COM}}$ pin is an output pin for sending an inphase signal of the seven segment outputs (antiphase of the COM pin). This pin is not necessary in general display.

Both the COM and $\overline{\text{COM}}$ pins output square waves whose frequency is one eighth of the oscillator output appearing at the OSC pin (with a duty factor of 50%).

OUTPUT DISABLE

The OUTPUT DISABLE pin is an input pin for control of the COM pin. Setting this pin to high level places the COM pin in the normal status (the COM pin is used as an ordinary output pin), and setting this pin to low level makes the COM pin impedance high, so that the COM pin can be used as an input pin.

When two MSM58292GS chips are interconnected in a cascade, the OUTPUT DISABLE pin of the second chip is set to low level and the COM pin is used as an input pin.

• BLANK

The BLANK pin is an input pin for making the display blank. Setting this pin to high level makes normal display, and setting this pin to low level makes the entire display blank.

Blanking a specific digit position

Any given digit position of the 5 digit display can be made blank by setting the MSM58292GS to ON. A specific digit position can be made blank by setting a bit of the shift register bits 28-32, as shown in the table below.

Shift register bit setting	Digit position which is made blank
Set bit 28 to 1	Digit position with segments $a_5 - g_5$ (MSD)
Set bit 29 to 1	Digit position with segments $a_4 - g_4$
Set bit 30 to 1	Digit position with segments $a_3 - g_3$
Set bit 31 to 1	Digit position with segments $a_2 - g_2$
Set bit 32 to 1	Digit position with segments $a_1 - g_1$ (LSD)


Decimal points

A digit position for which a decimal point has been specified is not subject to zero blanking even though that digit position contains the value 0. A decimal point can be used as a flag by setting the blank bit corresponding to that digit position to 1 to suppress the a-g segment display of that digit position (when the $\overline{\text{RBI}}$ pin is at low level).

Output circuit


Each output pin consists of a CMOS FET, and the BI/RBO pin and SERIAL OUT pin output signals at high or low level.

The output pins for display (for segments, decimal points, and flags) output pulse signals which are antiphase of the COM pin output when displaying, and output pulse signals which are in-phase of the COM pin output when not displaying. The output pins for display can directly drive the LCD panel.




Application circuit

I. 10 digit display (using two MSM58292GSs, cascade connection)




Note: O.D is the abbreviation of OUTPUT DISABLE.

II. 5 digit display




Note: O.D the abbreviation of OUTPUT DISABLE.

Data input example (FM 103.25 MHz)



Example of interconnection with LCD

STATIC LCD DRIVER · MSM58292GS



OKI semiconductor

MSM5219BGS

48-DOT STATIC LCD DRIVER

GENERAL DESCRIPTION

The OKI MSM5219BGS is a 48 dot static LCD driver which is fabricated by low power CMOS metal gate technology. This LSI consists of 48-bit shift register, 48-bit latch and 48-bit LCD driver. The display data, which was input to the 48-bit shift register, is shifted to the 48-bit latch by the LOAD signal. Then the data is output to the LCD panel through the 48-bit LCD driver.


FEATURES

- 48 dots static LCD driving capability
- Simple interface with microcomputer chip (controlled by three input signals)
- Bit-to-bit correspondence between the input and the output
- Cascade connection capability


- LCD driving AC frequency is directly input externally
- Applicable as an output expander
- Supply voltage: 3 ~ 7V
- 60 pin plastic flat package (bent lead)

PIN CONFIGURATION

(Top View) 80 Lead Plastic Flat Package



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD} – V _{SS}	T _a = 25°C	-0.3 ∼+7	V
Input voltage	V _I	T _a = 25°C	$V_{SS} - 0.3 \sim V_{DD} + 0.3$	V
Storage temperature	T _{stg}		-55 ∼+150	°c

OPERATING RANGE

Item	Symbol	Condition	Limits	Unit
C	, , , , , , , , , , , , , , , , , , ,	Self-Oscillation circuit	4~7	٧
Supply voltage	V _{DD} – V _{SS}	External oscillation	3~7	V
Operating temperature	Тор	-	−40 ~ +85	°c

DC CHARACTERISTICS

 $(V_{DD} - V_{SS} = 5V, T_a = -40 \sim +85^{\circ}C)$

Item	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input voltage*1	VIH		3.6	_	_	V
"L" Input voltage*1	VIL	_	_	_	1.0	٧
Input leakage current*1	IIH/IIL	V ₁ = 5V/V ₁ = 0V	-	-	1/-1	μΑ
SEG "H" Output voltage	Vons	Ι _Ο =30μΑ	4.8	-	-	V
SEG "L" Output voltage	VOLS	ΙΟ = 30μΑ	1	-	0.2	>
COM "H" Output voltage	VOHC	I _O = -150μA	4.8	-	ı	V
COM "L" Output voltage	Volc	I _O = 150μΑ	-	-	0.2	٧
SEG Output current 1	IOHS1/IOLS1	V _{OH} = 4.5V/V _{OL} = 0.5V	-100/ 100	_	_	μΑ
SEG Output current 2	IOHS2/IOLS2	V _{OH} = 1V/V _{OL} = 4V	-400/ 400	_	-	μΑ
COM Output current 1	IOHC1/IOLC1	V _{OH} = 4.5V/V _{OL} = 0.5V	-500/ 500	-	-	μΑ
COM Output current 2	OHC2/OLC2	V _{OH} = 1V/V _{OL} = 4V	-2/2	_	1	mΑ
"H" Output voltage*2	Voн	Ι _Ο = -40μΑ	4.2		-	>
"L" Output voltage*2	VOL	I _O = 1.6mA	_	_	0.4	V
Output current*2	IOH/IOL	V _O = 2.5V/V _O = 0.4V	-0.2/ 1.6	-	-	٧
01.1.1.1.1.11		*3	5	-	-	
Clock pulse width	twφ	*4	0.5	-	-	μS
Many alpels mules fraguency	£ 1	*3	0.1	-	_	MHz
Max. clock pulse frequency	føMAX	*4	1	1	-	IVITIZ
Input signal rising/falling time	t _r φ, t _f φ	*5	-	-	5	μS
Static current consumption	I _{DD1}		_	_	100	μΑ
Active current consumption	I _{DD2}	No load when ROSC = 150 k Ω , COSC = 0.015 μ F	_	_	2	mA
COM Frequency (Self oscillation)	fсом	No load when V _{DD} = 5V	25	-	300	Hz

^{*1:} Applicable to all terminals except OSC. This condition is applied to OSC in the external oscillation mode.

^{*2:} Applicable to DATA OUT 32, DATA OUT 48.

^{*3:} Applicable to OSC.

^{*4:} Applicable to CLOCK.


^{*5:} Applicable to all terminals except OSC terminal.

FUNCTIONAL DESCRIPTION

Operational Description

The display data is input to the shift register by the DATA IN signal and CLOCK signal. It is transferred

to the 48-bit latch by the LOAD signal and it is output to the LCD panel through 48-bit LCD driver.



● CLOCK₂

The clock, which is used to generate the COM signal and the LCD driving signal, is input to this pin.

DATA IN CLOCK:

DATA IN is a data input pin which enables the LCD to display when DATA IN pin is at high level. The 48-bit shift register is shifted at the rising edge of the CLOCK signal. Initially, the first bit of the shift register contains the current logic level of the DATA IN pin, and the bit N (N = 2 \sim 48) contains the data which was in bit N - 1 (N = 2 \sim 48) before the start of the operation. The data which was in bit 48 before the operation start is considered invalid

LOAD

The data in the 48-bit shift register is shifted to the 48-bit latch when the LOAD pin set at high level, while the last data which was transferred to the latch when the LOAD pin was set at high level is constantly output when the LOAD pin is set at low level.

ALL SEG ON

When this pin is set at high level, all segments display turn on. This pin has the priority to the BLANK pin described as below.

BLANK

When this pin is set at high level, all segments display turn off. The ALL SEG ON pin has the priority over this pin.

SEG1 ~ SEG48

LCD driving output pins. The reversed phase of the COM signal, which is used to display the data, is output from these pins when SEG1 \sim SEG48 are set at high level, while there is no display on the LCD when these pins are set at low level. The data which was input from the DATA IN pin is output from these pins to the LCD panel. The SEG N pin corresponds to the bit N of the shift register.

COM


Output terminal for the LCD. It is connected to the common side of the LCD.

DATA OUT 32, DATA OUT 48

Output pin of the shift register. It is used when the MSM5219BGS is connected in a series (cascade connection). It is connected to next MSM5219BGS's DATA IN terminal.

APPLICATION CIRCUIT


Single MSM5219BGS



*1: When this IC is used under a strong external noise or large-capacity LCD load, this resistor prevents latch-up to be caused by a low output impedance of the COM pin.

The resistance is about 100Ω .

Cascade connection




- *1: The COM pin of the slave MSM5219BGS can be WIRED OR.
- *2: When this IC is used under a strong external noise or large-capacity LCD load, this resistor prevents latch-up to be caused by a low output impedance of the COM pin. The resistance is about 100Ω .

Output Expander

As explained above, this IC can drive the static LCD with the COM pin. In addition, it can also be

used as an output pin expander for a microcomputer with the following connections:



*1: In this example, "H" is output by the positive logic, that is, when "H" is written from DATA IN, "H" is output with a LOAD signal. If the OSC pin is connected to V_{DD}, the output has the negative logic, that is, the logic level input from the DATA IN pin is inverted and output.

OKI semiconductor

MSM5221GS

56-DOT STATIC LCD DRIVER

GENERAL DESCRIPTION

The OKI MSM5221GS is a 56 dot static LCD driver which is fabricated by low power CMOS metal gate technology. This LSI consists of 56-bit shift register, 56-bit latch and 56-bit LCD driver. The display data, which was input to the 56-bit shift register by the DATA IN signal and CLOCK signal, is transferred to the 56-bit latch by the LOAD signal and the data is output to the LCD through the 56-bit LCD driver.


FEATURES

- 56 dots static LCD driving capability
- Simple interface with microcomputer chip (controlled by three input signals).
- Bit-to-bit correspondence between the input and output
- Cascade connection capability


- · Fully controlled by the software
- LCD driving AC frequency is directly input externally
- Applicable as an output expander
- Supply voltage: 3 ~ 7V
- 80 pin plastic package (bent lead)

PIN CONFIGURATION

(Top View) 80 Lead Plastic Flat Package



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD} – V _{SS}	T _a = 25°C	-0.3 ∼+7	V
Input voltage	V _I	T _a = 25°C	$V_{SS} - 0.3 \sim V_{DD} + 0.3$	V
Storage temperature	T _{stg}	_	-55 ~+150	°c

OPERATING RANGE

Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD} – V _{SS}		3∼7	V
Operating temperature	TOP	_	-40 ∼+85	°c

DC CHARACTERISTICS

 $(V_{DD} - V_{SS} = 5V, T_a = -40 \sim +85^{\circ}C)$

Item	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input voltage	VIH	-	3.6	_	_	V
"L" Input voltage	VIL	_	-	_	1.0	V
Input leakage current	IH/IL	V _I = 5V/V _I = OV	-	_	1/-1	μΑ
"H" SEG Output voltage	Vons	ΙΟ = -30μΑ	4.8	-	_	٧
"L" SEG Output voltage	Vols	ΙΟ = 30μΑ	_	-	0.2	٧
"H" COM Output voltage	Vohc	I _O = -150μA	4.8	_	-	٧
"L" COM output voltage	VOLC	1 _O = 150μA	_	-	0.2	٧
SEG Output current 1	OHS1/IOLS1	V _{OH} = 4.5V/V _{OL} = 0.5V	-100/ 100	_	_	μΑ
SEG Output current 2	I _{OHS2} /I _{OLS2}	V _{OH} = 1V/V _{OL} = 4V	-400/ 400	-	_	μА
COM Output current 1	OHC1/OLC1	V _{OH} = 4.5V/V _{OL} = 0.5V	-500/ 500	-	_	μΑ
COM Output current 2	IOHC2/IOLC2	V _{OH} = 1V/V _{OL} = 4V	-2/2	-	-	mA
"H" Output voltage*1	Voн	I _O = -0.1mA	4.5	-	-	V
"L" Output voltage*1	VOL	I _O = 0.1mA	-	_	0.5	V
Clock pulse width*2	twφ	-	0.5	-	_	μS
Maximum clock pulse frequency*2	fφMAX	_	1	_	_	MHz
Input signal rising/falling time	t _r φ, t _f φ	_	-	_	5	μs
Static current consumption	IDD	V _{IN} = V _{DD} , V _{SS}	_	_	100	μΑ

^{*1:} Applied to DATA OUT 56.


^{*2:} Applied to the clock for shift register.

FUNCTIONAL DESCRIPTION

Operation Description

The display data is input to the shift register by the DATA IN signal and CLOCK signal. It is transferred

to the 56-bit latch by the LOAD signal and it is output to the LCD panel through 56-bit LCD driver.



COM IN

Input pin to generate the COM OUT signal. The same phase signal as the COM IN pin is output from the COM OUT pin.

DATA IN, CLOCK

DATA IN is a data input in which enables the LCD to display when DATA IN signal is at high level. The 56-bit shift register is shifted at the rising edge of the CLOCK signal. Initially, the first bit of the shift register contains the current logic level of the DATA IN pin, and the bit N (N = 2 \sim 56) contains the data which was in bit N - 1 (N = 2 \sim 56) before the start of the operation. The data which was in bit 56 before the operation start is considered invalid.

LOAD

The data in the 56-bit shift register is shifted to the 56-bit latch when the LOAD pin is set at the high level, while the last data which was transferred to the latch when the LOAD pin was set at high level is constantly output when the LOAD is set at low level.

ALL SEG ON

When this pin is set at high level, all segments display turn on. This pin has the priority to the BLANK pin described as below.

BLANK

When this pin is set at high level, all segments display turn off. The ALL SEG ON pin has the priority over this pin.

SEG1 ~ SEG56

LCD driving output pins. The reversed phase of the COM signal, which is used to display the data, is output from these pins when SEG1 ~ SEG56 are set at high level, while there is no display on the LCD when these pins are set at low level.

The display data which was input from the DATA IN pin is output from these pins to the LCD panel. The SEG N pin corresponds to the bit N of the shift register.

COM OUT


Output terminal for the LCD. It is connected to the common side of the LCD panel.

DATA OUT 56


Output pin of the shift register. It is used when the MSM5221GS is connected in a series (cascade connection). MSM5221GS's DATA OUT 56 is connected to the next MSM5221GS's DATA IN terminal.

APPLICATION CIRCUIT

Single MSM5221GS to the LCD panel



Cascade connection



KI semiconductor

MSM5265GS

160-DOT LCD DRIVER

GENERAL DESCRIPTION

The OKI MSM5265GS is an LCD driver which can directly drive up to 80 segments in the static display mode, while it can directly drive up to 160 segments in the 1/2 duty dynamic display mode.

The MSM5265GS is fabricated by low power CMOS metal gate technology, consisting of 160-stage shift register, 160-bit latch, 80 sets of LCD driver and a common signal generator.

The display data is serially input from the DATA-IN terminal to the 160-stage shift register synchronized with the CLOCK pulse. The data is shifted to the 160-bit latch by the LOAD signal. Then the latched data is directly output to the LCD from the 80 sets of LCD driver as serial output.

The common signal can be generated by the on-chip generator, or can be externally input. The common synchronization circuit which is used in the dynamic display mode is integrated on the chip.


FEATURES

- 80 segments display drive (in the static display mode)
- 160 segments display drive (in the dynamic display
- Simple interface with microcomputer
- Bit-to-bit correspondence between input data and output data
 - H: Display
- L: No display
- Cascade connection capability
- On-chip common signal generator


- Can be synchronized with the external common signal
- Testing terminals for all-on (SEG-TEST) and all-off (BLANK)
- Applicable as an output expander
- LCD driving voltage can be adjusted by the combination of V_{LC1} and V_{LC2}
- Supply voltage: 3.0 ~ 6.0 V
- 100 pin plastic flat package (bent lead)

PIN CONFIGURATION

(Top View)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD}	$T_a = 25^{\circ}C$	- 0.3 ~ + 6.5	V
Input voltage	VI	T _a = 25°C	$GND - 0.3 \sim V_{DD} + 0.3$	V
Storage temperature	T _{stg}	_	- 55 ~+ 150	°c

OPERATING RANGE

Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD}	_	3∼6	V
Operating temperature	T _{OP}		-40 ∼85	°c
LCD driving voltage	V _{DD} - V _{LC2}	_	$3 \sim V_{DD}$	V

RECOMMENDING OSCILLATION CIRCUIT CONDITION

Item	Symbol	Corresponding pin	Condition	MIN	TYP	MAX	Unit
Oscillator resistance	R ₀	36 OSC-OUT	_	56	100	220	kΩ
Oscillator capacitance	C ₀	37 OSC-OUT	Film capacitor	0.001	-	0.047	μF
Current limiter resistance	R ₁	38 OSC-IN	R ₁ ≥ 10 R ₀	0.56	1	2.2	мΩ
Common signal frequency	fсом	48 COM-A 49 COM-B	_	25	-	150	Hz



D.C. CHARACTERISTICS

 $(V_{DD} = 5.0V T_a = -40 \sim +85^{\circ}C)$


Item	Symbol	Corresponding pin	Condition	MIN	TYP	MAX	Unit
"H" Input voltage	VIН	43 SEG-TEST 44 BLANK 31 LOAD	_	3.6		-	>
"L" Input voltage	۷ĮL	33 DATA-IN 32 CLOCK 41 D/S	-	-	-	1.0	>
Input leakage current	IIL	39 EXT/INT 38 OSC-IN	V _I = 5.0V/0V	_	_	±1	μΑ
"H" Output voltage	Voн	34 DATA-OUT1 35 DATA-OUT2 46 COM-OUT	I _O = -100μΑ	4.5	ı	ı	>
		37 OSC-OUT 36 OSC-OUT	I _O ≈ −200μA	4.5	1	-	>
		50 ~ 100 1 ~ 30 output of all segments	$V_{LC1} = 2.5V \ V_{LC2} = 0V$ $I_{O} = -30\mu A$	4.8	1	1	>
		48 COM-A 49 COM-B	V _{LC1} = 2.5V V _{LC2} = 0V I _O = 150μΑ	4.8	_	1	V
"M" Output voltage	V _{ОМ}	48 COM-A 49 COM-B	$V_{LC1} = 2.5V \ V_{LC2} = 0V$ $I_{O} = \pm 150\mu A$	2.3	-	2.7	>
"L" Output voltage	VOL	34 DATA-OUT1 35 DATA-OUT2 46 COM-OUT	Ι _Ο = 100μΑ	_	-	0.5	>
		37 OSC-OUT 36 OSC-OUT	ΙΟ = 200μΑ		_	0.5	V
		$51 \sim 100$ $1 \sim 30$ Output of all segments	V _{LC1} = 2.5V V _{LC2} = 0V I _O = 30μA	_	1	0.2	>
		48 COM-A 49 COM-B	$V_{LC1} = 2.5V V_{LC2} = 0V$ $I_{O} = 150\mu A$	-	-	0.2	>
		45 SYNC	ΙΟ = 250μΑ	_	_	0.8	>
Output leakage current	LO	45 SYNC	$V_O = 5V$ when internal Tr is off	_	_	5	μΑ
Segment output impedance	R _{SEG}	51 ~ 100 1 ~ 30 Output of all segments	$V_{LC1} = (5 + V_{LC2})/2$ $V_{LC2} = 0 \sim 2V$	-	_	10	kΩ

Item	Symbol	Corresponding pin	Condition	MIN	TYP	мах	Unit
Common output impedance	R _{СОМ}	48 COM-A 49 COM-B	$V_{LC1} = (5 + V_{LC2})/2$ $V_{LC2} = 0 \sim 2V$	_	-	1.5	kΩ
Static mode consumption current	I _{DD1}	40 Vpp	Set all input level either "H" or "L"			100	μΑ
Dynamic mode consumption current	I _{DD2}	40 V _{DD}	No load oscillation. R_0 = 100 k Ω , C_0 = 0.01 μ F, R_1 = 1M Ω		0.12	0.5	mΑ

SWITCHING CHARACTERISTICS

 $(V_{DD} = 3.0 \sim 6.0 V T_a = -40 \sim +85^{\circ}C)$

Item	Symbol	Corresponding pin	Condition	MIN	MAX	Unit
Maximum clock frequency	^f φMAX			1	_	MHz
Clock "H" time	tφH		_	0.3	_	μs
Clock "L" time	tφL	32 CLOCK		0.5	_	μs
Clock pulse rising/ falling time	tφr tφ _f			-	0.1	μs
Data setup time	tD−φ	33 DATA-IN		0.1	_	μs
Data hold time	tφ−D	32 CLOCK	_	0.1	-	μs
"H", "L" propagation delay time	tpHL tpLH	34 DATA-OUT ₁ 35 DATA-OUT ₂ 32 CLOCK	When 15PF output capacitors are locaded 34 and 35.	_	0.8	μs
LOAD "H" time width	tL	31 LOAD		0.2	_	μs
CLOCK → LOAD time	^t φ − ∟	32 CLOCK 31 LOAD	_	0.1	-	μs
OSC-IN Maximum input frequency	foscmax	38 OSC-IN	_	5	-	kHz
SYNC "L" time width	ts	45 SYNC		0.2	-	μs




FUNCTIONAL DESCRIPTION

Operational description

The MSM5265GS consists of 160-stage shift register, 160-bit latch, and 80 sets of LCD driver. The display data is input from the DATA-IN terminal to the 160-stage shift register at the rising edge of the

CLOCK pulse and it is shifted to the 160-bit latch when the LOAD signal is set at "H" level, then it is directly output to the LCD panel from the 80 sets of LCD driver.




OSC-IN, OSC-OUT, OSC-OUT

By connecting the external registors R_0 , R_1 and external capacitor C_1 with OSC-IN, OSC-OUT and $\overline{OSC-OUT}$ respectively as shown in the figure below, an oscillating circuit to generate the common signal is formed.

This frequency is divided into either 1/8 or 1/4 by the internal dividing circuit. The 1/8 divided frequency is used in the static display mode, while the 1/4 divided frequency is used as the common signal in the dynamic display mode which is output from the COM-OUT terminal. (EXT/INT should be set at low level.)

The resistor R_1 is to limit the current on the OSC-IN terminal's protecting diodes. The value of the R_1 should be 10 times more than that of R_0 .

When the external common signal is used, the EXT/ INT terminal should be set at high level and the external common signal should be input from the OSC-IN terminal.



D/S

When this pin is set at high level, the MSM5265GS operates in the dynamic display mode, while it operates in the static display mode when this pin is set at low level.

EXT/INT

When the external common signal is used, this pin should be set at high level and the external common signal is to be input from the OSC-IN terminal. The input common signal is used same as the internal common signal and is output from the COM-OUT pin through the buffer.

When the on-chip common signal generator is used, this pin should be set at low level.

When the MSM5265GS is used as an output expander, this pin should be set at high level and the OSC-IN pin should be set at low level.

COM-OUT

When more than two MSM5265GSs are connected in a series (cascade connection), this pin should be connected with all of the slave MSM5265GS's OSC-IN terminal.

SYNC

This pin is an input/output pin which is used when more than two MSM5265GSs are used in a series (cascade connection) in the dynamic display mode. All of the involved MSM5265GS's \$\overline{SYNC}\$ pins should be connected in a same line so that they should be pulled up by the common resistor, which makes phase level of all involved MSM5265GS's COM-A terminals and COM-B terminals equal. When single MSM5265GS is used in the dynamic display mode, \$\overline{SYNC}\$ should be pulled up by the resistor.

In the static display mode including single MSM5265GS's operation, cascade connection and output expander operation, this pin should be set at ground level.

DATA-IN, CLOCK

The display data is serially input from the DATA-IN terminal to the 160-stage shift register at the rising edge of the CLOCK pulse. The high level of the display data is used to turn the display on, while low level of the display data is used to turn off the display.

DATA-OUT

The 80th stage of the shift register contents is output from this pin.

When more than two MSM5265GSs are connected in a series (cascade connection) in the static display mode, this pin should be connected to the next MSM5265GS's DATA-IN terminal.

DATA-OUT₂

The 160th stage of the shift register contents is output from this pin.

When more than two MSM5265GSs are connected in a series (cascade connection) in the dynamic display mode, this pin should be connected to the next MSM5265GS's DATA-IN terminal.

LOAD

The signal for latching the shift register contents is input from this pin.

When LOAD pin is set at high level, the shift register contents is shifted to the 80 sets of the LCD driver. When this pin is set at low level, the last display data, which was transferred to the 80 sets of LCD driver when LOAD pin was set at high level, is held.

VLC2

Supply voltage pin for the 80 sets of LCD driver. The input level to this pin should be the low level output voltage of segment output (SEG1 \sim SEG80) and common output (COM-A, COM-B).

In this case, the high level of segment output and common output is V_{DD} level, while low level of segment output and common output is V_{LC2} level. V_{LC2} should be set at more than ground level.

V_{LC1}

Supply voltage pin for the middle level voltage of the common output. The input level of this pin is the middle level output voltage of the common output (COM-A, COM-B) in the dynamic display mode.

The value of the V_{LC1} is calculated by the following formula.

$$V_{LC1} = (V_{DD} + V_{LC2})/2$$

In the static display mode, this pin should be set at open level.

COM-A, COM-B


LCD driving common signal is output from these pins and these pins should be connected to the common side of the LCD panel.

- In the static display mode
 Same phase pulse as COM-OUT terminal is output from both of COM-A and COM-B. In
 - output from both of COM-A and COM-B. In this case high level is $V_{\mbox{\scriptsize DD}}$ level and low level is $V_{\mbox{\scriptsize LC2}}$ level.
- In the dynamic display mode
 The COM-A and COM-B output signal are alternately changed within each COM-OUT output cycle, resulting in alternately repetition of select and non-select modes.

In the select mode the, same phase level as the COM-OUT signal is output.

In this case, V_{DD} or V_{LC2} is output at high level or low level respectively. In the non-select mode, V_{LC1} is output at the middle level. In the select mode of COM-A (non-select mode of COM-B), the 1st \sim 80th latched data contents are output from the 80 sets of LCD driver to the LCD panel.

In the select mode of COM-B (non-select mode of COM-A), the 81st \sim 160th latched data contents are output from the 80 sets of LCD driver to the LCD panel.



● SEG1~SEG80

LCD segment driving signal is output from these pins and these pins should be connected to the segment side of the LCD panel.

"H" level : V_{DD} level, "L" level : V_{LC2} level

In the static display mode

Since the Nth bit of the latched data contents corresponds to the SEG N, the data after 81st bit is invalid for the display in the static display mode.


The inversed phase signal as the COM-OUT signal is output to the LCD, when the display turns on, while the same phase signal is output when the display turns off.

In the dynamic display mode
 Output of the SEG N corresponds as follows.

When COM-A is select mode: Nth bit of the latched data contents

When COM-B is select mode: (80 + N)th bit of the latched data contents

When the display turns on, the inversed phase signal as the common signal is output, while the same phase signal as the common signal is output when the display turns off.



SEG-TEST

This pin is used to test the segment output (SEG1 \sim SEG80). All display turn on when this pin is set at high level, while the display becomes the same condition before this pin was set at high level, when this pin is set at low level. This pin has the priority over BLANK terminal.


BLANK

This pin is also used to test the segment output (SEG1 ~ SEG80). All display turn off when this pin is set at high level, while the display becomes the same condition before this pin was set at high level, when this pin is set at low level.


When SEG-TEST pin is set at high level, the input on this pin is invalid.


APPLICATION CIRCUIT

1) Single MSM5265GS operation in the static display mode.




2) Single MSM5265GS operation in the dynamic display mode.






3) Cascade connection of MSM5265GSs in the static display mode.

STATIC LCD DRIVER · MSM5265GS



Cascade connection of MSM5265GSs in the dynamic display mode.

5) Output-expander



DOT MATRIX LCD DRIVER

MSM5238GS

DOT MATRIX LCD 32 DOT COMMON DRIVER

GENERAL DESCRIPTION

The OKI MSM5238GS is a dot matrix LCD's common driver LSI which is fabricated by low power CMOS metal gate technology. The scanning signal in one matrix display frame can be divided into up to 1/32 duty. This LSI consists of 32-bit shift register, 32-bit level shifter and 32-bit 4-level driver.


This LSI can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from external source.

FEATURES


- Supply voltage: 3 ~ 7V
- LCD driving voltage: 3 ~ 16V
- Applicable LCD duty: 1/32 ~ 1/64
 - (Two chips of MSM5238GS are required to drive 1/64 duty LCD panel).
- Bias voltage can be supplied externally
- 44 pin PLASTIC FLAT Package

PIN CONFIGURATION

(Top View)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Limits	Unit
Supply voltage	V _{DD}		-0.3 ∼ 7	V
Supply voltage	V _{DD} - V _{EE}	Ta = 25°C	0~16	V
Input voltage	V _I		-0.3 ~ V _{DD}	V
Storage temperature	Tstg	_	-55 ~+ 150	°c

OPERATING RANGE

Item	Symbol	Condition	Value	Unit
Supply voltage	V _{DD}	-	3~7	V
Supply voltage	V _{DD} – V _{EE}	=	3~16	V
Operation temperature	Topr	_	-40~+85	°c
Fan-out	N	MOS load	5	-

 $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ (V_{EE})$

D.C. CHARACTERISTICS


Item	Symbol			C	ondition		Limits		Unit
	0 , 0	V _{DD} (V)	V _{SS} (V)	VEE (V)		MIN	TYP	MAX	0
"H" input	*1 V _{IH1} /	5	5 0 0~ -9 -		3.6/ 4.2	-	-	v	
voltage	V _{IH2}	7	0	0 ~ -7	-	5.2/ 6.0	_	_	ľ
"L"	*1 V _{IL1} /	5	0	0 ~ _9	-	-	_	0.8/	
voltage	VIL2	7	0	0 ~ -7	_			1.1/ 0.5	V
Input	Ιн	7	0	-7	V _I = 7V	-	_	1	
voltage	IIL	7	0	-7	V _I = 0V	-	_	-1	μΑ
"H"	*2	5	0	0 ~ _9	I _{0D} = -40μΑ	4.2	_	_	
output voltage	νон	7	0	0 ~ -7	I _{0D} = -56μΑ	5.8	-	-	V
"L"	*2	5	0	0 ~ -9	I _{0D} = 0.2mA	_	-	0.4	
output voltage	VOL	7	0	0 ~ -7	I _{0D} = 0.3mA	_	_	0.4	V
		5	0	0	V ₀ : DRV output	_	500	2000	
	RON	ກ	0	-5	$V_0 - V_1 = 0.25V$ $V_1 = V_{EE} \sim (V_{DD} - 0.25V)$	_	250	1000	Ω
	(V_1, V_4)	7	0	0	$V_0 - V_4 = 0.25V$		350	1400	32
ON		,	0	-7	V4(VEE): MAX 0V	-	200	800	
Resistance		5	0	0	V _N = V ₂ or V ₃	_	800	3200	
	RON	3	0	-5	V = DRV output	-	450	1800	
	(V_2, V_3)	7	0	0	$V_0 - V_N = 0.25V$ $V_N = V_{EE} \sim (V_{DD} - 0.25V)$		550	2200	Ω
		_ ′	0	-7	VN - VEE (VDD - 0.25V)	-	350	1400	
OFF Lead	1	5	0	-9	_	_		±5	
current	^I OFF	7	0	7	_			±5	μΑ
Power supply		5	0	-9	_	_	-	0.5	
current	IDD	7	0	-7	-	_	-	1.0	mA
Input capacitance	CI				-	_	5	_	рF

^{*1} V_{IH_1} and V_{IL_1} are input pins for DI and DF, while V_{IH_2} and V_{IL_2} are input pins for CP.

^{*2} V_{OH} and V_{OL} are output pins for D_0 .

SWITCHING CHARACTERISTICS

Item	Symbol	V _{DD} (V)	Condition	MIN	TYP	мах	Unit
14	. ()	5	_	400	_	_	VII-
Maximum clock frequency	t (cp)	7		550	_	_	KHz
Clock pulse width	t (on)	5	_	400	-	_	
	t _W (cp)	7	-	300	-	_	ns
Data setup time (DATAIN → CP)		5	-	100	-		
Data setup time (DATAIN 7CF)	t _{setup}	7	_	50	1	-	ns
Data hold time (DATAIN → CP)	thold	5	_	800	_	_	
Data noid time (DATAIN 7CP)	·noia	7	-	500	_	_	ns
Clock pulse Dising/Felling time	tr (cp)	5	_	_	_	0.5	
Clock pulse Rising/Falling time	tr (cp)	7	_	_	_	0.1	ms



PIN DESCRIPTION

• D

The data from LCD controller LSI is input to 32-bit shift register from DI. (Positive logic)

This LSI is applicable up to 1/32 duty LCD panel because this LSI consists of 32-bit shift register.

CP

Clock pulse input pin for 32-bit shift register. The data is shifted to 32-bit level shifter at the falling edge of the clock pulse. A data set up time (tsetup) and data hold time (thold) is required between DI and CP signal. (Refer to SWITCHING CHARACTERICS.) Schmit circuit is included in CP input circuit.

DF

Alternate signal input pin for LCD driving waveform.


V_{DD}, V_{SS}

 V_{DD} is a supply voltage pin. Usually it is used at $V_{DD} = 3.0 \sim 7.0 \text{V}$ Vss is a ground pin. (Vss = 0V)

• $O_1 - O_{32}$

Display data output pins which correspond to each data bit in the latch. One of V_1 , V_2 , V_3 and V_4 is selected as a display driving voltage source according to the combination of latched data level and DF signal. Refer to the truth table and Time Chart. Output signal is a analog signal. $O_1 - O_{32}$ are connected to the common side of the LCD panel.

Latched data	DF	Display data output level
	L	V ₂
<u>.</u>	Н	V ₃
н	L	V ₄
П	Н	V ₁




V₁, V₂, V₃, V₄

Bias supply voltage pin to drive the LCD. Bias voltage divided by the registance is usually used as supply voltage source.

Fig. 1 shows the case when the bias voltage, which determines the LCD driving voltage, is supplied from the external source.


DO

Shift register contents output pin. The data which was input from DI is output from DO with 32 bits' delay, synchronized with the clock pulse. By connecting DO with next MSM5238GS's DI, this LSI is applicable to the LCD, the duty of which is 1/64. Refer to the Fig. 2 below.




TIME CHART


1/32 duty, 1/7 bias



LCD DRIVING WAVEFORM

1/32 duty, 1/7 bias





DOT MATRIX LCD 40 DOT SEGMENT DRIVER

GENERAL DESCRIPTION

The OKI MSM5839BGS is a dot matrix LCD's segment driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 40-bit shift register (two 20-bit shift registers), 40-bit latch (two 20-bit latches), 40-bit level shifter and 40-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, to parallel data and outputs LCD driving waveform to the LCD panel.

This LSI can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.


FEATURES

- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 18V Applicable LCD duty: 1/8 ~ 1/128

- Bias voltage can be supplied externally
- 56 pin plastic flat package


PIN CONFIGURATION

(Top View)



use the 21 pin as a VDD independently. This pin may be used as a line reinforcing VDD.

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Value	Unit
Supply voltage (1)	V _{DD}	T _a = 25°C	-0.3 ~ 6	٧
S	V _{DD} - V _{EE} *1	$T_a = 25^{\circ}C$	0~18	>
Supply voltage (2)	V _{DD} - V _{EE*2} *1	T _{a = 25} °C	0~18	v
Input voltage	V _I	$T_a = 25^{\circ}C$	-0.3 ~ V _{DD} + 0.3	٧
Storage temperature	T _{stg}		−55 ~+150	°c

 $^{*1:} V_{DD} > V_2 > V_3 > V_{EE}$


^{*2 :} When a series resistance of more than 47 Ω is connected as shown below.



OPERATING RANGE

Item	Symbol	Condition	Limit	Unit
Supply voltage (1)	V _{DD}	_	4.5 ~ 5.5	V
Supply valtage (2)	V _{DD} - V _{EE} *1	_	8~16	٧
Supply voltage (2)	V _{DD} - V _{EE*2} *1	-	8~18	V
Operating temperature	T _{op}	_	-20 ~ + 85	°c

- $*1: V_{DD} > V_2 > V_3 > V_{EE}$
- *2 : When a series resistance of more than 47 Ω is connected as shown below.



D.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim +85^{\circ}C)$


Item	Symbol	Condition	MIN	TYP	MAX	Unit
"H" input voltage	V _{IH} *1	_	0.8V _{DD}	_	_	٧
"L" input voltage	VIL*1		-	-	0.2V _{DD}	٧
"H" input current	I _{IH} *1	VIH = VDD	-	-	1	μΑ
"L" input current	111_*1	V _{IL} = OV	-	_	-1	μΑ
"H" output voltage	V _{OH} *2	I ₀ = -0.4mA	V _{DD} - 0.4	_	-	V
"L" output voltage	V _{OL} *2	I ₀ = 0.4mA		-	0.4	· V
ON registance	R _{ON} *4	$V_{DD} = V_{EE} = 10V$ $ V_N - V_O = 0.25V*3$	_	3.5	7	kΩ
Power consunption	IDD	CP = DC VDD - VEE = 18V No load	-	_	100	μΑ

 $^{*1:} LOAD, CP, DI_1, DI_{21}, DF$

^{*2 :} DO_{20} , DO_{40} *3 : $VN = V_{DD} \sim V_{EE}$, $V_2 = \frac{8}{9} (V_{DD} - V_{EE})$, $V_3 = \frac{1}{9} (V_{DD} - V_{EE})$ *4 : Applicable to $O_1 \sim O_{40}$

SWITCHING CHARACTERISTICS

ltem	Symbol	Condition	MIN	TYP	MAX	Unit
"H", "L" propagation delay time	^t PLH ^t PHL	_	_	-	250	ns
Max. clock frequency	f _{CP}	DUTY = 50%	3.3	-	_	MHz
Clock pulse width	tW(CP)	_	125	_	_	ns
LOAD pulse width	tW(L)		125	_		ns
Data setup time DI → CP	t _{setup}	_	50	_	-	ns
CP → LOAD time	†CL	_	250	-	-	ns
LOAD → CP time	^t LC		0		_	ns
DATA hold time DI → CP	^t hold	_	50	-	_	ns
CP Rising/Falling time	tr(CP)	_	_	_	50	ns
LOAD Rising/Falling time	tr(L)	_	-	_	1	μς



PIN DESCRIPTION

• DI₁

The 1st \sim 20th data from the LCD controller LSI is input to shift register from DI₁. (Positive logic)

CP

Clock pulse input pin for the two 20-bit shift register. The data is shifted to the two 20-bit latch at the falling edge of the clock pulse. A data setup time (t_{setup}) and data hold time (t_{hold}) are required each between DI₁, DI₂₁ and CP.

Schmit circuit is included in CP input circuit.

• DO₂₀

The 20th bit of shift register contents is output from DO_{20} synchronized with the clock pulse. By connecting DO_{20} with DI_{21} , two 20-bit shift registers are connected and becomes 40-bit shift register.

• DI₂₁

The 21st \sim 40th data from the LCD controller LSI is input to shift register from DI₂₁. By connecting DO₂₀ with DI₂₁, two 20-bit shift registers are connected and becomes 40-bit shift register.

● DO₄₀

The 40th bit of shift register contents is output from DO_{40} synchronized with the clock pulse. By connecting DO_{40} with next MSM5839BGS's DI_1 , this LSI is applicable to a wide screen LCD. Refer to the sample application circuit.

• DF

Alternate signal input pin for LCD driving waveform.

V_{DD}(V₁), V_{SS}

Supply voltage pin. V_{DD} should be 4.5 \sim 5.5V. V_{SS} is a ground pin (V_{SS} = 0V).

V₁ (V_{DD}), V₂, V₃, V_{EE} (V₄)

Bias supply voltage pin to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source.

LOAD

The signal for latching the shift register contents is input from this pin.

When LOAD pin is set at "H", the shift register contents are transferred to 40-bit 4-level driver. When LOAD pin is set at "L", the last display output data $(O_1 \sim O_{40})$, which was transferred when LOAD pin was at "H", is held.

o₁ ~o₄₀

Display data output pins which correspond to each data bit in the latch.


One of V_{DD} , V_2 , V_3 or V_{EE} is selected as a display driving voltage source according to the combination of latched data level and DF signal.

These pins should be connected to the SEGMENT side of the LCD panel. Refer to the truth table below.

Latched data	DF	Display data output level
u	н	V _{EE} (V ₄)
П	L	V _{DD}
	н	V ₃
L	L	V ₂

TIME CHART


1/64 duty, 1/9 bias



TYPICAL APPLICATION CIRCUIT

DOT MATRIX LCD DRIVER · MSM5839BGS

64 duty, 1/9 bias



OKI semiconductor

MSM5259GS

DOT MATRIX LCD 40 DOT SEGMENT DRIVER

GENERAL DISCRIPTION

The OKI MSM5259GS is a dot matrix LCD's segment driver which is fabricated by low power CMOS metal gate technology. This LSI consists of 40-bit shift register (two 20-bit shift registers), 40-bit latch and 40-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, to parallel data and output LCD driving waveform to LCD.

Expansion of display can be easily made according to the number and structure of characters. Its 40-bit shift register consists of two 20-bit shift registers and this make it possible to allot bits efficiently according to the numbers of characters.

The MSM5259GS can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.


FEATURES

- Supply voltage: 3.5 ~ 6.0V
 LCD driving voltage: 3.0 ~ 6.0V
- Applicable LCD duty: 1/8 ~ 1/16


- Interface with MSM6222GS (LCD controller LSI with 16-bit common driver and 40-bit segment driver)
- 56 pin plastic flat package (bent lead)
- Bias voltage can be supplied externally

PIN CONFIGULATION

(Top View)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Limits	Unit
Supply voltage (1)	V _{DD}	-0.3 ~+6.5		V
Supply voltage (2)	V _{DD} - V ₅ *1	Ta = 25°C	0~+6.5	V
Input voltage	VI		-0.3 ∼ V _{DD} + 0.3	V
Storage temperature	T _{stg}		-55 ~ +150	°c

OPERATING RANGE

Item	Symbol	Condition	Limits	Unit
Supply voltage (1)	V _{DD}	_	3.5 ∼ 6.0	V
Supply voltage (2)	V _{DD} - V ₅ *1		3.0 ∼ 6.0*2	V
Operating temperature	Top	_	-20 ~+85	°c

^{*1.} $V_{DD} > V_2 \ge V_3 > V_5 \ge V_{SS}$ (Dynamic display) $V_{SS} = V_3 > V_2 = V_5 = V_{SS}$ (Static display)

^{*2.} To decide the LCD driving voltage, change the value of V₅. (Minimum 0V)

D.C. CHARACTERISTICS

 $(V_{DD} = 5 \pm 10\%, Ta = -20 \sim 85^{\circ}C)$

Item	Symbol	Condition	MIN	TYP	MAX	Unit
"H" input voltage	V _{IH} *1	_	0.8V _{DD}	_	_	V
"L" input voltage	V _{1L} *1	_			0.2V _{DD}	V
"H" input current	liH*1	V _{IH} = V _{DD}	-	_	1	μΑ
"L" input current	IIL*1	VIL = OV	-	_	-1	μΑ
"H" output voltage	VOH*2	Ι _Ο = -40μΑ	4.2		_	V
"L" output voltage	V _{OL} *2	I _O = 0.4mA	-	_	0.4	V
ON resistance	R _{ON} *3	$V_{DD} - V_5 = 5V$ $ V_N - V_O = 0.25V*4$	-	_	5	kΩ
Current consumption	I _{DD}	CP = DC, No load			0.5	mA


^{*1.} Applicable to DF, LOAD, DI $_1$ and DI $_{21}$ terminals. *2. Applicable to DO $_{20}$ and DO $_{40}$ terminals. *3. Applicable to O $_1 \sim$ O $_{40}$ terminals.

*4.
$$V_N = V_{DD} \sim V_5$$
, $V_2 = \frac{2}{3}(V_{DD} - V_5)$, $V_3 = \frac{1}{3}(V_{DD} - V_5)$

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5 \pm 10\%, Ta = -20 \sim +85^{\circ}C, C_{L} = 15pF)$

Item	Symbol	Condition	MIN	TYP	MAX	Unit
"H", "L" propagation delay time	tplH tpHL	_	_	-	250	ns
Max. clock frequency	fCP	Duty = 50%	3.3	_	_	MHz
Clock pulse width	tW(CP)	<u> </u>	125	_	_	ns
Load pulse width	tW(L)	_	125	-	- ,	ns
Data set-up time, DI → CP	t _{setup}		50	_	_	ns
CP → LOAD time	tCL	_	250	-	_	ns
LOAD → CP time	tLC		0	_	_	ns
Data hold time DI → CP	thold	_	50	-	<u> </u>	ns
Clock pulse Rising/Falling time	tr(CP)		-	_	50	ns
Load pulse Rising/Falling time	t _{r(L)}	_		-	1	μs



PIN DESCRIPTION

DI₁, DI₂₁

The date (1st \sim 20th bit) from the LCD controller LSI is input to 20-bit shift register from DI₁. The data (21st \sim 40th bit) is input to another 20-bit shift register from DI₂₁. (Positive logic)

CP

Clock pulse input pin for the two 20-bit shift register. The data is shifted to 40-bit latch at the falling edge of the clock pulse. A data set up time (t_{setup}) and data hold time (t_{hold}) are required between a DI₁ signal and a clock pulse.

Clock pulse rising time (t_f) and clock pulse falling time (t_f) should be maximum 50ns respectively.

● DO₂₀

20th bit of the shift register contents is output from DO_{20} . The data which was input from DI_1 is output from this pin with 20 bits' delay, synchronized with the clock pulse. By connecting DO_{20} to DI_{21} , two 20-bit shift registers can be used as a 40-bit shift register.

● DO₄₀

40th bit of the shift register contents is output from DO_{40} . The data which was input from DI_{21} is output from this pin with 20 bits' delay, synchronized with the clock pulse. By connecting DO_{40} to the next MSM5259GS's DI_1 , this LSI is applicable to a wide screen LCD.

Refer to the application circuit.

DF

Alternate signal input pin for LCD driving.

LOAD

The signal for latching the shift register contents is input from this pin.

When LOAD pin is set at "H" level, the shift register contents are transferred to the 40-bit 4-level driver. When LOAD pin is set at "L" level, the last display output data $(O_1 \sim O_{40})$, which was transferred when LOAD pin was at "H" level, is held.

V_{DD}, V_{SS}

Supply voltage pins. V_{DD} should be 3.0 \sim 6.0V. V_{SS} is a ground pin ($V_{SS} = OV$)

V_{DD}, V₂, V₃, V₅

Bias supply voltage pins to drive the LCD. Bias voltage divided by the register is usually used as supply voltage source.

Refer to the application circuit.

• $O_1 \sim O_{40}$

Display data output pin which corresponds to each data bit in the latch.

One of V_{DD} , V_2 , V_3 and V_5 is selected as a display driving voltage source according to the combination of latched data level and DF signal.


(Refer to the truth table below)

Latched data	DF	Display data output level
"H"	Н	V ₅
(Selected)	L	VDD
"L"	н	V ₃
(Non-selected)	L	V ₂

Truth Table


TIME CHART

1/5 bias, 1/16 duty



LCD DRIVING WAVEFORM


1/5 bias, 1/16 duty





TYPICAL APPLICATION CIRCUIT

DOT MATRIX LCD DRIVER · MSM5259GS

(Connected to MSM6222GS LCD Controller)







OKI semiconductor

MSM5260GS

DOT MATRIX LCD 80 DOT COMMON/SEGMENT DRIVER

GENERAL DESCRIPTION

The OKI MSM5260 is a dot matrix common/segment LCD driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 80-bit shift register, 80-bit data latch, 80-bit level shifter and 80-bit 4-level driver.

It converts serial data, which is received from LCD controller LSI, to parallel data and outputs LCD driving waveform to LCD.


This LSI can drive a variety of LCD pannel because the bias voltage can be optionally provided from the external source.

FEATURES


- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 18V
- Duty 1/1 ~ 1/128
- Bias voltage can be supplied externally
- Can be used either as common driver or segment driver
- Interface with MSM6240GS LCD controller LSI
- 100 pin plastic flat package

PIN CONFIGURATION

(Top View)



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Limit .	Unit
Supply Voltage (1)	V _{DD}	Ta = 25°C	-0.3 ~ 6	V
Supply Voltage (2)	V _{DD} - V ₅ * ¹ V _{DD} - V ₅ * ¹ *2	Ta = 25°C Ta = 25°C	0 ~ 18 0 ~ 20	V
Input Voltage	VI	Ta = 25°C	$-0.3 \sim V_{DD} + 0.3$	V
Storage Temperature	V _{stg}	_	-55 ~+150	°c

 $*1: V_{DD} > V_2 > V_3 > V_5$


*2 : When a series resistance of more than 47Ω is connected as shown below:



OPERATING RANGE

Parameter	Symbol	Condition	Limit	Unit
Supply Voltage (1)*1	V _{DD}	-	4.5 ~ 5.5	V
n 1 11 1 (n)*1	V _{DD} - V ₅ *1		8~16	V
Supply Voltage (2)*1	$V_{DD} - V_{5*2}^{*1}$		8 ~ 18	V
Operating Temperature	Тор	_	−20 ~ +85	°c

- *1 : $V_{DD} > V_2 > V_3 > V_5$
- *2 : When a series resistance of more than 47 Ω is connected as shown below:



D.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\% T_a = -20 \sim +85^{\circ}C)$

D	C	Gdisi	Value			Unit
Parameter	Symbol	Condition	MIN	TYP	MAX	
"H" Input Voltage	VIH*1		0.8V _{DD}	-	-	٧
"L" Input Voltage	V _{IL} *1		- 1	_	0.2V _{DD}	٧
"H" Input Current	I _{IH} *1	V _{IH} = V _{DD}			1	μΑ
"L" Input Current	IIL*1	V _{IL} = 0V		_	-1	μΑ
"H" Output Voltage	VOH*2	I _O = -0.4 mA	V _{DD} - 0.4	_		٧
"L" Output Voltage	VOL*2	I _O = 0.4 mA	-		0.4	>
ON Resistance	R _{ON} *4	$V_{DD} - V_5 = 10V$ $V_{N} - V_{O} = 0.25*3$	-	-	2	kΩ
Power Consumption	IDD	CP = DC $V_{DD} - V_5 = 18V$ No load	_]	_	100	μΑ


^{*1} Applicable to LOAD, CP, DT₁, DF and COM/SEG pins.

^{*3} $V_N = V_{DD} \sim V_5$ $V_2 = 8/9 (V_{DD} - V_5)$ $V_3 = 1/9 (V_{DD} - V_5)$ *4 Applicable to $O_1 \sim O_{80}$ display data output pin.

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = 20 \sim 85^{\circ}C. CL = 15_{p}F)$

	Combal	Condition	Value			Unit	
Parameter	Symbol Condition		MIN	TYP	MAX] Onit	
"H", "L" Propagation Delay Time	tPLH tPHL		-	_	250	ns	
Max. Clock Frequency	fCP	Duty = 50%	3.3	_		MHz	
Clock Pulse Width	tW(CP)	_	125	_		ns	
LOAD Pulse Width	tW(L)		125		_	ns	
Data Set-up Time D _I → CP	t _{setup}	_	50	_	_	ns	
CP → LOAD Time	tCL	_	250	-	-	ns	
LOAD → CP Time	tLC	_	0			ns	
Data Hold Time DI → CP	thold		50			ns	
CP Rising/Falling Time	tr(CP)	_	-	_	50	ns	
LOAD Rising/Falling Time	t _{r(L)}	_	_	-	1	μs	



PIN DESCRIPTION

DI₁ The date from the LCD controller LSI is input to 80-bit shift register from DI₁. (Positive logic)

CP

Clock pulse input pin for 80-bit shift register. The data is shifted to 80-bit latch at the falling edge of the clock pulse. A data set up time (t_{setup}) and a data hold time (t_{hold}) are required between a DI₁ signal and a clock pulse.

Clock pulse rising time (t_r) and clock pulse falling time (t_f) should be maximum 50 ns respectively.

● DO₈₀

80th bit of the shift register contents is output from DO_{80} . The data which was input from DI_1 is output from this pin with 80 bits' delay, synchronized with the clock pulse. By connecting DO_{80} with next MSM5260GS's DI_1 , this LSI is applicable to a wide screen LCD. Refer to the application circuit.

LOAD

The signal for latching the shift register contents is input from this pin.

When LOAD pin is set at "H" level, the shift register contents are transferred to 80-bit 4-level driver through 80-bit level shifter.

When LOAD pin is set at low level, the last display output data ($O_1 \sim O_{80}$), which was transferred when LOAD pin was at high level, is held.

• DF

Alternate signal input pin for LCD driving.

COM/SEG

Selection signal input pin. MSM5260GS is used either as common driver or segment driver according to input signal level at COM/SEG pin.

When this pin is set at high level, MSM5260 is used as a common driver, while it is used as a row driver at low level.

The display driving data $O_1 \sim O_{80}$, which are determined according to the combination of latched data and DF signal, are shown in the Table 1 below.

COM/SEG	Latched data level	DF	Display data output level $(O_1 \sim O_{80})$	Note
	High	Н	V _{DD}	Common driver
н -	(Selected)	L	V ₅	1
" [Low	н	V ₃	1
	(Non-selected)	L	V ₂	1
	High	н	V ₅	Segment driver
	(Selected)	L	V _{DD}	1
_ [Low	Н	V ₃	7
ł	(Non-selected)	L	V ₂	1

Table 1

When MSM5260GS is used as common driver, both LOAD pin and COM/SEG pin are to be connected to V_{DD} . In this case, a bias voltage of common

side's non-selected level is to be supplied to $\mbox{\rm V}_2$ and $\mbox{\rm V}_3$ pins.

V_{DD}, V_{SS}

Supply voltage pins. V_{DD} should be 4.5 \sim 5.5V: V_{SS} is a ground pin (V_{SS} = 0V)

V_{DD}, V₂, V₃, V₅

Bias supply voltage pin to drive the LCD. Bias voltage divided by the register is usually used as supply voltage source.

Figure 1 shows the case when bias voltage, which is used to drive the LCD, is obtained by the voltage disivion by external registers.

O₁ ~O₈₀

Display data output pins which correspond to the 80-bit latch contents.

One of V_{DD} , V_2 , V_3 and V_5 is selected as a display driving voltage source according to the combination of latched data level and DF signal. (Refer to the time chart and Table 1.)





Figure 1


TIME CHART (COMMON DRIVER)

1/64 duty, 1/9 bias




TIME CHART (SEGMENT DRIVER)

1/64 duty, 1/9 bias




APPLICATION CIRCUIT

STATIC display



• 1/64 duty, 1/9 bias



MSM5278GS

DOT MATRIX LCD 64 DOT COMMON DRIVER

GENERAL

The OKI MSM5278GS is a dot matrix LCD's common driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 64-bit bidirectional shift register, 64-bit level shifter and 64-bit 4-level driver.

This LSI has 64 output pins to be connected to the LCD. By connecting more than two MSM5278GSs in series, this LSI is applicable to a wide LCD panel.


This LSI can drive a variety of LCD because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.

FEATURES

- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 20V
- Applicable LCD duty: 1/64 ~ 1/128
 Two chips of the MSM5278GS are required to drive 1/128 duty LCD.
- Bias voltage can be supplied externally
- 80 pin plastic flat package


PIN CONFIGURATION

(Top View) 80 Lead Plastic Flat Package



3

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Supply voltage (1)	V _{DD}	$T_a = 25^{\circ}C$	-0.3 ~ 6	V
Supply voltage (2)	V _{DD} - V _{EE} *1	$T_a = 25^{\circ}C$	0~22	V
Input voltage	V _I	T _{a = 25°C}	_0.3 ~ V _{DD} + 0.3	V
Storage temperature	T _{stg}	_	-55 ~+ 150	°c

^{*1} $V_1 > V_2 > V_5 > V_{EE}, V_1 \leq VDD$

OPERATING RANGE

Parameter	Symbol	Condition	Limits	Unit
Supply voltage (1)	V _{DD}	_	4.5 ~ 5.5	V
Supply voltage (2)	V _{DD} - V _{EE} *1	_	8~20	V
Operating temperature	T _{op}	_	−20 ~+ 85	°c

^{*1} $V_1 > V_2 > V_5 > V_{EE}, V_1 \leq V_{DD}$

D.C. CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim +85^{\circ}C)$


Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input voltage	VIH*1		0.8V _{DD}	_	-	V
"L" Input voltage	VIL*1	_	- 1	-	0.2V _{DD}	V
"H" Input current	¹ін *¹	V _{IH} = V _{DD}			1	μΑ
"L" Input current	IIL*1	VIL = OV	_	-	-1	μΑ
"H" Output voltage	V _{OH} *2	1 _O = -0.4mA	V _{DD} -0.4		-	·V
"L" Output voltage	V _{OL} *2	I _O = 0.4mA	-	_	0.4	V
ON Resistance	R _{ON} *4	V _{DD} - V _{EE} = 1.8V *3 V _N - V _O = 0.25V	-	1	2	kΩ
Power consumption	lDD	CP = DC VDD-VEE = 18V No load	-	_	100	μА
Input capacitance	CI	f = 1MHz	-	5		PF

- *1 Application to CP, 10_1 , 10_{64} SHL and DF terminals.
- *2 Applicable to IO_1 , and IO_{64} terminals.
- *3 $VN = V_{DD} \sim V_{EE}$, $V_2 = \frac{10}{11} (V_{DD} V_{EE})$, $V_S = \frac{1}{11} (V_{DD} V_{EE})$, $V_{DD} = V_1$
- *4 Applicable to $O_1 \sim O_{64}$ terminals.

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim +85^{\circ}C CL = 15pF)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" "L" propagation delay time	tPLH tPHL	_	-	_	250	ns
Max. clock frequency	fCP	_	1	_	-	MHz
Clock pulse width	tW(CP)	T -	125	_	-	ns
Data set-up time IO ₁ (IO ₆₄)→CP	tsetup		100		_	ns
Data hold time IO ₁ (IO ₆₄)→CP	thold	_	100	_	-	ns
Clock pulse Rising/Falling time	tr(CP)	_	_	_	50	ns



PIN DESCRIPTION

● IO1, IO64, SHL

 ${\rm IO}_1$ and ${\rm IO}_{64}$ are 64-bit bidirectional shift register input/output pins. The shifting direction is selected

by the H/L condition of SHL pin. Refer to the table below.

SEL	Shifting direction	101/1064	Input/output	Pin description					
	O ₁ → O ₆₄	101	Input	The scanning data from the LCD controller LSI is input from IO ₁ synchronized with the clock pulse. *1					
L		10 ₆₄	Output	Shift register contents output pin. The data which was input from IO ₁ is output from IO ₆₄ with 64 bits' delay, synchronized with the clock pulse. Refer to the application circuit.					
	0 ->0	0→0.	0	0.4 →0.	O ₆₄ → O ₁	0	10 ₆₄	Input	The scanning data from the LCD controller LSI is input from IO _{6.4} synchronized with the clock pulse. *1
Н	064 -701	101	Output	Shift register contents output pin. The data which was input from 10_{64} is output from 10_1 with 64 bits' delay, synchronized with the clock pulse. Refer to the application circuit.					

^{*1} The combination of the scanning data, IO $_1$ or IO $_64$, and the LCD driving output, O $_1\sim$ O $_64$, is shown in the table below.

101,1064	LCD driving output
н	Selected level (V ₁ , V _{EE})
L	Non-selected level (V ₂ , V ₅)

CP

Clock pulse input pin for 64-bit bidirectional shift register. The data is shifted to 64-bit level shifter at the falling edge of the clock pulse.

DF

Alternate signal input pin for LCD driving. Normal frame inversion signal is input.


V_{DD}, V_{SS}

Supply voltage pins. V_{DD} should be 4.5 \sim 5.5V. V_{SS} is a ground pin. ($V_{SS} = 0V$)


V₁, V₂, V₅, V_{EE}

Bias supply voltage pins to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source.

The below figure shows the case when bias voltage is divided by the resistance. V_1 is not necessarily connected to $V_{\mbox{\scriptsize DD}}$.



The figure below shows the case when bias voltage is supplied by the Op-Amps. By using Op-Amps, the bias voltage becomes low impedance and the power consumption of MSM5278 becomes low.



O₁ ~ O₆₄ Display data output pins which correspond to 64-bit shift register contents. One of V₁, V₂, V₅ and V_{EE} is selected as a display driving voltage


source according to the combination of the latched data level and DF signal. (Refer to the truth table below.)

DF	Latched data level	Display data output level ($O_1 \sim O_{64}$)
L	L	V ₂
L	Н	VEE
Н	L	V ₅
Н	н	V ₁


Truth table

TIMING CHART

1/100 duty, 1/11 bias



DOT MATRIX LCD DRIVER · MSM5278GS



OKI semiconductor

MSM5279GS

DOT MATRIX LCD 80 DOT SEGMENT DRIVER

GENERAL

The OKI MSM5279GS is a dot matrix LCD's segment driver LSI which is fabricated by CMOS low power metal gate technology. This LSI consists of 80-bit bidirectional shift register, 80-bit latch, 80-bit level shifter and 80-bit 4-level driver.

It receives the display driving data, which consists of 4-bit parallel, from the LCD controller LSI, then output the LCD driving waveform to the LCD'.

The MSM5279GS has the power down function which enables the MSM5279GS's power consumption low.

The MSM5279GS can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.


FEATURES

- Supply voltage: 4.5 ~ 5.5V
- LCD driving voltage: 8 ~ 20V
- Applicable LCD duty: 1/8 ~ 1/128
 Bias voltage can be supplied externally
- Power down function


- 4-bit parallel data processing
- Can be interfaced with the MSM6255GS, MSM6265GS, LCD controller LSI
- 100 pin plastic flat package

PIN CONFIGURATION

(Top View)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Limits	Unit
Supply voltage (1)	V _{DD}	$T_a = 25^{\circ}C$	-0.3 ~ 6	v
Supply voltage (2)	V _{DD} - V _{EE} *1	$T_a = 25^{\circ}C$	0~22	V
Input voltage	V _I	T _a = 25°C	$-0.3 \sim V_{DD} + 0.3$	v
Storage temperature	T _{stg}		-55 ~+ 150	°c

^{*1} $V_1 > V_3 > V_4 > V_{EE}, V_1 \le V_{DD}$

OPERATING RANGE

Parameter	Symbol	Condition	Limits	Unit
Supply voltage (1)	V _{DD}		4.5 ~ 5.5	V
Supply voltage (2)	V _{DD} - V _{EE} *1	_	8~20	V
Operating temperature	Тор	_	−20 ~+ 85	°C

^{*1} $V_1 > V_3 > V_4 > V_{EE}, V_1 \le V_{DD}$

DC CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, Ta = -20 \sim +85^{\circ}C)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input voltage	VIH*1	.—	0.8V _{DD}	-	-	V
"L" Input voltage	V _{IL} *1	_	_		0.2V _{DD}	V
"H" Input current	^l IH ^{∗1}	V _{IH} = V _{DD}	- 1	_	1	μΑ
"L" Input current	IIL*1	VIL = OV	-	-	-1	μΑ
"H" Output voltage	VOH*2	I _O = -0.2mA	V _{DD} - 0.4	-	-	V
"L" Output voltage	V _{OL} *2	I _O = 0.2mA	_	_	0.4	٧
ON resistance	Ron*4	$V_{DD} - V_{EE} = 18V$ $ V_N - V_O = 0.25V$	-	2	4	kΩ
Stand-by current consumption	I _{DD} SBY	CP = 1 MHz V _{DD} - V _{EE} = 18V, No load*5	_	_	200	μΑ
Current consumption (1)	I _{DD1}	CP = 1 MHz V _{DD} - V _{EE} = 18V, No load* ⁶	-	-	4	mA
Current consumption (2)	Iv	CP = 1 MHz V _{DD} - V _{EE} = 18V, No load* ⁷	_	-	±100	μΑ
Input capacitance	CI	f = 1 MHz	_	5	_	PF

^{*1} Applicable to LOAD, CP, D $_0$ \sim D $_3$, ECLK, EL, ER, SHL, DF terminals.

^{*2} Applicable to EL, ER terminals.

^{*3} $V\dot{N} = V_{DD} \sim V_{EE} \ V_3 = \frac{9}{11} (V_{DD} - V_{EE}), \ V_2 = \frac{9}{11} (V_{DD} - V_{EE}), \ V_{DD} = V_1.$

^{*4} Applicable to ${\rm O_1 \sim O_{80}}$ terminals.

^{*5} Display data 1010 - DF = 40Hz, Current from V_{DD} to V_{SS} when the display data is not processing.

^{*6} Display data 1010 - DF = 40Hz, Current from V_{DD} to V_{SS} when the display data is processing.


^{*7} Display data 1010 – DF = 40Hz, Current on V_1 , V_3 , V_4 and V_{FF} terminals.

■ DOT MATRIX LCD DRIVER · MSM5279GS ■ -

SWITCHING CHARACTERISTICS


 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim +85^{\circ}C CL = 15pF)$

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
"H", "L" propagation delay time	tPLH, tPHL	_	_	-	250	ns
MAX. clock frequency	fCP	DUTY = 50%	3	-	_	MHz
CP ELCK pulse width	tw		125			ns
Load pulse width	tW(L)		125	_	_	ns
Data set-up time	tsetup	_	100	_		ns
CP → LOAD time	tCL	-	250	_	_	ns
LOAD → CP time	tLC	_	0	-	_	ns
Data hold time $CP \rightarrow D_0 \sim D_3$, $ECLK \rightarrow LOAD$	thold		100	-	_	ns
Clock pulse Rising/Falling time	t _r	_	_	-	50	ns
Load pulse Rising/Falling time	t _{r(L)}	_	_	_	1	μs
CP → ECLK time	tCE	.—	0	-	_	ns
ECLK → CP time	tEC	_	150	-		ns



POWER DOWN FUNCTION

When more than two MSM5279GSs are being connected in series, cascade connection, power down function of MSM5279GS can be utilized using the ENABLE F/F (flip flop circuit) in individual MSM5279GSs. (Regarding the internal circuit configuration of MSM5279GS, refer to the figure below.) The display data is processed only in the MSM5279GS, the ENABLE F/F of which is being activated by setting its ER and EL at high level, while the display data is not processed in the MSM5279GS, the ENABLE F/F of which is not being activated and the low power consumption condition (IDD SBY) is being held. The activated condition of this ENABLE F/F is being shifted to next MSM5279GS one after another so that the ENABLE F/F of only one MSM5279GS out of the cascade connected MSM5279GSs should be being activated.



PIN DESCRIPTION

ER, EL

Pin	Input/Output	SHL	Description				
ER	Input	1	Input pin to ENABLE F/F of MSM5279GS.				
EL	EL Output		Output pin of ENABLE F/F. EL is connected to next MSM5279GS's when MSM5279GSs are connected in series (cascade connection).				
EL	Input	1 .,	Input pin to ENABLE F/F of MSM5279GS.				
ER	Output	H H	Output pin of ENABLE F/F, ER is connected to next MSM5279GS's EL when MSM5279GSs are connected in series (cascade connection).				

ELCK

Clock pulse input pin for ENABLE F/F. The active condition of ENABLE F/F is shifted to next MSM5279GS's ENABLE F/F at the falling edge of the clock pulse. ELCK is required every 20 CP. (Clock Pulse).

CP

Clock pulse input pin for the 4-bit parallel shift register. The data is shifted to 80-bit latch at the

falling edge of the clock pulse. The clock pulse, which was input when the ENABLE F/F is not active condition, is invalid.

SHI

ER and EL can be used as either input pin or output pin according to the H/L condition of SHL. The shifting direction of each data, $D_0 \sim D_3$, the Input/Output condition of ER and EL and the H/L condition of SHL are described in the table below.

SHL	ER	EL	Shifting direction
L	Input	Output	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
н	Output	Input	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

\bullet D₀, D₁, D₂, D₃

Data input pins for 4-bit parallel shift register and it is input synchronized with the clock pulse. The

combination of D $_0\sim D_3$ level, DF signal, display data output level and the display on the LCD panel is described on the table below.

$D_0 \sim D_3$	DF	Display data output level	Display on the LCD
L	L	V ₃	OFF
Н	L	V ₁	ON
L	н	V ₄	OFF
н	Н	VEE	ON

LOAD

The signal for latching the shift register contents is input from this pin. When LOAD pin is set at "H" level, the shift register contents are transferred to 80-bit latch at the falling edge of the LOAD pulse.


When more than two MSM5279GSs are connected in series, cascade connection, the first MSM5279GS's EL terminal (when SHL = "H") or ER terminal (when SHL = "L") should be connected with first MSM5279GS's LOAD terminal.

DF Alternate signal input pin for LCD driving. Frame inversion signal is input to this terminal.


V_{DD}, V_{SS} Supply voltage pins. V_{DD} should be 4.5 ~ 5.5V. V_{SS} is a ground pin (V_{SS} = OV)

V₁, V₃, V₄, V_{EE}

Bias supply voltage pin to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source. The figure below shows the case when bias voltage, which determines the LCD driving voltage, is supplied from the external source. V₁ is not necessarily connected with V_{DD}.



The figure below shows the case when the bias voltage is supplied by using Ope-Amps, which enables the bias source low impedance and low power consumption.



\bullet $O_1 \sim O_{80}$


Display data output pin which corresponds to the respective latch contents. One of V_1 , V_3 , V_4 and V_{EE} is selected as a display driving voltage source according to the combination of the latched data level and DF signal. (Refer to the truth table on the right).

DF	Latched data	Display data output level
L	L	V ₃
L	Н	V ₁
Н	L	V ₄
Н	н	V _{EE}


Truth table

TIME CHART

1/100 duty, 1/11 Bias



APPLICATION CIRCUIT



3

DOT MATRIX LCD CONTROLLER

OKI semiconductor

MSM6222B-01GS

DOT MATRIX LCD CONTROLLER WITH 16 DOT COMMON DRIVER AND 40 DOT SEGMENT DRIVER

GENERAL DESCRIPTION

The OKI MSM6222B-01GS is a dot matrix LCD controller which is fabricated by low power CMOS silicon gate technology. In combination with 4-bit/8-bit microcontroller, character display on the dot matrix character type LCD can be effected. This LSI consists of 16 dot COMMON driver, 40 dot SEGMENT driver, DISPLAY RAM, character generator RAM, character generator ROM and control circuit.

Max. 80 characters' display can be controlled by MSM6222B-01GS by using together with the MSM5259GS.

The OKI MSM6222B-01GS has the same performance as HD44780. There is, however, slight differences between these two devices as described in the table on page 101.


MSM6222B has \hat{R} OM area for character code that can be programmed by custom mask. -01GS is the standard version with 160 characters, with small letter font 5 \times 7, and 32 characters, with capital letter font 5 \times 10, in this ROM area.

FEATURES


- Easy interface with an 8-bit or 4-bit microcontroller.
- Dot matrix LCD controller/driver for small letter font (6 X 7 dots) or capital letter font (5 X 10 dots).
- Automatic power ON reset.
- COMMON signal drivers (16) and SEGMENT signal drivers (40).
- Control up to 80 characters when used in combination with MSM5259GS.
- Character generator ROM for 160 characters with small letter font (5 × 7 dots) and 32 characters with capital letter font (5 × 10 dots).
- Character patterns can be programmable by CG RAM. (Small letter font: 8 kinds, 5 x 8 dots, Capital letter font: 4 kinds, 5 x 11 dots).
- Oscillation circuit for external register or ceramic resonator.
- 1/8 duty (1 line; 5 × 7 dots + cursor), 1/11 duty (1 line; 5 × 10 dots + cursor), or 1/16 duty (2 lines; 5 × 7 dots + cursor), selectable.
- Clear display even in case of 1/5 bias, 3.0V LCD driving voltage.

PIN CONFIGURATION

(Top View)



Item	HD44780	MSM6222B-01GS
LCD driving voltage		
1/4 bias	3.0 ~ 11.0 (V)	3.0 ~ 8.0 (V)
1/5 bias	4.6 ~ 11.0 (V)	3.0 ~ 8.0 (V)
Bus interface speed with CPU	1 MHz (1000 ns)	1.5 MHz (667 ns) Signal rising/falling time is quite fast. So, the conduction between lines of the PCB and the cable assignment are very important.
The increment and decrement of the address counter in writing/reading the data to/from the CGRAM/DDRAM.	The address counter is incremented or decremented 6 μ sec (when f_{OSC} = 250 KHZ) after the busy condition is released. (Period of busy condition is 40 μ s) So, the data cannot be written into/read out from the RAM for 6 μ sec after the busy condition was over.	The address counter is incremented or decremented during the busy condition. So, data can be written into/read out from the RAM immediately after the busy condition was over.



ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Condition	Value	Unit	Applicable terminal
Supply voltage	V _{DD}	$T_a = 25^{\circ}C$	-0.3 ∼ + 7.0	V	V _{DD} - GND
Supply voltage for LCD displaying	V ₁ , V ₂ , V ₃ V ₄ , V ₅	T _a = 25°C	V _{DD} − 9.0 ~ V _{DD} + 0.3	V	V ₁ , V ₂ , V ₃ V ₄ , V ₅
Input voltage	VIN	$T_a = 25^{\circ}C$	-0.3 ∼V _{DD} + 0.3	V	R/W , RS, E, $DB_0 \sim DB_7$ OSC1
Permissible loss	PD	_	500	mW	_
Storage temperature	T _{stg}	_	−55 ~+ 125	°c	
Operating temperature	Topr		-20 ∼+75	°c	

OPERATING RANGE

Parameter	Symbol	Condition	Value	Unit	Applicable terminal
Supply voltage	V _{DD}	- .	4.5~5.5	V	V _{DD}
	V _{DD} −V ₅ (3)	1/4 bias (1)	3.0~8.0	V	
LCD driving voltage	(V _{LCD})	1/5 bias (2)	3.0~8.0	v	V_{DD}, V_5
Operating temperature	Topr	_	−20 ~ +75	°c	_

This voltage should be applied to V_{DD} - V₅.
 Voltage applicable to V₁, V₂, V₃ and V₄ are as follows.

(2)
$$V_1 = V_{DD} - 1/4 (V_{DD} - V_5)$$

$$V_2 = V_3 = V_{DD} - 1/2 (V_{DD} - V_5)$$

$$V_4 = V_{DD} - 3/4 (V_{DD} - V_5)$$

(3)
$$V_1 = V_{DD} - 1/5 (V_{DD} - V_5)$$

$$V_2 = V_{DD} - 2/5 (V_{DD} - V_5)$$

$$V_3 = V_{DD} - 3/5 (V_{DD} - V_5)$$

$$V_4 = V_{DD} - 4/5 (V_{DD} - V_5)$$

DC CHARACTERISTICS

 $(V_{DD} = 4.5 \sim 5.5V, T_a = -20 \sim +75^{\circ}C)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Applicable terminal
"H" input voltage	V _{IH1}	_	2.2	_	V _{DD}	v	R/W, RS, E,
"L" input voltage	V _{IL1}	-	-0.3	_	0.6	V	DB ₀ ~ DB ₇
"H" input voltage	V _{IH2}	-	V _{DD} – 1.0	_	V _{DD}	v	OSC1
"L" input voltage	V _{IL2}		-0.3	_	1.0	V	0301
"H" output voltage	V _{OH1}	I _O = -0.205mA	2.4	_		V	DD ~ DD
"L" output voltage	V _{OL1}	I _O = 0.4mA	_	-	0.4	V	$DB_0 \sim DB_7$
"H" output voltage	V _{OH2}	I _O = -40μΑ	0.9V _{DD}	-		٧	DO, CP, L,
"L" output voltage	V _{OL2}	ΙΟ = 40μΑ	_	_	0.1V _{DD}	V	DC, OSC2
COM voltage drop	v _C	I _O = ± 50μA Note 1	_	_	2.9	V	$COM_1 \sim COM_{16}$
SEG voltage drop	٧s	I _O = ± 50μA Note 1	-	_	3.8	V	SEG ₁ ~ SEG ₄₀
Input leak	1	V _{IN} = 0V	-	-	-1	μΑ	E
current	ΊL	VIN = VDD	-	-	1	μΑ	
"L" input	IIL	V _{DD} = 5.0V	-50	-125	-250	μΑ	R/W, RS
current	-16	V _{IN} = 0V	-30	-92.5	-185	μΑ	$DB_0 \sim DB_7$
"H" input current	ЧН	V _{IN} = V _{DD}	_	_	2	μΑ	


Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Applicable terminal
Current consumption (1)	I _{DD1}	VDD = 5.0V E = L level registor oscillator = 270KHz R/W, RS, and DB ₀ to DB ₇ are open. Output terminals are all no load. See Note 2.	-	0.35	0.6	mA	V _{DD}
Current consumption (2)	¹DD2	VDD = 5V, ceramic oscillator. fOSC = 250 KHz. E is in "L" level. R/W, RS, and DB ₀ to DB ₇ are open. Output terminals are all no load. See Note 2.	-	0.55	0.8	mA	V _{DD}
R _f clock oscillation frequency	fosc	R _f = 91 K Ω ± 2% Note 3	200	300	380	KHz	OSC1 OSC2
Clock input frequency	fIN	OSC 2 is open. Input from OSC1	150	250	380	KHz	OSC1
Input clock duty	f _{Duty}	Nate 4	45	50	55	%	OSC1
Input clock rise time	tfr	Note 5	-	_	0.2	μs	OSC1
Input clock fall time	tff	Note 5	_		0.2	μs	OSC1
Ceramic filter oscillation frequency	fosc	$\begin{aligned} &\text{Rf} = 1 \text{ M}\Omega, \\ &\text{C}_1 = \text{C}_2 \\ &= 680 \text{ PF}, \\ &\text{Rd} = 3.3 \text{ K}\Omega, \\ &\text{and ceramic} \\ &\text{filter CS8250A}. \\ &\text{See Note 6}. \end{aligned}$	245	250	255	KHz	OSC1 OSC2
LCD driving bias input voltage	VLCD	Refer to the interface between LCD and MSM5839GS.	4.0		8.0	V	V _{DD} - V ₅ potential

(Note 1) Applied to the voltage drop (V_C) occurring from terminals V_{DD}, V₁, V₄, and V₅ to each COMMON terminal (COM1 to COM16) when 50 μA is flown in or out to and from all COM and SEG terminals, and also to voltage drop (V_S) occurring from terminals V_{DD}, V₂, V₃, and V₅ to each SEG terminal (SEG1 to SEG40).

When output level is at V_{DD} , V_1 , or V_2 level, 50 μA is flown out, while 50 μA is flown in when the output level is at V_3 , V_4 or V_5 level.

This occurs when 5V or -5V is input to V_{DD} , V_1 , and V_3 or to V_2 , V_4 , and V_5 , respectively.

(Note 2) Applied to the current value flown in terminal V_{DD} when power is input as follows: $V_{DD} = 5V$, GND = 0V, $V_1 = 3.4V$, $V_2 = 1.8V$, $V_3 = 0.2V$, $V_4 = -1.4V$, and $V_2 = -3V$.




(Note) Input the voltage listed in the table below to $V_1 - V_5$:

N (LCD line number) Terminal	1-line mode	2-line mode
V ₁	$V_{DD} - \frac{VLCD}{4}$	$V_{DD} - \frac{VLCD}{5}$
V ₂	$V_{DD} - \frac{VLCD}{2}$	V _{DD} − 2VLCD 5 •
V ₃	$V_{DD} - \frac{VLCD}{2}$	$V_{DD} - \frac{3VLCD}{5}$
V ₄	$V_{DD} - \frac{3VLCD}{4}$	V _{DD} – 4VLCD 5
V ₅	V _{DD} - V _{LCD}	V _{DD} - V _{LCD}

VLCD is the LCD driving voltage. (For "N (LCD line number), refer to the initial set of the instruction code.)

INPUT/QUTPUT CIRCUIT



PIN DESCRIPTION

Terminal Name	Function
R/W	Read/write selection input terminal. "H": Read, and "L": Write
RS	Register selection input terminal. "H": Data register, and "L": Instruction register
E	Input terminal for data input/output between CPU and MSM6222B-01GS and for instruction register activation.
DB ₀ ~ DB ₇	Input/output terminal for data send/receive between CPU and MSM6222B-01GS
OSC1, OSC2	Clock oscillating terminal required for internal operation upon receipt of the LCD drive signal and CPU instruction.
$COM_1 \sim COM_{16}$	LCD COMMON signal output terminal.
SEG1 ∼SEG ₄₀	LCD SEGMENT signal output terminal.
DO	Output terminal to be connected to MSM5259GS to expend the number of characters to be displayed.
СР	Clock output terminal used when DO terminal data output shifts the inside of MSM5259GS.
L	Clock output terminal for the serially transfered data to be latched to MSM5259GS.
DF	The alternating signal (DF, display frequency) output pin.
V _{DD}	Power supply pin.
GND	Ground pin.
V ₁ ~ V ₅	Bias voltage input pin to drive the LCD.

FUNCTIONAL DESCRIPTION

1. Instruction Register (IR) and Data Register (DR)

These two registers are selected by the register selector (RS) terminal.

The DR is selected when the "H" level is input and IR when the "L" level is input.

The IR is used to store the address code and instruction code of the display data RAM (DD RAM) or character generator RM (CG RAM).

The IR can be written into, but not be read out by the microcontroller (or CPU).

The DR is used to write into/read out the data to/ from the DD RAM or CGRAM.

The data written to DR by the CPU is automatically written to the DD RAM or CG RAM as an internal operation.

When an address code is written to IR, the data (of the specified address) is automatically transferred from the DD RAM or CG RAM to the DR. By having the CPU subsequently read the DR (from the DR data), it is possible to verify DD RAM or CG RAM data.

After the writing of DR by the CPU, the DD RAM or CG RAM of the next address is selected to be ready for the next CPU writing.

Likewise, after the reading out of DR by the CPU, DD RAM or CG RAM data is read out by the DR to be ready for the next CPU reading.

Write/read to and from both registers is carried out by the READ/WRITE (R/W) terminal.

Table 1 Reg	ister and	R/W	terminals	function	table
-------------	-----------	-----	-----------	----------	-------

R/W	RS	Function
L	L	IR write
н	L	Read of busy flag (BF) and address counter (ADC)
L	Н	DR write
H	Н	DR read

2. Busy Flag (BF)

When the busy flgag output is at "H", it indicates that the MSM6222B-01GS is engaged in internal operation.

When the busy flag is at "H" level, any new instruction is ignored.

When R/W = "H" and RS = "L", the busy flag is output from DB7.

New instruction should be input when BF is "L" level

When the busy flag is set to "H", the output code of the address counter (ADC) cannot be fixed.

3. Address Counter (ADC)

The address counter (ADC) allocates the address for the DD RAM and CG RAM write/read and also for the cursor display.

When the instruction code for a DD RAM address or CG RAM address setting is input to IR, after

deciding whether it is DD RAM or CG RAM, the address code is transferred from IR to ADC. After writing (reading) the display data to (from) the DD RAM or CG RAM, the ADC increments (decrements) by 1 as its internal operation.

The data of the ADC is output to DB0 - DB6 under the conditions that R/W = "H", RS = L, and BF = " \parallel "

4. Timing Generator Circuit


This circuit is used to generate timing signals to activate internal operations upon receipt of CPU instruction and also from such internal circuits as the DD RAM, CG RAM, and CG ROM.

It is so designed that the internal operation caused by accessing from the CPU will not interfere with the internal operation caused by LCD display. Consequently, when data is written from the CPU to DD RAM no ill effect, e.g., flickering occurs in other than the display area where the data is written. In addition, the circuit generates the transfer signal to MSM5259GS for display character expansion.


5. Display Data RAM (DD RAM)

This RAM is used to store display data of 8-bit character codes (see Table 2).


DD RAM address corresponds to the display position of the LCD. The coordination between the two is described in the following.



(1) Coordination between address and display position in the 1-line display mode




 When the MSM6222B-01GS is used alone, 8 characters max, can be displayed from the first digit to the eighth digit.




When the display is shifted by instruction, the coordination between the LCD display position and the DD RAM address changes as shown below:

(Display	First digit	2	3	4	5	6	7	8
shifted	4F	00	01	02	03	04	05	06
to right)	Final							
(Display	First digit	2	3	4	5	6	7	8
shifted to left)	01	02	03	04	05	06	07	08


When the MSM6222GS is used with one MSM5259GS, 16 characters max, can be displayed from the first digit
to the sixteenth digit as shown below:



When the display is shifted by instruction, the coordination between the LCD display and DD RAM address changes as shown below:



 Since the MSM6222B-01GS has a DD RAM capacity for 80 characters, max. 9 pieces of MSM5259GS can be connected to MSM6222B-01GS so that 80 characters can be displayed.



(2) Coordination between address and display position in the 2-line display mode

	First							
	digit	2	3	4	5	39	40∢	Display position
First line	00	01	02	03	04	26	27∻	DD RAM address (hex.)
Second line	40	41	42	43	44	66	67 ∢	

(Note) Note that the last address of the first line is not consecutive to the head address of the second line.

When MSM6222B-01GS is ued alone, 16 characters (8 characters x 2 lines) max. can be displayed from the first digit to the eight digit.

	First							
	digit	2	3	4	5	6	7	8
First line	00	01	02	03	04	05	06	07
Second line	40	41	42	43	44	45	46	47

When the display is shifted by instruction, the coordination between the LCD display position and the DD RAM address changes as shown below:

		digit	2	3	4	5	6	7	8
(Dissipant shifted as sinha)	First line	27	00	01	02	03	04	05	06
(Display shifted to right)	Second line	67	40	41	42	43	44	45	46
		First							
		digit	2	3	4	5	6	7	8
(Display shifted to left)	First line	01	02	03	04	05	06	07	08
(Display shifted to left)	Second line	41	42	43	44	45	46	47	48

First

When the MSM6222B-01GS is used with one MSM5259GS, 32 characters (16 characters x 2 lines) max. can be displayed from the first digit to the sixteenth digit.


	First															
	digit	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
First line	00	01	02	03	04	05	06	07	08	09	0A	ОВ	0C	0D	0E	0F
Second line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

MSM6222B-01GS display


MSM5259GS display

When the display is shifted by instruction, the coordination between the LCD display position and the DD RAM address changes as shown below:


(Display shifted to right)



(Display shifted to left)



 Since the MSM6222B-01GS has a DD RAM capacity for 80 characters, max. 4 pieces of MSM5259GS can be connected to the MSM6222B-01GS in the 2-line display mode.



6. Character Generator ROM (CG ROM)

The CG ROM is used to generate 5 X 7 dot (160 kinds) character patterns or 5 X 10 dot (32 kinds) character patterns from an 8-bit DD RAM character code signal.

The coordination between 8-bit character codes and character patterns is shown in Table 2.

When the 8-bit character code of a CG ROM is written to the DD RAM, the character pattern of the CG ROM corresponding to the code is displayed on the LCD display position corresponding to the DD RAM address.

\Box	
Č	
_	
=	
₹	
ط	
=	
_	
×	
_	
Ċ	
Ċ	
Ξ	
\succeq	
\subseteq	
_	
≂	
≈	
DO I MAIRIX LCD CONTROLLER	
H	
im	
\mathbf{z}	
_	
≨	
S	
⋛	
×	
Ň	
2	
MSM6222B-01GS ■	
Q	
=	
2	
~	
7	

		Table 2	lable of c	corresponde	nce for chara	ecter codes	and characte	rs (characte	r pattern)				
Upper 4 Lower BIT 4 BIT	MSB 0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	111
0000 LSB	CG RAM (1)		• 🖸	<u> </u>	Р		.p P		-	· 5	: 3,	~ Q	р
0001	(2)	!	1	ΑĤ	Q 🕟	a a	q 🚭		7	· 子	Ĺ	:a	q
0010	(3)	11	2 2	вВ	R Z	b L	·		· ·1	., H	٠,	βP	θ
0011	(4)	# #	3 3	c C	s 5	° C	, 5	L	· •	<i>"</i> 丁	·E	ε Ξ	93
0100	(5)	s \$	4 4	□ D	Т	d C	· Ł		I	F	1 47	<i>"</i>	Ω
0101	(6)	7	5 5	ЕĒ	U	· e	u La		7	· ,	٦.	<i>و</i> و	ü
0110	(7)	« &	6 Б	F F	v Ų	ſ f	· U	7 7	· 力		Ē	ρρ	Σ
0111	(8)	. 7	7 7	G G	w u	g 9	· W	7	丰	₹ 🔀	7 7	, Q	π
1000	(1)	([* 8	н	×X	h 🗖	××	· .1	· •7	* *	ं ग्रे	√. , , , , ,	
1001	(2))	9 📮	·I	YЧ	ii	у Ч	· · · ·	· 'Ţ	ال. ٠	1 L	- - 1	y
1010	(3)	· **	: :	J	z	j	z Z	· I	, 1		٠ ١٠	, 1	·f·
1011	(4)	+ 4		к	· [k K	{ {	ं औ	I	E	· ·	x	ij
1100	(5)	. 5	< (L	¥¥	1		* †2	· 5)	J	· •	٠.4	14
1101	(9)	_	- ==	м	1	m M	} }	·	[्] .त	~ ~	·	c Ł	:
1110	(7)		> }	N	^ ~	n P	->	· 3	* †	i i	. 55	- n	
1111	(8)	/ _/	? 7	° []		· 0	- 4	·· 11J	~ y	्र		Öl	

7. Character Generator RAM (CG RAM)

The CG RAM is used to display user's original character patterns other than the CG ROM.

The CG RAM has the capacity (64 bytes = 512 bits) to write 8 kinds for 5×7 dots and 4 kinds for 5×10 dots.

When displaying character patterns stored in the CG RAM, write 8-bit character codes (00-07 or 02 to 0F; hex.) on the left side as shown in Table 2. It is then possible to output the character pattern to the LCD display position corresponding to the DD RAM address.

The following is a description on how to write and read character patterns to and from the CG RAM.

When the character pattern is 5 × 7 dots (See Table 3-1).

A method to write character pattern into CG RAM by CPU:

Three bits of CG RAM address 0-2 correspond to the line position of the character pattern.

First, set increment or decrement by the CPU, and then input the CG RAM address. After this, write character pattern codes into CG RAM through $\mathrm{DB}_0 \simeq \mathrm{DB}_7$ line by line.

DB₀ to DB₇ correspond to CG RAM data 0-7 in Table 3-1.

It is displayed when "H" is set as input data and is not display when "L" is set as input data.

Since the ADC is automatically incremented or decremented by 1 after the writing of data to the CG RAM, it is not necessary to set the CG RAM address again.

The line, the CG_RAM address 0-2 of which are all "H" ("7" in hexadecimal notation), is the cursor position. It is ORed with the cursor at the cursor position and displayed to LCD.

For this reason, it is necessary to set all input data that become cursor positions to "L".

Although CG RAM data 0-4 bit are output to the LCD as display data, CG RAM data bit 5-7 are not. The latter can be written and read to and from the RAM, it is therefore allowed to be used as data RAM.

Accordingly, it is necessary to set all input data which become cursor positions to "H". 0-4 bit of CG RAM data are output to the LCD as the display data, however, 5-7 bit of CG RAM data are not. But it can be used as RAM because data can be written/read into/from it.

A method to display the CG RAM character pattern to the LCD:

The CG RAM is selected when 4-upper order bits MSB of the character code are all "L".

As character code bit 3 is invalid, the display of "O" in Table 3-1, is selected by

character code "00" (hex.) or "08" (hex.). When the 8-bit character code of the CG RAM is written to the DD RAM, the character pattern of the CG RAM is displayed on the LCD display position corresponding to the DD RAM address. (DD RAM data, bit 0-2 correspond to CG RAM address, bit 3-5.)

(2) When character pattern is 5 x 10 dots (See Table 3-2)

A method to write character pattern into the CG RAM by the CPU

Four bits of CG RAM address, bit 0-3, correspond to the line position of the character pattern.

First, set increment or decrement by the CPU, and then input the address of the CG RAM.

After this, write the character pattern code into the CG RAM, line by line from DB₀-DB₇.

 DB_0 to DB_7 correspond to CG RAM data, bit 0-7, in Table 3-2.

It is displayed when "H" is set as the input data, while it is not displayed when "L" is set as the input data.

As the ADC is automatically incremented or decremented by 1 after the writing of data to the CG RAM, it is not necessary to set the CG RAM address again.

The line in which the CG RAM address 0 to 3 is "A" (hex) is ORed with cursor at the cursor position and displayed on the LCD.

When the CG RAM data, bit 0–4, CG RAM address, bit 0–3, is "0" \sim "A", it is displayed on the LCD as the display data. When the CG RAM data, bit of 5–7, and CG RAM, bit data is 0–4 and CG RAM address data is "B" \sim "F", it is not output to the LCD.

But in this case, CG RAM can be used as RAM and it can be written into/read out. So, it can be used as the data RAM.

A method to display the CG RAM character pattern to the LCD:

The CG RAM is selected when 4-upper order bits MSB of the character code are all "L".

As MSB and LSB of character code LSD are invalid, the display of "year" \mp in Kanji character is selected by character codes "00", "01", "08", and "09" (hex.) as in Table 3-2.

When the CG RAM character code is written to the DD RAM, the CG RAM character pattern is displayed on the LCD display position corresponding to the DD RAM address.

(DD RAM data bit 1, 2 correspond to CG RAM address bit 4, 5.)

CG RAM address	CG RAM data (character pattern)	DD RAM data (character code)
5 4 3 2 1 0 MSB LSB	7 6 5 4 3 2 1 0 MSB LSB	7 6 5 4 3 2 1 0 MSB LSB
L L L L L L L L L L L L L L L L L L L	X X X L H H H L	LLLXLLL
L H H H L L H H H L H H H H	H H L L L H L H L H L L H L H L L L H	LLLXLLH
H H H L L L L H L L H H H L L H L H H L H H H L H H H	X X X L H H H L	L L L E X Н Н Н

X: Irrespective of H/L

Table 3-1 Relation between CG RAM data (character pattern) vs. CG RAM address and DD RAM data vs. character pattern when the caracter pattern is 5 × 7 dots. Above example indicate "OKI".

CG RAM address	CG RAM data	DD RAM data
5 4 3 2 1 0	(character pattern) 7 6 5 4 3 2 1 0	(character code)
MSB LSB	MSB LSB	MSB LSB
L L L L L L L L L L L L L L L L L L L	X X X L H L L L L L H H H H H H L L H L H	LLLXLLX
H L H H L L H H H L L H H H H L L H H H H	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
L H L L L L L L L L L L L L L L L L L L	X X X L L L L L L L L L L L L L L L L L	LLLXLHX
/ НННН		
	X X X L L L L L L L L L L L L L L L L L	LLLXHHX

X: Irrespective of H/L

Table 3-2 Relation between CG RAM dada (character pattern) example vs. CG RAM address and DD RAM data vs. character pattern when the character pattern is 5 X 10 dots. Above examples indicate 年, g, v respectively.

8. Cursor/Blink Control Circuit:


This is a circuit that generates the LCD cursor and blink.

This circuit is under the control of the CPU program.

The display of the cursor and blink on the LCD is made at a position corresponding to the DD RAM

address set to the ADC.

The figure below shows an example of the curson/blink position when the value of ADC is set at "07" (hex.).



(Note) The cursor and blink are displayed even when the CG RAM address is set to ADC.
For this reason, it is necessary to inhibit the cursor and blink display while the CG RAM address is set to the ADC.

9. LCD Display Circuit (COM 1 to 16, SEG 1 to 40, L, CP, DO, and DF):

As the MSM6222B-01GS provides the COM signal outputs (16 pcs.) and the SEG signal outputs (40 pcs.), it can display 8 characters (1-line display) or 16 characters (2-line display) as a unit.

The SEG1 \sim SEG40 are used to display 8 digit display on the LCD. To expand the display, an MSM5259GS is used.

The MSM5259GS, 40 dot segement driver, is used for expansion of the SEG signal output.

Interface with the MSM5259GS is made through data output terminal (DO), clock output terminal

(CP), latch output terminal (L), and display frequency terminal (DF). The character pattern data is serially transferred to MSM5259GS through DO and CP. When the data of 72 characters 360-bit (= 5-bit/ch. x 72 ch. = 1-line display) or 32 characters 160-bit (5-bit/ch. x 32 ch. = 2-line display) is output, the latch pulse is also output through terminal L. By this latch pulse, the data transferred serially to MSM5259GS is latched to be used as display data. The display frequency signal (DF) required when LCD is displayed is also synchronously output from DF terminal with this latch pulse.

10. Built-in Reset Circuit

The MSM622B-01GS is automatically initialized when the power is turned on.

During initialization, the busy flag (BF) holds "H" and does not accept instructions (other than the busy flag read).

The busy flag goes to "H" for 15 ms after V_{DD} reaches 4,5V or more,


During initialization, the MSM6222B-01GS executes the following instructions:

- Display clear
- Data length of interface with CPU:
 - 8 bits (8B/4B = H)
- LCD: 1-line display (N = L)

- Character font: 5 x 7 dots (F = L)
- ADC: Increment (I/D = H)
- No display shift (SH = L)
- Display: Off (DI = L)Cursor: Off (C = L)
- No blink (B = L)

When the built-in reset circuit is used, it is required to satisfy the following power supply conditions. As the built-in reset circuit does not operate normally unless these power supply conditions are met, initialize the MSM6222B-01GS by instruction through the CPU (refer to initialize instruction).

When a battery is used as supply voltage source, it is required to initialize the instruction.



11. Data Bus with CPU

The data bus with CPU is available either once for 8 bits or twice for 4 bits allowing the MSM6222B-01GS to be interfaced with either an 8-bit or 4-bit CPU.

(1) When the interface data length is 8 bits


Data buses DB0 to DB7 (8 pcs.) are all used and data input/output is carried out simultaneously.


(2) When the interface data length is 4 bits

The 8-bit data input/output is carried out in two steps by using only 4-high order bits of data buses DB4 to DB7 (4 pcs.).

The first time data input/output is made for 4-high order bits (DB4 to DB7 when the interfaces data length is 8 bits) and the second time data input/output is made for 4-low order bits (DB0 to DB3 when the interface data length is 8 bits). Even when the data input/output can be completely made through 4-high order bits, be sure to make another input/output of 4-low order bits. (Example: Busy flag Read)

Since the data input/output is carried out in two steps but as one execution, no normal data transfer is executed from the next input/output if accessed only once.





12. Instruction Code

The instruction code is defined as the signal through which the MSM6222B-01GS is accessed by the CPU. CPU.

The MSM6222B-01GS begins operation upon receipt of the instruction code input.

As the internal processing operation of MSM6222B-01GS is started with a timing that does not affect the LCD display, the busy status continues longer than the CPU cycle time.

Under the busy status (when the busy flag is set to "H"), the MSM6222B-01GS does not execute any instructions other than the busy flag read.

Therefore, the CPU has to verify that the busy flag is set to "L" prior to the input of the instruction code.

(1) Display clear:

 DB_1 DB₇ DB_6 DB₅ DB_3 DB_2 R/W RS DB_4 DB_0 Instruction code L L L L н

When this instruction is executed, the LCD display is cleared.

When the cursor and blink are in display, the blinking position moves to the left end of the LCD (the left end of the first line in the 2-line display mode).

(Note) All DD RAM data goes to "20" (hex.), while the address counter (ADC) goes to "00" (hex.). The execution time, when the OSC oscillation frequency is 250 KHz is 1.64 ms (max.).

(2) Cursor home

Instruction code

R/W	RS	DB ₇	DB_6	DB ₅	DB ₄	DB_3	DB ₂	DB_1	DB ₀
L	L	L	7	L	L	L	L	Н	x

X: Irrespective of H/L

When this instruction is executed, the blinking position moves to the left end of the LCD (to the left end of the first line in the 2-line display mode) when the cursor and blink are being displayed.

When the display is in shift, the display returns to its original position before shifting.

(Note) The address counter (ADC) goes to "00" (hex.). The execution time, when the OSC oscillation frequency is 250 KHz, is 1.64 ms (max.).

(3) Shift mode set

R/W DB_2 DB_1 DB_0 RS DB₇ DB_6 DB₅ DB₄ DB₃ Instruction code 1 L ı. L L. I/D SH

(1) When the I/D is set, the 8-bit character code is written or read to and from the DD RAM, the cursor and blink shift to the right by 1 character position (I/D = H; increment) or to the left by 1 character position (I/D = L; decrement).

The address counter is incremented (I/D = H) or decremented (I/D = L) by 1 at this time. Even after the character pattern code is written or read to and from the CG RAM, the address counter (ADC) is incremented (I/D = H) or decremented (I/D = L) by 1.

When SH = H is set, the character code is written to the DD RAM, and then the cursor and blink stop and the entire display shifts to the left (I/D = H) or to the right (I/D = L) by 1 character position.

When the character is read from the DD RAM when SH = H is set, or when the character pattern data is written or read to or from the CG RAM when SH = H is set, the entire display does not shift, but normal write/read is performed (the entire display does not shift, but the cursor and blink shift to the right (I/D = H) or to the left (I/D = L) by 1 character position.

When SH = L is set, the display does not shift, but normal write/read is performed. The execution time when the OSC oscillation frequency is 250 KHz is $40 \mu s$.

(4) Display mode set

	R/W	RS	DB ₇	DB ₆	DB ₅	DB ₄	DB_3	DB ₂	DB ₁	_DB ₀
Instruction code	L	L	L	L	L	L	н	DI	С	В

(1) The DI bit controls whether the character pattern is displayed or extinguished.

When DI is "H", this bit makes the LCD display the character pattern.

When DI is "L", this bit distinguishes the LCD character pattern. The cursor and blink are also cancelled at this time.

(Note) Different from the display clear, the character code is absolutely not rewritten.

(2) The cursor goes off when C = L and it is displayed when D1 = H and C = H.

(3) The blink is cancelled when B = L and it is executed when DI = H and B = H.

In the blink mode, all dots (including the cursor), displaying character pattern, and cursor are displayed alternately at 409.6 ms (in 5 x 7 dots character font) or 563.2 ms (in 5 X 10 dots character font) when the OSC oscillation frequency is 250 KHz. The execution time when the OSC oscillation frequency is 250 KHz is 40 µs.

(5) Cursor and display shift

R/W RS DB₇ DB₆ DB₅ DB₄ DB₃ DB_2 DB₁ Instruction code 1. D/C R/L х

X: Irrespective of H/L

When D/C = L and R/L = L, the cursor and blink position are shifted to the left by 1 character position (ADC is then decremented by 1).

When D/C = L and R/L = H, the cursor and blink position are shifted to the right by 1 character position (ADC is then incremented bv 1).

When D/C = H and R/L = L, the entire display is shifted to the left by 1 character position. The cursor and blink positions are also shifted with the display (ADC remains unchanged). When D/C = H and R/L = H, the entire display is shifted to right by 1 character position. The cursor and blink positions are also shifted with the display (ADC remains unchanged). In the 2-line display mode, the cursor and

blink positions are shifted from the first line to the second line when the cursor is shifted to the right next to the fortieth digit (27; hex.) in the first line. No such shifting is made in other cases.

 $\mathsf{DB_0}$

Х

When shifting the entire display, the display pattern, cursor, and blink positions are in no case shifted between lines (from the first line to the second line or vice versa).

The execution time when the OSC oscillation frequency is 250 KHz is 40 µs.

(6) Initial set

DB₅ DB_4 R/W DB₇ DB_6 RS DB₃ DB₂ DB₁ DBo Instruction code 8B/4B F X х 1.

X: Irrespective of L/O

- (1) When 8B/4B = H, the data input/output to and from the CPU is carried out simultaneously by means of 8 bits DB7 to DB0. When 8B/4B = L, the data input/output to and from the CPU is carried out in two
- steps through of 4 bits DB7 to DB4.
- (2) The 2-line display mode of the LCD is selected when N = H, while the 1-line display mode is selected when N = L.

The 5 x 7 dots character font is selected when F = L, while the 5 x 10 dots character font is selected when F = H and N = L.

This initial set has to be accessed prior to other instructions excepting the busy flag read after powering ON the MSM6222B-01GS.

N	F	Number of display lines	Character font	Duty ratio	Number of biases	Number of COMMON signals
L	L	1-line	5 × 7 dots	1/8	4	8
L	Н	1-line	5 X 10 dots	1/11	4	11
Н	L	2-line	5 X 7 dots	1/16	5	16
Н	Н	2-line	5 X 7 dots	1/16	5	16

Generate biases externally and input them to the MSM6222B-01GS (V_{DD} , V1, V2, V3, V4, and V5).

When the number of biases is 4, input the same potential to V2 and V3. The execution time, when the OSC oscillation frequency is 250 KHz, is 40 μ s.

(7) CG RAM address set

DB₇ DB_6 DB₅ DB_2 DB_1 R/W RS DB_4 DB_3 DB_0 Instruction code L C₅ C_4 C_3 C_2 C_1 c_{o} Н

When CG RAM addresses, bit C_5 to C_0 (binary), are set, the CG RAM is specified, until the DD RAM address is set.

Write/read of the character pattern to and

from the CPU begins with addresses, bit C_5 to C_0 , starting from CG RAM selection. The execution time, when the OSC oscillation frequency is 250 KHz, is 40 μ s.

(8) DD RAM address set

 DB_0 R/W RS DB₇ DB_6 DB_5 DB_4 DB_3 DB₂ DB₁ Instruction code D_6 D_5 D_4 L D_3 D_2 D_1 D_0

When the DD RAM addresses D6 to D0 (binary) are selected, the DD RAM is specified until the DD RAM address is set.

Write/read of the character code to and from the CPU begins with addresses D_6 to D_0 starting from DD RAM selection.

In the 1-line display mode (N = H), however, D_6 to D_0 (binary) must be set to one of the values among "00" to "4F" (hex.).

Likewise, in the 2-line mode, D_6 to D_0 (binary) must be set to one of the values among "00" \sim "27" (hex.) or "40" - "67" (hex.). When any value other than the above is input, it is impossible to make a normal write/read of character codes to and from the DD RAM. The execution time, when the OSC oscillation frequency is 250 KHz, is 40 μ s.

3

(9) DD RAM and CG RAM data write

Instruction code

R/W	RS	DB ₇	DB ₆	DB ₅	DB ₄	DB_3	DB ₂	DB ₁	DB ₀
L	Н	E ₇	E ₆	E ₅	E4	E ₃	E ₂	E ₁	E ₀

When E7 to E0 (binary) codes are written to the DD RAM or CG RAM, the cursor and display move as described in "(5) Cursor and display shift". The execution time, when the OSC oscillation frequency is 250 KHz, is $40~\mu s$.

(10) Busy flag and address counter read

Instruction code

- 4			DB ₇								_
	н	L	BF	06	05	04	03	02	01	00]

The busy flag (BF) is output by this instruction to indicate whether the MSM6222B-01GS is engaged in internal operations (BF = "H") or not (BF = "L").

When BF = "H", no new instruction is accepted. It is therefore necessary to verify BF = "L" before inputting a new instruction,

When BF = "L", a correct address counter value is output. The address counter value must

match the DD RAM address or CG RAM address. The decision of whether it is a DD RAM address or CG RAM address is made by the address previously set.

Since the address counter value when BF = "H" is sometimes incremented or decremented by 1 during internal operations, it is not always a correct value.

Execution time is 1 μ s.

(11) DD RAM and CG RAM data read

Instruction code

R/W	RS	DB ₇	DB_6	DB ₅	DB ₄	DB_3	DB ₂	DB ₁	DB ₀
Н	н	P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	Po

Character codes (bit P_7 to P_0) are read from the DD RAM, while character patterns (P7 to P0) from the CG RAM.

Selection of DD RAM or CG RAM is decided by the address previously set.

After reading those data, the address counter (ADC) is incremented or decremented by 1 as set by the shift mode mentioned in item "(3) shift mode set".

The execution time, when the OSC oscillation frequency is 250 KHz, is 40 μ s.

(Note) Conditions for the reading of correct data:

- 1 When the DD RAM address set or CG RAM address set is input before inputting this instruction.
- When the cursor/display shift is input before inputting this instruction in case the character code is read.
- 3 Data after the second reading from RAM when read more than 2 times. Correct data is not output in any other case.

13. Instruction Initialization

- (1) When data input/ouput to and from the CPU is carried out by 8 bits (DB0 to DB7):
 - ① Turn on the power
 - Wait for 15 ms or more after VDD has reached 4.5V or more.
 - Set 8B/4B at H by initial reset of instruction.
 - ④ Wait for 4,1 ms or more.
 - ⑤ Set 8B/4B at H by initial reset of instruction.
 - ⑥ Wait for 100 μs or more.
 - ⑦ Set 8B/4B at H by initial reset of instruction.
 - ® Check the busy flag as No Busy.
 - 9 Set 8B/4B at H. Set LCD line number (N) and character font (F).

(After this, do not change the LCD line number and character font.)

- ① Check No Busy.
- Clear the display by setting the display mode.
- ① Check No Busy.
- ⊕ Check No Busy.
- ⑤ Set the shift mode.
- 16 Check No Busy.
- ① · Initialization completed.

Example of Instruction Code for Steps 3, 5, and 7.

R/W	RS	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB_2	DB_1	DB_0
L	L	L	L	Н	Н	х	Х	×	х

X: Irrespective of H/L

(2) When data input/output to and from the CPU is carried out by 4 bits (DB4 to DB7):

- ①● Turn on the power.
- Wait for 15 ms or more after V_{DD} has reached 4.5V or more.
- Set 8B/4B at H by initial reset of instruction.
- ④ Wait for 4.1 ms or more.
- 5 Set 8B/4B at H by initial reset of instruction.
- ⑥● Wait for 100 µs or more.
- Set 8B/4B at H by initial reset of instruction.
- 8 Check the busy flag as No Busy.
- 9 Set 8B/4B at L. Set LCD line number (N) and character font (F).
- ① Check No Busy.
- Set 8B/4B at L. Set LCD line number (N) and character font (F).
- ② Check No Busy.
- Clear the display by setting the display mode.

- ⑤ Clear the display.
- 16 Check No Busy.
- Set the shift mode.
- ⊕ Check No Busy.
- ⑤ Initialization completed.

Example of Instruction Code for Steps 3, 5, and 7.

R/W	RS	DB ₇	DB_6	DB ₅	DB_4
L	L	L	L	Н	Н

Example of Instruction Code for Step 9.

R/W	RS	DB_7	DB ₆	DB ₅	DB ₄
L	L	L	L	Н	L


LCD DRIVE WAVEFORM


Figures 4, 5 and 6 show the LCD driving waveform consists of COM signal, SEG signal DF signal and L (latch pulse waveform) signal, in the duty of 1/8, 1/11 and 1/16 respectively.


The relation between duty and frame frequency is described in the table below.

Duty	Frame frequency
1/8	78.1 Hz
1/11	56.8 Hz
1/16	78.1 Hz

(Note) The OSC oscillation frequency is assumed to be 250 KHz.







INPUT/OUTPUT TIMING TO AND FROM THE CPU AND OUTPUT TIMING TO MSM5259GS

Table 4, 5 and 6 show input characteristics from the CPU, output characteristics to the CPU and output characteristics to MSM5259GS respectively.

Input characteristics from the CPU

 $(V_{DD} = 4.5 \sim 5.5V, T_a = -20 \sim +75^{\circ}C)$

•			Range		l
Item	Symbol	MIN	TYP	MAX	Unit
R/W and RS set-up time	t _B	140	_	_	nS
E and H pulse width	tw	280	_	-	nS
R/W and RS holding time	t _A	10	_	_	nS
E rise time	t _r	-	_	25	nS
E fall time	t _f	-		25	nS
E and L pulse width	tL	280	_	_	nS
E cycle time	t _C	667	_	_	nS
DB ₀ to DB ₇ input data set-up time	tį	180	_	-	nS
DB ₀ to DB ₇ input data holding time	tH	10	_	_	nS

Table 4: Input characteristics from the CPU

Output characteristics to the CPU

 $(V_{DD} = 4.5 \sim 5.5 V, T_a = -20 \sim +75^{\circ}C)$

	S		l to a		
Item .	. Symbol	MIN	TYP	MAX	Unit
R/W and RS set-up time	tB	140	_	_	nS
E and H pulse width	tw	280	_		nS
R/W and RS holding time	tA	10	_	_	nS
E rise time	t _r	_	_	25	nS
E fall time	tf	_	_	25	nS
E and L pulse width	tL	280	_	_	nS
E cycle time	tc	667	_	-	nS
DB ₀ to DB ₇ data output delay time	t _D	-	_	220	nS
DB ₀ to DB ₇ data output holding time	t _O	20	_	-	nS

Table 5: Output characteristics to the CPU


• Output characteristics to MSM5259GS (V_{DD} = 4.5 \sim 5.5V, T_a = -20 \sim +75 $^{\circ}$ C)

1	Countries.	[Unit		
Item	Symbol	MIN	TYP	MAX	Unii
CP and H pulse width	tHW1	800	_	-	nS
CP and L pulse width	tLW	800	-	-	nS
DO set-up time	ts	300	-	-	nS
DO holding time	^t DH	300	_	-	nS
L clock set-up time	tsu	500	_	-	nS
L clock holding time	tHO	100	_	_	nS
L and H pulse width	tHW2	800	-	_	nS
DF delay time	t _M	-1000	-	1000	nS


Table 6: Output characteristics to MSM5259GS

Figures 7, 8 and 9 show input timing from the CPU, output timing to the CPU and output timing to MSM5259GS respectively.


Input timing from the CPU



• Output timing to the CPU



Output timing to MSM5259GS



TYPICAL APPLICATION

Interface with LCD and MSM5259GS

Display examples when setting the 5×7 dots character font 1-line mode, 5×10 dots character font 1-line mode, and 5×7 dots character font 2-line mode through instructions are shown in Figures 10, 11, and 12, respectively.

When the 5 x 7 dots character font is set in the 1-line display mode, the COM signals COM9 to COM16 are output for extinguishing.

Likewise, when the 5 X 10 dots character font (1-line is set, the COM signals COM12 to COM16 are output for extinguishing.

The display example shows a combination of 16 characters (32 characters for the 2-line display mode) and the LCD. When the number of MSM5259GSs are increased according to the increase in the number of characters, it is possible to display a maximum of 80 characters.

Besides, it is necessary to generate bias voltage required for LCD operation by splitting resistors outside the IC to input it to MSM6222B-01GS and MSM5259GS.

Examples of these bias voltages are shown in Figures 13, 14, 15, and 16. Basically, this can be done by dividing the voltage of the resistors as shown in Figures 4 and 5. If the value of resistor R is made larger to reduce system power consumption, the LCD operating margin decreases and the LCD drive To prevent this, a by-pass condenser is serially connected to the resistor to lower voltage division impedance caused by the splitting of resistors as shown in Figures 15 and 16.

As the values of R, VR, and C vary according to the LCD size used and V_{LCD} (LCD drive voltage), these values have to be determined through actual experimentation in combination with the LCD. (Example set values:


R = 3.3
$$-$$
 10 K Ω , V_R = 10 $-$ 30 K Ω , and C = 0.0022 μ F to 0.047 μ F)

Figure 17 shows an application circuit for the MSM6222B-01GS and MSM5259GS including a bias circuit.


The bias voltage has to maintain the following potential relation:

$$V_{DD} > V_1 > V_2 \ge V_3 > V_4 > V_5$$


• In the case of 1-line 16 characters display (5 x 7 dot/font).




• In the case of 1-line 16 characters display (5 x 10 dot/font)




• In the case of 2-lines 16 characters display (5 x 7 dot/font)




- Bias voltage circuit (1-line display mode)
- Bias voltage circuit (2-line display mode)




- Bias voltage circuit (1-line display mode)
- Bias voltage circuit (2-line display mode)





(V_{LCD}: LCD driving voltage)



OKI semiconductor

MSM6240GS

DOT MATRIX LCD CONTROLLER

GENERAL DESCRIPTION

The OKI MSM6240GS is a CMOS Si-gate LSI to control large size dot matrix LCD in characters and graphics.

Three kinds of display modes are provided; Semi-graphic mode, Full-graphic mode and Character mode.


FEATURES

- Number of characters: 32, 40, 64 and 80/line
- Number of lines: 4 X 2, 6 X 2, 8 X 2 and 16 X 2
- Font composition (vertical): 8, 12, 18 and 20; hereinafter called VP (vertical pitch)
- Font composition (horizontal): 5, 6, 7, 8, 10, 12, 14 and 16; hereinafter called HP (horizontal pitch)
- Address: Straight binary
- Attribute
 - 1) Display inversion
 - 2) Display blank
 - 3) Cursor display
 - Character blink
 Cursor blink


- Applicable LCD duty: 1/32, 1/48, 1/64, 1/72, 1/80, 1/96, 1/108, 1/128, 1/144
- Low power CMOS Silicon gate technology
- Single +5V power supply.
- 60 pin plastic flag package (bent lead)

PIN CONFIGURATION

(Top View) 60 Lead Flag Package



DOT MATRIX LCD CONTROLLER · MSM6240GS •



ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V _{DD}	$T_a = 25^{\circ}C$	-0.3 ~ 6.0	٧
Input voltage	VIN	$T_a = 25^{\circ}C$	-0.3 ∼ V _{DD}	٧
Storage temperature	T _{stq}	_	_50 ~ 150	°c

OPERATING RANGE

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V _{DD}	_	4.5 ∼ 5.5	>
Operating temperature	T _{op}	_	-20 ~ 85	°c

INPUT CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = 25^{\circ}C)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Applicable terminal
"H" Input voltage	VIН		2.4	_	-	V	$D_0 \sim D_7$, REN
"L" Input voltage	VIL	_	-	-	0.8	v	DAEN, CHBL, CSEN, UDEN, UDBL, DIEN
"H" Input voltage	VIH		3.6	-	_	V	$HS_0 \sim HS_2$, CS_0 ,
"L" Input voltage	VIL		_	-	1.0	V	$CS_1, S_0 \sim S_3, OEEN$
"H" Input current	ЧН	-	_	-	-1	μΑ	$D_0 \sim D_7$, REN, DAEN, CHBL, CSEN, UDEN, UDBL,
"L" Input current	IΙL	_	-	_	1	μΑ	FS, DIEN, $HS_0 \sim HS_2$, CS_0 , CS_1 , $S_0 \sim S_3$, OEEN
"H" Input current	Чн		_	-	-1	μΑ	TECT4 TECT3
"L" Input current	Į,	_	_	500		μΑ	TEST1 ~ TEST3
"H" Input current	ЧН		_	-	-1	μΑ	CL
"L" Input current	1 ₁ L		_	50		μΑ	

OUTPUT CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, Ta = 25^{\circ}C)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Applicable terminal
"H" Output current	ГОН	V _{OH} = 2.8V	-500	_	_	μΑ	$MA_0 \sim MA_{11}$, $LA_0 \sim LA_4$, OD_1 , ED_1 , OD_2 , ED_2 ,
"L" Output current	lOL	V _{OL} = 0.4V	2.1	-	_	mA	CP, BUSY, FRM, FRP, MCE, LIP


POWER CONSUMPTION

 $(Ta = 25^{\circ}C)$

Parameter	Symbol	V _{DD}	Condition	MIN	TYP	MAX	Unit	
Static current	IDDS	5	f _{osc} = 0 Hz	-	_	50	μΑ	No load
Operating current	1 _{DD}	5	f _{osc} = 10 MHz	_	_	10	mA	No load

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%)$



Parameter	Symbol	Load condition	MIN	TYP	MAX	Unit	Applicable terminal
Clock pulse	t _r	CL = 150PF	_	-	100	ns	All - · · · · · ·
Rise and fall time	tf	CL = 150PF	_	_	100	ns	All output terminals


MAXIMUM OPERATING FREQUENCY

 $(V_{DD} = 5V \pm 10\%)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Oscillation frequency	fosc		10	-	_	MHz

3

INTERFACE WITH EXTERNAL RAM, ROM




 $(C_L = 80pF)$

Parameter	Symbol	MIN	TYP	MAX	Unit
Memory address time to the upper part	tMAL	500	-	_	ns
Memory address time to the lower part	tMAH	500		_	ns
Memory data delay time of the upper part	tMDL	_		tMAL-70	ns
Memory data delay time of the lower part	tMDH	-	-	tMAH-70	ns

Note: t_{MAL} and t_{MAH} is calculated by the following formula. t_{MAL} = t_{MAH} = $2/f_{OSC} \times HP/2$

tMAL and tMAH become the minimum speed when HP is set at 5 and fosc is 5MHz.




(CL = 150pF)


Parameter	Symbol	MIN	TYP	MAX	Unit
Drawing address delay time	t _A d ₁			20	ns
Display address delay time	t _A d ₂			120	ns

THE DISPLAY DATA TO LCD DRIVERS

1) Without ODD/EVEN data processing



2) Under ODD/EVEN data processing



 $(C_L = 80pF)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Shift clock pulse cycle time	tifs	_	300	T -	T -	ns
Shift data delay time	tDAH		-	_	50	ns
Shift clock pulse cycle time	2 _{tfs}	_	400	_	-	ns
Shift clock data delay time	tOED	_	-	-	80	ns

PIN DESCRIPTION

Terminal name	1/0/Z	Function
OD ₁ ED ₁	ō	(Odd data) Output of serial data for X driver (Even data) Upper screen's data
OD ₂ ED ₂	ō	(Odd data) Output of serial data for X driver (Even data) Lower screen's data
LIP	ō	(Latch pulse) Latch pulse for one line
FRP	ō	(Frame pulse) Signal input to Y driver
FRM	ō	(Frame) Frame inversion signal
СР	ō	(Shift clock pulse) Shift clock pulse for X driver
BUSY	ō	"READY" SIGNAL L druing suspension of serial transfer
DIEN	ı	(Display enable) Display enable signal; active H
MCE	ō	(Chip Enable) Memory chip enable control signal
CL	_	(Clear) Clear terminal
XT XT	i Ō	(X'tal OSC) Crystal oscillation
V _{DD}		+5V
GND		0V
OEEN	1	Odd-number even-number data enable; active H

Terminal name	1/0/2		Function					
MA ₀ \$ MA ₁₀	Ō/Z	(Memory address) Memory refresh address output, straight binary address $MA_0 \sim MA_{11}$ and $LA_0 \sim LA_4$ are at high impedance during DIEN = L						
MA ₁₁	Ō/Z	Highest order bit of address sign $MA_0 \sim MA_{11}$ and $LA_0 \sim LA_4$						
LA ₀ \$ LA ₄	Ō/Z	(Line address) Line scan output for character $MA_0 \sim MA_{11}$ and $LA_0 \sim LA_4$		e during	DIEN	= L		
D ₀	ı	Display data input						
S ₀	ı	Selection of number of VP and lines Refer to Sec. 10						
CS ₀		Selection of number of	CS ₁	L	L	н	ı	
CS ₁		characters to be displayed	CS ₀	L	н	L	Н	
			No. of characters	32	40	64	80	
HS₀ ∫ HS₂	ı	(Horizontal select) HP programming						
REN	1	(Reverse enable) Display inve	rsion; active H	_				
DAEN	I	Data input enable signal; active	н					
UDEN	ı	Cursor display; active H						
CHBL	ı	Character blink; active H						
UDBL	1	Cursor blink; active H						
CSEN	t	Cursor display; active H						
TEST1 TEST3	ı	Test pins. On-chip pull-up resistors						

FUNCTIONAL DESCRIPTION

1. Selection of HP


HP is determined by the logic levels of HS2, HS1 and HS0.

HS ₂	HS ₁	HS ₀	HP
L	L	L	5 dot
L	L	Н	6
L	Н	L	7
L	н	н	8
н	L	L	10
Н	L	Н	12
Н	Н	L	14
Н	Н	н	16

The horizontal space in a font

The horizontal space is determined by HP and number of horizontal dots/character (hereinafter called CN_H) in the character generator ROM. HP > CN_H Space = HP = CN_H

(Example) HP = 5 (HS₂ HS₁ HS₀:000)



The vertical space in a font

The vertical space is determined by VP and vertical dots/character (hereinafter called ${\rm CN}_{\rm V}$) in the character ROM.

- VP > CN_V Space = VP CN_V
- VP = CNV No space
- VP < CN_V No space

The data whose number of bits are more than the number of HP are invalid for display.

2. Selection of Number of Characters

Number of characters controlled by MSM6240GS is determined by the logic levels of ${\rm CS}_0$ and ${\rm CS}_1$, as follows:

CS ₁	L	L	Н	н
CS ₀	L	Н	L	Н
No. of characters	32	40	64	80

(Note) When HP is set to 10, 12, 14 or 16, display of characters on the LCD panel is made by accessing twice to the character generator BOM

The memory address signal, ${\rm MA_0}\sim{\rm MA_{10}}$, to the LCD panel is addressed as shown in the table below.

8(4 × 2) lines × 80 characters

This is the case when HP is 8 or less. When HP is $10 \sim 16$, the display on the LCD panel becomes $8(4 \times 2)$ lines \times 40 characters.

•		04F	04E		001	000
MA - 1		09F	09E		051	050
MA ₁₁ = L		0EF	OEE		0A1	0A0
_		13F	13E		0F1	0F0
_		04F	04E		001	000
***	1	09F	09E		051	050
MA ₁₁ = H		0EF	OEE		0A1	0A0
	\downarrow	13F	13E	V	0F1	0F0
_						

OFO means following data.

١	MA										
ı	10	9	8	7	6	5	4	3	2	1	0
ı	L	L	L	н	Н	Н	Н	L	L	L	L

3. Selection of Number of HP and Lines

6:				VP	No. of		1	lumb	er of ch	aracte	rs/lin	е		D
S ₃	S ₂	Sı	S ₀	VF	lines	Н	P is 1	0~1	16	Н	P is 8	orle	ss	Duty
L	L	L	L	8	4	80	64	40	32	80	64	40	32	1/32
L	L	L	Н	8	6	80	64	40	32	80	64	40	32	1/48
L	L	Н	L	8	8	80	64	40	32	80	64	40	32	1/64
L	L	Н	Н	8	12	80	64	40	32	80	64	40	32	1/96
Н	Н	н	Н	8	16	(80)	64	40	32	80	64	40	32	1/128
L	Н	L	L	12	4	80	64	40	32	80	64	40	32	1/48
L	Н	Н	L	12	8	80	64	40	32	80	64	40	32	1/96
Н	L	L	L	18	4	80	64	40	32	80	64	40	32	1/72
н	L	L	Н	18	6	80	64	40	32	80	64	40	32	1/108
Н	L	Н	L	18	8	80	64	40	32	80	64	40	32	1/144
Н	Н	L	L	20	4	80	64	40	32	80	64	40	32	1/80

^{*}Number of lines on above table is half of the actual number of lines on the LCD panel. When all of $S_3 \sim S_0$ are set at high level (which means HP is 16 and number of characters/line is 80), the display on the LCD panel becomes as shown below because the capacity of the display RAM overflows.

HP = 8 Number of lines = 12 VP = 16 Number of characters/line = 80

4. Attribute Function

This function is determined by the data of the external attribute RAM. The attribute function per font is available.

Character Display, Blink

DAEN	CHBL	Display
L	L	Blink
L	Н	Blink
Н	L	Display
Н	Н	Blink

Cursor Display and Blink


UDBL	CSEN	UDEN	Cursor Display
L	L	L	None
L	L	Н	None
L	Н	L.	None
L	Н	Н	Cursor display
Н	L	L	None
Н	L	Н	None
Н	Н	L	Cursor blink
Н	Н	Н	Cursor blink*


^{*}The character and cursor blink alternately.

Cursor display position

Cursor is displayed in the bottom line of the font. The number of horizontal dots/font is same as that of HP.


(Example)






Blink

The blink cycle is 640 ms (FRP = 50 Hz) and is cynchronized to FRM signal.



Display inversion




The display of character and cursor is inverted.

5. Display RAM (2K bytes)

The MSM6240GS is applicable to both character mode and graphic mode, which is only determined by system configuration, not by software.

When using Display RAM in the character mode



The character code is programmed in the Display RAM in 8-bit configuration. The data of Display RAM is converted to the data necessary to display a character on the LCD, and is input to $D_0 \sim D_7$, display data input, of the MSM6240GS.

The MSM6240GS is capable of controlling 4,096 characters maximum, however, this capacity is affected, as is shown on the Sec. 13, by the LCD drivers speed.

• Relationship between $LA_0 \sim LA_4$ and VP $LA_0 \sim LA_4$ are valid for octal, duodecimal, octdicimal and vigesimal signals.

VP = 8

ı	LA ₂	LA ₁	LA ₀
۲,	L	L	L
П	L	L	н
П	L	н	L
	L	Н	Н
П	Н	L	L
П	н	L	Н
	н	н	L
Ч	н	Н	н

VP = 12

	LA ₃	LA ₂	LA ₁	LA ₀
_	L	L	L	L
	L	L	L	н
	L	L	Н	Ĺ
	L	L	Н	н
Н	٦	Н	L	L
	L	Н	L	Н
	L	н	Н	L
ΪÍ	L	Н	Н	Н
	Н	L	L	L
	H.	L	L	Н
	Н	L	Н	L
Ч	Н	L	Н	Н

VP = 18

ſ	LA ₄	LA ₃	LA ₂	LA ₁	LA ₀
┰	L .	L	L	L	L
Γ	L	L	L	L	н
	L	L	L	H	L
	L	L	L	Н	Н
Γ	٦	L	Н	L	L
	L	L	Н	L	Н
	٦	L	Н	Н	L
	٦	٦	H	Ŧ	I
	L	н	٦	٦	L
L	٦	Н	L	٦	Н
	L	Н	L	Н	L
	٦	Η	L	H	Н
	٦	H	Н	L	L_
	L	н	Н	L	н
	٦	Н	н	Ĥ	L
	L	Н	Н	Н	Н
-[Н	L	L.	L	L

VP = 20

ı	LA ₄	LA ₃	LA ₂	LA ₁	LA ₀
۲٠	L	L	L	L	L
	L	L	L	. L	Н
	L	L	L	Н	L
	L	L	L	н	Н
	L	L	Н	L	L
	L	L	Н	L	H
	L	L	Н	Н	L
	L	L	Н	Н	Н
	L	н	L	٦	١
Н	L	Η	L	L	Ι
	L	Н	L	н	L
	L	Н	L	Н	Н
	L	н	Н	L	L
	L	Н	Н	L	Н
Н	L	Н	Н	H	L
	L	н	Н	н	Н
	н	L	L	L	L
	н	L	L	L	н
	н	L	L	н	L
Ч	Ħ	L	L	н	Ŧ

Limitation of No. of characters and No. of lines The No. of characters and the No. of lines are subject to limitation according to the RAM

subject to limitation according to the RAM capacity.

When HP is set at 8 or less

No.	No. of characters/line	No. of lines	Display RAM area
1	80	16	000 ∼4FF (H)
2	64 .	16	000∼3FF (H)
3	40	16	000~27F (H)
4	32	16	000 ~ 1FF (H)

When HP is set at $10 \sim 16$

No.	No. of characters/line	No. of lines	Display RAM area
5	80	12	000 ∼ 77F (H)
6	64	16	000 ∼7FF (H)
7	40	16	000 ∼4FF (H)
8	32	16	000 ~3FF (H)

(Note) Number of lines on above table is half of the actual number of lines on the LCD panel.

(Example) RAM area 000 ~ 3BF

Memory address	MA ₁₁	MA ₁₀	МА9	MA ₈	MA ₇	MA ₆	MA ₅	MA ₄	MA ₃	MA ₂	MA ₁	iмA ₀
Start address	L	L	ı L	L	L	L	L	L	L	L	L	L
End address	L	L	Н	Ή	Н	¦ L	Н	Н	Н	Н	l l H	¦н
Start address	Н	L	L	L	L	L	L	L	L	L	¦· L	L
End address	Н	¦ L	Н	¦н	Н	¦ L	¦ н	Н	! н	¦ н	Н	Н

Set HP at 8 or less

No. 1 In the case of 80 characters/line (Number of lines: 16 lines max.)

000	001	002	003	04E	04F
050	051	052	053	09E	09F
0A0	0A1	0A2	0A3	0EE	0EF
0F0	0F1	0F2	0F3	13E	13F
140	141	142	143	18E	18F
190	191	192	193	1DE	1DF
1E0	1E1	1E2	1E3	22E	22F
230	231	232	233	27E	27F
280	281	282	283	2CE	2CF
2D0	2D1	2D2	2D3	31E	31F
320	321	322	323	36E	36F
370	371	372	373	3BE	3BF
3C0	3C1	3C2	3C3	40E	40F
410	411	412	413	45E	45F
400	401	402	403	4AE	4AF
4B0	4B1	4B2	4B3	4FE	4FE

The table above shows the memory address to the LCD panel.

It only shows the address to the upper part of the LCD panel. Whether it be the upper or lower will be determined by the H/L condition of MA_{11} .

No. 2 In the case of 64 characters/line (Number of lines: 16 lines max.)

				 _	
000	001	002	003	03E	03F
040	041	042	043	07E	07F
080	081	082	083	0BE	0BF
000	0C1	0C2	0C3	0FE	0FF
100	101	102	103	13E	13F
140	141	142	143	17E	17F
180	181	182	183	1BE	1BF
1C0	1C1	1C2	1C3	1FE	1FF
200	201	202	203	23E	23F
240	241	242	243	27E	27F
280	281	282	283	2BE	2BF
2C0	2C1	2C2	2C3	2FE	2FF
300	301	302	303	33E	33 F
340	341	342	343	37E	37F
380	381	382	383	3BE	3BF
3C0	3C1	3C2	3C3	3FE	3FF

The table above shows the memory address to the LCD panel.

No. 3 In the case of 40 characters/line (Number of lines: 16 lines max.)

000	001	002	003	026	027
028	029	02A	02B	04E	04F
050	051	052	053	076	077
078	079	07A	07B	09E	09F
0A0 ·	0A1	0A2	0A3	006	0C7
0C8	0C9	0CA	0CB	0EE	0EF
0F0	OF1	0F2	0F3	116	117
118	119	11A	11V	13E	13F
140	141	142	143	166	167
168	169	16A	16B	18E	18F
190	191	192	193	186	1B7
1B8	1B9	1BA	1BB	1DE	1DF
1E0	1E1	1E2	1E3	206	207
208	209	20A	20B	22E	22F
230	231	232	233	256	257
258	259	25A	25B	27E	27F

The table above shows the memory address to the LCD panel.

It only shows the address to the upper part of the LCD panel. Whether it be the upper or lower will be determined by the H/L condition of MA_{11} .

No. 4 In the case of 32 characters/line (Number of lines: 16 lines max.)

000	001	002	003	01E	01F
020	021	022	023	03E	03F
040	041	042	043	05E	05F
060	061	062	063	07E	07F
080	081	082	083	09E	09F
0A0	0A1	0A2	0A3	OBE	OBF
000	0C1	0C2	0C3	ODE	0DF
0E0	0E1	0E2	0E3	OFE	0FF
100	101	102	103	11E	11F
120	121	122	123	13E	13F
140	141	142	143	15E	15F
160	161	162	163	17E	17F
180	181	182	183	19E	19F
1A0	1A1	1A2	1A3	1BE	1BF
1C0	1C1	1C2	1C3	1DE	1DF
1E0	1E1	1E2	1E3	1FE	1FF

The table above shows the memory address to the LCD panel.

Set HP at 10 ~ 16

No. 5 In the case of 80 characters/line (Number of lines: 12 lines max.)

			•——		
000	001	002	003	09E	09F
0A0	0A1	0A2	0A3	13E	13F
140	141	142	143	1DE	1DF
1E0	1E1	1E2	1E3	27E	27F
280	281	282	283	31E	31F
320	321	322	323	3BE	3BF
3C0	3C1	3C2	3C3	45E	45F
460	461	462	463	4FE	4FF
500	501	502	503	59E	59F
5A0	5A1	5A2	5A3	63E	63F
640	641	642	643	6DE	6DF
6E0	6E1	6E2	6E3	77E	77F

The table above shows the memory address to the LCD panel.

It only shows the address to the upper part of the LCD panel. Whether it be the upper or lower will be determined by the H/L condition of MA_{11} .

No. 6 In the case of 64 characters/line (Number of lines: 16 lines max.)

000	001	002	003	. 07E	07F
080	081	082	083	OFE	0FF
100	101	102	103	17E	17F
180	181	182	183	1FE	1FF
200	201	202	203	27E	27F
280	281	282	283	2FE	2FF
300	301	302	303	37E	37F
380	381	382	383	3FE	3FF
400	401	402	403	47E	47F
480	481	482	483	4FE	4FF
500	501	502	503	57E	57F
580	581	582	583	5FE	5FF
600	601	602	603	67E	67F
680	681	682	683	6FE	6FF
700	701	702	703	77E	77F
780	781	782	783	7FE	7FF

The table above shows the memory address to the LCD panel.

No. 7 In the case of 40 characters/line (Number of lines: 16 lines max.)

000	001	002	003	04E	04F
050	051	052	053	09E	09F
0A0	0A1	0A2	0A3	0EE	0EF
0F0	0F1	, 0F2	0F3	13E	13F
140	141	142	143	18E	18F
190	191	192	193	1DE	1DF
1E0	1E1	1E2	1E3	22E	22F
230	231	232	233	27E	27F
280	281	282	283	2CE	2CF
2D0	2D1	2D2	2D3	31E	31F
320	321	322	323	36E	36F
370	371	372	373	3BE	3BF
3C0	3C1	3C2	3C3	40E	40F
410	411	412	413	45E	45F
460	461	462	463	4AE	4AF
4B0	4B1	4B2	4B3	4FE	4FF

The table above shows the memoray address to the LCD panel.


It only shows the address to the upper part of the LCD panel. Whether it be the upper or lower will be determined by the H/L condition of MA_{11} .

No. 8 In the case of 32 characters/line (Number of lines: 16 lines max.)

000	001	002	003		03E	03F
040	041	042	043		07E	07F
080	081	082	083		0BE	0BF
000	0C1	0C2	0C3		0FE	0FF
100	101	102	103		13E	13F
140	141	142	143		17E	17F
180	181	182	183		18E	1BF
1C0	1C1	1C2	1C3		1FE	1FF
200	201	202	203		23 E	23F
240	241	242	243		27E	27F
280	281	282	283		2BE	2BF
2C0	2C1	2C2	2C3		2FE	2FF
300	301	302	303		33E	33F
340	341	342	343		37E	37F
380	381	382	383	·	3BE	3BF
3C0	3C1	3C2	3C3		3FE	3FF


The table above shows the memory address to the LCD panel.

When using Display RAM in the graph mode



(Note) The cursor display should not be used by setting CSEN at L.

(Example) HP = 8, VP = 8, 64 characters/line, 16 lines



6. Dien Signal

Before writing the data into DISPLAY RAM or ATTRIBUTE RAM, DIEN signal should be set at L.

7. Memory Chip Enable Signal (MCE)

Normally this signal is set at L. This signal becomes H when BUSY signal or DIEN signal become L, which reduces the current consumption of the external RAM by half.


8. ODD/EVEN Number Data Processing

When OEEN is set at H, ODD/EVEN number data

processing is proceeded.


The purpose of ODD/EVEN number data processing is to reduce the shift pulse "CP" speed by half. When MSM6240 is applied to wide LCD's control, the speed of shift pulse becomes high and it exceeds the maximum clock frequency of the LCD drivers, so, to reduce the shift pulse speed is required. When OEEN is set at L, ODD/EVEN number data processing is not proceeded.

OEEN may set at L only when HP is set at 8 or less. In this case, the data is sent to ${\sf OD}_1$ (upper part) and ${\sf OD}_2$ (lower part).




9. Frame Pulse, Frame, Latch

Time chart



The proper FRP frequency is 50 to 70 Hz. $f_{\rm OSC}$ must be calculated so that it might match with FRP frequency.

10. X'TAL Oscillation



The frequency of the crystal is calculated by following formula.

· HP is 8 or less

f_{osc} = (Number of characters + 8) × HP × 1/duty × FRP × 2 HP is 10 ~ 16

 f_{OSC} = (Number of characters X 2 + 16) \times 8 X 1/duty X FRP X 2

11. X'TAL Oscillation Frequency Table

HP = 8, FRP + 50 ~ 70 Hz

No. of characters Duty	32	40	64	80
1/128	4.1 ~ 5.7	4.9 ~ 6.9	7.4 ~ 10.3	9.0 ~ 12.6
1/96	3.1 ~ 4.3	3.7 ∼ 5.2	5.5 ~ 7.7	6.8 ~ 9.5
1/64	2.0~2.9	2.5~3.5	3.7 ∼ 5.18	4.5 ~ 6.3
1/48	1.5~2.1	1.8~2.5	2.8 ~ 3.9	3.4 ~ 4.8

HP = 7, FRP = 50 ~ 70 Hz

No. of characters	32	40	64	80
1/128	3.6 ∼ 5.0	4.3 ~ 6.0	6.5 ∼ 9.1	7.9 ~ 11.1
1/96	2.7~3.8	3.2~4.5	4.8 ~ 6.7	5.9 ~ 8.3
1/64	1.7 ~ 2.5	2.2~3.1	3.2~4.5	3.9 ∼ 5.5
1/48	1.3 ~ 1.8	1.6 ~ 2.2	2.5~3.5	3.0 ~ 4.2

HP = 6, FRP = $50 \sim 70 \text{ Hz}$

No. of characters	32	40	64	80
1/128	3.1 ∼4.3	3.7 ∼ 5.2	5.6 ~ 7.8	6.8 ~ 9.5
1/96	2.3 ~ 3.2	2.8 ~ 3.9	4.1 ~ 5.7	5.1 ~ 7.1
1/64	1.5~2.1	1.9 ~ 2.7	2.8 ~ 3.9	3.4 ~ 4.8
1/48	1.1 ~ 1.5	1.4 ~ 2.0	2.1 ~ 2.9	2.6~3.6

HP = 5, $FRP = 50 \sim 70 \text{ Hz}$

No. of characters Duty	32	40	64	80
1/128	2.6~3.6	3.1 ~4.3	4.6 ~ 6.4	5.6 ~ 7.8
1/96	1.9 ~ 2.7	2.3 ~ 3.2	3.4 ∼ 4.8	4.3 ~ 6.0
1/64	1.3 ~ 1.8	1.6~2.2	2.3 ~ 3.2	2.8~3.9
1/48	0.9 ~ 1.3	1.1 ~ 1.5	1.8 ~ 2.5	2.1 ~ 2.9

 $HP = 10 \sim 16$, $FRP = 50 \sim 70 \text{ Hz}$

No. of characters	32	40	64	80
1/128	8.2 ~ 11.5	9.8 ~ 13.7	14.7 ~ 20.6	18.0 ~ 25.2
1/96	6.1 ~ 8.5	7.4 ~ 10.4	11.1 ~ 15.5	13.5 ~ 18.9
1/64	4.1 ~ 5.7	4.9 ~ 6.9	7.4 ~ 10.3	9.0 ~ 12.6
1/48	3.1 ~ 4.3	3.7 ~ 5.2	5.5 ~ 7.7	6.8 ~ 9.5

The value on above tables are affected by the maximum frequency of LCD driver's shift clock input and an maximum frequency of fosc.

The relation between fosc and shift clock is as follows.

- · When ODD/EVEN data processing is proceeded $CP = f_{OSC}/4$
- . When ODD/EVEN data processing is not proceeded


 $CP = f_{OSC}/2$

For example, the $f_{\mbox{\scriptsize OSC}}$ is limited as follows when MSM5260GS, whose maximum frequency of shift pulse is 3.3 MHz, is connected to MSM6240GS.

- · When ODD/EVEN data processing is proceeded
- $f_{OSC} \leq 10 \text{ MHz}$ When ODD/EVEN data processing is not proceeded

 $f_{\rm osc}$ \leq 6.6 MHz

TYPICAL SYSTEM CONFIGURATION



MSM6255GS

DOT MATRIX LCD CONTROLLER

GENERAL DESCRIPTION


The OKI MSM6255GS is a CMOS Si-gate LSI designed for use in controlling large size of DOT MATRIX LCD panels in characters and graphics.

FEATURES


- Display control capacity
 - Graphic mode: 512,000 dots (2¹⁶ bytes)
 - Memory address $MA_0 \sim MA_{15}$ Character mode: 65,536 characters (2¹⁶ bytes) Display address $MA_0 \sim MA_{15}$
- Direct interface with 8085 or Z80 CPU
- Duty: 1/2 to 1/256 selectable
- Attribute
 - Screen clear
 - Cursor ON/OFF/blink

- Scrolling and paging
- Display system: AC inversion at each frame
- Data output (upper and lower display outputs) 4-bit parallel output, 2-bit parallel output 1-bit serial output
- Crystal oscillation
- Low C-MOS Silicon gate process
- Single +5V power supply
- 80-pin flat package

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Symbol Condition		Unit
Supply voltage	V _{DD}	T _a = 25°C	-0.3 ~6	v
Input voltage	VIN	T _a = 25°C	-0.3 ∼ V _{DD}	v
Storage temperature	T _{stg}	_	−50 ~ 150	°c

OPERATING RANGE

Parameter	Parameter Symbol Condition		Range	Unit
Supply voltage	V _{DD}	_	4.5 ~ 5.5	V
Operating temperature	T _{op}	_	−20 ~85	°c
Operating frequency	fosc	V _{DD} = 5V ± 10%	0~11	MHz

INPUT CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol	MIN	TYP	MAX	Unit	Applicable terminal
"H" input voltage	VIH	2.4	_	-	V	$DB_0 \sim DB_7, \overline{CS}, \overline{RD}, \overline{WR}, A_0 \sim A_{15},$
"L" input voltage	VIL	-		0.7	V	DIEN, ADF, RD ₀ ~ RD ₇
"H" input voltage	VIH	4.5	_		V	RES, DIV, XT
"L" input voltage	VIL	_	-	1.0	V	
"H" input voltage	Iн	-	T -	1	μΑ	$DB_0 \sim DB_7, \overline{CS}, \overline{RD}, \overline{WR} A_0 \sim A_{15},$
"L" input voltage	IL	_		-1	μΑ	DIEN, \overline{ADF} $RD_0 \sim RD_7$, \overline{RES} , \overline{DIV}
"H" input voltage	ЧН	-	-	250	μΑ	TEST1, TEST2
"L" input voltage	IL		<u> </u>	-1	μΑ	·

OUTPUT CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Applicable terminal
"H" output current	ГОН	V _{OH} = 2.8V	-500	_	_	μΑ	$LD_0 \sim LD_3$ $UD_0 \sim UD_3$ $MA_0 \sim MA_{15}$
"L" output current	IOL	V _{OL} = 0.4V	2.4		_	mA	${ m RA_0} \sim { m RA_3}$ ${ m CH}_\phi$, ${ m CE}_\phi$, ${ m LIP}$, ${ m FRP}$ ${ m FRMB}$, ${ m BUSY}$, ${ m CLP}$ ${ m DB_0} \sim { m DB_7}$


CURRENT CONSUMPTION

 $(V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol	V _{DD}	Condition	MIN	TYP	MAX	Unit
Static current	IDDS	5	f _{osc} = 0 Hz, No load		_	50	μΑ
Dynamic current	IDD	5	f _{osc} = 10 MHz, No load	_	_	15	mA

Note: TEST1 and TEST2 are open, and other inputs are either $V_{\mbox{\scriptsize DD}}$ or GND.

SWITCHING CHARACTERISTICS



$$(V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$$

Parameters	Symbol	Load condition	MIN	TYP	MAX	Unit	Applicable terminals
Rising time	t _r	60 pF		_	100	ns	All output terminals
Falling time	t _f	60 pF		_	100	ns	All output terminals

MAXIMUM OPERATING FREQUENCY


 $(V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Notes
Oscillating frequency	fosc	DIV = "L"	11	_	_	MHz	Crystal oscillator
Basic clock frequency	f _s	DIV = "H"	5.5	_	_	MHz	External clock

LCDC CONTROL SIGNAL TIMING CHARACTERISTICS

 $(C_L = 30pF, V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$


Parameter	Symbol	MIN	TYP	MAX	Unit
Clock cycle time	tCP	180	_		ns
Clock "H" level pulse width	PWH	80		_	ns
Clock "L" level pulse width	PWL	80	_		ns
Clock rising/falling time	t _{cr} /t _{cf}	_		20	ns
Character clock delay time	[†] CH	T -	_	200	ns
Memory address clock delay time	tMA	T -		100	ns
Memory address disable delay time	tAD1			40	ns
Memory address enable delay time	tAD2	_	_	40	ns
CPU address delay time	t _{AD3}	_	_	100	ns
Refresh address delay time	^t AD4	_	_	100	ns
Reset "H" level pulse width	tRES	1	_	-	μs



BUS TIMING CHARACTERISTICS

 $(C_L = 50pF, V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$


Parameter	Symbol	MIN	TYP	MAX	Unit
A ₀ , CS Set up time	tcs	100	_		ns
RD, WR Pulse width	tCW	300		_	ns
Address hold time	t _A H	40	-	_	ns
Data set-up time	tDS	200	_	-	ns
Data hold time	tDH	40	-	_	ns
Output disable time	tон	0	_	40	ns
Access time	tACC	_	_	200	ns



LCD DRIVER INTERFACE TIMING CHARACTERISTICS

 $(C_L = 30pF, V_{DD} = 5V \pm 5\%, T_a = -20 \sim +85^{\circ}C)$


Parameter	Symbol	MIN	TYP	MAX	Unit
Data delay time	†DA	_	-	100	ns
1 Character cycle time	[†] CHφ	730	_	_	ns
Latch signal delay time	t _Q	_	_	200	ns
Latch signal "H" time	tLIP	1.46	-	_ ·	ns
Chip enable clock delay time	^t CE	_		200	ns
Chip enable clock "H" time	[†] CΕφ	730	_	_	ns
Ready signal delay time	t _B	_	-	200	ns
Ready signal "H" time	†BUSY	5.11	_	_	μs
Frame signal delay time	tFRP	2t _{CHϕ}	-	2t _{CHφ} +200	ns
Alternating frame signal delay time	tFR	_	_	200	ns



TIMING FOR FETCHING PATTERN DATA

$$(V_{DD} = 5V \pm 5\%, T_a = -20 \sim 85^{\circ}C)$$

Parameter	Symbol	MIN	TYP	MAX	Unit
Upper side data set-up time	tups	120	-	_	ns
Upper side data hold time	tUDH	40	-	_	ns
Lower side data set-up time	tLDS	120	_	-	ns
Lower side data hold time	tLDH	40	_	_	ns



PIN DESCRIPTION

Terminal No.	Terminal name	I/O/Z	Function
1 ~ 6 71 ~ 80	MA ₀ \$ MA ₁₅	Ō/Z	Address output for displaying RAM.
7	A ₀	I '	Memory address input terminals.
23	FRP	ō	Frame signal Synchronization of display
24	LIP	ō	Display data latch signal
25	$CE_{oldsymbol{\phi}}$	Ŏ	Chip enable clock for LCD segment driver.
26	CLP	ō	Display data shift clock
27	FRMB	Ō	AC signal
28 \$ 31	LD ₀ \$ LD ₃	δ	Display data parallel output for lower side.
32	V _{DD}		Supply voltage
33 \$ 36	UD ₀	ō	Display data parallel output, Upper display 4-bit output (OD1, ED1, OD2 and ED2 outputs)
37	СН ϕ	ō	Character clock
38	Busy	ō	Ready state signal. This signal is used while serial transmission stops.
39	DIEN	, T	Display enable signal. When this signal is H, display is enabled.
40	ĀDF	ı	Address floating input, When this signal is L, $MA_0 \sim MA_{15} RA_0 \sim RA_3$ are high impedance. Whereas, it is H, $A_0 \sim A_{15}$ or a refresh address is output to $MA_0 \sim MA_{15}$.
41	<u>cs</u>	1	Chip select.
42	RD	T T	Read Reading data is valid when RD = L
43	WR	T	Write Data is written when WR = H
44	RES	ı	Reset Resets each counter.
45 \$ 52	DB ₀ S DB ₇	I/Ō/Z	8-bit data bus Common terminal for three state I/O.
53 \$ 60	RD ₀	1	ROM/RAM data input Dot pattern data for the character generator
61 \$ 64	RA ₀ S RA ₃	Ō/Z	Raster address output. *This output is not used in the graphic mode.
65	ХТ	1	X'tal oscWhen an external clock is used by setting DIV to "L", feeds it to XT.
66	XT	ō	
67	V _{SS}		Ground pin.
70	DIV	1	"H": EXT clock. "L": Self-excided oscillation

FUNCTIONAL DESCRIPTION

1. LCDC Internal Registers

The internal registers include one instruction register (IR) and nine data registers. (See Table 1).

Table 1 MSM6255GS internal registers

cs	A ₀	Instruction register	Register	Register name	READ	WRITE			١	Data	a bi	t		
		3 2 1 0					7	6	5	4	3	2	1	0
Н	Х	xxxx		Invalid	_	_								
L	н	xxxx	IR	Instruction register	0	0	Х	×	х	x				
L	L	LLLL	MOR	Mode control register	×	0	x							
L	L	LLLH	PR	Character pitch register	0	0					×			
L	L	LLHL	HNR	Horizontal character number register	0	0	×							
L	L	LLHH	DVR	Duty number register	×	0								
L	L	LHLL	CPR	Cursor form register	0	0								
L	L	L H L H	SLR	Start address (lower) register	0	0								
L	L	LННL	SUR	Start address (upper) register	0	0								
L	L	ьннн	CLR	Cursor address (lower) register	0	0								
L	L	HLLL	CUR	Cursor address (upper) register	0	0								

Note: "L" is read if the data of the registers marked X is read.

- Instruction register

The instruction register is a register for specifying the address of the data register which is accessed. This register is cleared when $\overline{\text{RES}}$ input is "L".

Mode control register

The mode control register is specified by writing "00 H " in the instruction register.

		R	egiste	r			Ao	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	Dı	D ₀
		Instru	ıction	regi	ster		Н	L	L	L	L	L	L	L	L
	Мо	de co	ntrol	regis	ter		L	L				М	ODE	DAT	Α
D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do)	Output system							
			ŀ	L	L		L	1-1	oit ser	ial					
			ŀ	н	L	۱,	_	2-b	it par	allel		(`hara	cter (fisplay
1			ŀ	x	Н	-		4-hi	t par	allel			Ja.	• • • • •	лоргау
4/1	H/L	н/г	н/і	×	Н			-, 5	· pui	u					
''' -	''' -	'''	, _	L	L		L	1-1	oit ser	ial					
				н	L	н	L	2-bi	t para	allel			G	ranhi	C¢
				×	н	''		4-bit parallel				Graphics			. .
	<u> </u>			×	н										
		×		<u>e</u>	el/										
in e	بيا	H	<u> </u>	aral	arall										
Blink time	Cursor ON/OFF	Cursor blink	Display ON/OFF	2-bit parallel	4-bit parallel/ 1-bit serial		MODE								
<u></u>	ెర్	5	ة ق	2	4+		ž								
	ــــ	Γ'													
			L,	H: [Displa	уΟ	N								
				L: [Displa	y O	FF								
			>	D ₅ [) _Λ										
				-	•	Curs	or OF	F							
L H Cursor OFF H L Cursor ON															
							or UN								
L	H: 16 frames } Half of blinking cycle														
				L: 3	32 fra	mes	;	ait Of	DIINK	ıng C	ycie				

- Character pitch register

Register	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D ₀
Instruction register	Н	L	L	L	L	L	L	L	н
Character pitch register	L		(V _p	– 1)	_	L		(H _p – 1)

 ${
m H_p}$ represents the number of bits to be displayed among one byte display data sent from RAM. The value of ${
m H_p}$ is the following five types.

Hp	D ₂	D ₁	D ₀
4	L	Н	н
5	Н	L	L
6	Ξ	٦	Н
7	н	Н	L
8	Н	Н	Н

- Horizontal character number register

	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Instruction register	Н	L	L	L	L	L	٦	Η	٦
Character number register	L	L				(H _N – 1)		

Assuming the total horizontal dot number of the display is $\eta_{\rm H}$,

 $\eta_{\rm H}$ = H_p × H_N, where H_N = 2 ~ 128.

The maximum value of η_{H} = 8 x 128 = 128 bytes = 1,024 dots.

- Duty number register

Register	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Instruction register	Н	L	L	L	L	L	L,	Н	Н
Time division register	L				(N _X	– 1)			

$$N_x = 2 \sim 256$$


- Cursor form register

. Register	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Instruction register	Н.	L	L	L	L	L	н	L	L
Cursor position register	L		(C _{pu}	– 1)	_		(C _{pd}	– 1)	

The cursor is displayed on the lines from C_{pu} to C_{pd} in the character display mode. The length of the cursor in the horizontal direction is equal to the character pitch in the horizontal direction, H_p .

The cursor is not displayed in graphic mode. The relation between the cursor and $V_{\boldsymbol{p}}$ is as follows.

Font configuration of $H_p = 7$ and $V_p = 8$



Note: (1) Setting of C_{pu} , $C_{pd} > V_p$ is not available. (2) The cursor signal and pattern data are displayed subject to EX-OR.

- Start address (lower) register

Register	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Instruction register	Н	L	L	L	L	٦	Н	L	H
Display start address register (lower byte)	٦	Start address (lower)							

- Start address (upper) register

Register	Ao	D ₇	D ₆	D ₅	D ₄	D ₃	D _{2.}	D ₁	D ₀
Instruction register	Н	L	L	L	L	L	Н	H	L
Display start address register (upper byte)	L	Start address (upper)							

The display start address shows an address of the RAM which stores data displayed at the left end and the most upper position.

The start address is composed of upper and lower 8 bits (16 bits in total).

- Cursor address (lower) register

Register	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Instruction register	Н	L	L	L	L	L	Н	н	Ŧ
Cursor address register (lower byte)	L	Cursor address (lower)							

- Cursor address (upper) register

Register	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	Di	D ₀
Instruction register	Н	L	L	L	L	H	L	٦	L
Cursor address register (upper byte)	L	Cursor address (upper)							

By this instruction, the value of the cursor address is written in the cursor address register. The cursor is displayed at the position specified by the cursor address register.

2. LCD Display




Table 2 Legend

Symbol	Name	Meaning	Value
Нр	Horizontal pitch	Pitch of characters in horizontal direction	4 ~ 8 dots
٧p	Vertical pitch	Pitch of characters in vertical direction	1 ~ 16 dots
H _N	Number of characters in one line	Number of characters per line or number of words per line	2 ~ 128 characters
٧g	Number of rows	Display duty	2~256
C _{pu}	Cursor start position	A position where the cursor starts display	Line 1 ~16
C _{pd}	Cursor end position	A position where the cursor stops display	Line 1 ~16

3. Built-In Bus Averter

The bus averter which switches the address buses $A_0 \sim A_{15}$ of the CPU with the memory address buses of the refresh. The refresh memory addresses are output to $MA_0 \sim MA_{15}$ when the input terminal of DIEN is set at high level and $A_0 \sim A_{15}$ are output to $MA_0 \sim MA_{15}$ when the input terminal of DIEN is set at low level.

4. External Clock Operation

An external clock enables the MSM6255GS to operate when the input terminal of $\overline{\text{DIV}}$ is set at high level. The external clock is input to XT.

5. Address Output Floating

 $\rm MA_0 \sim MA_{15}$ and $\rm RA_0 \sim RA_3$ become high impedance when the input terminal of $\overline{\rm ADF}$ is set at low level. This function is used when the address buses of memory are opened to others than $\rm MA_0 \sim MA_{15}$.

 $\text{MA}_0 \sim \text{MA}_{15}$ and $\text{RA}_0 \sim \text{RA}_3$ become normal impedance when the input terminal of $\overline{\text{ADF}}$ is set at high level.

6. Power Down Function

Power down function of the MSM5279GS (segment driver) can be used by connecting the output terminal of $CE_{\vec{\varphi}}$ to the ECLK input of the MSM5279GS. This function is valid only in 4-bit parallel output mode.

7. Refresh Memory Address $(MA_0 \sim MA_{15})$ Operation

In the horizontal direction, MAxx is counted up at the trailing edge of CH ϕ . Upper side is addressed while CH ϕ is set at low level and lower side is addressed while CH ϕ is set at high level.


MAxx is counted up even if it exceeds the number of horizontal display characters, but this does not affect the display since no data is being transferred at the time.

The period in which the data transfer is suspended corresponds to eight characters. When the period passes, one horizontal cycle is completed and the next cycle is commenced.


Memory address operation in the graphic mode is shown in Fig. 2 and that in the character mode is shown in Fig. 3.

Address configuration of display RAM

HSB LSB MA₁₅ MA₁₄ MA₁₃ MA₁₂ MA₁₁ MA₁₀ MA₉ MA₈ MA₇ MA₆ MA₅ MA₄ MA₃ MA₂ MA₁ MA₀ MA₀



Note: L is output for RA₀ ~ RA₃.



8. Output Mode

Three kinds of modes, 1 bit serial, 2-bit parallel and 4 bit parallel, are available as output modes. Data flow of each mode is shown below.




Fig. 4 1 bit seriel data transfer




Figure 5 2-bit parallel data transfer







Fig. 6 4 bit parallel data transfer

Time charts corresponding to data transfers shown in Fig. 4 — Fig. 6 are shown in Fig. 7 — Fig. 9.









9. LCD Driver

The most suitable LCD drivers for 4-bit parallel data transfer are MSM5278GS (common driver) and MSM5279GS (segment driver). MSM5260GS is the most suitable common/segment LCD driver in the case of 1-bit serial data transfer and 2-bit parallel data transfer.

Note: 4-bit parallel data transfer cannot be applied to MSM5260GS. Both 1-bit serial data transfer and 2-bit parallel data transfer cannot be applied to MSM5279GS.

Relation Between Duty and Number of Lines

Number of lines is determined by V_p , vertical character pitch, and $V_{\bar{Q}}$, number of lines in vertical direction.

Number of lines = $VQ/V_p \times 2$

Note: In the graphic mode, number of lines should not be odd number.

11. Calculation of Crystal Oscillation Frequency (fosc)

Table 3 Calculation formula of fosc

DIV	Output mode	Calculation formula of fosc	Calculation example (MHz)
	①	FRP \times (H _N + 8) \times H _p \times V _Q \times 2	9.856
_	2	FRP X (HN + 8) X VQ X 4	2.464
	1	$FRP \times (H_N + 8) \times V_p \times V_{\ell}$	4.928
н	2	FRP X (H _N + 8) X V _Q X 2	1.232

Note: (1) Table 3 shows a calculation example assuming that FRP = 70 Hz, H_N = 80, H_p = 8 and V_Q = 100, however, the example of H_p = 4 ~ 7 in 4-bit parallel is not included.

(2) Output mode (1): H_p = 4 ~ 7 in 1-bit serial, 2-bit parallel and 4-bit parallel Output mode (2): H_p = 8 in 4-bit parallel

Calculation of Character Clock (CH_φ) Frequency

$$CH_{\phi} = FRP \times (H_N + 8) \times V_{\varrho}$$

Example: Assuming FRP = 70 Hz, H_N = 80 and V_Q = 100, CH_ϕ = 1.62 (μ s)


13. Calculation Shift Clock (CLP) Frequency

Table 4 Calculation formula of CLP

Output mode	Calculation formula of CLP	Calculation example (MHz)
1 bit serial	FRP X (H _N + 8) X H _p X V _Q	4.928
2-bit parallel	FRP \times (H _N + 8) \times H _p \times V _Q \times 1/2	2.464
4-bit parallel	FRP \times (H _N + 8) \times H _p \times V _Q \times 1/4	1.232

Note: Table 4 shows an calculation example assuming that FRP = 70 Hz, H_N = 80, H_p = 8 and V_Q = 100.

Relation Between Reference Clock (f_S) and External Clock



 f_s functions as a dot clock in LCDC and the dot counter inside the IC is counted up at the tailing edge of f_s . The dot counter operates in N number system and its signals are output as CH_{ϕ} . (Refer to time charts Fig. 7–9 and Fig. 14.)

15. Access to the Display RAM

In writing/reading the data to/from the CPU, DIEN should be low level, By setting DIEN signal at low level, the address from the CPU are output from $MA_0 ^{\infty} MA_{15}$, and this enables the access to the display RAM.

There are 3 method about accessing display RAM from the CPU.

(1) Direct access from CPU

Display RAM is accessed directly from the CPU, irrespective of MSM6255GS condition (refresh cycle or not).

In this method, the RAM address changes to the CPU address when the display is on the screen. So, frequent address to the RAM causes flickering on the screen.

(2) Access during BUSY signal is at high level

BUSY signal indicates the period when the data transfer is stopped and BUSY signal is set at high level during the data transfer is stopped. The period when BUSY signal is high corresponds to that of seven characters'. If display RAM is accessed during this period (when


BUSY is high), the display on the screen does not flicker.

Note: This method is effective when the size of screen is small. In the case of big size screen, 640 x 200 dot, 1-character needs approx. $1.6\mu_{\rm S}$. So, in this case, the period when BUSY is at high level is $11.2\mu_{\rm S}$, which is impossible to write a lot of data.

(3) Synchronized access

Refresh scycle and CPU scycle are alternately performed. So, there is no flickering on the screen and there is no need to scence the BUSY signal.

In this method, however, some external circuits are necessary. The timing chart of this method is described in the Figure 10 below.



legend

tUDH

тс

: Period wihen the address bus is

occupied by CPU

: Period when the LCDC fetches TL

the refreshed data


tRAM : Refresh address delay time + memory access time

: Upper side data set-up time tups

: Upper side data hold time

MA₀~MA₁₅ output address to the upper side when DIEN is high and CH_{ϕ} is low.

To perform synchronized access method, the timing between DIEN and CHd should be as described in Figure 10.



Display RAM must meet following requirement.

TL>tRAM + tUDS

In writing data into the display RAM, LCDC

should be synchronized so that the write pulse should occur during the period of Tc. In reading the pattern data from the CPU, the data of display RAM should be talched first.


Figure 11 shows the controlling circuit.

16. DIEN


DIEN has to be generated when the display RAM is accessed by Synchronized access method described in 15-(3).

(1) Control the LCD module by separating upper side and lower side

Timing chart of XT and CH_{φ} is described as below. In this case, 4-bit data transfer is applied and H_D =8.



DIEN signal is generated by XT and CH_ϕ . DIEN signal generating circuit is described in the figure bellow.



When $H_p
delta 8$ in the 1-bit serial, 2-bit parallel and 4-bit parallel mode, the relation between XT and CH $_0$ should be refered to Figures 7 and 8.

17. Scroll Paging

Scroll*paging is enabled by setting the display start address to the scroll address register.

(1) Memory address of vertical scroll paging

Figure 2 shows the memory address when the start address is 0000. When the start address is set at 0050, display will be vertically shifted by +1.


By setting the starting address one by one, screen will scroll vertically.


Paging will be performed by setting the start address as 3E80.


(2) Memory address of horizontal scroll


When the starting address is set at 0001 in Figure 2, the display on the screen will be shifted by +1 byte horizontally. The data shown as 004F in Figure 2 corresponds to the memory data in the 2nd line shown as 0050.


INTERFACE WITH CPU




















APPLICATION CIRCUIT

Figure 16 and Figure 17 show application circuits. In these examples, the size of LCD module is 640×200 dot. 4-bit data transfer is applied and $H_p=8$. Synchronized access method is used as accessing method to the display VRAM.









MSM6265GS

DOT MATRIX LCD CONTROLLER

GENERAL DESCRIPTION

The OKI MSM6265GS is CMOS Si-gate LSI to control large size dot matrix LCD in characters and graphics.

FEATURES

- Software compatibility with HD6845 and HD46505 CRT controllers.
- Display control capacity

Number of characters: 16,384 (2¹⁴) characters

Display addresses MA₀ to MA₁₃ Raster addresses

RA₀ to RA₄


Duty: 1/100 X 2

- Number of characters per row: 2 to 128 (programmable)
- Font configuration: Vp: programmable


Hp = 8 (4-bit parallel output), Hp = 4 to 8 (ODD/EVENoutput)

- Attributes: Cursor ON/OFF/BLINK
- Scrolling, paging
- Data output: 4-bit parallel output, ODD/EVEN out-
- Display system: AC inversion at each frame
- Crystal oscillator, external clock input
- Low power CMOS silicon gate process
- Single +5V power supply
- 80-pin flat package

PIN CONFIGURATION



BLOCK DIAGRAM



SYSTEM BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V _{DD}	$T_a = 25^{\circ}C$	-0.3 ~ 6.0	٧
Input voltage	VIN	$T_a = 25^{\circ}C$	-0.5 ~ V _{DD} + 0.5	V
Storage temperature	T _{stg}	_	−55 ~ 150	°c

OPERATING RANGES

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V _{DD}		4.5 ~ 5.5	V
Operating temperature	Top	_	−20 ~ 85	°c

INPUT CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol	MIN	TYP	MAX	Unit	Applicable terminal
"H" input voltage	VIH	2.2	_	V _{DD}	٧	$DB_0 \sim DB_7$, \overrightarrow{RD} , \overrightarrow{WR} , DINH, $RD_0 \sim RD_7$,
"L" input voltage	VIL	-0.3	-	0.8	V	ADF, CS, WIDE, RS, RES, EXBL. MONO, 4B/ODEV.
"H" input volage	VIH	3.6	_	V _{DD}	V	VT TEOTA TEOTO 510
"L" input voltage	VIL	-0.3	_	1.0	V	XT, TEST1, TEST2, DIV
"H" input voltage	VIH	2.4	_	VDD	V	$HP_0 \sim HP_2$
"L" input voltage	VIL	-0.3	_	0.6	V	640D
"H" input current	Ιιн	-	_	-1	μΑ	RS, CS, WR, RD, ADF, RES, DIV,
"L" input current	IIL	-	_	1	=A	MONO, 640D, $HP_0 \sim HP_2$, DINH, DB_0 to DB_7 , RD_0 to RD_7
"H" input current	ΙΉ	_		-1	μΑ	T-074 T-070
"L" input current	ΊL	-	_	100	μΑ	TEST1, TEST2,
Input capacitance	Cl	-	_	5	pF	All input terminals

OUTPUT CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol		MIN	TYP	MAX	Unit	Applicable terminal
"H" output current	ГОН	V _{OH} = 2.8V V _{OH} = 4.2V	-500 -100	_	_	μA μA	$MA_0 \sim MA_{13}$, $DB_0 \sim DB_7$,
"L" output current	lOL	V _{OL} = 0.4V	2.1	_	-	mA	UD ₀ ~ UD ₃ , LD ₀ ~ LD ₃ , CLP, FRP, FRMB LIP, BUSY, CH _Ø MA _Ø , fs

POWER CONSUMPTION


(T_a = 25°C)

Parameter	Symbol	V _{DD}	Condition	MIN	TYP	MAX	Unit
Static current	IDDS	5 _V	f _{osc} = 0 Hz, No load	_	_	50	μΑ
Dynamic current	IDD	5 _V	f _{osc} = 10 MHz, No load	_	_	15	mA

Note: TEST1 and TEST2 are open, and other inputs are either V_{DD} or GND level.

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \text{ to } 85^{\circ}\text{C})$



Parameters	Symbol	Load condition	MIN	TYP	MAX	Unit	Applicable terminal
	tr	60pF		_	40	ns	All output
Rising and falling times	tf	60pF	_	_	40	ns	terminal

MAXIMUM OPERATING FREQUENCY

 $(V_{DD} = 5V \pm 10\%, T_a = -20 \sim 85^{\circ}C)$


Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Oscillating frequency	fosc	DIV = "L"	11	_	_	MHz	Crystal oscillator
Basic clock frequency	fs	DIV = "H"	5.5	_		MHz	External clock

PIN DESCRIPTION

Pin No.	Pin name	1/0/Z	Function
1	WIDE	1	Expansion mode when "H". Normal when "L".
2 ≀ 17	MA ₁₃ ₹ MA ₀	O/Z	Address output to display RAM. High impedance when ADF = "L".
18	FRP	0	Frame signal
19	LIP	0	Display data latch signal
20	СЕф	0	Segment Drv chip enable clock
21	CLP	0	Display data shift clock
22	FRMB	0	Alternate signal
23 ≀ 26	LD ₀ ≀ LD ₃	0	Display data parallel outputs (lower side)
27 ≀ 30	UD ₀	0	Display data parallel outputs (upper side)
32			+5V
33	CH _Q	0	Character clock
34	BUSY	0	Ready status signal. "H" during serial transfer halt period.
35	EXBL	ī	Cursor control signal input
36	ADF	1	Address floating input. Floating when "L".
37	RS	 	Register select input
38	- TIS	1	Chip select selection status when $\overline{\text{CS}}$ = "L"
39	RD		Read data reading possible while RD = "L"
40	WR	<u> </u>	Write data writing executed by WR leading edge.
41	RES	1	Reset signal input. Reset when "L".
42	DB ₀	<u> </u>	8-bit data bus three-state input/output common pins
	0	I/O/Z	Pull-up registor on-chip
50	DB ₇		Positive logic
51	RD ₀ ≀	ı	ROM data inputs Dot pattern data of CGROM.
59 60	RD ₇		
	RA ₀ ≀ RA ₄	O/Z	Raster address outputs. High impedance when \overline{ADF} = "L".
65	XT	1	Crystal oscillator pins
66	Ŝ †	Ö	External clock is input to XT. (\overline{XT} is open.)
67	GND		0V
68	MONO	ı	Change R9, R10, and R11 contents when "H". Normal when "L". Direct V _{DD} and GND connections possible
69 70	TEST ₁ TEST ₂	ı	Test input pins Left open for use.
71	DIV	1	External clock when "H". Self-oscillation when "L". Direct V_{DD} and GND connections possible.
72	DINH	1	display OFF signal input. Display OFF when "L".
73	fs	0	Dot clock
74	MA_{ϕ}	0	Memory address counter clock output
75	640D	ı	40-character memory address output and 80-character data read- ing when "H" Normal when "L"
77	4B/0DEV	ı	4-bit parallel output when "H", ODD/EVEN output when "L". Direct $V_{\mbox{\scriptsize DD}}$ and GND connections possible.
78 ≀	HP ₀ ≀	ı	1 font horizontal pitch program input. Direct V _{DD} and GND connections possible.
80	HP ₂		



TIMING CHARACTERISTICS OF LCDC CONTROL SIGNAL




LCDC Control Signals

 $(C_L = 30pF, V_{DD} = 5V \pm 10\%, T_a = -20 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	MIN	TYP	MAX	Unit
Clock cycle time	t _{cp}	180	-	_	ns
Clock "H" level pulse width	PWH	80		_	ns
Clock "L" level pulse width	PWL	80		_	ns
Clock rising and falling edge time	t _{cr} , t _{cf}	_	_	20	ns
Dot clock delay time	t _{fs}	_	-	110	ns
Character clock delay time	^t CH	_	-	100	ns
Memory address clock delay time	tMA _Ø	_	-	340	ns
Memory address hold time	tMAH	5	- 1	_	ns
Upper side address delay time	tMAU	_	_	290	ns
Lower side address delay time	tMAL	_	_	120	ns
Drawing address delay time	tWRA	_	-	40	ns
Display address delay time	tREA_	_		40	ns
Reset "H" level pulse width	tRES	1			μs

BUS TIMING CHARACTERISTICS




Bus Timing Characteristics

$(C_L = 50pF, V_{DD} = 5V \pm 10\%, T_a = -20 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	MIN	TYP	MAX	Unit
Rs, CS set-up time	tRCS	300		_	ns
RD, WR pulse width	^t CW	300	_	_	ns
Address hold time	t _{AH}	40		_	ns
Data set-up time	t _D S	200	-	_	ns
Data hold time	^t DH	40	-	_	ns
Output disable time	tOM	0	-	40	ns
Access time	†ACC		-	200	ns

LCD DRIVER INTERFACE TIMING CHARACTERISTICS




LCD Driver Interface Timing Characteristics

 $(C_L = 30pF, V_{DD} = 5V \pm 10\%, T_a = -20 \sim 85^{\circ}C)$

Parameter	Symbol	MIN	TYP	MAX	Unit
Data delay time	t _{DA}	_	_	100	ns
Cycle time for 1 character	^t CH∳	730	_	1 -	ns
Latch signal delay time	tρ	_	_	200	ns
Latch signal "H" time	tLIP	1.46	_	_	μs
Chip enable clock delay time	tCE	-	_	200	ns
Chip enable clock "H" time	[†] CE ¢	730	_	_	ns
Ready signal delay time	tB	_	_	200	ns
Ready signal "H" time	tBUSY	5.11	_	_	μs
Frame signal delay time	tFRP	2t _{CH} φ	_	2t _{CH} φ + 200	ns
AC signal delay time	tFR	_	-	200	ns

PATTERN DATA FETCHING TIMING



(C_L = 50 pF, V_{DD} = 5V $\pm 10\%$, $T_a = -20 \sim 85^{\circ}$ C)

Parameter	Symbol	MIN	TYP	MAX	Unit
Upper side data set-up time	tups	140	-	-	ns
Upper side data hold time	tudh	40	-	-	ns
Lower side data set-up time	tLDS	140	-	-	ns
Lower side data hold time	tLDH	40	=	-	ns

FUNCTIONAL DESCRIPTION

1. LCDC Internal Registers

The internal registers include one address register (AR), and eight data registers R1 and R9 ~ R15. (See Table 1)

1) Address register (AR)

When a data register is accessed, this register specifies the number of that register. Once this register has been written, the same value is held until the power is switched off without being influenced by RES.

2) Horizontal display character number setting register (R1)

Setting of the number of characters per line on the screen. Any value from 2 to 128 can be set.

Example: 80-character setting (50H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Г	Η	L	Н	L	L	L	L

3) Maximum raster address register (R9)

Setting of the value obtained by subtracting 1 from the raster counter corresponding to one line. The vertical pitch Vp for 1 font can be set to any value from 1 to 32.

Example: Vp = 8 setting

	D ₇	D ₆	D ₅	D ₄ D ₃		D ₂	D ₁	Do	
ſ	L	L	L	L	L	Н	Н	Н	

4) Cursor start raster register (R10)

This is one of the cursor control registers. The raster address of the top edge of the cursor is specified in the five lower order bits, and the cursor display mode is specified in the two higher order bits. The cursor display mode is set to either mode A or mode B by the EXBL input pin.

Cursor display mode A

	D ₆	D ₅	EXBL = "H"
	L	L	Cursor displayed in stationary position
	L	Н	No cursor display
Note 1	Н	L	Cursor blinked on and off every 32 frames
Note 2	Н	Н	Cursor blinked on and off every 64 frames

Cursor display mode B

D ₆	D ₅	EXBL = "L"					
L	L						
L	Н	No ourses display					
Н	L	No cursor display					
Н	н						

Note 1 & 2:


Blinking cycles:

Note 3:


If the blinking cycle is applied to EXBL from an. external source with $D_6 = 0$ and $D_5 = 0$, the cursor is blinked on and off by the EXBL frequency.

5) Cursor end raster address (R11)


This is another cursor control register. This register specifies the raster address of the bottom edge of the cursor. The relation to R10 is outlined below.



Cursor start address = 9 Cursor end address = 9




Cursor start address = 10



Cursor start address = 1 Cursor end address = 5

• HP = 7, Vp = 11, cursor start address > cursor end address



Maximum raster address < cursor start address ≤ cursor end address.
 Cursor display is switched off.

Note: When the cursor overlaps pattern data, the result of an EX-OR operation between the cursor signal and the pattern data is displayed.

6) Start address registers (R12 & R13)

Register for setting the memory address corresponding to the first character in the first line on the screen. The LCDC commences data display from this address. Both reading and writing are possible, and when reading, the two higher order bits become "00".

7) Cursor registers (R14 & R15)

The cursor display address is specified by two bytes. The LCDC controls the cursor when the memory address MAxx reaches this address while within the R10/R11 range.

Both reading and writing are possible, and when reading, the two higher order bits become "00".

CS	RS	Add	tress	regi	ster	Register	Register Register name RE		WRITE			[Data	a bi	t		
	113	3	2	1	0	riegistei	rregister flame	READ	WALLE	7	6	5	4	3	2	1	0
Н	×	×	х	х	Х		Invalid	_									
L	L	х	Х	X	Х	AR	Address register	×	0	х	×	Х	×				
L	Н	L	L	L	н	R ₁	Horizontal display character count	×	0	х							
L	н.	н	L	L	н	R ₉	Maximum raster address	×	0	x	×	x					
L	Н	Н	Ļ	Н	L	R ₁₀	Cursor start raster	×	0	х	В	Р					
L	Н	Н	, L	Н	Н	R ₁₁	Cursor end raster	×	0	х	×	x		Γ			
L	Н	Н	Н	L	L	R ₁₂	Start address (H)	o	0	х	x						
L	Н	Н	Н	L	Н	R ₁₃	Start address (L)	0	0								
L	Н	Н	H.	Н	L	R ₁₄	Cursor (H)	0	o	Х	x						
L	Н	Н	Н	Н	Н	R ₁₅	Cursor (L)	0	0								

Table 1 MSM6265GS internal registers


Note 1: B denotes cursor blinking, and P denotes the blinking cycle period.

Note 2: "00" is read if registers marked X are read.

2. R9, R10, & R11 Register Re-Reading Function

The maximum raster register (R9), cursor start raster (R10), and cursor and raster (R11) are re-read in the following way when the MONO input pin is switched to "H". Normal operation when "L".

· Maximum raster address (R9)



R9 setting	R9 re-reading
0~7	0 to 7 (according to setting)
8~1F(H)	Fixed at 7

Cursor start raster (R10)

D ₇	D_6	D ₅	D ₄	D ₃	D_2	D_1	D ₀
×	В	Р					

R10 setting	R10 re-reading
0~6	0 to 6 (according to setting)
7~1F(H)	Fixed at 6

Cursor end raster (R11)

R11 setting	R11 re-reading
0~7	0 to 7 (according to setting)
8~1F	Fixed at 7

Note: Since MSM6265 has been fixed at 1/100 duty \times 2, the 25-line structure will no longer be possible if V_p exceeds 8. If this function is used, 25-line displays can be achieved even if $V_p > 8$ is set by the CRTC application software.

3. 40-Character Mode

If the 640D input pin is set to "H", memory addresses for 40 characters per horizontal line are output to MA $_0 \sim \text{MA}_{13}$ regardless of the R1 contents. Pattern data equivalent to 80 characters per horizontal line is fetched.

Normal when "L". See time chart in Figures 9 and 11.

4. Display Off Function

Whenthe DINH input pin is set to "L", 0 is output by $UD_0 \sim UD_3$ and $LD_0 \sim LD_3$, resulting in the display being switched off. This function is useful in cases where the power supply is switched on, and where the display is to be left off for relatively long periods of time. Leave set to "H" when the function is not to be used.

5. External Clock Operation

Operation by external clock is enabled when the $\overline{\text{DIV}}$ input pin is set to "H". The external clock is applied to \overline{XT} input,

The crystal oscillator is used when the pin is left at "L".

6. Address Output Floating

 ${\rm MA_0} \sim {\rm MA_{13}}$ and ${\rm RA_0} \sim {\rm RA_4}$ are switched to high impedance when the ADF input pin is set to "L". This function can be used when the memory bus is opened to other than LCDC (for example to drawing cycle from refresh cycle).

7. Power Down Function

The LCDC generates the CE_{ϕ} output signal for chip select of the segment driver. This CE_{ϕ} signal is connected to the ECLK input of MSM5279GS. Note that this function can only be used when in 4-bit parallel output mode. See the time chart in Figure 13.


8. Expansion Mode

The shift clock count is doubled when "H" is applied to the WIDE input pin. Normal mode, when "L" is applied. In this mode, the clock frequency has to be changed.


Example: When 40-characters per line has been set

The number of display dots in the
horizontal direction is changed to
640.

The difference between 80-characters per line in normal mode and 40-characters per line in expansion mode is outlined in the following diagram.





"A" displayed in normal mode



"A" displayed in expansion mode

The data transfer time charts are shown in Figures 3 and 4.






9. Refresh Memory Address (MA₀ ~ MA₁₃) Operation

1) $MA_0 \sim MA_{13}$ Operation

In the horizontal direction, the MAxx output is synchronized with the CH_{Φ} trailing edge. And although MAxx is counted up even if the horizontal display character count is exceeded, this does not effect the display since no data is being transferred at the time. The interval in

which data transfer is stopped corresponds to eight characters, and when that interval is exceeded, a single horizontal cycle is completed and the next cycle is commenced. Memory address operation is as indicated in Figure 5 below.




Note: When start address is 0000, 80 characters \times 25 lines, Vp = 8.

2) Upper and Lower Screen Division

Since the screen is divided into upper and lower halves, MAxx for the upper side and MAxx for the lower side are sent by LCDC.

Simultaneous output of upper and lower screen halves

The upper and lower screen half addresses are sent upon being switched within a single character period. The upper side address is sent when the CH_{ϕ} is "L" while the lower side address is sent when CH_{ϕ} is "H".





10. Output Mode Setting


Output mode is set by the 4B/ODEV input pin.


No.	4B/ODEV	Output mode	
Mode 1	L	Simultaneous output of upper side and lower side data under 2-bit parallel data processing mode.	
Mode 2	Н	Simultaneous data output of upper side and lower side data under 4-bit parallel data processing mode.	


The time charts for modes 1 and 2 are shown in $\,$ Figure 10 \sim Figure 13.














11. Relation between Duty and Number of Lines

Duty is fixed at 1/100 X 2. The screen is divided into upper and lower halves. The number of lines is determined according to the following equation.

Number of lines (number of characters in vertical display) = $200/V_D$

Note: V_p is the vertical pitch for 1 font (R9 contents)

Example 1. 25 lines when $V_p = 8$

Example 2. 20 lines when $V_p = 10$

Example 3. When $V_p = 14$ is set, only two rasters of contents are displayed in the line

8 font.

12. Hp Setting

The horizontal pitch H_p for 1 font is set by input pins $HP_0 \sim HP_2$.

HP ₂	HP ₁	HP ₀	HP
L	Н	н	4
Н	L	L	5
Н	L	Н	6
Н	Н	L	7
Н	Н	н	8


Note: $H_p = 8$ is fixed in 4-bit parallel output mode. $H_p = 4$ to 8 can only be set in ODD/EVEN output mode.

L denotes GND, and H denotes VDD.

13. Crystal Oscillator Frequency Calculation

External clock or self-oscillation is selected by the DIV input pin.

DIV	Oscillation source
L	Crystal oscillator
Ĥ	External clock connected to XT input pin.



$$\begin{split} f_{\text{OSC}} & \text{ calculation equation} \\ & f_{\text{OSC}} = \text{FRP} \times (\text{HN} + 8) \times \text{H}_{\text{p}} \times \text{1/Duty} \times \text{M} \\ & \text{where FRP is the frame frequency,} \\ & \text{HN is the horizontal display character count.} \\ & \text{HP is the horizontal pitch for 1 font.} \end{split}$$

8 denotes the data transfer stopped interval, 8 characters per horizontal line, and

M = 2 when \overline{DIV} is L M = 1 when \overline{DIV} is H

Example of crystal oscillator Frequency Calculation

Calculation of output modes 1 and 2 with horizontal display character count of 80 characters, HP of 8, V_p of 8, and 1/duty = 100.

Substitute FRP = 70 Hz, HN = 80, Hp = 8, 1/duty = 100, and M = 2 into the equation. f_{OSC} = 9.856 (MHz)

14. Character Clock (CH_ϕ) Frequency Calculation

 $CH_{\phi} = FRP \times (HN + 8) \times 1/Duty$

Example: FRP = 70 Hz, HN = 80, and 1/Duty = 100 CHO = $70 \times 88 \times 100 = 616$ (KHz)

= 1.62 (µs) (approx.)

Note: The CHφ cycle period is not related to output mode.


15. Shift Clock (CLP) Frequency Calculation


If the same conditions as in the $f_{\mbox{\scriptsize OSC}}$ calculated are used.

CLP = fs/2 = 2.464 (MHz) (Output mode 1) CLP = fs/4 = 1.232 (MHz) (Output mode 2)

16. LCD Driver Interface

Signals related to the LCD driver include FRP, FRMB, CLP, $\text{CE}_{\dot{\psi}}$, and LIP. The time charts for these signals are shown in Figures 13 and 14.





APPLICATION NOTE

Mono-Chro Mode

Only character mode is available in Mono-Chro mode. There is no graphic mode in this mode. Description of character mode is described as follows.

Character box : 8 x 8

Character font : According to the CGROM

contents

Shape of cursor : 2 rasters

Display : 80 characters x 25 lines

Character box

Horizontal pitch of the font is determined by $HP_2 \sim HP_0$. In the mono-chro mode, all of $HP_2 \sim HP_0$ should be set at "H" level and this determines the horizontal pitch at 8. Since the number of horizontal dot of the LCD is fixed at 640 dots, 80 characters/line can be displayed on the LCD panel.

Vertical pitch of the font is determined by Rg contents. In the mono-chro mode, the vertical pitch of the font should be set at 8. Since the number of vertical dot of the LCD is fixed at 200 dots, 25 lines are displayed on the LCD. Even if the vertical pitch is set at 14*, it will be read as 8 when MONO input pin is set at "H" level

* In the case of CRT display control by HD6845, vertical pitch is set at 14.

Character font

The construction of character font can be changed according to the CG ROM contents. The pattern data has to be written into so that it can meet the character box.

Shape of cursor

The shape of cursor is determined by R_{10} and R_{11} contents. Since the vertical pitch (14) is read as 8, the R_{10} and R_{11} contents have to be re-read

Setting MONO input pin at "H" enables this re-reading as follows.

(example)

MSM6265 CRT Software

 R_{10} : 6 \leftarrow R_{10} : B R_{11} : 7 \leftarrow R_{11} : C

Attribute

In this mode following attribute functions are available.

Character inversion, Display off, Under line, Cursor On/Off/Blink

These attribute functions are determined by the external circuit, however, the contents of these attribute functions are stored in the attribute RAM.

In the Figure 15, writing data into the attribute RAM and character code RAM is effected by assigning the even number address to the character code and odd number address to the attribute function after selecting A_0 of the address bus from the CPU.


In reading out the data, 2-bytes are read out simultaneously.

Memory Address

B0000 Character code B0001 Attribute B0002 Character code B0003 Attribute

Cursor blink

The cursor blink frequency should be supplid from the external source to EXBL.



2. Color Mode

Both character mode and graphic mode are available in the color mode.

1) Character mode

Character box : 8 x 8

Character font : 5 x 7 or 7 x 7

Shape of cursor: 2 rasters

Display : 80 characters x 25 lines or

40 characters x 25 lines

(display expasion mode)

The registers which determine the vertical pitch and the shape of cursor are determined as follows.

 $R_9: 07, R_{10}: 06, R_{11}: 07$

So, MONO input pin can be either "H" or "L".

40 characters x 25 lines display

The shape of displayed characters have to be horizontally enlarged double to enable 40 characters/line display. To enable 40 characters/line display, WIDE input pin has to be set at "H" level. In this mode, however, the clock frequency has to be changed.

(example)

 $f\{OSC\}$ is calculated by following formula. $f\{OSC\}=F_{RPX}(H_{NX8})\times HP\times 1/DUTY\times M$ $f\{OSC\}$ is 4.928 MHz when $F_{RP}=70$ Hz, $H_{N}=80,\ H_{p}=8,\ DUTY=1/100\ and\ M=1.$ So, if H_{N} is changed to 40, $f\{OSC\}$ has to be changed to 2.464 MHz to maintain other conditions.

2) Graphic mode

640 dots x 200 dots graphic display is enabled if the vertical pitch is set at 2 and number of horizontal characters is set at 40. In this case, the constructure of the display buffer address are described in Figure 16.

If 8K byte is assigned to the even number address and odd number address respectively as CPU address, a signal is necessary for the RAM address signal. This signal (MA ϕ) is provided when 640D input pin is set at "H" level. Figure 17 shows an example of system configuration in the color mode.






Figure 16




3. DISPLAY METHOD

V-RAM is provided in the system configuration. So, inadequate access of CPU to the V-RAM results flickers on the display. Therefore, refresh cycle and CPU cycle should come alternatively, in other words, without omitting the refresh cycle, the V-RAM is accessed. This is commonly called the "Cycle Steal Method". Figure 18 shows the timing chart.

Writing data into V-RAM has to be done during the course of the CPU cycle. So, external circuit is necessary to generate timing for \overline{WR} signal. In reading the data of the V-RAM, the data bus has to be latched as the address bus is changing alternatively. Figure 19 shows an example circuit.





Legend

Symbol	Function
M-WR	Write signal to V-RAM from CPU
M-RD	Read signal to V-RAM from CPU
V-RAM SEL	Address bus of CPU is decoded and being output
ADR SEL	Address bus switching signal, 1/4 of fs signal is to be output
READY	Signal which let the CPU to wait
WR	Write signal of V-RAM
DATA LATCH	Signal to latch the data output from V-RAM



All specifications and details published are subject to change without notice.

OKI Electric Industry Co., Ltd.

10-3 Shibaura 4-chome, Minato-ku, Tokyo 108, Japan Tel: Tokyo 454-2111

Telex. J22627
Fax. Tokyo 452-5912 (GIII)
Electronics devices Group
Overseas Marketing Dept.

OKI Semiconductor Group

650 N. Mary Avenue Sunnyvale, Calif. 94086, U.S.A. Tel: 408-720-1900 Telex: 9103380508 0KI SUVL Fax: 408-720-1918 (GIII)

OKI Electric Europe GmbH

Niederkasseler Lohweg 8 D 4000 Düsseldorf 11 West Germany
Tel: 0211-59550
Telex: 8584312
Fax: 0211-591669 (GIII)

OKI Electronics (Hong Kong) Ltd.

16th Floor Fairmont House, 8 Cotton Tree Drive, Hong Kong Tel 5-263111-3 Telex 62459 OKIHK HX Fax: 5-200102 (GIII)