

82C611A VL IDE Controller

Data Book

Version 1.0 912-3000-007 October, 1995

Copyright

Copyright © 1994, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Incorporated, 2525 Walsh Avenue, Santa Clara, CA 95051.

Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Incorporated.

All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

2525 Walsh Avenue Santa Clara, CA 95051 Tel: (408) 980-8178

Fax: (408) 980-8860 BBS: (408) 980-9774

Table of Contents

1.0	Overvi	iew	1	
2.0	Featur	es	1	
3.0	Signal 3.1	Descriptions Signal Definitions - 82C611 Enhanced Mode 9 3.1.1 Power Management Interface 9 3.1.2 VL-BUS Interface 9 3.1.3 IDE Interface 10 3.1.4 AT-Bus Interface 11 3.1.5 Power and Ground Pins 12 Signal Definitions - 82C611 Compatible Mode 12 3.2.1 Power Management Interface 12 3.2.2 VL-Bus Interface in the 82C611 Compatible Mode 12 3.2.3 IDE Interface in the 82C611 Compatible Mode 13 3.2.4 AT-Bus Interface 15 3.2.5 Power and Ground Pins 15	3	
4.0	Regist 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10 4.11	Ister Descriptions ID Register (1F2h / 172h, Write Only) 16 Read Cycle Timing Register-A (1F0h / 170h, Index-0, R/W) 16 Read Cycle Timing Register-B (1F0h / 170h, Index-1, R/W) 16 Write Cycle Timing Register-A (1F1h / 171h, Index-0, R/W) 17 Write Cycle Timing Register-B (1F1h / 171h, Index-1, R/W) 17 Control Register (1F3h / 173h, R/W) 17 Strap Register (1F5h/175h) 18 SMI Address Register (1F2h/172h, Read Only) 18 SMI Data Register (1F4h/174h, Read Only) 18 Miscellaneous Register (1F6h/176h, R/W) 19 Programming the IDE Controller Registers 19		
5.0	5.1 5.2 5.3 5.4	Absolute Maximum Ratings	22	
6.0		g	27	
Appen	Adix A.A A.1 A.2 A.3 A.4 A.5 A.6	Accessing the BBS Paging the SYSOP	29	

	A.6.4	Downloading Files From OPTi
	A.6.5	Uploading Files To OPTi
	A.6.6	Logging Off
	A.6.7	Logging Back on Again
A.7	The M	enus
	A.7.1	Menu Selections

List of Figures

Figure 2-1	Block Diagram	1
Figure 2-2	Example Block Diagram using the OPTi 82C611A in Enhanced Mode	2
Figure 2-3	Example Block Diagram using the OPTi 82C611A in Compatible Mode	2
Figure 3-1	82C611A Pinout Diagram - 82C611 Enhanced Mode	3
Figure 3-2	82C611A Pinout Diagram - 82C611 Compatible Mode	4
Figure 5-1	82C611A to IDE Interface	24
Figure 5-2	82C611A to IDE Interface	25
Figure 5-3	82C611A to VESA Interface	26
Figure C-1	The Main Menu	30
Figure C-2	The Bulletin Menu	31
Figure C-3	The File Menu	31
Figure C-4	The Message Menu	31

List of Tables

Table 3-1	Numerical Pin List - Enhanced Mode	5
Table 3-2	Alphabetical Pin List - Enhanced Mode	6
Table 3-3	OPTi 82C611A Numerical Pin List - Compatible Mode	7
Table 3-4	OPTi 82C611A Alphabetical Pin List - Compatible Mode	8
Table 4-1	REGTIMx Programming Options	19
Table 4-2	16-Bit Timing (LCLKs)	20
Table 4-3	8-Bit Timing (LCLKs)	20
Table 4-4	Address Setup	20
Table 4-5	DRDY Delay	20
Table 4-6	Read/Write Command Pulse	21
Table 4-7	Read/Write Recovery Time	21



VL IDE Controller

1.0 Overview


The OPTi 82C611A is a high performance IDE disk drive controller ASIC. The 82C611A interfaces directly to the VL-bus and up to two IDE disk drives with no additional TTL logic or buffers needed. This chip also supports all of the high speed ANSI standard IDE devices using modes 1, 2 and 3. Non-ANSI standard IDE devices can be optimized by using programmable timing registers. An integrated four-level read pre-fetch FIFO and a four-level posted write FIFO support zero wait state operations; substantially improving performance over conventional interface devices. The 82C611A also supports an 82C611-compatible mode that makes the chip functionally equivalent, pin-for-pin, with the 82C611 IDE controller.

2.0 Features

- Supports VESA 32-bit VL Bus
- 100-pin PQFP
- Enhanced ATA Specification Support
- Zero Wait-State with Four-Level Write Posting
- Four-Level Read Pre-fetch FIFO
- 32-bit CPU transfers to and from IDE data port
- SMI support & IDE command trapping
- Compatible with 82C611 IDE Controller

The 32-bit VL-bus interface provides substantial performance improvement over controllers on the AT-bus. The integrated read pre-fetch FIFO and posted write FIFO allow IDE cycles to be performed concurrently with CPU cycles; providing additional performance gain. These features and the flexible IDE interface timing registers provide the optimum performance for any IDE drive.

Figure 2-1 Block Diagram



912-3000-007 Page 1

Figure 2-2 Example Block Diagram using the OPTi 82C611A in Enhanced Mode





Figure 2-3 Example Block Diagram using the OPTi 82C611A in Compatible Mode





Page 2 912-3000-007

3.0 Signal Descriptions

Figure 3-1 82C611A Pinout Diagram - 82C611 Enhanced Mode





Figure 3-2 82C611A Pinout Diagram - 82C611 Compatible Mode





Page 4 912-3000-007

Table 3-1 Numerical Pin List - Enhanced Mode

Pin	Name
1	HD23
2	HD22
3	SPD1
4	HD21
5	HD20
6	HD19
7	HD18
8	HD17
9	HD16
10	DD15
11	Vcc
12	DD13
13	DD12
14	HD12
15	GND
16	GND
17	HD15
18	HD14
19	HD13
20	Vcc
21	HD11
22	HD10
23	HD9
24	HD8
25	DD11

Pin	Name
26	DD10
27	DD9
28	GND
29	HD7
30	HD6
31	HD5
32	HD4
33	HD3
34	HD2
35	HD1
36	HD0
37	DD8
38	DD7
39	DD6
40	GND
41	Vcc
42	DCS3#/ISA3F7
43	DCS1#/SPD0
44	DD5
45	DD4
46	DD3
47	DD2
48	DD1
49	DD0
50	DD14

Pin	Name
51	DA0/MODE0
52	DA1/MODE1
53	DA2/VICID0
54	DRD#
55	DWR#
56	RD3F7#
57	DRST#
58	GND
59	CHRDY
60	SMI/ENMODE
61	IRQ14
62	DCHRDY
63	DIOCS16#
64	BE0#
65	BE1#
66	GND
67	Vcc
68	BE2#
69	BE3#
70	HA9
71	HA8
72	HA7
73	HA6
74	HA5
75	HA4

Pin	Name
76	HA3
77	HA2
78	IORC#
79	RST#
80	PRIM
81	DINTR/ENPREF
82	M/IO#
83	ADS#
84	W/R#
85	RDYRTN#
86	LDEV#
87	LRDY#
88	GND
89	LCLK
90	GND
91	Vcc
92	HD31
93	HD30
94	HD29
95	HD28
96	HD27
97	HD26
98	HD25
99	HD24
100	GND

Table 3-2 Alphabetical Pin List - Enhanced Mode

Pin	Name
83	ADS#
64	BE0#
65	BE1#
68	BE2#
69	BE3#
59	CHRDY
51	DA0/MODE0
52	DA1/MODE1
53	DA2/VICID0
62	DCHRDY
43	DCS1#/SPD0
42	DCS3#/ISA3F7
49	DD0
48	DD1
47	DD2
46	DD3
45	DD4
44	DD5
39	DD6
38	DD7
37	DD8
27	DD9
26	DD10
25	DD11
13	DD12

Pin	Name
12	DD13
50	DD14
10	DD15
81	DINTR/ENPREF
63	DIOCS16#
54	DRD#
57	DRST#
55	DWR#
15	GND
16	GND
28	GND
40	GND
58	GND
66	GND
88	GND
90	GND
100	GND
77	HA2
76	HA3
75	HA4
74	HA5
73	HA6
72	HA7
71	HA8
70	HA9

Pin	Name
36	HD0
35	HD1
34	HD2
33	HD3
32	HD4
31	HD5
30	HD6
29	HD7
24	HD8
23	HD9
22	HD10
21	HD11
14	HD12
19	HD13
18	HD14
17	HD15
9	HD16
2	HD17
7	HD18
6	HD19
5	HD20
4	HD21
2	HD22
1	HD23
99	HD24

Pin	Name
98	HD25
97	HD26
96	HD27
95	HD28
94	HD29
93	HD30
92	HD31
78	IORC#
61	IRQ14
89	LCLK
86	LDEV#
87	LRDY#
82	M/IO#
80	PRIM
56	RD3F7#
85	RDYRTN#
79	RST#
60	SMI/ENMODE
3	SPD1
11	Vcc
20	Vcc
41	Vcc
67	Vcc
91	Vcc
84	W/R#



Page 6 912-3000-007

Table 3-3 OPTi 82C611A Numerical Pin List - Compatible Mode

Pin	Name
1	HD23
2	HD22
3	SPD1
4	HD21
5	HD20
6	HD19
7	HD18
8	HD17
9	HD16
10	DD15
11	Vcc
12	DD13
13	DD12
14	HD12
15	GND
16	GND
17	HD15
18	HD14
19	HD13
20	Vcc
21	HD11
22	HD10
23	HD9
24	HD8
25	DD11

Pin	Name
26	DD10/ENPREF
27	DD9
28	GND
29	HD7
30	HD6
31	HD5
32	HD4
33	HD3
34	HD2
35	HD1
36	HD0
37	DD8/TMOD#
38	DD7/VICID0
39	DD6/VICID1
40	GND
41	Vcc
42	DCS3#
43	DCS1#
44	DD5/ISA3F7
45	DD4
46	DD3/MODE1
47	DD2/MODE0
48	DD1/PRIM
49	DD0/SPD0
50	DD14

Pin	Name
51	DA0
52	DA1
53	DA2
54	DRD#
55	DWR#
56	RD3F7#
57	DRST#
58	GND
59	CHRDY
60	SMI/ENMODE
61	IRQ14
62	DCHRDY
63	DIOCS16#
64	BE0#
65	BE1#
66	GND
67	Vcc
68	BE2#
69	BE3#
70	HA9
71	HA8
72	HA7
73	HA6
74	HA5
75	HA4

Pin	Name
76	HA3
77	HA2
78	IORC#
79	RST#
80	RESRV1
81	DINTR
82	M/IO#
83	ADS#
84	W/R#
85	RDYRTN#
86	LDEV#
87	LRDY#
88	GND
89	LCLK
90	GND
91	Vcc
92	HD31
93	HD30
94	HD29
95	HD28
96	HD27
97	HD26
98	HD25
99	HD24
100	GND

Table 3-4 OPTi 82C611A Alphabetical Pin List - Compatible Mode

Pin	Name
83	ADS#
64	BE0#
65	BE1#
68	BE2#
69	BE3#
59	CHRDY
51	DA0
52	DA1
53	DA2
62	DCHRDY
43	DCS1#
42	DCS3#
49	DD0/SPD0
48	DD1/PRIM
47	DD2/MODE0
46	DD3//MODE1
45	DD4
44	DD5/ISA3F7
39	DD6/VICID1
38	DD7/VICID0
37	DD8/TMOD#
27	DD9
26	DD10/ENPREF
25	DD11
13	DD12

Name
DD13
DD14
DD15
DINTR
DIOCS16#
DRD#
DRST#
DWR#
GND
HA2
HA3
HA4
HA5
HA6
HA7
HA8
HA9

Pin	Name
36	HD0
35	HD1
34	HD2
33	HD3
32	HD4
31	HD5
30	HD6
29	HD7
24	HD8
23	HD9
22	HD10
21	HD11
14	HD12
19	HD13
18	HD14
17	HD15
9	HD16
8	HD17
7	HD18
6	HD19
5	HD20
4	HD21
2	HD22
1	HD23
99	HD24

Pin	Name
98	HD25
97	HD26
96	HD27
95	HD28
94	HD29
93	HD30
92	HD31
78	IORC#
61	IRQ14
89	LCLK
86	LDEV#
87	LRDY#
82	M/IO#
56	RD3F7#
85	RDYRTN#
80	RESRV1
79	RST#
60	SMI/ENMODE
3	SPD1
11	Vcc
20	Vcc
41	Vcc
67	Vcc
91	Vcc
84	W/R#



Page 8 912-3000-007

3.1 Signal Definitions - 82C611 Enhanced Mode

3.1.1 Power Management Interface

Name	Type	Pin	Description
SMI / ENMODE	I/O	60	System Management Interrupt/Enhanced Mode. This signal is used to signal to the host system that an SMI event has occurred. At reset time, this signal must be sampled high to set the 82C611A into 82C611 Enhanced Mode (a pull-up resistor is required). The 82C611A Register Description section describes the additions to 82C611 Enhanced Mode.

3.1.2 VL-BUS Interface

Name	Туре	Pin	Description
ADS#	I	83	Address Data Strobe. This signal indicates the start of the VL-Bus cycle.
BE[3:0]#	I	69, 68, 65, 64	Byte Enable Lines 0 to 3. These signals indicate which bytes of the 32-bit VL-Bus are currently being transferred.
HA[9:2]	I	70-77	Address Lines 2 to 9. These are the address lines for I/O or memory accesses.
HD[31:0]	I/O	92-99,1, 2, 4-9, 17-19, 14, 21-24, 29-36	Data Bus Lines 0 to 31. This is the bi-directional data path from the host system to the VIC.
LCLK	I	89	Local Bus Clock. This is the 1X system clock from the host.
LDEV#	0	86	Local Device. This output indicates to the host that the current address on the VL-Bus is addressing the VIC.
LRDY#	0	87	Local Ready. This signal begins the handshake with the host system that will eventually terminate the current VL-Bus cycle.
M/IO#	I	82	Memory or I/O Status. This signal from the host system indicates that the current access on the VL-Bus is memory or I/O.
PRIM	1	80	Primary Address. At reset time, this pin is sampled to set the Primary or Secondary IDE port address:
			1 = Primary IDE (Address 1Fxh & 3Fxh) 0 = Secondary IDE (Address 17xh & 37xh)
RDYRTN#	I	85	Ready Return. This signal indicates that the current cycle has ended.
RST#	I	79	System Reset. This signal is used to initialize the VIC and any drives attached.
SPD1	I	3	VL Bus Frequency Select (MSB). At reset time, this signal is sampled to set the Strap Register bit 1 which (along with Strap Register bit 0) decides the VL-Bus clock frequency. This may be connected to an external jumper or ID3 of the VL-Bus.
W/R#	1	84	Write or Read Status. This signal from the host system indicates that the current access on the VL-Bus is a write or a read.



912-3000-007 Page

82C611A

3.1.3 IDE Interface

Name	Туре	Pin	Description		
DA2/VICID0	I/O	53	Drive Address Line 2/VL-Bus IDE Controller ID 0. This is the MSB of the 3-bit binary coded address asserted by the host to access a register or data port in the drive.		
			At reset time, this pin is sampled to set the ID of the VIC chip. The value read determines the ID of this device. After reset, the VIC with VICID0 = 1 has its IDE port enabled and the other VIC has its IDE port disabled. When programming the VIC configuration registers, the VICID0 field of the ID register must match the VICID0 strap option. The VICID1 field of the ID register must be 1 in the new mode.		
DA[1:0] / MODE[1:0]	I/O	52-51	Drive Address Lines/Mode. These are the two lower bits of the 3-bit binary coded address asserted by the host to access a register or data port in the drive.		
			At reset time, Mode[1,0] pins are sampled to set the IDE Device Modes for 16-bit Cycle Times:		
			Mode 1 Mode 0 Cycle-Time		
			0 0 ≥ 480ns		
			0 1 ≥ 383ns		
			1 0 ≥ 240ns		
			1 1 ≥ 180ns		
DCHRDY	I	62	Data Channel Ready. This signal is negated to extend the host transfer cycle of any host register access (read or write) when the drive is not ready to respond to a data transfer request. When DCHRDY is not negated, DCHRDY is in a high impedance state.		
DCS1# / SPD0	I/O	43	Drive Chip Select 1/VL-Bus Frequency Select (LSB). This is the chip select signal decoded from the host address bus used to select the Command Block Registers.		
			At reset time, this pin is sampled to set the Strap Register bit 0 (VL-bus frequency select, LSB). Along with SPD1 (MSB), SPD0 determines the exact VL-Bus frequency:		
			SPD1 SPD0 Frequency		
			0 0 50 MHz		
			0 1 40 MHz		
			1 0 33 MHz		
			1 1 25 MHz		
DCS3# / ISA3F7	I/O	42	Drive Chip Select 3/IO Port 3F7 Bus Select. This is the chip select signal decoded from the host address bus used to select the control Block Registers. At reset time, ISA3F7 is sampled to set the Strap Register bit 7 which decides whether read accesses to I/O port 3F7h come from the local bus or from the AT-Bus.		
		_	0 = 3F7h read from local bus, 1 = 3F7h read from AT-Bus bus		
DIOCS16#	1	63	Drive 16-bit I/O. DIOCS16# indicates that the 16-bit data port has been addressed and that the drive is prepared to send or receive a 16-bit data word. If DIOCS16# is not asserted, transfers are 8-bit using DD[7:0]. If DIOCS16# is asserted, transfers are 16-bit using DD[15:0].		
DRD#	0	54	Drive I/O read. This is the Read strobe signal. The low level of DRD# enables data from a register or the data port of the drive onto the data bus DD[7:0] or DD[15:0].		



Page 10 912-3000-007

Name	Туре	Pin	Description
DWR#	0	55	Drive I/O write. This is the Write strobe signal. The rising edge of DWR# samples data from the data bus DD[7:0] or DD[15:0] into a register or the data port of the drive.
DINTR / ENPREF	I	81	Drive Interrupt/Enable Prefetch. This signal is used to interrupt the host system. DINTR is asserted only when the drive has a pending interrupt, the drive is selected, and the host has cleared nIEN in the Device Control Register.
			DINTR is negated by:
			 - assertion of DRST# - the setting of SRST of the Device Control Register, or - the host writing the Command Register or - the host reading the Status Register
			DINTR is asserted at the beginning of each data block to be transferred. A data block is typically a single sector, except when declared otherwise by use of the Set Multiple command. An exception to this occurs on Format Track, Write Sector(s), Write Buffer and Write Long commands where DINTR is not asserted at the beginning of the first data block to be transferred.
			At reset time, ENPREF is sampled to set the Miscellaneous Register bit 6 which decides whether to enable or disable read prefetch.
			1 = Enable, 0 = Disable
DRST#	0	57	Drive reset. This signal is asserted for at least 25 μsec after voltage levels have stabilized during power on and negated thereafter unless some event requires that the drive(s) be reset following power on.
RD3F7#	0	56	Read Port 3F7h Buffer Enable. This pin enables the buffer for SD[6:0] for a register 3F7h read if pin ISA3F7 has been sampled high.
DD[15:0]	I/O	10, 50, 12, 13, 25-27, 37-39, 44-49	Disk Data Bus Lines 0 to 15. These sixteen data bus lines require an external pullup.

3.1.4 AT-Bus Interface

Name	Type	Pin	Description
CHRDY	0	59	I/O Channel Ready. This signal to the AT-Bus is used to extend the current cycle for non-0WS operations. This signal may go active for reads to I/O address 3F7h if the ISA3F7 pin strap is high.
IORC#	I	78	I/O Read or Disk Change Line. This signal from the AT-Bus indicates that an I/O read operation is occurring. This signal is used to map read accesses to the 3F7h register. For configurations including a floppy controller, this signal can be connected to the drive-change line for shared operation.
IRQ14	0	61	Interrupt Request Line 14. This output to the AT-Bus is used to request interrupt service from the host system.

OPTi

Page 11

912-3000-007

3.1.5 Power and Ground Pins

Name	Type	Pin	Description
GND	I	15, 16, 28, 40, 58, 66, 88, 90, 100	VSS or Ground
Vcc	I	11, 20, 41, 67, 91	Vcc or +5v

3.2 Signal Definitions - 82C611 Compatible Mode

3.2.1 Power Management Interface

Name	Type	Pin	Description
SMI / ENMODE	I/O	60	System Management Interrupt/Enhanced Mode. This signal is used to signal to the host system that an SMI event has occurred. At reset time, this signal must be sampled low to set the 82C611A into 82C611 Compatible Mode (a pull-down resistor is required). In the 82C611 Compatible Mode, external TTL buffering is required for disk data lines.

3.2.2 VL-Bus Interface in the 82C611 Compatible Mode

Name	Type	Pin	Description	
ADS#	I	83	Address Data Strobe. This signal indicates the start of the VL-Bus cycle.	
BE[3:0]#	I	69, 68, 65, 64	Byte Enable Lines 0 to 3. These signals indicate which bytes of the 32-bit VL-Bus are currently being transferred.	
HA[9:2]	I	70-77	Address Lines 2 to 9. These are the address lines for I/O or memory accesses.	
HD[31:0]	I/O	92-99, 1, 2, 4-9, 17-19, 14, 21-24, 29-36	Data Bus Lines 0 to 31. This is the bi-directional data path from the host system to the VIC.	
LCLK	I	89	Local Bus Clock. This is the 1X system clock from the host.	
LDEV#	0	86	Local Device. This output indicates to the host that the current address on the VL-Bus is addressing the VIC.	
LRDY#	0	87	Local Ready. This signal begins the handshake with the host system that will eventually terminate the current VL-Bus cycle.	
M/IO#	I	82	Memory or I/O Status. This signal from the host system indicates that the current access on the VL-Bus is memory or I/O.	
RESRV1	I	80	Unused Input. Need to have a pull-up or pull-down.	
RDYRTN#	I	85	Ready Return. This signal indicates that the current cycle has ended.	
RST#	I	79	System Reset. This signal is used to initialize the VIC and any drives attached.	
SPD1	I	3	VL Bus Frequency Select (MSB). At reset time, this signal is sampled to set the Strap Register bit 1 which (along with Strap Register bit 0) decides the VL-Bus clock frequency. This may be connected to an external jumper or ID3 of the VL-Bus.	



Page 12 912-3000-007

Name	Type	Pin	Description
W/R#	I	84	Write or Read Status. This signal from the host system indicates that the current access on the VL-Bus is a write or a read.

3.2.3 IDE Interface in the 82C611 Compatible Mode

Name	Туре	Pin	Description	
DA[2:0]	0	53-51	Drive Address Lines. This is the 3-bit binary coded address asserted by the host to access a register or data port in the drive.	
DCHRDY	I	62	I/O Channel Ready. This signal is negated to extend the host transfer cycle of any host register access (read or write) when the drive is not ready to respond to a data transfer request. When DCHRDY is not negated, DCHRDY is in a high impedance state.	
DCS1#, DCS3#	0	43, 42	Drive Chip Select 1 and 3 (bits 1 and 0). This is the chip select signal decoded from the host address bus used to select the Command and Control Block Registers.	
DIOCS16#	I	63	Drive 16-bit I/O. DIOCS16# indicates that the 16-bit data port has been addressed and that the drive is prepared to send or receive a 16-bit data word. If DIOCS16# is not asserted, transfers are 8-bit using DD[7:0]. If DIOCS16# is asserted, transfers are 16-bit using DD[15:0].	
DRD#	0	54	<i>Drive I/O read.</i> This is the Read strobe signal. The low level of DRD# enables data from a register or the data port of the drive onto the data bus DD[7:0] or DD[15:0].	
DWR#	0	55	Drive I/O write. This is the Write strobe signal. The rising edge of DWR# samples data from the data bus DD[7:0] or DD[15:0] into a register or the data port of the drive.	
DINTR	I	81	Drive interrupt. This signal is used to interrupt the host system. DINTR is asserted only when the drive has a pending interrupt, the drive is selected, and the host has cleared nIEN in the Device Control Register.	
			DINTR is negated by:	
			 assertion of DRST# or the setting of SRST of the Device Control Register, or the host writing the Command Register or the host reading the Status Register 	
			DINTR is asserted at the beginning of each data block to be transferred. A data block is typically a single sector, except when declared otherwise by use of the Set Multiple command. An exception to this occurs on Format Track, Write Sector(s), Write Buffer and Write Long commands where DINTR is not asserted at the beginning of the first data block to be transferred	
DRST#	0	57	Drive reset. This signal is asserted for at least 25 μsec after voltage levels have stabilized during power on and negated thereafter unless some event requires that the drive(s) be reset following power on.	
RD3F7#	0	56	Read Port 3F7h Buffer Enable. This pin enables the buffer for SD[6:0] for a register 3F7h read if pin ISA3F7 has been sampled high.	



912-3000-007 Page 13

82C611A

Name	Туре	Pin	Description		
DD0 / SPD0	I/O		Disk Data Bus Line 0/VL Bus Frequency Select (LSB). At reset time, this pin is sampled to set the Strap Register bit 0 (VL-bus frequency select, LSB). Along with SPD1 (MSB), SPD0 determines the exact VL-Bus frequency:		
			SPD1 SPD0 Frequency		
			0 0 50 MHz		
			0 1 40 MHz		
			1 0 33 MHz		
			1 1 25 MHz		
DD1 / PRIM	I/O		Disk Data Bus Line 1/Primary Address. At reset time, this pin is sampled to set the Primary or Secondary IDE Port Address:		
			1 = Primary IDE (Address 1Fxh & 3Fxh),		
			0 = Secondary IDE (Address 17xh & 37xh)		
DD[3:2]/ MODE[1:0]	I/O	47, 46	Disk Data Bus Lines 3 and 2/Mode. At reset time, these pins are sampled to set the IDE Device Modes for 16-bit Cycle Times:		
			Mode 1 Mode 0 Cycle-Time		
			0 0 ≥ 480ns		
			0 1 ≥ 383ns		
			1 0 ≥ 240ns		
			1 1 ≥ 180ns		
			These pins are also used to enter one of four test modes if TMOD# is sampled low:		
			Mode 1 Mode 0 Test Mode		
			0 0 Tri-state all output and bi-directional signals,		
			0 1 Output of input & bi-directional NAND chain on RD3F7# (all bi-directional signals tri-stated),		
			1 0 Drive all even pin outputs high and odd low,		
			1 1 Drive all odd pin outs high and even low		
DD5/ISA3F7	I/O	44	Disk Data Bus Line 5. At reset time, ISA3F7 is sampled to set the Strap Register bit 7 which decides whether read accesses to I/O port 3F7h come from the local bus or from the AT-Bus.		
			0 = 3F7h read from local bus, 1 = 3F7h read from AT-Bus bus		
DD[7:6]/ VICID[1:0]	I/O	39, 38	Disk Data Bus Lines 6 and 7/VL Bus IDE Controller ID. At reset time, these pins are sampled to set the ID of the VIC chip. The value read determines the ID of this device. After reset, the VIC with VICID = 11 (3h) has its IDE port enabled and all other VICs have their IDE port disabled. When programming the VIC configuration registers, the VICID field of the index register must match these VICID strap options.		
DD8 / TMOD#	I/O	37	Disk Data Bus Line 8/Test Mode. At reset time, TMOD# is sampled to enable test mode. This data bus line requires an external pull-up, and must be sampled high at the end of reset for normal operation.		
			0 = Test Mode, 1 = User Mode		
DD10 / ENPREF	I/O	26	Disk Data Bus Lines 10/Enable Prefetch. At reset, this signal is sampled to set the Miscellaneous Register bit 6 which enables or disables read prefetch.		
			1 = Enable, 0 = Disable		



Page 14 912-3000-007

Name	Туре	Pin	Description
DD[15:11, 9, 4]	I/O	10, 50, 12, 13, 25, 27, 45	Disk Data Bus Lines 4, 9, 11 to 15. These are the data bus between the host and the drive and require external pull-ups.

3.2.4 AT-Bus Interface

Name	Туре	Pin	Description
CHRDY	0	59	I/O Channel Ready. This signal to the AT-Bus is used to extend the current cycle for non-0WS operations. This signal may go active for reads to I/O address 3F7h if the ISA3F7 pin strap is high.
IORC#	I	78	I/O Read or Disk Change Line. This signal from the AT-Bus indicates that an I/O read operation is occurring. This signal is used to map read accesses to the 3F7h register. For configurations including a floppy controller, this signal can be connected to the drive-change line for shared operation.
IRQ14	0	61	Interrupt Request Line 14. This output to the AT-Bus is used to request interrupt service from the host system.

3.2.5 Power and Ground Pins

Name	Туре	Pin	Description
GND	Ţ	15, 16, 28, 40, 58, 66, 88, 90, 100	VSS or Ground
Vcc	I	11, 20, 41, 67, 91	Vcc or +5v

4.0 Register Descriptions

The VIC contains registers at seven I/O ports accessible after two consecutive 16-bit I/O reads from address 1F1h (171h if secondary IDE address). Any other I/O cycle between these two reads will disable access to the VIC registers.

4.1 ID Register (1F2h / 172h, Write Only)

Bits	Mnemonic	Description	Default			
7	CNFDIS	Configuration Disable: This bit must be set to '0' in order to access VIC Internal Registers. Any write to this register with CNFDIS = 1 will disable all accesses to the VIC registers until another two consecutive I/O reads from 1F1h/171h.				
6	CNFOFF*	Configuration Off. This bit must be set to '0' in order to access VIC Internal Registers. Any write to this register with CNFOFF = 1 will disable all accesses to the VIC registers until power down or reset.				
[5:2]		Reserved: Must be written 0.	х			
[1:0]	VICID[1:0]	<i>ID:</i> This bit must match the VICID strap option in order to access VIC internal registers. In the New Mode, VICID1 strap option is not available and bit 1 of this register must always be written 1.	xx			

4.2 Read Cycle Timing Register-A (1F0h / 170h, Index-0, R/W)

This register shares the I/O address with the Read Cycle Timing Register-B, indexed by the Miscellaneous Register bit 0. It controls the read cycle timing of IDE data register for the drive selected by the Control register bits [3:2]. The bit field of this register is defined as follows:

Bits	Mnemonic	Description	Default
[7:4]	RDPW[3:0]	ead Pulse Width: The value programmed in this register determines the DRD# ulse width in LCLKs (for a 16-bit read from the IDE Data Register). See Table 4-6.	
[3:0]	RDREC[3:0]	Read Recovery Time: The value programmed in this register determines the recovery time between the end of DRD# and the next DA[2:0]/DCSx# being presented (after a 16-bit read from the IDE Data Register), measured in LCLKs. See Table 4-7.	xxxx

4.3 Read Cycle Timing Register-B (1F0h / 170h, Index-1, R/W)

This register shares the I/O address with the Read Cycle Timing Register-A, indexed by the Miscellaneous Register bit 0. It controls the read cycle timing of IDE data register for the drive not selected by the Control register bits [3:2], if the Control Register bit 7 is set The bit fields of these registers is defined as follows:

Bits	Mnemonic	Description	Default
[7:4]	RDPW[3:0]	ead Pulse Width: The value programmed in this register determines the DRD# llse width in LCLKs (for a 16-bit read from the IDE Data Register). See Table 4-6.	
[3:0]	RDREC[3:0]	Read Recovery Time: The value programmed in this register determines the recovery time between the end of DRD# and the next DA[2:0]/DCSx# being presented (after a 16-bit read from the IDE Data Register), measured in LCLKs. See Table 4-7.	xxxx

Page 16 912-3000-007

4.4 Write Cycle Timing Register-A (1F1h / 171h, Index-0, R/W)

This register shares the I/O address with the Write Cycle Timing Register-B, indexed by the Miscellaneous Register bit 0. It controls the write cycle timing of IDE data register for the drive selected by the Control register bits [3:2]. The bit field of this register is defined as follows:

Bits	Mnemonic	Description	Default
[7:4]	WRPW[3:0]	Write Pulse Width: The value programmed in this register determines the DWR# pulse width in LCLKs (for a 16-bit write from the IDE Data Register). See Table 4-6.	xxxx
[3:0]	WRREC[3:0]	Write Recovery Time: The value programmed in this register determines the recovery time between the end of DWR# and the next DA[2:0]/DCSx# being presented (after a 16-bit write from the IDE Data Register), measured in LCLKs. See Table 4-7.	xxxx

4.5 Write Cycle Timing Register-B (1F1h / 171h, Index-1, R/W)*

This register shares the I/O address with the Write Cycle Timing Register-A, indexed by the Miscellaneous Register bit 0. It controls the write cycle timing of IDE data register for the drive not selected by the Control register bits [3:2], if the Control Register bit 7 is set The bit fields of these registers is defined as follows:

Bits	Mnemonic	Description	Default
[7:4]	WRPW[3:0]	Write Pulse Width: The value programmed in this register determines the DWR# pulse width in LCLKs (for a 16-bit write from the IDE Data Register). See Table 4-6.	xxxx
[3:0]	WRREC[3:0]	Write Recovery Time: The value programmed in this register determines the recovery time between the end of DWR# and the next DA[2:0]/DCSx# being presented (after a 16-bit write from the IDE Data Register), measured in LCLKs. See Table 4-7.	xxxx

4.6 Control Register (1F3h / 173h, R/W)

Bits	Mnemonic	Description	Default
7	REGTIM2*	Enable Timing Registers-B. When set, this bit enables cycle-timing registers-B (1F0h & 1F1h of the Index-1) to override the IDE timing set by the strap options for any drive not selected by 1F3h bit [3:2]. It also enables the miscellaneous timing register 1F6h bits [5:1] to override the timing set by the strap options.	0
6	EN0WSWR*	Enable 0 Wait State Write. 1 = 0 WS for data writes, 0 = 1 WS minimum.	0
5	-	Reserved: Must be written 0.	0
4	EN1WSRD	Enable 1-Wait State Read. 1 = 1 WS minimum for data reads, 0 = 2 WS minimum.	0
3	REGTIM1	Enable Timing Register-A, Drive 1: When set, this bit enables cycle-timing registers-A (1F0h & 1F1h of the Index-0) to override the IDE timing set by the strap options for Drive-1.	0
2	REGTIM0	Enable Timing Register-A, Drive 0: When set, this bit enables cycle-timing registers-A (1F0h & 1F1h of the Index-0) to override the IDE timing set by the strap options for Drive-0.	0
1	ENSMI	Enable SMI: When set, this bit generates an SMI upon access to any IDE I/O address, if ENDO is 1 and CNFDIS is 1. Clearing this bit will reset SMI and disables it.	0
0	ENDO	Enable Operation: When set, this bit will enable IDE operation and IRQ14. When cleared, this bit will disable IDE operation (sets all outputs to tri-state/inactive state). After reset, ENDO = 1 for the VIC with VICID[1:0] = 11 and ENDO = 0 for any other VIC.	1

OPTi

912-3000-007 Page 1

^{*.} These registers are available in the 82C611 Enhanced Mode only.

82C611A

Note

For all new software controls the IDE timing through registers programming, bits 2, 3 and 7 of the Control register should be enabled after the Cycle Timing Registers and Miscellaneous Register are programmed. Refer to Table 4-1 to program those 3 bits.

4.7 Strap Register (1F5h/175h)

Bits	Mnemonic	Description	Default
7	ISA3F7 [*]	ISA 3F7 Read (Read/Write). Decides whether read access to 3F7h comes from local bus or ISA Bus. 0 = 3F7h read from local bus. 1 = 3F7h read from ISA Bus	
[6:5]	REV[1:0]	Revision Number Register (Read Only). First Production Samples are set to '01'.	01
4	DINTR	DINTR Status (Read Only). Returns the state of DINTR input.	
[3:2]	MODE[1:0]	Mode (Read Only). Returns information about drive speed as determined by MODE[1:0] strap options. Please refer to the Mode Strap description for specific information.	
[1:0]	SPD[1:0]*	LCLK Speed (Read/Write). VL-Bus LCLK frequency select. At reset time, the value of these bits is set by the sampling of SPD[1:0] strap options. SPD[1:0]LCLK 0 0 50 MHz 0 1 40 MHz 1 0 33 MHz 1 1 25 MHz	

 $^{^{\}star}$ These register-bits were read-only in the 82C611.

4.8 SMI Address Register (1F2h/172h, Read Only)

Bits	Mnemonic	Description	Default
7	SMI	SMI Status: This reflects the state of the SMI output from the VIC.	х
6	SMIW/R#	SMI Last W/R#: The value of W/R# during the cycle that last caused an SMI.	х
5	SMIA9	SMI Last A9: The value of HA9 during the cycle that last caused an SMI.	
4	SMIA2	SMI Last A2: The value of HA2 during the cycle that last caused an SMI.	
[3"0]	SMIBE[3:0]	SMI Last BEx#: The value of BE[3:0] during the cycle that last caused an SMI.	

4.9 SMI Data Register (1F4h/174h, Read Only)

Bits	Mnemonic	Description				
[7:0]	SMIDATA	SMI Data: If an 8-bit write cycle caused an SMI, this register returns the data written in that cycle.	xxxx xxxx			

OPTi

Page 18 912-3000-007

4.10 Miscellaneous Register (1F6h/176h, R/W)*

Bits	Mnemonic	Description	Default
7	IDEFLOAT	IDE Pins Float: When set, tri-states all the outputs and bi-directional pins connected to the IDE drive. (DRST#, DRD#, DWR#, DCS#3, DCS1#, DA[2:0] and DD[15:0])	0
6	ENPREF	Enable Read Prefetch: Enables/Disables Read Prefetch. At reset time, the value of his register is set by ENPREF strap option.	
[5:4]	ASU[1:0]	Address Setup Time: The value programmed in this register determines the address setup time between the DRD# or DWR# going active and the DA[2:0], DCS3#, DCS1# being presented, measured in LCLKs. See Table 4-4.	х
[3:1]	DRDY[2:0]	DRDY Delay: The value programmed in this register determines the minimum number of LCLKs between DRDY# going high and DRD# or DWR# going inactive. See Table 4-5.	
0	INDEX-0	Index-0: This bits is used to select between Cycle Timing Registers-A and -B located at 1F0h and 1F1h.	0

4.11 Programming the IDE Controller Registers

The following steps describe how to program the 82C611A index registers to support different IDE modes. The chip should be booted at 50MHz, mode 0 (from strapping), before you program different modes.

- 1. Program proper values into 1F0h and 1F1h, they are the default for Timing Register-A.
- 2. Set bit 0 of 1F6h to 1 to switch to Timing Register-B.
- 3. Program proper values into 1F0h and 1F1h, they reflect Timing Register-B.
- 4. Program proper values into bits [5:1] of 1F6h. It affects both Timing Register-A and Timing Register-B.
- 5. Enable bits 2, 3 and 7 in 1F3h. The following table describes the options for programming these three bits:

Table 4-1 REGTIMx Programming Options

REGTIM0	REGTIM1	REGTIM2	Drive 0 Control	Drive 1 Control
1*	0	1	Index-0	Index-1
0	1	1	Index-1	Index-0
0	0	1	Index-1	Index-1
1	0	0	Index-0	Straps
0	1	0	Straps	Index-0
0	0	0	Straps	Straps
1	1	х	Index-0	Index-0

^{*} Recommended Configuration

The following tables show the recommended index register clock settings to interface to different modes of the IDE drives.



912-3000-007 Page 19

^{*.} These registers are available in the 82C611 Enhanced Mode only

Table 4-2 16-Bit Timing (LCLKs)

		VESA Bus Frequency														
		25MHz, 40ns			33MHz, 30ns			40MHz, 25ns			50MHz, 20ns					
Mode	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
Address Setup	2	2	1	1	3	2	2	1	3	3	2	2	4	3	2	2
Command Pulse	5	4	3	2	6	5	4	3	7	6	5	4	9	7	6	5
Recovery Time	8	4	2	2	11	6	2	2	14	7	3	2	17	10	4	2
DRDY	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2

Table 4-3 8-Bit Timing (LCLKs)

		VESA Bus Frequency														
	:	25MHz	z, 40ns	S	;	33MHz	z, 30ns	6		40MHz	z, 25ns	6	,	50MHz	z, 20ns	S
Mode	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
Address Setup	2	2	1	1	3	2	2	1	3	3	2	2	4	3	2	2
Command Pulse	8	8	8	8	10	10	10	10	12	12	12	12	15	15	15	15
Recovery Time	6	6	6	6	9	9	9	9	11	11	11	11	14	14	14	14
DRDY	3	3	3	3	4	4	4	4	5	5	5	5	6	6	6	6

Note The 8-bit settings are fixed and cannot be programmed.

Table 4-4 Address Setup

Bit 5	Bit 4	Timing, in LCLKs
0	0	1
0	1	2
1	0	3
1	1	4

Note Index Registers 1F6h/176h bits [5:4]

Table 4-5 DRDY Delay

Bit 3	Bit 2	Bit 1	Timing, in LCLKs
0	0	0	2
0	0	1	3
0	1	0	4
0	1	1	5
1	0	0	6
1	0	1	7
1	1	0	8
1	1	1	9

Note Index Registers 1F6h/176h bits [3:1]



Page 20 912-3000-007

Table 4-6 Read/Write Command Pulse

				Timing, in LCLKs			
Bit 7	Bit 6	Bit 5	Bit 4	Read Command 1F0h/170h	Write Command 1F1h/171h		
0	0	0	0	1	1		
0	0	0	1	2	2		
0	0	1	0	3	3		
0	0	1	1	4	4		
0	1	0	0	5	5		
0	1	0	1	6	6		
0	1	1	0	7	7		
0	1	1	1	8	8		
1	0	0	0	9	9		
1	0	0	1	10	10		
1	0	1	0	11	11		
1	0	1	1	12	12		
1	1	0	0	13	13		
1	1	0	1	14	14		
1	1	1	0	15	15		
1	1	1	1	16	16		

Note Index Registers 1F0h/170h (Read) or 1F1h/171h (Write), Index 0/1, bits [7:4]

Table 4-7 Read/Write Recovery Time

able 4-1	neau/wii	ile necovery	, i iiiie			
				Timing,	in LCLKs	
Bit 3	Bit 2	Bit 1	Bit 0	Read Recovery 1F0h/170h	Write Recovery 1F1h/171h	
0	0	0	0	2	2	
0	0	0	1	3	3	
0	0	1	0	4	4	
0	0	1	1	5	5	
0	1	0	0	6	6	
0	1	0	1	7	7	
0	1	1	0	8	8	
0	1	1	1	9	9	
1	0	0	0	10	10	
1	0	0	1	11	11	
1	0	1	0	12	12	
1	0	1	1	13	13	
1	1	0	0	14	14	
1	1	0	1	15	15	
1	1	1	0	16	16	
1	1	1	1	17 17		

Note Index Registers 1F0h/170h (Read) or 1F1h/171h (Write) Index 0/1, bits [3:0]



912-3000-007

5.0 Electrical Specification

Temperature: 0C to 70C, Vcc: 5V +/- 5%, 50pF load

5.1 Absolute Maximum Ratings

Sym.	Description	Min	Max	Units
Vcc	Supply Voltage		6.5	V
Vı	Input Voltage	-0.5	Vcc + 0.5	V
Vo	Output Voltage	-0.5	Vcc + 0.5	V
Тор	Operating Temperature	0	70	°C
Тѕтс	Storage Temperature	-40	125	°C

5.2 DC Characteristics

Sym.	Description	Min	Max	Units
VIL1	Input Low Voltage (DA[2:0], DCS1#, DCS3#)		0.8	V
VIH1	Input High Voltage	3.85		V
	(DA[2:0], DCS1#, DCS3#)			
VIL2	Input Low Voltage		0.8	V
	(for all other pins)			
VIH2	Input High Voltage	2.0		V
	(for all other pins)			
Vol	Output Low Voltage		0.5	V
	- 4mA for SMI, HD[31:0], IRQ14, RD3F7#.			
	- 8mA for LDEV#, LRDY#. - 12mA for CHRDY, DA[2:0], DCS1#, DCS3#, DD[15:0], DRD#, DWR#.			
Voн	Output High Voltage	2.4		V
	- 4mA for SMI, HD[31:0], IRQ14, RD3F7#.			
	- 8mA for LDEV#, LRDY#.			
	- 12mA for CHRDY, DA[2:0], DCS1#, DCS3#, DD[15:0], DRD#, DWR#.			
lıL	Input Leakage Current (VIN = VCC)		10	uA
loz	Tri-state Leakage Current		10	uA
CIN	Input Capacitance		10	pF
Соит	Output Capacitance		10	pF
Cio	I/O Capacitance		12	pF
Icc	Power Supply Current		TBA	mA
Iccs	Power Supply Current, Standby		TBA	mA

5.3 AC Characteristics

Sym.	Description	Min (ns)	Typ. (ns)	Max (ns)
t1	ADS# setup time to LCLK û	4.0		
t2	ADS# hold time to LCLK û	1.7		
t3	HA[9:2], M/IO#, W/R#, BE[3:0]# setup time to LCLK $\hat{\textbf{v}}$	4.0		




Page 22 912-3000-007

Sym.	Description	Min (ns)	Typ. (ns)	Max (ns)
t4	HA[9:2], M/IO#, W/R#, BE[3:0]# hold time to LCLK τ̂	1.0		
t5	RDYRTN# setup time to LCLK û	4.0		
t6	RDYRTN# hold time to LCLK û	2.0		
t7	HD[31:0] setup time to LCLK û	4.0		
t8	HD[31:0] hold time to LCLK û	0.0		
t9	M/IO#, W/R#, BE[2:0]#, HA[9:2] to LDEV# valid	1.0	6.0	20.0
t10	LCLKû to LDEV# valid (reg/parll)	2.0	9.0	25.0
t11	LCLKû to LRDY# active	4.0	9.0	14.0
t12	LCLKû to LRDY# inactive	3.0	8.0	17.0
t13	LCLK⊕ to LRDY# float	5.0	12.0	20.0
t14	MIO#, W/R#, BE[2:0]#, HA[9:2] to LRDY# valid (0 WS)	1.0	8.0	22.0
t15	LCLK论 to HD[31:0] valid	3.0	14.0	35.0
t16	LCLKû to HD[31:0] float	3.0	12.0	21.0
t17	LCLK& to HD[31:0] valid (1 WS Read)	3.0	12.0	23.0
t21	DSKCHG# active to HD[31:0] valid	1.0	9.0	30.0
t22	DINTR active to HD[31:0] valid	1.0	9.0	30.0
t23	LCLK论 to DD[15:0] valid	3.0	12.0	35.0
t24	LCLKû to DD[15:0] float	3.0	12.0	30.0
t25	LCLKû to CHRDY# valid	3.0	9.0	20.0
t26	LCLKû to CHRDY# float	3.0	9.0	20.0
t27	LCLKû to SMI active	3.0	14.0	40.0
t28	LCLKû to RD3F7# active	6.0	17.0	33.0
t29	IORC# active to RD3F7# active	2.0	10.0	33.0
t30	IORC# inactive to RD3F7# inactive	2.0	10.0	33.0
t31	LCLKû to DRD#, DWR#, DA[2:0], DCS3#, DCS1# valid	3.0	11.0	30.0
t32	LCLKû to DRD#, DWR#, DA[2:0], DCS3#, DCS1# invalid	3.0	11.0	30.0
t33	RST# active to DRST# active delay	2.0	10.0	20.0
t34	DINTR active to IRQ14 active delay	1.0	10.0	30.0

5.4 Timing Waveforms

Figure 5-1 82C611A to IDE Interface



Page 24 912-3000-007

Figure 5-2 82C611A to IDE Interface






Figure 5-3 82C611A to VESA Interface




Page 26 912-3000-007

6.0 Mechanical Package



DIM	MILLIM	1ETERS	INC	HES	DESCRIPTION
DIN	MIN	MAX	AX MIN MAX		DESCRIPTION
A	23.5	24.1	.925"	.949"	Maximum Width LEAD TO LEAD
В	19.8	20.2	.779"	.795"	Maximum Width PACKAGE ENVELOPE
С	17.5	18.1	.689"	.713"	Maximum Height LEAD TO LEAD
D	13.8	14.2	.543"	.559"	Maximum Height PACKAGE ENVELOPE
Ε	0.82	5 TYP	.0325	" TYP	LEAD CENTER TO PERP. LEAD PLANE
F	0.57	'5 TYP	.0226	" TYP	LEAD CENTER TO PERP. LEAD PLANE
G	0.6	5 BSC	.0256	" BSC	LEAD TO LEAD CENTER SPACING
Н	0.2	0.4	.008"	.016"	LEAD WIDTH
I	_	3.05		.120"	PACKAGE HEIGHT LEAD PLANE TO TOP
J	2.5	2.9	.098"	.114"	MAXIMUM THICKNESS PACKAGE ENVELOPE
K	0.09	0.29	.0035"	.0114"	LEAD PLANE TO PACKAGE BOTTOM
L		0.15	.006"		LEAD PLANE SKEW
М	0.1	0.25	.004"	.010"	LEAD THICKNESS
N	0.6	1.0	.024"	.039"	LEAD FOOTPRINT





Page 28 912-3000-007



Sales Information

HEADQUARTERS:

OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 tel: 408-486-8000 fax: 408-486-8011

SALES OFFICES:

Japan

OPTi Japan KK

Murata Building 6F, 2-22-7 Ohhashi Meguro-ku Tokyo 153, Japan tel: + 81-3-5454-0178 fax: + 81-3-5454-0168

Taiwan

OPTi Inc.

9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC

tel: + 886-2-325-8520 fax: +886-2-325-6520

United Kingdom & Europe OPTi Inc.

Bicester Business Center Market Court, Victoria Road Bicester, Oxon OX6 7QB

tel: + 44-1-869-321-622 fax: +44-1-869-241-448

United States OPTi Inc.

8 Corporate Park, Ste. #300 Irvine, CA 92714-5117 tel: 714-838-0589 fax: 714-838-9753

OPTi Inc. 4400 N. Federal Highway, Ste. #120 Boca Raton, FL 33431

tel: 407-395-4555 fax: 407-395-4554

OPTi Inc.

20405 State Highway 249, Ste. #220

Houston, TX 77070 tel: 713-257-1856 fax: 713-257-1825

REPRESENTATIVES:

United States

Alabama/Mississippi Concord Component Reps

190 Line Quarry Rd., Ste. #102 Madison, AL 35758 tel: 205-772-8883

fax: 205-772-8262 California - Southern

Jones & McGeoy Sales

5100 Campus Dr., Ste. #300 Newport Beach, CA 92660 tel: 714-724-8080 fax: 714-724-8090

Florida

Engineered Solutions Ind., Inc.

1000 E. Atlantic Blvd., Ste. #202 Pompano Beach, FL 33060 tel: 305-784-0078

Georgia

Concord Component Reps

6825 Jimmy Carter Blvd., Ste. #1303 Norcross, GA 30071

tel: 404-416-9597 fax: 404-441-0790

fax: 305-781-7722

Illinois

Micro-Tex, Inc.

1870 North Roselle Rd., Ste. #107 Schaumburg, IL 60195-3100

tel: 708-885-8200 fax: 708-885-8210

Massachusetts

S-J New England

40 Mall Road, Suite 202 Burlington, MA 01803 tel: 617-272-5552 fax: 617-272-5515

Michigan

Jay Marketing

44752 Helm Street., Ste. A Plymouth, MI 48170

tel: 313-459-1200 fax: 313-459-1697

New Jersey

S-J Associates, Inc. 131-D Gaither Dr. Mt. Laurel, NJ 08054 tel: 609-866-1234 fax: 609-866-8627

New York

S-J Associates, Inc.

265 Sunrise Highway Rockville Centre, NY 11570 tel: 516-536-4242

fax: 516-536-9638

North & South Carolina

Concord Component Reps 10608 Dunhill Terrace Raleigh, NC 27615

tel: 919-846-3441 fax: 919-846-3401

Ohio/W. Pennsylvania

Lyons Corp.

4812 Fredrick Rd., Ste. #101 Dayton, OH 45414 tel: 513-278-0714 fax: 513-278-3609

Lyons Corp. 4615 W. Streetsboro Richfield, OH 44286

tel: 216-659-9224 fax: 216-659-9227

Lyons Corp.

248 N. State St. Westerville, OH 43081 tel: 614-895-1447

fax: Same

Texas

Axxis Technology Marketing, Inc.

100 Hester Hollow Georgetown, TX 78628 tel: 512-930-0075 fax: Same

Virginia

S-J Associates, Inc.

900 S. Washington St., Ste. #307 Falls Church, VA 22046

tel: 703-533-2233 fax: 703-533-2236

Wisconsin

Micro-Tex, Inc.

22660 Broadway, Ste. #4A Waukesha, WI 53186 tel: 414-542-5352

fax: 414-542-7934

International

Australia

Braemac Pty. Ltd.

Unit 6, 111 Moore St., Leichhardt Sydney, 2040 Australia tel: 61-2-550-6600

fax: 61-2-550-6377

Legend Electronic Components. Ltd.

Unit 413, Hong Kong Industrial Technology Centre 72 Tat Chee Avenue Kow loon Tong, Hong Kong tel: 852-2776-7708

fax: 852-2652-2301

France

Tekelec Airtronic, France

5, Rue Carle Vernet 92315 Sevres Cedex

tel: 33 (1) 46-23-24-25 fax: 33 (1) 45-07-21-91

Spectra Innovation

Unit S-822 Manipal Centre 47 Dickenson Road Bangalore 560 042 Karnataka, India tel: 91-80-558-8323/3977

fax: 91-80-558-6872

Korea

Woo Young Tech Co., Ltd.

5th Floor Koami Bldg 13-31 Yoido-Dong Youngdeungpo-Ku Seoul, Korea tel: (02) 369-7099 fax: (02) 369-7091

Singapore

Instep Microsolutions Pte Ltd. 629 Aljunied Road #05-15 Cititech Industrial Building Singapore 1438

65-741-7507 65-741-7530 fax: 65-741-1478

South America Uniao Digital

Rua Georgia, 69-Brooklin Novo 04559-010-Sao Paulo-Brazil tel: 55-11-536-4121

fax: 55-11-533-6780

5/96

The information contained within this document is subject to change without notice. OPTi Inc. reserves the right to make changes in this manual at any time as well as in the products it describes, at any time without notice or obligation. OPTi Inc. assumes no responsibility for any errors contained within. In no event will OPTi Inc. be liable for any damages, direct, indirect, incidental or consequential resulting from any error, defect, or omission in this specification.

Copyright @ 1996 by OPTi Inc. All rights reserved. OPTi is a trademark of OPTi Incorporated. All other brand and product names are trademarks or copyrights of their respective owners.

OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001

WWW: http://www.opti.com/