

Integrated Parallel Port/Local Bus and PCI interface

OX9162

FEATURE

- 8 bit pass-through local bus
- IEEE1284 SPP/EPP/ECP parallel port
- Single function target PCI controller, fully PCI 2.2 and PCI Power Management 1.0 compliant
- 2 multi-purpose IO pins which can be configured as interrupt input pins
- Can be reconfigured using optional non-volatile configuration memory (EEPROM)
- 5.0V operation
- 128 TQFP package

DESCRIPTION

The OX9162 is a single chip solution for PCI-based parallel expansion add-in cards, or local bus bridges. It is a single function PCI device, where function 0 offers either an 8 bit Local Bus or a bi-directional parallel port.

For legacy applications the PCI resources are arranged so that the parallel port can be located at standard I/O addresses.

The efficient 32-bit, 33MHz target-only PCI interface is compliant with version 2.2 of the PCI Bus Specification and version 1.0 of PCI Power Management Specification. For

full flexibility, all the default register values can be overwritten using an optional Microwire $^{\text{TM}}$ serial EEPROM.

Bridging applications can be realised using the 8-bit passthrough Local Bus function. The addressable space can be increased up to 256 bytes for each chip-select region.


The OX9162 alternatively provides an IEEE1284 EPP/ECP parallel port which fully supports the existing Centronics interface. The parallel port can be enabled in place of the local Rus

CONTENTS

1	PIN INFORMATION	;
2	PIN DESCRIPTIONS	4
3	CONFIGURATION & OPERATION	8
4	PCI TARGET CONTROLLER	9
4.1	OPERATION	9
4.2	CONFIGURATION SPACE	9
4.2.1		
MAP	· ·	
4.3	ACCESSING LOGICAL FUNCTIONS	
4.3.1	PCI ACCESS TO 8-BIT LOCAL BUS	
4.3.2		.1
4.4	ACCESSING LOCAL CONFIGURATION	
REG	ISTERS	.1
4.4.1	LOCAL CONFIGURATION AND CONTROL	
REG	ISTER LCC (OFFSET 0X00)	.1:
4.4.2	MULTI-PURPOSE I/O CONFIGURATION	
REG	ISTER MIC (OFFSET 0X04)	.13
4.4.3		ΞR
1 LT	1 (OFFSET 0X08):	.13
4.4.4	LOCAL BUŚ TIMING PARAMETER/BAR	
SIZIN	NG REGISTER 2 LT2 (OFFSET 0X0C):	.1
115	CLOBAL INTERPLIPT STATLIS AND	
CON	TROL REGISTER GIS (OFFSET 0X10)	.10
4.5	PCI INTERRUPTS	.1
4.6	POWER MANAGEMENT	
4.6.1	POWER MANAGEMENT USING MIO	.18
_	LOCAL BUS	
5		
5.1	OVERVIEW	
5.2	OPERATION	
5.3	CONFIGURATION & PROGRAMMING	.2
6	BI-DIRECTIONAL PARALLEL PORT	2.
6.1	OPERATION AND MODE SELECTION	
6.1.1		
6.1.2	PS2 MODE	
6.1.3		
6.1.4	ECP MODE	2
6.1.4	PARALLEL PORT INTERRIPT	

6.3	REGISTER DESCRIPTION	22
6.3.1	PARALLEL PORT DATA REGISTER PDR	
6.3.2	ECP FIFO ADDRESS / RLE	
6.3.3	DEVICE STATUS REGISTER DSR	
6.3.4	DEVICE CONTROL REGISTER DCR	
6.3.5	EPP ADDRESS REGISTER EPPA	
6.3.6	EPP DATA REGISTERS EPPD1-4	
6.3.7	ECP DATA FIFO	
6.3.8	TEST FIFO	
6.3.9	CONFIGURATION A REGISTER	
6.3.10	CONFIGURATION B REGISTER	
6.3.11	EXTENDED CONTROL REGISTER ECR .	24
7 S	ERIAL EEPROM	. 25
7.1	SPECIFICATION	25
7.2	EEPROM DATA ORGANISATION	
7.2.1	ZONE0: HEADER	25
7.2.2	ZONE1: LOCAL CONFIGURATION	
	TERS	
7.2.3	ZONE2: IDENTIFICATION REGISTERS	
7.2.4		
7.2.5	ZONE4: FUNCTION ACCESS	28
8 0	PERATING CONDITIONS	. 30
9 D	C ELECTRICAL CHARACTERISTICS.	30
9.1	NON-PCI I/O BUFFERS	
9.2	PCI I/O BUFFERS	
V		
10	AC ELECTRICAL CHARACTERISTIC	S
	32	
10.1	PCI BUS	32
10.2	LOCAL BUS	32
10.2	LUCAL DUO	52
11	TIMING WAVEFORMS	
11	TIMING WAVEFORMS	
11		

1 PIN INFORMATION



2 PIN DESCRIPTIONS

Mode	Dir ¹	Name	Description
Parallel Local Bus			
PCI interface			
115,117,118,120,121,122,125,126,	P_I/O	AD[31:0]	Multiplexed PCI Address/Data bus
3,5,6,7,10,11,12,13,27,28,29,34,35			
,38,39,41,45,46,49,50,55,56,58,59			
127, 14, 26 ,42	P_I	C/BE[3:0]#	PCI Command/Byte enable
112	P_I	CLK	PCI system clock
15	P_I	FRAME#	Cycle Frame
20	P_0	DEVSEL#	Device Select
18	P_I	IRDY#	Initiator ready
19	P_0	TRDY#	Target ready
22	P_0	STOP#	Target Stop request
25	P_I/O	PAR	Parity
24	P_0	SERR#	System error
23	P_I/O	PERR#	Parity error
2	P_I	IDSEL	Initialisation device select
110	P_I	RST#	PCI system reset
109	P_OD	INTA#	PCI interrupt
114	P_OD	PME#	Power management event

M	ode	Dir ¹	Name	Description
Parallel	Local Bus			·
Local Bus				
N/A	62	0	LBRST	Local bus active-high reset
	61	0	LBRST#	Local bus active-low reset
	83	0	LBDOUT	Local bus data out enable. This pin can be used by external transceivers; it is high when LBD[7:0] are in output mode and low when they are in input mode.
	101	0	LBCLK	Buffered PCI clock. Can be enabled / disabled by software
	99, 91	0	LBCS[1:0]#	Local bus active-low Chip-Select (Intel mode)
		0	LBDS[1:0]#	Local bus active-low Data-Strobe (Motorola mode)
	63	0	LBWR#	Local Bus active-low write-strobe (Intel mode)
		0	LBRDWR#	Local Bus Read-not-Write control (Motorola mode)
	85	0	LBRD#	Local Bus active-low read-strobe (Intel mode)
		0	Hi	Permanent high (Motorola mode)
	77,78,79,82, 87,88,89,90	0	LBA[7:0]	Local bus address signals
	66,67,68,71, 72,73,74,76	I/O	LBD[7:0]	Local bus data signals

Mo	ode	Dir ¹	Name	Description	
Parallel	Local Bus	J.,		2000.1 p .1011	
Parallel port					
85	N/A	I	ACK#	Acknowledge (SPP mode). ACK# is asserted (low) by the peripheral to indicate that a successful data transfer has taken place.	
		1	INTR#	Identical function to ACK# (EPP mode).	
77		ı	PE	Paper Empty. Activated by printer when it runs out of paper.	
78		I	BUSY	Busy (SPP mode). BUSY is asserted (high) by the peripheral when it is not ready to accept data	
		I	WAIT#	Wait (EPP mode). Handshake signal for interlocked IEEE 1284 compliant EPP cycles.	
87		OD	SLIN#	Select (SPP mode). Asserted by host to select the peripheral	
		0	ADDRSTB#	Address strobe (EPP mode) provides address read and write strobe	
79		1	SLCT	Peripheral selected. Asserted by peripheral when selected.	
82		I	ERR#	Error. Held low by the peripheral during an error condition.	
88		OD	INIT#	Initialise (SPP mode). Commands the peripheral to initialise.	
		0	INIT#	Initialise (EPP mode). Identical function to SPP mode.	
89		OD	AFD#	Auto Feed (SPP mode, open-drain)	
		0	DATASTB#	Data strobe (EPP mode) provides data read and write strobe	
90		OD	STB#	Strobe (SPP mode). Used by peripheral to latch date currently available on PD[7:0]	
		0	WRITE#	Write (EPP mode). Indicates a write cycle when low and a read cycle when high	
66,67,68,71, 72,73,74,76		I/O	PD[7:0]	Parallel data bus	

Mode	Dir ¹	Name	Description				
Parallel Local Bus							
Multi-purpose & External interrupt	Multi-purpose & External interrupt pins						
104, 65	I/O	MIO[1:0]	Multi-purpose I/O pins. Can drive high or low, or assert a PCI				
			interrupt				
EEPROM pins							
98	0	EE_CK	EEPROM clock				
94	0	EE_CS	EEPROM active-high Chip Select				
96	IU	EE_DI	EEPROM data in. When the serial EEPROM is connected,				
			this pin should be pulled up using 1-10k resistor. When the				
			EEPROM is not used the internal pull-up is sufficient.				
95	0	EE_DO	EEPROM data out.				
Miscellaneous pins							
107	ID	MODE	Mode selection: Parallel Port (0) or Local Bus (1)				
93	- 1	TEST	Test Pin : should be held low at all times				
Power and ground ²							
9, 31, 47, 70, 124	V	AC VDD	Supplies power to output buffers in switching (AC) state				
17, 54, 81, 113		DC VDD	Power supply. Supplies power to core logic, input buffers				
	and output buffers in steady state		and output buffers in steady state				
4, 8, 21, 30, 40, 48, 57,	4, 8, 21, 30, 40, 48, 57, G AC GND Supplies GND to output buffers in switching (AC) state		Supplies GND to output buffers in switching (AC) state				
69, 75, 86, 119, 123							
16, 53, 80, 111 G DC GND		DC GND	Ground (0 volts). Supplies GND to core logic, input buffers				
			and output buffers in steady state				

Table 1: Pin Descriptions

Note 1: Direction key:

1	Input	P_I	PCI input
ID	Input with internal pull-down	P_0	PCI output
0	Output	P_I/O	PCI bi-directional
I/O	Bi-directional	P_OD	PCI open drain
OD	Open drain		·
NC	No connect	G	Ground
Z	High impedance	V	5.0V power

Note 2: Power & Ground

There are two GND and two VDD rails internally. One set of rails supply power and ground to output buffers while in switching state (called AC power) and another rail supply the core logic, input buffers and output buffers in steady-state (called DC rail). The rails are not connected internally. This precaution reduces the effects of simultaneous switching outputs and undesirable RF radiation from the chip. Further precaution is taken by segmenting the GND and VDD AC rails to isolate the PCI and Local Bus pins.

3 CONFIGURATION & OPERATION

The OX9162 is a single function, target-only PCI device, compliant with the PCI Local Bus Specification, Revision 2.2 and PCI Power Management Specification, Revision 1.0

The function selected is configured by the Mode pin. It should be tied low for parallel port operation, or tied high for local bus operation.

The OX9162 is configured by system start-up software during the bootstrap process that follows bus reset. The system scans the bus and reads the vendor and device identification codes from any devices it finds. It then loads device-driver software according to this information and configures the I/O, memory and interrupt resources. Device drivers can then access the functions at the assigned

addresses in the usual fashion, with the improved data throughput provided by PCI.

There are a set of Local configuration registers that can be used to enable signals and interrupts, and configure local bus timings. These can be set up by drivers or from the EEPROM.

All registers default after reset to suitable values for typical applications. However, all identification, control and timing registers can be redefined using an optional serial EEPROM. As an additional enhancement, the EEPROM can be used to program the parallel port or local bus, allowing pre-configuration, without requiring driver changes.

4 PCI TARGET CONTROLLER

4.1 Operation

The OX9162 responds to the following PCI transactions:-

- Configuration access: The OX9162 responds to type 0 configuration reads and writes if the IDSEL signal is asserted and the bus address is selecting the configuration registers for function 0. The device will respond to the configuration transaction by asserting DEVSEL#. Data transfer then follows. Any other configuration transaction will be ignored by the OX9162.
- IO reads/writes: The address is compared with the addresses reserved in the I/O Base Address Registers (BARs). If the address falls within one of the assigned ranges, the device will respond to the IO transaction by asserting DEVSEL#. Data transfer follows this address phase. For all modes, only byte accesses are possible to the function BARs (excluding the local configuration registers for which WORD, DWORD access is supported). For IO accesses to these regions, the controller compares AD[1:0] with the byte-enable signals as defined in the PCI specification. The access is always completed; however if the correct BE signal is not present the transaction will have no effect.
- Memory reads/writes: These are treated in the same way as I/O transactions, except that the memory ranges are used. Memory access to single-byte regions is always expanded to DWORDs in the OX9162. In other words, OX9162 reserves a DWORD per byte in single-byte regions. The device allows the user to define the active byte lane using LCC[4:3] so that in Big-Endian systems the hardware can swap the byte lane automatically. For Memory mapped access in single-byte regions, the OX9162 compares the asserted byte-enable with the selected byte-lane in LCC[4:3] and completes the operation if a match occurs, otherwise the access will complete normally on the PCI bus, but it will have no effect on either the parallel port or the local bus controller.
- All other cycles (64-bit, special cycles, reserved encoding etc.) are ignored.

The OX9162 will complete all transactions as disconnect-with-data, i.e. the device will assert the STOP# signal alongside TRDY#, to ensure that the Bus Master does not continue with a burst access. The exception to this is Retry, which will be signalled in response to any access while the OX9162 is reading from the serial EEPROM.

The OX9162 performs medium-speed address decoding as defined by the PCI specification. It asserts the DEVSEL# bus signal two clocks after FRAME# is first sampled low on all bus transaction frames which address the chip. Fast back-to-back transactions are supported by the OX9162 as a target, so a bus master can perform faster sequences of write transactions to the parallel port or local bus when an inter-frame turn-around cycle is not required.

The device supports any combination of byte-enables to the PCI Configuration Registers and the Local Configuration registers (see Base Address 2 and 3). If a byte-enable is not asserted, that byte is unaffected by a write operation and undefined data is returned upon a read.

The OX9162 performs parity generation and checking on all PCI bus transactions as defined by the standard. If a parity error occurs during the PCI bus address phase, the device will report the error in the standard way by asserting the SERR# bus signal. However if that address/command combination is decoded as a valid access, it will still complete the transaction as though the parity check was correct.

The OX9162 does not support any kind of caching or data buffering, other than that in the parallel port. In general, registers on the local bus can not be pre-fetched because there may be side-effects on read.

4.2 Configuration space

The OX9162 is a single function device, with one configuration space. All required fields in the standard header are implemented, plus the Power Management Extended Capability register set. The format of the configuration space is shown in Table 2 overleaf.

In general, writes to any registers that are not implemented are ignored, and all reads from unimplemented registers return 0.

4.2.1 PCI Configuration Space Register map

Configuration Register Description						
31	16	15	0	Address		
Device II)	Ven	dor ID	00h		
Status		Com	ımand	04h		
	Class Code		Revision ID	08h		
BIST ¹	Header Type	Reserved	Reserved	0Ch		
Base A	Address Register 0 (BAR0)	- Function in I/O space		10h		
Base A	ddress Register 1 (BAR 1	- Function in I/O space		14h		
Base Address Re	egister 2 (BAR 2) Local C	Configuration Registers in	IO space	18h		
Base Address Regis	ster 3 (BAR3) Local Con	figuration Registers in Me	emory space	1Ch		
Base Address Register 4 (BAR4) Function in Memory Space						
Reserved						
Reserved						
Subsystem	ID	Subsysten	n Vendor ID	2Ch		
•	Reserved			30h		
	Reserved		Cap_Ptr	34h		
Reserved						
Reserved	Reserved	Interrupt Pin	Interrupt Line	3Ch		
Power Management Capabilities (PMC) Next Ptr Cap_ID						
Reserved	Reserved	PMC Control/Statu	s Register (PMCSR)	44h		

Table 2: PCI Configuration space

Register name	ne Reset value		Program re	ad/write
	Local Bus	Parallel Port		
Vendor ID	0x14	0x1415		R
Device ID	0x8401	0x8403	W	R
Command	0x0	000	-	R/W
Status	0x0	290	W(bit 4)	R/W
Revision ID	0xl	00	-	R
Class code	0x068000	0x070103	W	R
Header type	0xl	00	-	R
BAR 0	0x0000	00001	-	R/W
BAR 1	0x0000	00001	-	R/W
BAR 2	0x0000	0x0000001		R/W
BAR 3	0x0000	00000	-	R/W
BAR 4	0x00000000	Reserved	-	R/W
Subsystem VID	0x14	415	W	R
Subsystem ID	0x0	001	W	R
Cap ptr.	0x4	40	-	R
Interrupt line	0x1	00	-	R/W
Interrupt pin	0xl	01	W	R
Cap ID	0x01		-	R
Next ptr.	0x00		-	R
PM capabilities	0x60	0x6C01		R
PMC control/	0x0	000	-	R/W
status register				

Table 3: PCI configuration space default values

4.3 Accessing logical functions

Access to the local bus and parallel port is achieved via standard I/O and memory mapping, at addresses defined by the Base Address Registers (BARs) in configuration space. The BARs are configured by the system to allocate blocks of I/O and memory space to the logical function, according to the size required by the function. The addresses allocated can then be used to access the function. The mapping of these BARs is shown in Table 4.

BAR	Function 0			
	Local Bus	Parallel Port		
0	CS0 (I/O mapped) Parallel port base registers (I/O mapped			
1	CS1 (I/O mapped) Parallel port extended registers (I/O mapped)			
2	Local configuration registers (I/O mapped			
3	Local configuration registers (memory mapped)			
4	All CS (memory mapped Unused			
5	Unuse	ed.		

Table 4: Base Address Register definition

4.3.1 PCI access to 8-bit local bus

When the local bus is enabled (Mode 1), the function reserves two blocks of I/O space (BAR0 for chip select 0, BAR1 for chip select 1) and a block of memory space (BAR4 for chip selects 0 and 1). Each I/O block size is user definable in the range of 4 to 256 bytes; the memory range is fixed at 4K bytes.

I/O space

In order to minimise the usage of IO space, the block sizes for BAR0 and BAR1 are user definable in the range of 4 to 256 bytes.

The 8-bit Local Bus has eight address lines (LBA[7:0]) which correspond to the maximum IO address space. If the maximum allowable block size is allocated to the IO space (i.e. 256 bytes), then as access in IO space is byte aligned, LBA[7:0] equal PCI AD[7:0] respectively. When the user selects an address range which is less than 256 bytes, the corresponding upper address lines will be set to logic zero.

Memory Space:

The memory base address registers have an allocated fixed size of 4K bytes in the address space. Since the Local Bus has 8 address lines and the OX9162 only implements DWORD aligned accesses in memory space, the 256 bytes of addressable space per chip select is expanded to 1K. Unlike an I/O access (where access to BAR0, BAR1 determines chip-select decoding) for a memory access the internal chip-select decoding logic uses the field PCI AD[10] to decode into 2 chip-select regions. When the Local Bus is accessed in memory space, A[9:2] are asserted on LBA[7:0]. The chip-select regions are defined below.

Local Bus Chip-Select	PCI Offset from BAR 1 in Function1 (Memory space)			
	Lower Address	Upper Limit		
LBCS0# (LBDS0#)	000h	3FCh		
LBCS1# (LBDS1#)	400h	7FCh		

Table 5: PCI address map for local bus (memory)

Note: The description given for I/O and memory accesses is for an Intel-type configuration for the Local Bus. For Motorola-type configuration, the chip select pins are redefined to data strobe pins. In this mode the Local Bus offers up to 8 address lines and two data-strobe pins.

4.3.2 PCI access to parallel port

When the parallel port is enabled (Mode 0), access to the port works via BAR definitions as usual with two I/O BARs corresponding to the two sets of registers defined to operate an IEEE1284 ECP/EPP and bi-directional Parallel Port.

The user can change the I/O space block size of BAR0 or BAR1 as for the local bus mode by over-writing the default values using the serial EEPROM (see section 4.4).

Legacy parallel ports expect the upper register set to be mapped 0x400 above the base block, therefore if the BARs are fixed with this relationship, generic parallel port drivers can be used to operate the device in all modes.

Example: BAR0 = 0x00000379 (8 bytes at address 0x378)

BAR1 = 0x00000779 (8 bytes at address 0x778)

If this relationship is not used custom drivers will be

4.4 Accessing Local configuration registers

The local configuration registers are a set of device specific registers which can always be accessed. They are mapped to the I/O and memory addresses set up in BAR2 and BAR3, with the offsets defined for each register. I/O or memory accesses can be byte, word or dword accessed, however on little-endian systems such as Intel 80x86 the byte order will be reversed.

4.4.1 Local Configuration and Control register LCC (Offset 0x00)

This register defines control of ancillary functions such as Power Management, endian selection and the serial EEPROM. The individual bits are described below.

Bits	Description	Read/W	Reset	
	·	EEPROM	PCI	
0	Mode. This bit returns the state of the Mode pin.	-	R	Х
2:1	Reserved			00
4:3	Endian Byte-Lane Select for memory access to 8-bit peripherals. 00 = Select Data[7:0]	W	RW	00
7:5	Power-down filter time. These bits define a value of an internal filter time for power-down interrupt request in power management circuitry in Function0. Once Function0 is ready to go into power down mode, OX9162 will wait for the specified filter time and if Function0 is still in power-down request mode, it can assert a PCI interrupt (see section 4.6). 000 = power-down request disabled 010 = 129 seconds 011 = 518 seconds 1XX = Immediate	W	RW	000
10:8	Reserved: Power management test bits. The device driver must write zero to these bits	-	R	000
22:11	Reserved.	=	R	0000h
23	Parallel port Input (glitch) filters. Enabled when 1	W	RW	0
24	EEPROM Clock. For PCI read or write to the EEPROM, toggle this bit to generate an EEPROM clock (EE_CK pin).	-	RW	0
25	EEPROM Chip Select. When 1 the EEPROM chip-select pin EE_CS is activated (high). When 0 EE_CS is de-active (low).	-	RW	0
26	EEPROM Data Out. For writes to the EEPROM, this output bit is the input-data of the EEPROM. This bit is output on EE_DO and clocked into the EEPROM by EE_CK.	-	RW	0
27	EEPROM Data In. For reads from the EEPROM, this input bit is the output-data of the EEPROM connected to EE_DI pin.	-	R	Х
28	EEPROM Valid. A 1 indicates that a valid EEPROM program is present	-	R	Χ
29	Reload configuration from EEPROM. Writing a 1 to this bit re-loads the configuration from EEPROM. This bit is self-clearing after EEPROM read	-	RW	0
30	Reserved	-	R	0
31	Reserved	-	R	0

4.4.2 Multi-purpose I/O Configuration register MIC (Offset 0x04)

This register configures the operation of the multi-purpose I/O pins MIO[1:0] as follows.

Bits	Description	Read/V	Reset	
		EEPROM	PCI	
1:0	MIO0 Configuration Register	W	RW	00
	00 -> MIO0 is a non-inverting input pin			
	01 -> MIO0 is an inverting input pin			
	10 -> MIO0 is an output pin driving 0			
	11 -> MIO0 is an output pin driving 1			
3:2	MIO1 Configuration Register	W	RW	00
	00 -> MIO1 is a non-inverting input pin			
	01 -> MIO1 is an inverting input pin			
	10 -> MIO1 is an output pin driving 0			
	11 -> MIO1 is an output pin driving 1			
4	MIO0_PME Enable. A value of 1 enables MIO0 pin to set the	W	RW	0
	PME_Status in PMCSR register, and hence assert the PME# pin if			
	enabled. A value of 0 disables MIO0 from setting the PME_Status bit.			
5	MIO1_PME Enable. A value of 1 enables MIO1 pin to set the	W	RW	0
	PME_Status in PMCSR register, and hence assert the PME# pin if			
	enabled. A value of 0 disables MIO1 from setting the PME_Status bit.			
6	MIO0 Power Down Request: A 1 enables MIO0 to control the power	W	RW	0
	down request filter.			
7	MIO1 Power Down Request: A 1 enables MIO1 to control the power	W	RW	0
	down request filter.			
31:8	Reserved	-	R	00

4.4.3 Local Bus Timing Parameter register 1 LT1 (Offset 0x08):

The Local Bus Timing Parameter registers (LT1 and LT2) define the operation and timing parameters used by the Local Bus. The timing parameters are programmed in 4-bit registers to define the assertion/de-assertion of the Local Bus control signals. The value programmed in these registers defines the number of PCI clock cycles after a Reference Cycle when the events occur, where the reference Cycle is defined as two clock cycles after the master asserts the IRDY# signal. The following arrangement provides a flexible approach for users to define the desired bus timing of their peripheral devices. The timings refer to I/O or Memory mapped accesses.

Bits	Description	Read/Wri	te	Reset	
		EEPROM	PCI		
3:0	Read Chip-select Assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBCS[1:0]# pins are asserted (low) during a read operation from the Local Bus.1	W	RW	0h	
	These bits are unused in Motorola-type interface.				
7:4	Read Chip-select De-assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBCS[1:0]# pins are de-asserted (high) during a read from the Local Bus. ¹	W	RW	3h (2h for parallel port)	
	These bits are unused in Motorola-type interface.				
11:8	Write Chip-select Assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBCS[1:0]# pins are asserted (low) during a write operation to the Local Bus. ¹	W	RW	0h	

Bits	Description		Read/Write	
		EEPROM	PCI	
	These bits are unused in Motorola-type interface.			
15:12	Write Chip-select De-assertion (Intel-type interface). Defines the number of clock cycles after the reference cycle when the LBCS[1:0]# pins are de-asserted (high) during a write operation to the Local Bus. 1	W	RW	2h
	Read-not-Write De-assertion during write cycles (Motorola-type interface). Defines the number of clock cycles after the reference cycle when the LBRDWR# pin is de-asserted (high) during a write to the Local Bus. 1			
19:16	Read Control Assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBRD# pin is asserted (low) during a read from the Local Bus. ¹	W	RW	0h (1h for parallel port)
	Read Data-strobe Assertion (Motorola-type interface). Defines the number of clock cycles after the Reference Cycle when the LBDS[1:0]# pins are asserted (low) during a read from the Local Bus. 1			
23:20	Read Control De-assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBRD# pin is deasserted (high) during a read from the Local Bus. ¹	W	RW	3h (2h for parallel port)
	Read Data-strobe De-assertion (Motorola-type interface). Defines the number of clock cycles after the Reference Cycle when the LBDS[1:0]# pins are de-asserted (high) during a read from the Local Bus. 1			
27:24	Write Control Assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBWR# pin is asserted (low) during a write to the Local Bus. 1	W	RW	0h (1h for parallel port)
	Write Data-strobe Assertion (Motorola-type interface). Defines the number of clock cycles after the Reference Cycle when the LBDS[1:0]# pins are asserted (low) during a write to the Local Bus. 1			
31:28	Write Control De-assertion (Intel-type interface). Defines the number of clock cycles after the Reference Cycle when the LBWR# pin is deasserted (high) during a write to the Local Bus. 1	W	RW	2h
	Write Data-strobe De-assertion (Motorola-type interface). Defines the number of clock cycles after the Reference Cycle when the LBDS[1:0]# pins are de-asserted (high) during a write cycle to the Local Bus. 1			

Note 1: Only values in the range of 0h to Ah (0-10 decimal) are valid. Other values are reserved. See notes in the following page.

4.4.4 Local Bus Timing Parameter/Bar sizing register 2 LT2 (Offset 0x0C):

Bits	Description	Read/Write		Reset	
		EEPROM	PCI		
3:0	Write Data Bus Assertion. This register defines the number of clock cycles after the Reference Cycle when the LBD pins actively drive the data bus during a write operation to the Local Bus. 1	W	RW	0h	
7:4	Write Data Bus De-assertion. This register defines the number of clock cycles after the Reference Cycle when the LBD pins go high-impedance during a write operation to the Local Bus. 1,2	W	RW	Fh	
11:8	Read Data Bus Assertion. This register defines the number of clock cycles after the Reference Cycle when the LBD pins actively drive the data bus at the end of a read operation from the Local Bus. ¹	W	RW	4h (2h for parallel port)	
15:12	Read Data Bus De-assertion. This register defines the number of clock cycles after the Reference Cycle when the LBD pins go high-impedance during at the beginning of a read cycle from the Local Bus. 1	W	RW	0h	
19:16	Reserved.	-	R	0h	
22:20	IO Space Block Size of BAR0	W	R	010	
23	Reserved	-	R	0h	
26:24	IO Space Block Size of BAR1	W	R	010	
	000 = Reserved 100 = 32 Bytes 001 = 4 Bytes 101 = 64 Bytes 010 = 8 Bytes 110 = 128 Bytes 011 = 16 Bytes 111 = 256 Bytes			(001 for parallel port)	
28:27	Reserved	-	R	000	
29	Local Bus Software Reset. When this bit is a 1 the Local Bus reset pin is activated. When this bit is a 0 the Local Bus reset pin is de-activated. ²	-	RW	0	
30	Local Bus Clock Enable. When this bit is a 1 the Local Bus clock (LBCK) pin is enabled. When this bit is a 0 LBCK pin is permanently low. The Local Bus Clock is a buffered PCI clock.	W	RW	0	
31	Bus Interface Type. When low (=0) the Local Bus is configured to Inteltype operation, otherwise it is configured to Motorola-type operation. Note that when Mode[1:0] is 01, this bit is hard wired to 0.	W	RW	0	

Note 1: Only values in the range of 0 to Ah (0-10 decimal) are valid. Other values are reserved as writing higher values causes the PCI interface to retry all accesses to the Local Bus as it is unable to complete the transaction in 16 PCI clock cycles.

Note 2: Local Bus and the Parallel Port are all reset with PCI reset. In Addition, the user can issue the Software Reset Command.

4.4.5 Global Interrupt Status and Control Register GIS (Offset 0x10)

Bits	Description	Read/Write		Reset	
		EEPROM	PCI		
1:0	Reserved	-	R	0x0h	
2	MIO0 This bit reflects the state of the internal MIO[0]. The internal MIO[0] reflects the non-inverted or inverted state of MIO0 pin.	-	R	Х	
3	MIO1 This bit reflects the state of the internal MIO[0]. The internal MIO[0] reflects the non-inverted or inverted state of MIO0 pin.	-	R	X	
17-4	Reserved	-	R	0	
18	MIO0 INTA enable When set (1) allows MIO0 to assert a PCI interrupt on the INTA line. State of MIO0 that causes an interrupt is dependant upon the polarity set by MIC(1:0)	W	RW	1 for local bus mode 0 for parallel port	
19	MIO1 INTA enable When set (1) allows MIO1 to assert a PCI interrupt on the INTA line. State of MIO1 that causes an interrupt is dependant upon the polarity set by MIC(3:2)	W	RW	1 for local bus mode 0 for parallel port	
20	Power-down Interrupt This is a sticky bit. When set, it indicates a power-down request issued and would normally have asserted a PCI interrupt if bit 21 was set (see section 7.9). Reading this bit clears it.	-	R	Х	
21	Power-down interrupt enable. When 1 a power down request is allowed to generate an interrupt.	W	RW	0	
22	Parallel Port Mode only: Parallel port interrupt status	-	R	0	
23	Parallel Port Mode only : Parallel port interrupt enable	W	RW	1 for parallel port mode 0 for local bus	
31:24	Reserved	-	R	000h	

4.5 PCI Interrupts

Interrupts in PCI systems are level-sensitive and can be shared. There are three sources of interrupt in the OX9162, two from Multi-Purpose IO pins (MIO1 to MIO0) and one from the parallel port. The Local Bus uses the MIO pins to pass interrupts to the PCI controller.

All interrupts are routed to the PCI interrupt pin INTA#. The default routing asserts Function0 interrupts on INTA#. This default routing may be modified (to disable interrupts) by writing to the Interrupt Pin field in the configuration registers using the serial EEPROM facility. The Interrupt Pin field is normally considered a hard-wired read-only value in PCI. It indicates to system software which PCI interrupt pin (if any) is used by a function. The interrupt pin may only be modified using the serial EEPROM facility, and card developers must not set any value which violates the PCI specification. Note that OX9162 only has one PCI interrupt pin - INTA#. If in doubt, the default routings should be used. Table 6 relates the Interrupt Pin field to the device pin used.

Interrupt Pin	Device Pin used
0	None
1	INTA#

2 to 255	Reserved

Table 6: Interrupt pin definition

During the system initialisation process and PCI device configuration, system-specific software reads the interrupt pin field to determine which (if any) interrupt pin is used by the function. It programmes the system interrupt router to logically connect this PCI interrupt pin to a system-specific interrupt vector (IRQ). It then writes this routing information to the Interrupt Line field in the function s PCI configuration space. Device driver software must then hook the interrupt using the information in the Interrupt Line field.

Interrupt status for all sources of interrupt is available using the GIS register in the Local Configuration Register set, which can be accessed using I/O or Memory accesses.

All interrupts can be enabled / disabled individually using the GIS register set in the Local configuration registers. When an MIO pin is enabled, an external device can assert a PCI interrupt by driving that pin. The sense of the MIO external interrupt pins (active-high or active-low) is defined in the MIC register. The parallel port can also assert an interrupt.

4.6 Power Management

The OX9162 is compliant with PCI Power Management Specification Revision 1.0. The function implements its own set of Power Management registers and supports the power states D0, D2 and D3. Power management is accomplished by power-down and power-up requests, asserted via interrupts and the PME# pin respectively. The PME# pin is de-asserted when the sticky PME_Status bit is cleared in both functions.

Power-down request is not defined by Power Management 1.0. It is a device-specific feature and requires a bespoke device driver implementation. The device driver can either implement the power-down itself or use a special interrupt and power-down features offered by the device to determine when the device is ready for power-down.

The PME# pin can, in certain cases, activate the PME# signal when power is removed from the device, which will cause the PC to wake up from Low-power state D3(cold). To ensure full cross-compatibility with system board implementations, use of an isolator FET is recommended. If Power Management capabilities are not required, the PME# pin can be treated as no-connect.

4.6.1 Power Management using MIO

The power-down request for the Local Bus is application-dependent. Provided that the necessary enables have been set in the local registers, the multi-purpose I/O pins MIO(1:0) can be used to generate a powerdown request. The MIO state that governs powerdown is the inverse of

the MIO state that asserts the INTA line (if that option were to be enabled). This means that when the external device is not interrupting it will begin the powerdown cycle. For greater flexibility in the generation of the power down request,, a powerdown filter is also available to ensure that the relevant MIO pins remain stable for a selectable period before a powerdown request is issued.

Function0 implements the PCI Power Management powerstates D0, D2 and D3. Whenever the device driver changes the power-state to state D2 or D3, Function0 takes the following actions:-

- The Local Bus clock pin, LBCK, is disabled regardless of the programmed value in LT2[30].
- The PCI interrupt for Function0 is disabled.
- Access to I/O or Memory BARs of Function0 is disabled

However, access to the configuration space is still enabled. The device driver can optionally assert/de-assert any of its selected (design dependant) MIO pins to switch off VCC, disable other external clocks, or activate shut-down modes to any external devices on the Local Bus.

Function0 can issue a wake up request by using the MIO pins. When MIC[7] or MIC[6] is set, rising or falling edge of the relevant MIO pin will cause Function0 to issue a wake up request by setting PME_Status = (PMCSR[15]), if it is enabled by PMCSR[8] of Function0. PME_Status is a sticky bit which will be cleared by writing a 1 to it. After a wake up event is signalled, the device driver is expected to return the function to the D0 power-state.

5 LOCAL BUS

5.1 Overview

The OX9162 in Mode 1 acts as a bridge from PCI to an 8-bit Local Bus.

The Local Bus is comprised of a bi-directional 8-bit data bus, an 8-bit address bus, up to two chip selects, and a number of control signals that allow for easy interfacing to standard peripherals. It also provides two active-high or active-low interrupt inputs (by configuring the MIO pins).

The local bus is configured by LT1 and LT2 (see sections 4.4.3 & 4.4.4) in the Local Configuration Register space. By programming these registers the card developer can alter the characteristics of the local bus to suit the characteristics of the peripheral devices being used.

5.2 Operation

The local bus can be accessed via I/O and memory space. The mapping to the devices will vary with the application, but the bus is fully configurable to facilitate simple development.

The operation of the local bus is synchronised to the PCI bus clock. The clock signal is output on pin LBCLK if it has been enabled by setting LT2[30].

The eight bit bi-directional pins LBD[7:0] drive the output data onto the bus during local bus write cycles. For reads, the device latches the data read from these pins at the end of the cycle.

The local bus address is placed on pins LBA[7:0] at the start of each local bus cycle and will remain latched until the start of the subsequent cycle. If the maximum allowable block size (256 bytes) is allocated to the local bus in I/O space, then as access in I/O space is byte aligned, AD[7:0] are asserted on LBA[7:0]. If a smaller address range is selected, the corresponding upper address lines will be set to logic zero.

The control bus is comprised of up to two chip-select signals LBCS[1:0]#, a read strobe LBRD# and a write strobe LBWR#, in Intel-type interfaces. For Motorola-type interfaces, LBWR# is re-defined to perform read/write control signal (LBRDWR#) and the chip-select signals (LBCS[1:0]#) are re-defined to data-strobe (LBDS[1:0]#).

A reference cycle is defined, as two PCI clock cycles after the master asserts the IRDY# signal for the first tstate in the first cycle after the reference cycle, with offsets to provide suitable set up and hold times for common peripheral devices. However, all the timings can be increased / decreased independently in multiples of PCI clock cycles. This feature enables the card designer to override the length of read or write operations, the address and chip-select set-up and hold timing, and the data bus hold timing so that add-in cards can be configured to suit different speed peripheral devices connected to the Local Bus. The designer can also program the data bus to remain in the high impedance state or actively drive the bus during idle periods.

The local bus will always return to an idle state, where no chip-select (data-strobe in Motorola mode) signal is active, between adjacent accesses. During read cycles the local bus interface latches data from the bus on the rising edge of the clock where LBRD# (LBDS[1:0]# in Motorola mode) goes high. Card designers should ensure that their peripherals provide the OX9162 with the specified data setup and hold times with respect to this clock edge.

The local bus cannot accept burst transfers from the PCI bus. If a burst transfer is attempted the PCI interface will signal 'disconnect with data' on the first data phase. The local bus does accept 'fast back-to-back' transactions from PCI.

A PCI target must complete the transaction within 16 PCI clock cycles from assertion of the FRAME# signal, otherwise it should signal a retry. During a read operation from the Local Bus, OX9162 waits for master-ready signal (IRDY#) and computes the number of remaining cycles to the de-assertion of the read control signal. If the total number of PCI clock cycles for that frame is greater than 16 clock cycles, OX9162 will post a retry. The master would normally return immediately and complete the operation in the following frame.

5.3 Configuration & Programming

The configuration registers for the local bus controller are described in sections 4.4.3 & 4.4.4. The values of these registers after reset allow the host system to identify the function and configure its base address registers. Alternatively many of the default values can be reprogrammed during device initialisation through use of the optional serial EEPROM (see section 7).

There is one I/O block space defined for each chip select. The I/O space blocks can be varied in size from 4 bytes to 256 bytes (8 bytes is the default) by setting LT2[22:20] (BAR 0) and LT2[26:24] (BAR 1). Varying the block size

means that I/O space can be allocated efficiently by the system, whatever the application.

The memory space block is always 4K bytes, and always divided into two chip-select regions of 2K byte each (only the bottom 1K of each is accessible).

A soft reset facility is provided so software can independently reset the peripherals on the local bus. The local bus reset signals, LBRST and LBRST#, are always active during a PCI bus reset and also when the configuration register bit LT2[29] is set to 1.

The clock enable bit, when set, enables a copy of the PCI bus clock output on the local bus pin LBCLK.

6 BI-DIRECTIONAL PARALLEL PORT

6.1 Operation and Mode selection

The OX9162 offers a compact, low power, IEEE-1284 compliant host-interface parallel port, designed to interface to many peripherals such as printers, scanners and external drives. It supports compatibility modes, SPP, NIBBLE, PS2, EPP and ECP modes. The register set is compatible with the Microsoft® register definition. To enable the parallel port function, the Mode & Test pins should be set to 00. The system can access the parallel port via two 8-byte blocks of I/O space; BAR0 contains the address of the basic parallel port registers, BAR1 contains the address of the upper registers. These are referred to as the lower block and upper block in this section. If the upper block is located at an address 0x400 above the lower block, generic PC device drivers can be used to configure the port, as the addressable registers of legacy parallel ports always have this relationship. If not, a custom driver will be needed.

6.1.1 SPP mode

SPP (output-only) is the standard implementation of a simple parallel port. In this mode, the PD lines always drive the value in the PDR register. All transfers are done under software control. Input must be performed in nibble mode.

Generic device driver-software may use the address in I/O space encoded in BAR0 of function 1 to access the parallel port. The default configuration allocates 8 bytes to BAR0 in I/O space.

6.1.2 PS2 mode

This mode is also referred to as bi-directional or compatible parallel port. In this mode, directional control of the PD lines is possible by setting & clearing DCR[5]. Otherwise operation is similar to SPP mode.

6.1.3 EPP mode

To use the Enhanced Parallel Port EPP the mode bits (ECR[7:5]) must be set to 100. The EPP address and data port registers are compatible with the IEEE 1284 definition. A write or read to one of the EPP port registers is passed through the parallel port to access the external peripheral. In EPP mode, the STB#, INIT#, AFD# AND SLIN# pins change from open-drain outputs to active push-pull (totem pole) drivers (as required by IEEE 1284) and the pins ACK#, AFD#, BUSY, SLIN# and STB# are redefined as

INTR#, DATASTB#, WAIT#, ADDRSTB# and WRITE# respectively.

An EPP port access begins with the host reading or writing to one of the EPP port registers. The device automatically buffers the data between the I/O registers and the parallel port depending on whether it is a read or a write cycle. When the peripheral is ready to complete the transfer it takes the WAIT# status line high. This allows the host to complete the EPP cycle.

If a faulty or disconnected peripheral failed to respond to an EPP cycle the host would never see a rising edge on WAIT#, and subsequently lock up. A built-in time-out facility is provided in order to prevent this from happening. It uses an internal timer which aborts the EPP cycle and sets a flag in the PSR register to indicate the condition. When the parallel port is not in EPP mode the timer is switched off to reduce current consumption. The host time-out period is $10\mu s$ as specified with the IEEE-1284 specification.

The register set is compatible with the Microsoft® register definition. Assuming that the upper block is located 400h above the lower block, the registers are found at offset 000-007h and 400-402h.

6.1.4 ECP mode

The Extended Capabilities Port ECP mode is entered when ECR[7:5] is set to 011. ECP mode is compatible with Microsoft® register definition of ECP, and IEEE-1284 bus protocol and timing. This implementation of the ECP port supports the optional decompression of received compressed data, but does not compress transmit data.

Assuming that the upper block is located 400h above the lower block, the registers are found at offset 000-007h and 400-402h.

6.2 Parallel port interrupt

The parallel port interrupt is asserted on INTA#. It is enabled by setting DCR[4]. When DCR[4] is set, an interrupt is asserted on the rising edge of the ACK# (INTR#) pin and held until the status register is read, which resets the INT# status bit (DSR[2]).

6.3 Register Description

The parallel port registers are described below. (NB it is assumed that the upper block is placed 400h above the lower block).

Register Name	Address Offset	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			5	SPP (Compa	atibility Mode	e) Registers				
PDR	000h	R/W			F	arallel Port [Data Registe	er		
ecpAFifo	000h	R/W			E	CP FIFO : A	ddress / RL	E		
DSR (EPP mode)	001h	R	nBUSY	ACK#	PE	SLCT	ERR#	INT#	1	Timeout
(Other modes)	001h	R	nBUSY	ACK#	PE	SLCT	ERR#	INT#	1	1
DCR	002h	R/W	0	0	DIR	INT_EN	nSLIN#	INIT#	nAFD#	nSTB#
EPPA 1	003h	R/W		EPP Address Register						
EPPD1 1	004h	R/W				EPP Data	1 Register			
EPPD2 1	005h	R/W				EPP Data	2 Register			
EPPD3 ¹	006h	R/W				EPP Data				
EPPD4 ¹	007h	R/W				EPP Data	4 Register			
EcpDFifo	400h	R/W				ECP Da	ta FIFO			
TFifo	400h	R/W		Test FIFO						
CnfgA	400h	R		Configuration A Register always 90h						
CnfgB	401h	R	0	int			000	000		
ECR	402h	R/W		Mode[2:0]		Must write	00001			
_	403h	-				Rese	rved			

Table 7: Parallel port register set

Note 1: These registers are only available in EPP mode.

Note 2 : Prefix n denotes that a signal is inverted at the connector. Suffix # denotes active-low signalling

The reset state of PDR, EPPA and EPPD1-4 is not determinable (i.e. 0xXX). The reset value of DSR is XXXXX111 . DCR and ECR are reset to 0000XXXX and 00000001 respectively.

6.3.1 Parallel port data register PDR

PDR is located at offset 000h in the lower block. It is the standard parallel port data register. Writing to this register in mode 000 will drive data onto the parallel port data lines. In all other modes the drivers may be tri-stated by setting the direction bit in the DCR. Reads from this register return the value on the data lines.

6.3.2 ECP FIFO Address / RLE

A data byte written to this address will be interpreted as an address if bit(7) is set, otherwise an RLE count for the next data byte. Count = bit(6:0) + 1.

6.3.3 Device status register DSR

DSR is located at offset 001h in the lower block. It is a read only register showing the current state of control signals from the peripheral. Additionally in EPP mode, bit 0 is set to 1 when an operation times out (see section 6.1.3)

DSR[0]:

EPP mode: Timeout

logic $0 \Rightarrow$ Timeout has not occurred.

logic 1 ⇒ Timeout has occurred (Reading this bit clears it).

Other modes: Unused
This bit is permanently set to 1.

DSR[1]: Unused

This bit is permanently set to 1.

DSR[2]: INT#

logic $0 \Rightarrow A$ parallel port interrupt is pending.

logic 1 ⇒ No parallel port interrupt is pending.

This bit is activated (set low) on a rising edge of the ACK# pin. It is de-activated (set high) after reading the DSR.

DSR[3]: ERR#

logic $0 \Rightarrow$ The ERR# input is low. logic $1 \Rightarrow$ The ERR# input is high.

DSR[4]: SLCT

logic $0 \Rightarrow$ The SLCT input is low. logic $1 \Rightarrow$ The SLCT input is high.

DSR[5]: PE

logic $0 \Rightarrow$ The PE input is low. logic $1 \Rightarrow$ The PE input is high.

DSR[6]: ACK#

logic $0 \Rightarrow$ The ACK# input is low. logic $1 \Rightarrow$ The ACK# input is high.

DSR[7]: nBUSY

logic $0 \Rightarrow$ The BUSY input is high. logic $1 \Rightarrow$ The BUSY input is low.

6.3.4 Device control register DCR

DCR is located at offset 002h in the lower block. It is a read-write register which controls the state of the peripheral inputs and enables the peripheral interrupt. When reading this register, bits 0 to 3 reflect the actual state of STB#, AFD#, INIT# and SLIN# pins respectively. When in EPP mode, the WRITE#, DATASTB# AND ADDRSTB# pins are driven by the EPP controller, although writes to this register will override the state of the respective lines.

DCR[0]: nSTB#

logic $0 \Rightarrow$ Set STB# output to high (inactive). logic $1 \Rightarrow$ Set STB# output to low (active).

During an EPP address or data cycle the WRITE# pin is driven by the EPP controller, otherwise it is inactive.

DCR[1]: nAFD#

logic $0 \Rightarrow$ Set AFD# output to high (inactive). logic $1 \Rightarrow$ Set AFD# output to low (active).

During an EPP address or data cycle the DATASTB# pin is driven by the EPP controller, otherwise it is inactive.

DCR[2]: INIT#

logic $0 \Rightarrow$ Set INIT# output to low (active). logic $1 \Rightarrow$ Set INIT# output to high (inactive).

DCR[3]: nSLIN#

logic $0 \Rightarrow$ Set SLIN# output to high (inactive). logic $1 \Rightarrow$ Set SLIN# output to low (active).

During an EPP address or data cycle the ADDRSTB# pin is driven by the EPP controller, otherwise it is inactive.

DCR[4]: ACK Interrupt Enable

 $logic 0 \Rightarrow ACK$ interrupt is disabled. $logic 1 \Rightarrow ACK$ interrupt is enabled.

DCR[5]: DIR

 $logic 0 \Rightarrow PD$ port is output. $logic 1 \Rightarrow PD$ port is input.

This bit is overridden during an EPP address or data cycle, when the direction of the port is controlled by the bus access (read/write)

DCR[7:6]: Reserved

These bits are reserved and always set to 00.

6.3.5 EPP address register EPPA

EPPA is located at offset 003h in lower block, and is only used in EPP mode. A byte written to this register will be transferred to the peripheral as an EPP address by the hardware. A read from this register will transfer an address from the peripheral under hardware control.

6.3.6 EPP data registers EPPD1-4

The EPPD registers are located at offset 004h-007h of the lower block, and are only used in EPP mode. Data written or read from these registers is transferred to/from the peripheral under hardware control.

6.3.7 ECP Data FIFO

Hardware transfers data from this 16 bytes deep FIFO to the peripheral when DCR(5) = 0. When DCR(5) = 1 hardware transfers data from the peripheral to this FIFO.

6.3.8 Test FIFO

Used by the software in conjunction with the full and empty flags to determine the depth of the FIFO and interrupt levels.

6.3.9 Configuration A register

ECR[7:5] must be set to 111 to access this register. Interrupts generated will always be level, and the ECP port only supports an **implD** of 001.

6.3.10 Configuration B register

ECR[7:5] must be set to 111 to access this register. Read only, all bits will be set to 0, except for bit[6] which will reflect the state of the interrupt.

6.3.11 Extended control register ECR

The Extended control register is located at offset 002h in upper block. It is used to configure the operation of the parallel port.

ECR[4:0]: Reserved - write

These bits are reserved and must always be set to 00001.

ECR[0]: Empty - read

When DCR[5] = 0

 $logic 0 \Rightarrow FIFO$ contains at least one byte

logic 1 ⇒ FIFO completely empty

When DCR[5] = 1

logic 0 ⇒ FIFO contains at least one byte

logic 1 \Rightarrow FIFO contains less than one byte

ECR[1]: Full - read

When DCR[5] = 0

 $logic 0 \Rightarrow FIFO$ has at least one free byte

FIFO completely full

When DCR[5] = 1

logic 0 ⇒ FIFO has at least one free byte

 $logic 1 \Rightarrow FIFO full$

ECR[2]: serviceIntr - read

When DCR[5] = 0

logic 1 \Rightarrow writeIntrThreshold (8) free bytes or more in

FIFO

When DCR[5] = 1

logic 1 ⇒ readIntrThreshold (8) bytes or more in FIFO

ECR[7:5]: Mode read / write

These bits define the operational mode of the parallel port.

SPP logic 000 logic 001 PS2 logic 010 Reserved logic 011 **ECR** logic 100 EPP logic 101 Reserved logic 110 Test logic 111 Config

7 SERIAL EEPROM

7.1 Specification

The OX9162 can be configured using an optional serial electrically-erasable programmable read only memory (EEPROM). If the EEPROM is not present, the device will remain in its default configuration after reset. Although this may be adequate for some applications, many will benefit from the degree of programmability afforded by this feature. The EEPROM also allows configuration accesses to the local bus (or parallel port), which can be useful for default set ups.

The EEPROM interface is based on the 93C46/56 serial EEPROM devices which have a proprietary serial interface known as Microwire™. The interface has four pins which supply the memory device with a clock, a chip-select, and serial data input and output lines. In order to read from such a device, a controller has to output serially a read command and address, then input serially the data. The 93C46/56 and compatible devices have a 16-bit data word format but differ in memory size (and number of address bits).

The OX9162 incorporates a controller module which reads data from the serial EEPROM and writes data into the configuration register space. It performs this operation in a sequence which starts immediately after a PCI bus reset and ends either when the controller finds no EEPROM is present or when it reaches the end of its data. NOTE: that any attempted PCI access while data is being downloaded from the serial EEPROM will result in a retry. The operation of this controller is described below. Following device configuration, driver software can access the serial EEPROM through four bits in the device-specific Local Configuration Register LCC[27:24]. Software can use this register to manipulate the device pins in order to read and modify the EEPROM contents.

Note that 93C46 and 93C56 EEPROM devices offer 128 and 256 bytes of programmable data respectively.

A Windows® based utility to program the EEPROM is available. For further details please contact Oxford Semiconductor (see back cover).

Microwire $^{\text{TM}}$ is a trade mark of National Semiconductor. For a description of Microwire $^{\text{TM}}$, please refer to National Semiconductor data manuals.

7.2 EEPROM Data Organisation

The serial EEPROM data is divided in five zones. The size of each zone is an exact multiple of 16-bit WORDs. Zone0 is allocated to the header. A valid EEPROM program must contain a header. The EEPROM can be programmed from the PCI bus. Once the programming is complete, the device driver should either reset the PCI bus or set LCC[29] to reload the OX9162 registers from the serial EEPROM. The general EEPROM data structure is shown in Table 8.

DATA Zone	Size (Words)	Description
0	One	Header
1	One or more	Local Configuration Registers
2	One to four	Identification Registers
3	Two or more	PCI Configuration Registers
4	Multiples of 2	Function Access

Table 8: EEPROM data format

7.2.1 Zone0: Header

The header identifies the EEPROM program as valid.

Bits	Description
15:4	These bits should return 0x840 to identify a valid
	program. Once the OX9162 reads 0x840 from
	these bits, it sets LCC[28] to indicate that a valid
	EEPROM program is present.
3	1 = Zone1 (Local Configuration) exists
	0 = Zone1 does not exist
2	1 = Zone2 (Identification) exists
	0 = Zone2 does not exist
1	1 = Zone3 (PCI Configuration) exists
	0 = Zone3 does not exist
0	1 = Zone4 (Function Access) exists
	0 = Zone4 does not exist

The programming data for each zone follows the proceeding zone if it exists. For example a Header value of 0x840F indicates that all zones exist and they follow one another in sequence, while 0x8405 indicates that only Zones 2 and 4 exist where the header data is followed by Zone2 WORDs, and since Zone3 is missing Zone2 WORDs are followed by Zone4 WORDs.

7.2.2 Zone1: Local Configuration Registers

The Zone1 region of EEPROM contains the program value of the vendor-specific Local Configuration Registers using one or more configuration WORDs. Registers are selected using a 7-bit byte-offset field. This offset value is the offset from Base Address Registers in I/O or memory space (see section 4.4).

Note: Not all of the registers in the Local Configuration Register set are writable by EEPROM. If bit3 of the header is set, Zone1 configuration WORDs follow the header declaration. The format of configuration WORDs for the Local Configuration Registers in Zone1 are described in Table 9.

Bits	Description
15	0 = There are no more Configuration WORDs
	to follow in Zone1. Move to the next available
	zone or end EEPROM program if no more zones
	are enabled in the Header.
	1 = There is another Configuration WORD to
	follow for the Local Configuration Registers.
14:8	These seven bits define the byte-offset of the
l	Local configuration register to be programmed.
i	For example the byte-offset for LT2[23:16] is
	0x0E.
7:0	8-bit value of the register to be programmed

Table 9: Zone 1 data format

7.2.3 Zone2: Identification Registers

The Zone2 region of EEPROM contains the program value for Vendor ID and Subsystem Vendor ID. The format of Device Identification configuration WORDs are described in Table 10.

Bits	Description
15	0 = There are no more Zone2 (Identification)
	bytes to program. Move to the next available
	zone or end EEPROM program if no more zones
	are enabled in the Header.
	1 = There is another Zone2 (Identification) byte
	to follow.
14:8	0x00 = Vendor ID bits [7:0].
	0x01 = Vendor ID bits [15:8].
	0x02 = Subsystem Vendor ID [7:0].
	0x03 = Subsystem Vendor ID [15:8].
	0x03 to $0x7F$ = Reserved.
7:0	8-bit value of the register to be programmed

Table 10: Zone 2 data format

7.2.4 Zone3: PCI Configuration Registers

The Zone3 region of EEPROM contains any changes required to the PCI Configuration registers (with the exception of Vendor ID and Subsystem Vendor ID which are programmed in Zone2). This zone consists of a function header WORD, and one or more configuration WORDs for that function. The function header is described in Table 11.

D:4a	Description
Bits	Description
15	0 = End of Zone 3.
	1 = Define this function header.
14:3	Reserved. Write zeros.
2:0	Function number for the following configuration WORD(s).
	000 = Function0
	Other values = Reserved.

Table 11: Zone 3 data format (Function Header)

The subsequent WORDs for each function contain the address offset and a byte of programming data for the PCI Configuration Space belonging to the function number selected by the proceeding Function-Header. The format of configuration WORDs for the PCI Configuration Registers are described below.

Bits	Description
15	0 = This is the last configuration WORD in for the selected function in the Function-Header. 1 = There is another WORD to follow for this function.
14:8	These seven bits define the byte-offset of the PCI configuration register to be programmed. For example the byte-offset of the Interrupt Pin register is 0x3D. Offset values are tabulated in section 4.2.
7:0	8-bit value of the register to be programmed

Table 12: Zone 3 data format (data)

Table 13 shows which PCI Configuration registers are writable from the EEPROM for each function.

Offset	Bits	Description
0x02	7:0	Device ID bits 7 to 0.
0x03	7:0	Device ID bits 15 to 8.
0x06	3:0	Must be 0000.
0x06	4	Extended Capabilities.
0x06	7:5	Must be 000.
0x09	7:0	Class Code bits 7 to 0.
0x0A	7:0	Class Code bits 15 to 8.
0x0B	7:0	Class Code bits 23 to 16.
0x2E	7:0	Subsystem ID bits 7 to 0.
0x2F	7:0	Subsystem ID bits 15 to 8.
0x3D	7:0	Interrupt pin.
0x42	7:0	Power Management Capabilities
		bits 7 to 0.
0x43	7:0	Power Management Capabilities
		bits 15 to 8.

Table 13: EEPROM-writable PCI configuration registers

7.2.5 Zone4: Function Access

Zone 4 allows a device on the local bus (or the parallel port) to be configured, prior to PCI access. This can be useful for patching designs to work with generic drivers, enabling interrupts, etc. Each 8-bit (function) access is equivalent to accessing the function through I/O bars 0 and 1, with the exception that a function read access does not return any data (discarded). Each entry in zone 4 comprises 2 16 bit words. The format is as shown in Table 14

1st WORD of FUNCTION ACCESS PAIR

Word	Bits	Description			
	15	1 - another WORD to follow			
	14:12	BAR number to access			
		000 for BAR 0			
		001 for BAR 1			
		others reserved			
	11	0 : Read access (data discarded)			
		1 : Write access			
	10:8	Reserved write 0 s			
	7:0	I/O address to access			
		This is the location (I/O offset from			
		the relevant Base Address) that			
		needs to be written/read.			

2nd WORD of FUNCTION ACCESS PAIR

Word	Bits	Description			
	15	1 another function access			
		WORD pair to follow.			
		0 no more function access			
		pairs. End EEPROM program.			
	14:8	Reserved write 0 s			
	7:0	Data to be written to location.			
		Field unused for function access			
		READS.			

OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
V_{DD}	DC supply voltage	-0.3	7.0	٧
V _{IN}	DC input voltage	-0.3	$V_{DD} + 0.3$	٧
I _{IN}	DC input current		+/- 10	mA
T _{STG}	Storage temperature	-40	125	°C

Table 14: Absolute maximum ratings

Symbol	Parameter	Min	Max	Units
V_{DD}	DC supply voltage	4.5	5.5	V
Tc	Temperature	0	70	°C

Table 15: Recommended operating conditions

DC ELECTRICAL CHARACTERISTICS

9.1 Non-PCI I/O Buffers

Symbol	Parameter	Condition	Min	Max	Units
V_{DD}	Supply voltage	Commercial	4.75	5.25	V
V_{IH}	Input high voltage	TTL Interface 1	2.0		V
		TTL Schmitt trig	2.0		
$V_{\rm IL}$	Input low voltage	TTL Interface 1		8.0	V
12		TTL Schmitt trig		0.8	
C_{IL}	Cap of input buffers			5.0	pF
CoL	Cap of output buffers			10.0	pF
I _{IH}	Input high leakage current	$V_{in} = V_{DD}$	-10	10	μΑ
I _{IL}	Input low leakage current	V _{in} = V _{SS}	-10	10	μΑ
Voh	Output high voltage	Ι _{ΟΗ} = 1 μΑ	V _{DD} 0.05		V
Voh	Output high voltage	I _{OH} = 4 mA ²	2.4		V
V_{OL}	Output low voltage	I _{OL} = 1 μA		0.05	V
V _{OL}	Output low voltage	I _{OL} = 4 mA ²		0.4	V
loz	3-state output leakage current		-10	10	μΑ

Symbol	Parameter	Typical	Max	Units
lcc	Operating supply current in normal mode	TBD	TBD	mA
	Operating supply current in Power-down mode	TBD		IIIA

Table 16: Characteristics of non-PCI I/O buffers

Note 1:

All input buffers are TTL with the exception of PCI buffers I_{OH} and I_{OL} are 12 mA for PD/LBDB[7:0] and other Parallel Port Outputs. They are 4 mA for all other non-PCI outputs Note 2:

9.2 PCI I/O Buffers

Symbol	Parameter	Condition	Min	Max	Unit
DC Specific	cations				
Vcc	Supply voltage		4.75	5.25	V
VIL	Input low voltage		-0.5	0.8	V
V_{IH}	Input high voltage		2.0	V _{CC} + 0.5	V
IιL	Input low leakage current	$V_{IN} = 0.5V$		-70	μΑ
I _{IH}	Input high leakage current	$V_{IN} = 2.7V$		70	μΑ
Vol	Output low voltage	I _{OUT} = -2 mA		0.55	V
Voh	Output low voltage	I _{OUT} = 3 mA, 6mA	2.4		V
Cin	Input pin capacitance			10	pF
Cclk	CLK pin capacitance		5	12	pF
CIDSEL	IDSEL pin capacitance			8	pF
L_{PIN}	Pin inductance			10	nΗ
AC Specific	cations				
	Switching current	0 < V _{OUT} □ 1.4	-44		
I _{OH(AC)}	high	1.4 < V _{OUT} □ 2.4	-44 (V _{OUT} - 1.4)/0.024		mA
		3.1 < V _{OUT} □ V _{CC}		Eq. A	
	(Test point)	V _{OUT} = 3.1		-142	
	Switching current	V _{OUT} □ 2.2	95		
I _{OL(AC)}	low	2.2 > V _{OUT} > 0.55	V _{OUT} / 0.023		mA
		$0.71 > V_{OUT} > 0$		Eq. B	
	(Test point)	$V_{OUT} = 0.71$		206	
I _{CL}	Low clamp current	-5 < V _{IN} < -1	-25 + (V _{IN} +1)/ 0.015		mA
IHL	High clamp current	V _{CC} +4 < V _{IN} < V _{CC} +1	25+ (V _{IN} -V _{CC} -1)/ 0.015		mA
Slew _R	Output rise slew rate	0.4V to 2.4V	1	5	V/nS
Slew _F	Output fall slew rate	2.4V to 0.4V	1	5	V/nS

Table 17: Characteristics of PCI I/O buffers

 $\begin{array}{lll} \text{Eq. A:} & I_{\text{OH}} = 11.9 \ \text{^*} \ (V_{\text{OUT}} - 5.25) \ \text{^*} \ (V_{\text{OUT}} + 2.45) & \text{for } 3.1 < V_{\text{OUT}} \ \square \ V_{\text{CC}} \\ \text{Eq. B:} & I_{\text{OL}} = 78.5 \ \text{^*} \ V_{\text{OUT}} \ \text{^*} \ (4.4 - V_{\text{OUT}}) & \text{for } 0.71 > V_{\text{OUT}} > 0 \end{array}$

10 AC ELECTRICAL CHARACTERISTICS

10.1 PCI Bus

The timings for PCI pins comply with PCI Specification for the 5.0 Volt signalling environment.

10.2 Local Bus

By default, the Local bus control signals change state in the cycle immediately following the reference cycle, with offsets to provide setup and hold times for common peripherals in Intel mode. The tables below show these default values; however each of these can be increased or decreased by an number of PCI clock cycles by adjusting the parameters in registers LT1 and LT2.

Symbol	Parameter	Min	Max	Units
tref	IRDY# falling to reference LBCLK	Nominally	2 PCI clock of	cycles
t _{za}	Reference LBCLK to Address Valid	TBD	TBD	ns
t _{ard}	Address Valid to LBRD# falling	TBD	TBD	ns
t _{zrcs1}	Reference LBCLK to LBCS# falling	TBD	TBD	ns
t _{zrcs2}	Reference LBCLK to LBCS# rising	TBD	TBD	ns
t _{csrd}	LBCS# falling to LBRD# falling	TBD	TBD	ns
trdcs	LBRD# rising to LBCS# rising	TBD	TBD	ns
t _{zrd1}	Reference LBCLK to LBRD# falling	TBD	TBD	ns
t _{zrd2}	Reference LBCLK to LBRD# rising	TBD	TBD	ns
tdrd	Data bus floating to LBRD# falling	TBD	TBD	ns
t _{zd1}	Reference LBCLK to data bus floating at the start of the read	TBD	TBD	ns
	transaction			
t _{zd2}	Reference LBCLK to data bus driven by OX9162 at the end of the read	TBD	TBD	ns
	transaction			
t_{sd}	Data bus valid to LBRD# rising	TBD	TBD	ns
t_{hd}	Data bus valid after LBRD# rising	TBD	TBD	ns

Table 18: Read operation from Intel-type Local Bus

Symbol	Parameter	Min	Max	Units
t_{ref}	IRDY# falling to reference LBCLK	Nominally 2 PCI clock cycles		
t _{za}	Reference LBCLK to Address Valid	TBD	TBD	ns
t _{awr}	Address Valid to LBWR# falling	TBD	TBD	ns
t _{zwcs1}	Reference LBCLK to LBCS# falling	TBD	TBD	ns
t _{zwcs2}	Reference LBCLK to LBCS# rising	TBD	TBD	ns
tcswr	LBCS# falling to LBWR# falling	TBD	TBD	ns
t _{wrcs}	LBWR# rising to LBCS# rising	TBD	TBD	ns
t _{zwr1}	Reference LBCLK to LBWR# falling	TBD	TBD	ns
t _{zwr2}	Reference LBCLK to LBWR# rising	TBD	TBD	ns
t _{zdv}	Reference LBCLK to data bus valid	TBD	TBD	ns
t _{zdf}	Reference LBCLK to data bus high-impedance	TBD	TBD	ns
t_{wrdi}	LBWR# rising to data bus invalid	TBD	TBD	ns

Table 19: Write operation to Intel-type Local Bus

Symbol	Parameter	Min	Max	Units
t _{ref}	IRDY# falling to reference LBCLK	Nominally 2 PCI clock cycles		
t _{za}	Reference LBCLK to Address Valid	TBD	TBD	ns
t _{ads}	Address Valid to LBDS# falling	TBD	TBD	ns
t _{zrds1}	Reference LBCLK to LBDS# falling	TBD	TBD	ns
t _{zrds2}	Reference LBCLK to LBDS# rising	TBD	TBD	ns
Vt _{drd}	Data bus floating to LBDS# falling	TBD	TBD	ns
t _{zd1}	Reference LBCLK to data bus floating at the start of the read transaction	TBD	TBD	ns
t _{zd2}	Reference LBCLK to data bus driven by OX9162 at the end of the read transaction	TBD	TBD	ns
t _{sd}	Data bus valid to LBDS# rising	TBD	TBD	ns
thd	Data bus valid after LBDS# rising	TBD	TBD	ns

Table 20: Read operation from Motorola-type Local Bus

Symbol	Parameter	Min	Max	Units
t _{ref}	IRDY# falling to reference LBCLK	Nominally 2 PCI clock cycles		
t _{za}	Reference LBCLK to Address Valid	TBD	TBD	ns
t _{ads}	Address Valid to LBDS# falling	TBD	TBD	ns
t _{zw1}	Reference LBCLK to LBRDWR# falling	TBD	TBD	ns
t _{zw2}	Reference LBCLK to LBRDWR# rising	TBD	TBD	ns
t _{wds}	LBRDWR# falling to LBDS# falling	TBD	TBD	ns
t _{dsw}	LBDS# rising to LBRDWR# rising	TBD	TBD	ns
t _{zwds1}	Reference LBCLK to LBDS# falling	TBD	TBD	ns
t _{zwds2}	Reference LBCLK to LBDS# rising	TBD	TBD	ns
t_{zdv}	Reference LBCLK to data bus valid	TBD	TBD	ns
t _{zdf}	Reference LBCLK to data bus high-impedance	TBD	TBD	ns
t _{dsdi}	LBDS# rising to data bus invalid	TBD	TBD	ns

Table 21: Write operation to Motorola-type Local Bus

11 Timing Waveforms




Figure 1: PCI Read transaction from Local Configuration registers




Figure 2: PCI Write transaction to Local Configuration Registers




Figure 3: PCI Read Transaction from Intel-type Local Bus




Figure 4: PCI Write Transaction to Intel-type Local Bus




Figure 5: PCI Read Transaction from Motorola-type Local Bus




Figure 6: PCI Write Transaction to Motorola-type Local Bus

12 ERRATA 1 IMMEDIATE POWER DOWN FILTERING

The OX9162 does not support the IMMEDIATE mode in Power Down Filtering. If this mode is asserted, then a Power Down Request is issued immediately, regardless of any other settings.

To take advantage of the Power Down mode, place the filter into another mode. Power Down requests will be invoked via the selected MIO pins, providing the options for these pins have been selected correctly. The Power Down will occur after the user specified power down filter time.

NOTES

This page has been intentionally left blank

CONTACT DETAILS

Oxford Semiconductor Ltd.

69 Milton Park Abingdon Oxfordshire OX14 4RX United Kingdom

 Telephone:
 +44 (0)1235 824900

 Fax:
 +44 (0)1235 821141

 Sales e-mail:
 sales@oxsemi.com

 Tech support e-mail:
 support@oxsemi.com

 Web site:
 http://www.oxsemi.com

DISCLAIMER

Oxford Semiconductor believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by Oxford Semiconductor for its use, nor for infringement of patents or other rights of third parties. No part of this publication may be reproduced, or transmitted in any form or by any means without the prior consent of Oxford Semiconductor Ltd. Oxford Semiconductor's terms and conditions of sale apply at all times.