

# Integrated Circuit Databook



**PLESSEY**  
SEMICONDUCTORS



# **digital integrated circuits**

**This publication is issued to provide outline information only and (unless specifically agreed to the contrary by the Company in writing) is not to form part of any order or contract or be regarded as a representation relating to the products or services concerned. We reserve the right to alter without notice the specification, design, price or conditions of supply of any product or service.**

# contents

	Page
<b>Product Index</b>	5 – 7
<b>Technical Data</b>	
ECL 10000	11 – 27
ECL III	28 – 74
Sub-nanosecond logic	75
SP8000 series high speed dividers	79 – 196
ECL II	197 – 204
<b>Package Outlines</b>	207 – 212
<b>Ordering Information</b>	215
<b>Plessey Semiconductors World-Wide</b>	
Sales Representatives	218
Sales offices	219
Agents	220
Distributors	221



# product index

## DEVICE TYPE

---

### ECL 10 K LOGIC CIRCUITS

SP10,000 series

11 – 27

---

### ECLIII LOGIC CIRCUITS

SP1648	Voltage controlled oscillator	29
SP1650	Dual A/D comparator, Hi-Z	35
SP1651	Dual A/D comparator, Lo-Z	35
SP1658	Voltage controlled multivibrator	37
SP1660	Dual 4-I/P OR/NOR gate Hi-Z	41
SP1661	Dual 4-I/P OR/NOR gate Lo-Z	41
SP1662	Quad 2-I/P NOR gate Hi-Z	45
SP1663	Quad 2-I/P NOR gate Lo-Z	45
SP1664	Quad 2-I/P OR gate Hi-Z	47
SP1665	Quad 2-I/P OR gate Lo-Z	47
SP1666	Dual clocked R-S Flip-Flop Hi-Z	49
SP1667	Dual clocked R-S Flip-Flop Lo-Z	49
SP1668	Dual clock latch Hi-Z	53
SP1669	Dual clock latch Lo-Z	53
SP1670	Master-slave D Flip-Flop Hi-Z	57
SP1671	Master-slave D Flip-Flop Lo-Z	57
SP1672	Triple 2-I/P exclusive OR gate Hi-Z	63
SP1673	Triple 2-I/P exclusive OR gate Lo-Z	63
SP1674	Triple 2-I/P exclusive NOR gate Hi-Z	65
SP1675	Triple 2-I/P exclusive NOR gate Lo-Z	65
SP1690	UHF prescaler type D Flip-Flop	67
SP1692	Quad line receiver	73

---

### SUB-NANOSECOND LOGIC

SP 16 F60	Dual 4-I/P OR/NOR Gate	75
-----------	------------------------	----

---

### SP8000 SERIES HIGH SPEED DIVIDERS

#### Prescalers

SP8600A, B&M	250MHz $\div$ 4	79
SP8601A, B&M	150MHz $\div$ 4	83
SP8602A, B&M	500MHz $\div$ 2	87

**SP8000 SERIES HIGH SPEED DIVIDERS continued . . .**

**Prescalers**

SP8603A, B&M	400MHz ÷ 2	87
SP8604A, B&M	300MHz ÷ 2	87
SP8607A, B&M	600MHz ÷ 2	91
SP8613B&M	700MHz ÷ 4	93
SP8614B&M	800MHz ÷ 4	93
SP8615B&M	900MHz ÷ 4	93
SP8616B	1 GHz ÷ 4	93
SP8617B	1.3GHz ÷ 4	97
SP8619B	1.5GHz ÷ 4	97
SP8620A, B&M	400MHz ÷ 5	101
SP8621A, B&M	300MHz ÷ 5	101
SP8622A, B&M	200MHz ÷ 5	101
SP8630A, B&M	600MHz ÷ 10	103
SP8631A, B&M	500MHz ÷ 10	103
SP8632A, B&M	400MHz ÷ 10	103
SP8634B	700MHz ÷ 10 (BCD O/P)	107
SP8635B	600MHz ÷ 10 (BCD O/P)	107
SP8636B	500MHz ÷ 10 (BCD O/P)	107
SP8637B	400MHz ÷ 10 (BCD O/P)	107
SP8650A, B&M	600MHz ÷ 16	115
SP8651A, B&M	500MHz ÷ 16	115
SP8652A, B&M	400MHz ÷ 16	115
SP8655A, B&M	200MHz ÷ 32 Low power (50mW)	119
SP8657A, B&M	200MHz ÷ 20 Low power (50mW)	119
SP8659A, B&M	200MHz ÷ 16 Low power (50mW)	119
SP8660A, B&M	200MHz ÷ 10 Low power (50mW)	121
SP8665B	1 GHz ÷ 10	123
SP8666B	1.1GHz ÷ 10	123
SP8667B	1.2GHz ÷ 10	123
SP8670A, B&M	600MHz ÷ 8	125
SP8671A, B&M	500MHz ÷ 8	125
SP8672A, B&M	400MHz ÷ 8	125
SP8675B&M	1 GHz ÷ 8	129
SP8676B&M	1.1GHz ÷ 8	129
SP8677B&M	1.2GHz ÷ 8	129
SP8735B	600MHz ÷ 8 with binary O/Ps	149
SP8736B	500MHz ÷ 8 with binary O/Ps	149
SP8750B&M	1 GHz ÷ 64	177
SP8751B&M	1.1GHz ÷ 64	177
SP8752B	1.2GHz ÷ 64	177
SP8770B	1 GHz ÷ 256	181
SP8771B	1.1GHz ÷ 256	181
SP8772B	1.2GHz ÷ 256	181

### Two-modulus Programmable Dividers

SP8640A, B&M	200MHz ÷ 10/11 (ECL O/P)	111
SP8641A, B&M	250MHz ÷ 10/11 (ECL O/P)	111
SP8642A, B&M	300MHz ÷ 10/11 (ECL O/P)	111
SP8643A, B&M	350MHz ÷ 10/11 (ECL O/P)	111
SP8646A, B&M	200MHz ÷ 10/11 (TTL O/P)	111
SP8647A, B&M	250MHz ÷ 10/11 (TTL O/P)	111
SP8685A, B&M	500MHz ÷ 10/11 (ECL)	131
SP8690A, B&M	200MHz ÷ 10/11 Low power TTL O/P (70mW) AC coupled I/P	133
SP8695A, B&M	200MHz ÷ 10/11 Low power TTL O/P (70mW) DC coupled I/P	137
SP8720A, B&M	300MHz ÷ 3/4	141
SP8725A, B&M	300MHz ÷ 3/4	145
SP8740A, B&M	300MHz ÷ 5/6 AC coupled I/P	153
SP8741A, B&M	300MHz ÷ 6/7 AC coupled I/P	157
SP8743B&M	500MHz ÷ 8/9 AC coupled I/P	161
SP8745A, B&M	300MHz ÷ 5/6 DC coupled I/P	165
SP8746A, B&M	300MHz ÷ 6/7 DC coupled I/P	169
SP8748B&M	300MHz ÷ 8/9 DC coupled I/P	173

---

### Modulus Extenders

SP8790A, B&M	LP ÷ 4 control for all programmable devices (40mW)	189
SP8794A, B&M	LP ÷ 8 control for all programmable devices (40mW)	193

---

SP8760B&M	General purpose synthesiser circuit	185
-----------	-------------------------------------	-----

---

### ECL II LOGIC CIRCUITS

SP1000/1200 series	197– 204
--------------------	----------

---



# **technical data**



# SP10,000 SERIES

## ECL 10,000

ECL 10,000 has an excellent speed-power product, has relatively low rise and fall times, and transmission-line capability. The combination of versatile logic functions and the 2.0ns propagation delay make ECL 10,000 a versatile family for data handling and processing systems.

Circuit design with ECL 10,000 is unusually

convenient. The differential amplifier input and emitter-follower output permit high fanout, the wired-OR option, and complementary outputs. ECL III is directly compatible with ECL 10,000 and can be used to extend the speed capability of the ECL 10,000 series.

The SP 10,000 series are a direct second source for the Motorola MC 10,000 and MCM 10,000 series.

### FUNCTIONS AND CHARACTERISTICS @ $V_{CC}=0$ , $V_{EE}=-5.2V$ , $T_A=+25^\circ C$


Function	Type	Propagation Delay ns typ.	Power Dissipation* mW typ/pkg
Quad 2-1/P NOR gate with strobe	SP10100	2.0	100
Quad OR/NOR gate	SP10101	2.0	100
Quad 2-1/P NOR gate	SP10102	2.0	100
Quad 2-1/P OR gate	SP10103	2.0	100
Quad 2-1/P AND gate	SP10104	2.7	140
Triple 2-3-2-1/P OR/NOR gate	SP10105	2.0	90
Triple 4-3-3-1/P NOR gate	SP10106	2.0	90
Triple 2-1/P exclusive OR/exclusive NOR	SP10107	2.5	110
Dual 4-5-1/P OR/NOR gate	SP10109	2.0	60
Dual 3-1/P 3-0/P OR gate	SP10110	2.4	160
Dual 3-1/P 3-0/P NOR gate	SP10111	2.4	160
Dual 3-1/P 3-0/P OR/NOR gate	SP10112	2.4	160
Quad exclusive OR gate	SP10113	2.5	175
Triple line receiver	SP10114	2.4	145
Quad line receiver	SP10115	2.0	110
Triple line receiver	SP10116	2.0	85
Dual 2-wide 2-3-1/P OR-AND/OR-AND			
Invert gate	SP10117	2.3	100
Dual 2-wide 3-1/P OR/AND gate	SP10118	2.3	100
4-wide 4-3-3-1/P OR/AND gate	SP10119	2.3	100
4-wide OR-AND/OR-AND Invert gate	SP10121	2.3	100
Quad TTL to ECL translator	SP10124	3.5	380
Quad ECL to TTL translator	SP10125	4.5	380
Bus driver	SP10128	12	700
Quad bus receiver	SP10129	10.0	750
Dual latch	SP10130	2.5	155
Dual type D master slave flip-flop	SP10131	f=160MHz	235
Multiplexer with latch	SP10134	3.0	225
Dual J-K master-slave flip-flop	SP10135	f=140MHz	280
Universal hexadecimal counter	SP10136	f=150MHz	625
Universal decade counter	SP10137	f=150MHz	625
Bi-quinary counter	SP10138	f=150MHz	370
64-bit random access memory	SP10140	t <sub>access</sub> =15ns (max)	420
Four-bit universal shift register	SP10141	f=200MHz	425
64-bit random access memory	SP10142	t <sub>access</sub> =10ns (max)	420
256-bit random access memory	SP10144	t <sub>access</sub> =30ns (max)	420
64-bit register file (RAM)	SP10145	t <sub>access</sub> =10ns (typ)	625
1024-bit random access memory	SP10146		
64-bit random access memory	SP10148	t <sub>access</sub> =15ns (max)	420
12-bit parity generator checker	SP10160	5.0	320
Binary to 1 out of 8 decoder (low)	SP10161	4.0	315
Binary to 1 out of 8 decoder (high)	SP10162	4.0	315
8-line multiplexer	SP10164	3.0	310
8-input priority encoder	SP10165	7.0	545
Dual binary to 1 out of 4 decoder (low)	SP10171	4.0	325
Dual binary to 1 out of 4 decoder (high)	SP10172	4.0	325
Quad 2-1/P multiplexer/latch	SP10173	2.5	275
Dual 4 to 1 multiplexer	SP10174	2.5	305
Quint latch	SP10175	3.5	400
Hex D master-slave flip-flop	SP10176	f=250MHz	460
Binary counter	SP10178	f=150MHz	370
Look-ahead carry block	SP10179	3.0 (C <sub>n</sub> ,P) 4.0 (G)	300
Dual high speed adder/subtractor	SP10180	4.5	360
4-bit arithmetic logic unit/function generator	SP10181	See logic diag.	600

\* Load power not included

TYPICAL TRANSFER CHARACTERISTICS OF ECL10100 FAMILY

Test conditions:  $T_A = +25\text{ C}$ ,  $V_{EE} = -5.2\text{V}$ ,  $50\Omega$  matched inputs and outputs.

PARAMETER	-30 C	+25 C	+85 C
$V_{IHmax}$	-0.890V	-0.810V	-0.700V
$V_{ILmin}$	-1.890V	-1.850V	-1.825V
$V_{IHAmin}$	-1.205V	-1.105V	-1.035V
$V_{ILAmax}$	-1.500V	-1.475V	-1.440V
$V_{OHmax}$	-0.890V	-0.810V	-0.700V
$V_{OLmin}$	-1.890V	-1.850V	-1.825V
$V_{OHmin}$	-1.060V	-0.960V	-0.890V
$V_{OLmax}$	-1.675V	-1.650V	-1.615V
$V_{OHAmin}$	-1.080V	-0.980V	-0.910V
$V_{OLAmax}$	-1.655V	-1.630V	-1.595V



**ABSOLUTE MAXIMUM RATINGS**

**A. Limits beyond which device life may be impaired:**

- Power supply voltage,  $V_{EE}$  ( $V_{CC} = 0$ ) -8V to 0V
- Base input voltage,  $V_{in}$  ( $V_{CC} = 0$ ) 0V to  $V_{EE}$
- Output source current,  $I_o$  :-
  - Continuous <50mA
  - Surge <100mA
- Storage temperature,  $T_{stg}$  -55 °C to 150 °C
- \*Junction operating temperature,  $T_j$  :-
  - Plastic package <150 °C
  - Ceramic package <165 °C

**B. Limits beyond which performance may be degraded:**

- Operating temperature range,  $T_A$  -30 °C to +85 °C
- DC fan-out <70
- Power supply regulation ±10%

\* $T_{case}$  must be <150 C


## LOGIC DIAGRAMS

Positive logic is used throughout.

Power supply connections:


$V_{CC1}$ —pin 1,  $V_{CC2}$ —pin 16,  $V_{EE}$ —pin 8,  
except where otherwise stated.

**SP10100**  
QUAD 2-INPUT NOR GATE  
WITH STROBE




$P_D = 25\text{mW typ/gate (No load)}$   
 $t_{pd} = 2.0\text{ns typ}$

**SP10101**  
QUAD OR/NOR GATE




$P_D = 25\text{mW typ/gate (No load)}$   
 $t_{pd} = 2.0\text{ns typ}$

**SP10102**  
QUAD 2-INPUT NOR GATE




$P_D = 25\text{mW typ/gate (No load)}$   
 $t_{pd} = 2.0\text{ns typ}$

**SP10103**  
QUAD 2-INPUT OR GATE




$P_D = 25\text{mW typ/gate (No load)}$   
 $t_{pd} = 2.0\text{ns typ}$

**SP10104**  
QUAD 2-INPUT AND GATE




$P_D = 35\text{mW typ/gate (No load)}$   
 $t_{pd} = 2.7\text{ns typ}$

**SP10105**  
TRIPLE 2-3-2 INPUT OR/NOR GATE




$P_D = 30\text{mW typ/gate (No load)}$   
 $t_{pd} = 2.0\text{ns typ}$

**SP10106  
TRIPLE 4-3-3 INPUT NOR GATE**




$P_D=30mW$  typ/gate (No load)  
 $t_{pd}=2.0ns$  typ

**SP10107  
TRIPLE 2-INPUT EXCLUSIVE OR/EXCLUSIVE NOR**




$P_D=110mW$  typ/pkg (No load)  
 $t_{pd}=2.5ns$  typ

**SP10109  
DUAL 4-5-INPUT OR/NOR GATE**



$P_D=30mW$  typ/gate (No load)  
 $t_{pd}=2.0ns$  typ


**SP10110  
DUAL 3-INPUT 3-OUTPUT OR GATE**



$V_{CC1}$  = pins 1 and 15  
 $V_{CC2}$  = pin 16  
 $V_{EE}$  = pin 8

$P_D=160mW$  typ/pkg (No load)  
 $t_{pd}=2.4ns$  typ


**SP10111  
DUAL 3-INPUT 3-OUTPUT NOR GATE**



$V_{CC1}$  = pins 1 and 15  
 $V_{CC2}$  = pin 16  
 $V_{EE}$  = pin 8


$P_D=160mW$  typ/pkg (No load)  
 $t_{pd}=2.4ns$  typ

**SP10112  
DUAL 3-INPUT 3 OUTPUT OR/NOR GATE**




$P_D=160mW$  typ/pkg (No load)  
 $t_{pd}=2.4ns$  typ

**SP10113**  
**QUAD EXCLUSIVE OR GATE**  
 TO BE ANNOUNCED




$P_D = 175\text{mW typ/pkg}$  (No load)  
 $t_{pd} = 2.5\text{ns typ}$

**SP10114**  
**TRIPLE LINE RECEIVER**  
 TO BE ANNOUNCED




$t_{pd} = 2.4\text{ns typ}$  (Single ended input)  
 $t_{pd} = 2.0\text{ns}$  (Differential input)  
 $P_D = 145\text{mW typ/pkg}$  (No load)

**SP10115**  
**QUAD LINE RECEIVER**




$P_D = 110\text{mW typ/pkg}$  (No load)  
 $t_{pd} = 2.0\text{ns typ}$

**SP10116**  
**TRIPLE LINE RECEIVER**  
 TO BE ANNOUNCED




$P_D = 85\text{mW typ/pkg}$  (No load)  
 $t_{pd} = 2.0\text{ns typ}$

**SP10117**  
**DUAL 2-WIDE 2-3-INPUT**  
**OR-AND/OR-AND-INVERT GATE**




$P_D = 100\text{mW typ/pkg}$  (No load)  
 $t_{pd} = 2.3\text{ns typ}$

**SP10118**  
**DUAL 2-WIDE 3-INPUT OR-AND GATE**




\*Collector dot  
 $P_D = 100\text{mW typ/pkg}$  (No load)  
 $t_{pd} = 2.3\text{ns typ}$

**SP10119**  
4-WIDE 4-3-3-3 INPUT  
OR-AND GATE




\*Collector dot  
 $P_D = 100\text{mW typ/pkg (No load)}$   
 $t_{pd} = 2.3\text{ns typ}$

**SP10121**  
4-WIDE  
OR-AND/OR-AND INVERT GATE



\*Collector dot  
 $P_D = 100\text{mW typ/pkg (No load)}$   
 $t_{pd} = 2.3\text{ns typ}$


**SP10124**  
QUAD TTL TO ECL TRANSLATOR



$V_{CC} (+5\text{V}) = \text{pin } 9$   
 $V_{EE} (-5.2\text{V}) = \text{pin } 8$   
 $\text{Gnd} = \text{pin } 16$

$P_D = 380\text{mW typ/pkg (No load)}$   
 $t_{pd} = 3.5\text{ns typ (50\% to } +1.5\text{ Vdc out)}$

**SP10125**  
QUAD ECL TO TTL TRANSLATOR




$V_{CC} (+5\text{V}) = \text{pin } 9$   
 $V_{EE} (-5.2\text{V}) = \text{pin } 8$   
 $\text{Gnd} = \text{pin } 16$

$P_D = 380\text{mW typ/pkg (No load)}$   
 $t_{pd} = 3.5\text{ns typ (50\% to } +1.5\text{ Vdc out)}$


**SP10128**  
BUS DRIVER

$V_{CC} = \text{pin } 14$   
 $\text{Gnd. } 1 = \text{pin } 16$   
 $\text{Gnd. } 2 = \text{pin } 1$   
 $\text{Gnd. } 3 = \text{pin } 9$   
 $V_{EE} = \text{pin } 8$



$P_D = 700\text{mW typ/pkg (no load)}$   
 $t_{pd} = 12\text{ns typ}$


**SP10129**  
QUAD BUS RECEIVER



$V_{CC} = \text{pin } 9$   
 $\text{Gnd} = 1 \text{ and } 16$   
 $V_{EE} = \text{pin } 8$

$P_D = 750\text{mW typ/pkg (No load)}$   
 $t_{pd} = 10\text{ns typ}$

**SP10130  
DUAL LATCH**




$P_D = 155\text{mW typ/pkg}$   
 $t_{pd} = 2.5\text{ns typ}$

**TRUTH TABLE**

D	C	CE	$Q_n + 1$
L	L	L	L
H	L	L	H
$\emptyset$	L	H	$Q_n$
$\emptyset$	H	L	$Q_n$
$\emptyset$	H	H	$Q_n$

$\emptyset$  = Don't Care

**SP10131  
DUAL TYPE D MASTER SLAVE  
FLIP-FLOP**



$P_D = 235\text{mW typ/pkg (No load)}$   
 $f = 160\text{MHz typ}$

**CLOCKED TRUTH TABLE**

C	D	$Q_n - 1$
L	$\emptyset$	$Q_n$
H	L	L
H	H	H

$\emptyset$  = Don't Care

$C = \overline{CE} + C_C$


A clock H is a clock transition from a low to a high state.

**R-S TRUTH TABLE**

R	S	$Q_n - 1$
L	L	$Q_n$
L	H	H
H	L	L
H	H	N.D.

**SP10134  
DUAL MULTIPLEXER WITH LATCH**

TO BE ANNOUNCED



$P_D = 225\text{mW typ/pkg (No load)}$   
 $t_{pd} = 3.0\text{ns typ}$

**TRUTH TABLE**


C	A0	D11	D12	$Q_n + 1$
L	L	L	$\emptyset$	L
L	L	H	$\emptyset$	H
L	H	$\emptyset$	L	L
L	H	$\emptyset$	H	H
H	$\emptyset$	$\emptyset$	$\emptyset$	$Q_n$

$\emptyset$  = Don't Care

$C = \overline{CE} + C_C$

**SP10135  
DUAL J-K MASTER-SLAVE  
FLIP-FLOP**

TO BE ANNOUNCED



$P_D = 280\text{mW typ/pkg (No load)}$   
 $f_{\text{log}} = 140\text{MHz typ}$

**R-S TRUTH TABLE**

R	S	$Q_{n+1}$
L	L	$Q_n$
L	H	H
H	L	L
H	H	N.D.


N.D. := Not Defined

**CLOCK J-K TRUTH TABLE\***

J	K	$Q_n : 1$
L	L	$Q_n$
H	L	L
L	H	H
H	H	$Q_n$

\*Output states change on positive transition of clock for J-K input condition present.

**SP10136  
UNIVERSAL HEXADECIMAL COUNTER**



$P_D = 425\text{mW typ/pkg}$   
 $f_{\text{shift}} = 200\text{MHz typ}$

**SEQUENTIAL TRUTH TABLE\***

INPUTS							OUTPUTS					
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q0	Q1	Q2	Q3	Carry Out
L	L	L	L	H	H	0	H	L	L	H	H	L
L	H	0	0	0	0	L	H	H	L	H	H	H
L	H	0	0	0	0	L	H	H	H	H	H	L
L	H	0	0	0	0	H	L	H	H	H	H	H
L	H	0	0	0	0	H	H	H	H	H	H	H
H	H	0	0	0	0	0	H	H	H	H	H	H
H	L	H	H	L	L	0	H	H	H	L	L	L
H	L	0	0	0	0	L	H	L	H	L	L	H
H	L	0	0	0	0	L	H	H	L	L	L	L
H	L	0	0	0	0	L	H	H	H	H	H	H

0 = Don't care.


\*Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.

\*\*A clock H is defined as a clock input transition from a low to a high logic level.

**FUNCTION SELECT TABLE**

S1	S2	Operating Mode
L	L	Preset (Program)
L	H	Increment (Count Up)
H	L	Decrement (Count Down)
H	H	Hold (Stop Count)

**SP10137  
UNIVERSAL DECADE COUNTER**



$P_D = 625\text{mW typ/pkg (No load)}$   
 $f_{\text{count}} = 150\text{MHz typ}$

**FUNCTION SELECT TABLE**

S1	S2	Operating Mode
L	L	Preset (Program)
L	H	Increment (Count Up)
H	L	Decrement (Count Down)
H	H	Hold (Stop Count)

**SEQUENTIAL TRUTH TABLE\***

INPUTS								OUTPUTS				
S1	S2	D0	D1	D2	D3	Carry/Clock		Q0	Q1	Q2	Q3	Carry Out
						In	**					
L	L	H	H	H	L	0	H	H	H	H	L	H
L	H	0	0	0	0	L	H	L	L	L	H	H
L	H	0	0	0	0	L	H	H	L	L	H	L
L	H	0	0	0	0	L	H	L	L	L	L	H
L	H	0	0	0	0	H	H	H	L	L	L	H
L	H	0	0	0	0	H	H	H	L	L	L	H
H	H	0	0	0	0	0	H	H	L	L	L	H
H	L	H	H	L	L	0	H	H	H	L	L	H
H	L	0	0	0	0	L	H	L	H	L	L	H
H	L	0	0	0	0	L	H	H	L	L	L	H


0 = Don't care.

\* Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.

\*\*A clock H is defined as a clock input transition from a low to a high logic level.

**SP10138  
BI-QUINARY COUNTER**

TO BE ANNOUNCED



$P_D = 370\text{ mW typ/pkg (no load)}$   
 $f_{\text{log}} = 150\text{ MHz typ}$

**COUNTER TRUTH TABLES**

**BI-QUINARY**

COUNT	Q1	Q2	Q3	Q0
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	L	L	L	H
6	H	L	L	H
7	L	H	L	H
8	H	H	L	H
9	L	L	H	H

(Clock connected to C2  
and Q3 connected to C1)


**BCD**

COUNT	Q0	Q1	Q2	Q3
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

(Clock connected to C1  
and Q0 connected to C2)

SP10140 (90Ω)  
 SP10142 (50Ω)  
 SP10148 (50Ω)  
**64-BIT RANDOM MEMORY**

TO BE ANNOUNCED



$P_D = 420 \text{ mW typ /pkg}$   
 $t_{\text{access}} = 15\text{ns (max) SP10140, SP10148}$   
 $= 10\text{ns (max) SP10142}$


**TRUTH TABLE**

MODE	INPUT			OUTPUT
	CE	WE	D <sub>in</sub>	
Write "0"	L	L	L	L
Write "1"	L	L	H	L
Read	L	H	ø	Q
Disabled	H	ø	ø	L

ø = Don't Care

**SP10141**  
**FOUR-BIT UNIVERSAL SHIFT REGISTER**

TO BE ANNOUNCED



$P_D = 425\text{mW typ/pkg}$   
 $f_{\text{shift}} = 200\text{MHz typ}$


**TRUTH TABLE**

S1	S2	OPERATING MODE	OUTPUTS			
			Q0 <sub>n+1</sub>	Q1 <sub>n+1</sub>	Q2 <sub>n+1</sub>	Q3 <sub>n-1</sub>
L	L	Parallel Entry	D0	D1	D2	D3
L	H	Shift Right*	Q1 <sub>n</sub>	Q2 <sub>n</sub>	Q3 <sub>n</sub>	DR
H	L	Shift Left*	DL	Q0 <sub>n</sub>	Q1 <sub>n</sub>	Q2 <sub>n</sub>
H	H	Stop Shift	Q0 <sub>n</sub>	Q1 <sub>n</sub>	Q2 <sub>n</sub>	Q3 <sub>n</sub>

\*Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).

**SP10144**  
**256-BIT RANDOM**  
**ACCESS MEMORY**  
 TO BE ANNOUNCED

$t_{access} = 30ns$  (max) (Address inputs)



**TRUTH TABLE**


MODE	INPUT			OUTPUT
	CE	WE	D <sub>in</sub>	D <sub>out</sub>
Write "0"	L	L	L	L
Write "1"	L	L	H	L
Read	L	H	o	Q
Disabled	H	o	o	L

o = Don't Care

**SP10145**  
**64-BIT REGISTER FILE**  
**(RAM)**  
 TO BE ANNOUNCED

TO BE ANNOUNCED

V<sub>CC</sub> = pin 16  
 V<sub>EE</sub> = pin 8



P<sub>D</sub> = 625 mW typ. pkg. (no load)  
 $t_{access} = 10ns$  typ


**TRUTH TABLE**

MODE	INPUT			OUTPUT
	CE	WE	D	Q
Write "0"	L	L	L	L
Write "1"	L	L	H	L
Read	L	H	∅	Q
Disabled	H	∅	∅	L


∅ = Don't Care.

**SP10146**  
**1024 BIT RANDOM**  
**ACCESS MEMORY**  
 TO BE ANNOUNCED

V<sub>CC</sub> = pin 16  
 V<sub>EE</sub> = pin 8




**SP10160**  
**12-BIT PARITY GENERATOR CHECKER**  
 TO BE ANNOUNCED



$P_D=320\text{mW typ/pkg (No load)}$   
 $t_{pd}=5.0\text{ns typ}$

INPUT	OUTPUT
Sum of High Level Inputs	Pin 2
Even	Low
Odd	High

**SP10161**  
**BINARY TO 1 OUT OF 8 DECODER**  
 (LOW)




$P_D=315\text{mW typ/pkg (No load)}$   
 $t_{pd}=4.0\text{ns typ}$

**TRUTH TABLE**

ENABLE INPUTS		INPUTS			OUTPUTS							
$\bar{E}T$	$\bar{E}0$	C	B	A	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
L	L	L	L	L	L	H	H	H	H	H	H	H
L	L	L	L	H	H	L	H	H	H	H	H	H
L	L	L	H	L	H	H	L	H	H	H	H	H
L	L	L	H	H	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	L	H	H	H
L	L	H	L	H	H	H	H	H	H	L	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L
H	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	H	H	H	H	H	H	H	H
$\emptyset$	H	$\emptyset$	$\emptyset$	$\emptyset$	H	H	H	H	H	H	H	H

$\emptyset$ =Don't Care

**SP10162**  
**BINARY TO 1 OUT OF 8 DECODER**  
 (HIGH)




$P_D=315\text{mW typ/pkg (No load)}$   
 $t_{pd}=4.0\text{ns typ}$

**TRUTH TABLE**

INPUTS		OUTPUTS										
$\bar{E}0$	$\bar{E}T$	C	B	A	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
L	L	L	L	L	L	H	L	L	L	L	L	L
L	L	L	L	H	L	H	L	L	L	L	L	L
L	L	L	H	L	L	L	H	L	L	L	L	L
L	L	L	H	H	L	L	L	H	L	L	L	L
L	L	H	L	L	L	L	L	L	H	L	L	L
L	L	H	L	H	L	L	L	L	L	L	H	L
L	L	H	H	L	L	L	L	L	L	L	L	H
L	L	H	H	H	L	L	L	L	L	L	L	H
H	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	L	L	L	L	L	L	L	L
$\emptyset$	H	$\emptyset$	$\emptyset$	$\emptyset$	L	L	L	L	L	L	L	L

$\emptyset$ =Don't Care

**SP10164**  
**8-LINE MULTIPLEXER**




$P_D = 310\text{mW typ/pkg (No load)}$   
 $t_{pd} = 3.0\text{ns typ}$

**TRUTH TABLE**

ENABLE	ADDRESS INPUTS			Z
	C	B	A	
L	L	L	L	X0
L	L	L	H	X1
L	L	H	L	X2
L	L	H	H	X3
L	H	L	L	X4
L	H	L	H	X5
L	H	H	L	X6
L	H	H	H	X7
H	ø	ø	ø	L

ø = Don't Care

**SP10165**  
**8-INPUT PRIORITY ENCODER**  
TO BE ANNOUNCED



$P_D = 545\text{mW typ/pkg}$   
 $t_{pd} = 7.0\text{ns typ (Data to output)}$


**TRUTH TABLE**

D0	DATA INPUTS							OUTPUTS			
	D1	D2	D3	D4	D5	D6	D7	Q3	Q2	Q1	Q0
H	ø	ø	ø	ø	ø	ø	ø	H	L	L	L
L	H	ø	ø	ø	ø	ø	ø	H	L	L	H
L	L	H	ø	ø	ø	ø	ø	H	L	H	L
L	L	L	H	ø	ø	ø	ø	H	L	H	H
L	L	L	L	H	ø	ø	ø	H	H	L	L
L	L	L	L	L	H	ø	ø	H	H	L	H
L	L	L	L	L	L	H	ø	H	H	H	L
L	L	L	L	L	L	L	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L

ø = Don't Care

**SP10171  
DUAL BINARY TO 1 OUT OF 4 DECODER  
(LOW)**

P<sub>D</sub>=325mW typ/pkg (No load)  
t<sub>pd</sub>=4.0ns typ




**TRUTH TABLE**

ENABLE INPUTS			INPUTS		OUTPUTS							
$\bar{E}$	$\bar{E}0$	$\bar{E}1$	A	B	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	L	L	L	L	L	H	H	H	L	H	H	H
L	L	L	L	H	H	L	H	H	H	L	H	H
L	L	L	H	L	H	H	L	H	H	H	L	H
L	L	L	H	H	H	H	H	L	H	H	L	H
L	L	H	L	L	H	H	H	H	L	H	H	H
L	H	L	L	L	L	H	H	H	H	H	H	H
H	ø	ø	ø	ø	H	H	H	H	H	H	H	H

ø = Don't Care

**SP10172  
DUAL BINARY TO 1 OUT OF 4 DECODER  
(HIGH)**

P<sub>D</sub>=325mW typ/pkg (No load)  
t<sub>pd</sub>=4.0ns typ




**TRUTH TABLE**

$\bar{E}$	$\bar{E}1$	$\bar{E}0$	A	B	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	H	H	L	L	H	L	L	L	H	L	L	L
L	H	H	L	H	L	H	L	L	L	H	L	L
L	H	H	H	L	L	L	H	L	L	L	H	L
L	H	H	H	H	L	L	L	H	L	L	L	H
L	L	H	L	L	L	L	L	L	H	L	L	L
L	H	L	L	L	H	L	L	L	L	L	L	L
H	ø	ø	ø	ø	L	L	L	L	L	L	L	L

ø = Don't Care

**SP10173**  
**QUAD 2-INPUT MULTIPLEXER/LATCH**  
 TO BE ANNOUNCED




$P_D=275mW$  typ/pkg (No load)  
 $t_{pd}=2.5ns$  typ

**TRUTH TABLE**

SELECT	CLOCK	$Q0_n+1$
H	L	D00
L	L	D01
$\emptyset$	H	$Q0_n$

$\emptyset$ =Don't Care

**SP10174**  
**DUAL 4 TO 1 MULTIPLEXER**  
 TO BE ANNOUNCED




$P_D=155mW$  typ/pkg  
 $t_{pd}=2.5ns$  typ

**TRUTH TABLE**

ENABLE	ADDRESS INPUTS		OUTPUTS	
$\bar{E}$	B	A	Z	W
H	$\emptyset$	$\emptyset$	L	L
L	L	L	X0	Y0
L	L	H	X1	Y1
L	H	L	X2	Y2
L	H	H	X3	Y3

$\emptyset$ =Don't Care

**SP10175**  
**QUINT LATCH**  
 TO BE ANNOUNCED



$P_D=400mW$  typ/pkg (No load)  
 $t_{pd}=2.5ns$  typ


**TRUTH TABLE**

D	C0	C1	Reset	$Q_n-1$
L	L	L	L	L
H	L	L	L	H
$\emptyset$	H	$\emptyset$	L	$Q_n$
$\emptyset$	$\emptyset$	H	L	$Q_n$
$\emptyset$	H	$\emptyset$	H	L
$\emptyset$	$\emptyset$	H	H	L

$\emptyset$ =Don't Care

**SP10176**  
**HEX D MASTER-SLAVE FLIP-FLOP**

TO BE ANNOUNCED



$P_D = 460\text{mW typ/pkg (No load)}$   
 $f_{\text{log}} = 150\text{MHz}$

**CLOCKED TRUTH TABLE**

C	D	$Q_{n+1}$
L	o	$Q_n$
H*	L	L
H*	H	H

o Don't Care

\*A clock H is a clock transition from a low to a high state.

**TRUTH TABLE**


INPUTS						OUTPUTS				
R	S0	S1	S2	S3	C1	C2	Q0	Q1	Q2	Q3
H	L	L	L	L	∅	∅	L	L	L	L
L	H	H	H	H	∅	∅	H	H	H	H
L	L	L	L	L	H	∅	No count			
L	L	L	L	L	∅	H	No count			
L	L	L	L	L	.	.	L	L	L	L
L	L	L	L	L	.	.	H	L	L	L
L	L	L	L	L	.	.	L	H	L	L
L	L	L	L	L	.	.	L	L	H	L
L	L	L	L	L	.	.	H	L	H	L
L	L	L	L	L	.	.	L	H	H	L
L	L	L	L	L	.	.	H	H	H	L
L	L	L	L	L	.	.	L	L	L	H
L	L	L	L	L	.	.	H	L	L	H
L	L	L	L	L	.	.	L	H	L	H
L	L	L	L	L	.	.	H	H	L	H
L	L	L	L	L	.	.	L	L	H	H
L	L	L	L	L	.	.	H	L	H	H
L	L	L	L	L	.	.	L	H	H	H
L	L	L	L	L	.	.	H	H	H	H

∅ Don't Care

Clock transition from  $V_{IL}$  to  $V_{IH}$  may be applied to C1 or C2 or both for same effect.


**SP10178**  
**BINARY COUNTER**

TO BE ANNOUNCED




$P_D = 370\text{ mW typ/pkg (no load)}$   
 $f_{\text{log}} = 150\text{ MHz typ}$

**SP10179**  
**LOOK-AHEAD CARRY BLOCK**  
 TO BE ANNOUNCED



$P_D = 300\text{mW typ/pkg}$   
 $t_{pd} = 3.0\text{ns typ (Carry, Propagate)}$   
 $4.0\text{ns typ (Generate)}$

**SP10180**  
**DUAL HIGH SPEED ADDER/SUBTRACTOR**  
 TO BE ANNOUNCED




**FUNCTION SELECT TABLE**

Sel <sub>A</sub>	Sel <sub>B</sub>	Function
H	H	S=A plus B
H	L	S=A minus B
L	H	S=B minus A
L	L	S=0 minus A minus B

$P_D = 360\text{mW typ/pkg}$   
 $t_{pd} \text{ (typ) :}$   
 $C_{in} \text{ to } C_{out} = 2.2\text{ns}$   
 $A0 \text{ to } S0 = 4.5\text{ns}$   
 $A0 \text{ to } C_{out} = 4.5\text{ns}$

**SP10181**  
**4-BIT ARITHMETIC LOGIC**  
**UNIT/FUNCTION GENERATOR**

TO BE ANNOUNCED



$P_D = 600\text{mW typ/pkg (No load)}$   
 $t_{pd} \text{ (typ) : } A1 \text{ to } F = 6.5\text{ns}$   
 $C_n \text{ to } C_n \text{ } 4 = 3.1\text{ns}$   
 $A1 \text{ to } P_G = 0.5\text{ns}$   
 $A1 \text{ to } G_G = 4.5\text{ns}$   
 $A1 \text{ to } C_n \text{ } 4 = 5.0\text{ns}$

$V_{cc1} = \text{pin } 1$   
 $V_{cc2} = \text{pin } 24$   
 $V_{EE} = \text{pin } 12$

## **IMPORTANT!**

### **ECLIII Temperature Range**

Since the SP1600 series datasheets were prepared, the operating temperature range of all these ECLIII products has been updated to  $-30^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , and not  $0^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  as stated in the individual datasheets.

**SP1648B**  
**VOLTAGE-CONTROLLED OSCILLATOR**

The SP1648 is an emitter-coupled oscillator, constructed on a single monolithic silicon chip. Output levels are compatible with PECL III logic levels. The oscillator requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C).

A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The device may also be used in phase locked loops and many other applications requiring a fixed or variable frequency clock source of high spectral purity.

The SP1648 may be operated from a +5.0 Vdc supply or a -5.2 Vdc supply, depending upon system requirements.

SUPPLY VOLTAGE	GND PINS	SUPPLY PINS
+5.0 Vdc	7, 8	1, 14
-5.2 Vdc	1, 14	7, 8




Fig. 1 Block diagram of SP1648




Fig. 2 Circuit diagram of SP1648

# SP1648

## ELECTRICAL CHARACTERISTICS

Supply Voltage = +5.0 volts

Characteristic	Symbol	Pin Under Test	SP1648 Test Limits									Unit	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW				V <sub>EE</sub> (Gnd)
			0°C			+25°C			+75°C				V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>CC</sub>	I <sub>L</sub>	
			Min	Max	Min	Max	Min	Max	Min	Max							
Power Supply Drain Current	I <sub>E</sub>	8	—	—	—	35	—	—	—	—	mAdc	—	—	1.14	—	7.8	
Logic "1" Output Voltage	V <sub>OH</sub>	3	4.00	4.16	4.04	4.19	4.10	4.28	—	—	Vdc	—	12	1.14	3	7.8	
Logic "0" Output Voltage	V <sub>OL</sub>	3	3.18	3.42	3.20	3.43	3.22	3.46	—	—	Vdc	12	—	1.14	3	7.8	
Bias Voltage	V <sub>Bias</sub> *	10	1.45	1.8	1.4	1.7	1.3	1.6	—	—	Vdc	—	—	1.14	—	7.8	
Peak-to-Peak Tank Voltage	V <sub>D-p</sub>	12	—	—	—	500	—	—	—	—	mV	See Figure 4	—	1.14	3	7.8	
Output Duty Cycle	V <sub>DC</sub>	3	—	—	—	50	—	—	—	—	%	See Figure 4	—	1.14	3	7.8	
Oscillation Frequency	f <sub>max</sub>	—	—	—	—	195	225	—	—	—	MHz	See Figure 4	—	1.14	3	7.8	


\* This measurement guarantees the dc potential at the bias for purposes of incorporating a varactor diode at this point.

## ELECTRICAL CHARACTERISTICS

Supply Voltage = -5.2 volts

Characteristic	Symbol	Pin Under Test	SP1648 Test Limits									Unit	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW				V <sub>CC</sub> (Gnd)
			0°C			+25°C			+75°C				V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>EE</sub>	I <sub>L</sub>	
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max						
Power Supply Drain Current	I <sub>E</sub>	8	—	—	—	36	—	—	—	—	mAdc	—	—	7.8	—	1.14	
Logic "1" Output Voltage	V <sub>OH</sub>	3	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	—	—	Vdc	—	12	7.8	3	1.14	
Logic "0" Output Voltage	V <sub>OL</sub>	3	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	—	—	Vdc	12	—	7.8	3	1.14	
Bias Voltage	V <sub>Bias</sub> *	10	-3.750	-3.400	-3.800	-3.500	-3.900	-3.600	—	—	Vdc	—	—	7.8	—	1.14	
Peak-to-Peak Voltage	V <sub>D-p</sub>	12	—	—	—	500	—	—	—	—	mV	See Figure 4	—	7.8	3	1.14	
Output Duty Cycle	V <sub>DC</sub>	3	—	—	—	50	—	—	—	—	%	See Figure 4	—	7.8	3	1.14	
Oscillation Frequency	f <sub>max</sub>	—	—	—	—	195	225	—	—	—	MHz	See Figure 4	—	7.8	3	1.14	


\* This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor tuning diode at this point.



B.W. = 10kHz  
 Center Frequency = 100MHz  
 Scan Width = 50kHz/div  
 Vertical Scale = 10db/div


L: Micro Metal torroid #T20,13, 8 turns  
 #30 Enameled Copper wire.

C = 3.0 - 35 pf



\* The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

Fig. 3 Spectral purity of signal at output



\* Use high impedance probe (>1.0 Megohm must be used).

\*\* The 1200 -ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

\*\*\* Bypass only that supply opposite ground.




Fig. 4 Test circuit and waveforms

OPERATING CHARACTERISTICS

Figure 1 illustrates the circuit schematic for the SP1648. The oscillator incorporates positive feedback by coupling the base of transistor TR7 to the collector of TR8. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (TR7 and TR8) and allow optimum frequency response of the oscillator.

In order to maintain the high Q of the oscillator, and provide high spectral purity at the output, a cascode transistor (TR4) is used to translate from the emitter follower (TR5) to the output differential pair TR2 and TR3. TR2 and TR3, in conjunction with output transistor TR1, provide a highly buffered output which produces a square wave. Transistors TR10 thru TR14 provide this bias drive for the oscillator and output buffer. Figure 3 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Figure 5), it should be noted that the cathode of the varactor diode (D) should be biased at least  $2 V_{BE}$  above  $V_{EE}$  ( $\approx 1.4 V$  for positive supply operation).




Fig. 5 The SP1648 operating in the voltage-controlled mode

When the SP1648 is used with a constant dc voltage to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 6.




Fig. 6 Frequency deviation test circuit




Fig. 7




Fig. 8




Fig. 9

Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figures 7, 8, and 9. Figures 7 and 9 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6pF typical). Figure 8 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The 1 kΩ resistor in Figures 7 and 8 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger-valued resistor (51 kΩ) in Figure 9 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{\max}}{f_{\min}} = \frac{\sqrt{C_D(\max) + C_S}}{\sqrt{C_D(\min) + C_S}}$$

$$\text{where } f_{\min} = \frac{1}{2\pi \sqrt{L(C_D(\max) + C_S)}}$$

C<sub>S</sub> = shunt capacitance (input plus external capacitance).

C<sub>D</sub> = varactor capacitance as a function of bias voltage.

Good RF and low-frequency by-passing is necessary on the power supply pins (see Figure 3).

Capacitors (C1 and C2 of Figure 5) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1 MHz and 50 MHz a 0.1μF capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At higher frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the SP1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used).

At frequencies above 100 MHz typ, it may be necessary to increase the tank circuit peak-to-peak voltage in order to maintain a square wave at the output of the SP1648. This is accomplished by tying a series resistor (1 kΩ minimum) from the AGC to the most positive power potential (+5.0 volts if a +5.0 volt supply is used, ground if a -5.2 volt supply is used).

**SP1650B (HIGH Z)**
**SP1651B (LOW Z)**
**DUAL A/D COMPARATOR**

The SP1650 and the SP1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The SP1650 provides high impedance Darlington inputs, while the SP1651 is a lower impedance option, with higher input slew rate and higher speed capability.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency measurement, sample and hold, peak voltage detection and transmitters, receivers, memory translation and more.

The clock inputs ( $\overline{C0}$  and  $\overline{C1}$ ) operate from PECL III or PECL 10,000 digital levels. When  $\overline{C0}$  is at a logic high level,  $Q0$  will be at a logic high level provided that  $V_{in01} > V_{in02}$  ( $V_{in01}$  is more positive than  $V_{in02}$ ).  $\overline{Q0}$  is the logic complement of  $Q0$ . When the clock input goes to a low logic level, the outputs are latched in their present state.

**FEATURES**

- $P_D = 275$  mW typ/pkg (No Load)
- Very High Speed – 3.5 ns Delay (SP1650)  
– 2.5 ns Delay (SP1651)
- High Input Slew Rate – 350 V/ $\mu$ s (SP1651)
- Positive Transition Region – Input Hysteresis.




Fig. 1 Logic diagram of SP1651



# SP1658

## VOLTAGE-CONTROLLED MULTIVIBRATOR

The SP1658 is a voltage-controlled multivibrator which provides appropriate level shifting to produce an output compatible with PECL III and PECL 10,000 logic levels. Frequency control is accomplished through the use of voltage-variable current sources which control the slew rate of a single external capacitor.

The bias filter may be used to help eliminate ripple on the output voltage levels at high frequencies and the input filter may be used to decouple noise from the analog input signal.

The PECL1658 is useful in phase-locked loops, frequency synthesizer and clock signal generation applications for instrumentation, communication, and computer systems.




Fig. 1 Block diagram of SP1658




Fig. 2 AC test circuit and waveforms

**ELECTRICAL CHARACTERISTICS**

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Characteristic	Symbol	Pin Under Test	SP1658 Test Limits						TEST VOLTAGE VALUES					Gnd				
			0°C			+25°C			+75°C			Vdc ± 1%						
			Min	Max	Typ	Min	Max	Min	Max	Unit	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>3</sub>		V <sub>IHA</sub>	V <sub>EE</sub>		
									VOLTAGE APPLIED TO PINS LISTED BELOW									
Power Supply Drain Current	I <sub>E</sub>	8 * 8 **	-	-	-	-	32	-	-	-	mAdc mAdc	2 2	-	-	-	-	8 8	1.5 1.5
Input Current	I <sub>inH</sub>	2 *	-	-	-	-	350	-	-	-	μAdc	2	-	-	-	-	8	1.5
Input Leakage Current	I <sub>inL</sub>	2 *	-	-	-0.5	-	-	-	-	-	μAdc	-	2	-	-	-	8	1.5
"Q" High Output Voltage	V <sub>OH</sub>	4 * 6 **	-1.000	-0.840	-0.960	-	-0.810	-0.900	-0.720	-	Vdc Vdc	-	-	2 2	-	-	8 8	1.5 1.5
"Q" Low Output Voltage	V <sub>OL</sub>	4 * 6 **	-1.870	-1.620	-1.850	-	-1.620	-1.850	-1.595	-	Vdc Vdc	-	-	2 2	-	-	8 8	1.5 1.5
AC Characteristics (Figure 2) (Tests shown for one output, but checked on both)												C <sub>X1</sub>	C <sub>X2</sub>	Gnd	V <sub>I1A</sub> +1.0V	V <sub>I1A</sub> +2.0V	V <sub>EE</sub> -3.2V	V <sub>CC</sub> +2.0V
Rise Time (10% to 90%) Fall Time (10% to 90%)	t <sub>f</sub>	6	-	2.5	-	1.6	2.5	-	2.7	ns	-	-	11,14	-	-	2	8	1.5
	t <sub>r</sub>	6	-	2.5	-	1.4	2.5	-	2.7	-	-	-	-	-	2	8	1.5	
	t <sub>f</sub>	6	-	4.6	-	3.7	4.6	-	4.8	-	-	-	-	2	8	1.5		
	t <sub>r</sub>	6	-	4.2	-	2.4	4.2	-	4.4	-	-	-	-	2	8	1.5		
	t <sub>f</sub>	6	-	8.5	-	5.7	8.5	-	8.7	-	-	-	-	2	8	1.5		
	t <sub>r</sub>	6	-	8.5	-	5.9	8.5	-	8.7	-	-	-	-	2	8	1.5		
Oscillator Frequency	f <sub>osc1</sub>	-	130	-	130	155	175	110	-	MHz	-	11,14	-	-	2	8	1.5	
	f <sub>osc2</sub>	-	-	-	78	90	100	-	-	MHz	11,14	-	-	-	2	8	1.5	
Tuning Ratio Test †	TR	-	-	-	3.1	4.5	-	-	-	-	-	11,14	-	-	-	-	8	1.5

\* Germanium diode (0.4 drop) forward biased from 11 to 14 (11 ← D → 14).  
 \*\* Germanium diode (0.4 drop) forward biased from 14 to 11 (11 ← K → 14).

† TR = Output frequency at V<sub>CX</sub> = Gnd  
 † TR = Output frequency at V<sub>CX</sub> = -2.0 V

C1 = 0.01 μF connected from pin 12 to Gnd.  
 C2 = 0.001 μF connected from pin 13 to Gnd.  
 C<sub>X1</sub> = 10 pF connected from pin 11 to pin 14.  
 C<sub>X2</sub> = 5 pF connected from pin 11 to pin 14.




Fig. 3 Output frequency v capacitance for three values of input voltage




Fig. 4 RMS noise deviation v operating frequency




Fig. 5 Frequency-capacitance product v control voltage  $V_{CX}$



**SP1660B (HIGH Z)**  
**SP1661B (LOW Z)**  
**DUAL 4-INPUT OR/NOR GATE**

SP1660B provides simultaneous OR-NOR output functions with the capability of driving 50Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (0°C to +75°C). The input pull-down resistors eliminate the need to tie unused inputs to V<sub>EE</sub>.

**FEATURES**

- Gate Switching Speed Ins Typ.
- MECL/PECL II and MECL 10000-Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

**APPLICATIONS**

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage  V <sub>CC</sub> - V <sub>EE</sub>	8V
Base input voltage	0V to V <sub>EE</sub>
O/P source current	< 40mA
Storage temperature	55°C to +150°C
Junction operating temp.	< +125°C




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the d.c. specifications shown in the characteristics table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50Ω resistor to -2.0 Vd.c.

Characteristic	Symbol	Pin Under Test	SP1660B Test Limits							Units	TEST VOLTAGE VALUES (V)					OV	
			0°C		+25°C		+75°C				V <sub>IH max</sub>	V <sub>IL min</sub>	V <sub>IHA min</sub>	V <sub>VLA max</sub>	V <sub>EE</sub>		
			Min	Max	Min	Max	Min	Max	Min								Max
			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:														
Power Supply Drain Current	I <sub>q</sub>	8	-	-	-	-	28	-	-	mA	-	-	-	-	8	1.16	
Input Current	I <sub>in H</sub>	1	-	-	-	-	350	-	-	μA	-	-	-	-	8	1.16	
		I <sub>in L</sub>	1	-	-	0.5	-	-	-	-	μA	-	-	-	-	8	1.16
NOR Logic 1 Output Voltage	V <sub>OH</sub>	3	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	-	4	-	-	-	8	1.16	
			-	-	-	-	-	-	-	-	-	5	-	-	-	-	-
NOR Logic 0 Output Voltage	V <sub>OL</sub>	3	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	4	-	-	-	-	8	1.16	
			-	-	-	-	-	-	-	-	5	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
OR Logic 1 Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	4	-	-	-	-	8	1.16	
			-	-	-	-	-	-	-	-	5	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
OR Logic 0 Output Voltage	V <sub>OL</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	4	-	-	-	8	1.16	
			-	-	-	-	-	-	-	-	-	5	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
NOR Logic 1 Threshold Voltage	V <sub>DHA</sub>	3	-1.020	-	-0.980	-	-0.920	-	V	-	-	-	4	-	8	1.16	
			-	-	-	-	-	-	-	-	-	5	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
NOR Logic 0 Threshold Voltage	V <sub>DLA</sub>	3	-	-1.615	-	-1.600	-	-1.575	V	-	-	4	-	-	8	1.16	
			-	-	-	-	-	-	-	-	-	5	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
OR Logic 1 Threshold Voltage	V <sub>DHA</sub>	2	-1.020	-	-0.980	-	-0.920	-	V	-	-	4	-	-	8	1.16	
			-	-	-	-	-	-	-	-	-	5	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
OR Logic 0 Threshold Voltage	V <sub>DLA</sub>	2	-	-1.615	-	-1.600	-	-1.575	V	-	-	-	4	-	-	8	1.16
			-	-	-	-	-	-	-	-	-	5	-	-	-	-	
			-	-	-	-	-	-	-	-	-	6	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	7	-	-	-	-	-
Switching Times (50Ω Load)	Propagation Delay	t <sub>4-3</sub>	Typ	Max	Typ	Max	Typ	Max	ns	Pulse In	Pulse Out	-	-	-	-3.2V	+2.0V	
			3	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	3	-	-	-	8	1.16
Rise Time	t <sub>2+</sub>	2	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	-	-	-	-	-	
		2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	-	-	-	-	-	
		3	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	3	-	-	-	-	-	
Fall Time	t <sub>3-</sub>	3	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	3	-	-	-	-	-	
		2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	-	-	-	-	-	

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to the input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C



**SP1662B (HIGH Z)**  
**SP1663B (LOW Z)**  
**QUAD 2-INPUT NOR GATE**

The SP1662B comprises four 2-input NOR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0°C to +75°C).

Input pulldown resistors eliminate the need to tie unused inputs to  $V_{EE}$ .

**FEATURES**

- Gate Switching Speed Ins Typ.
- MECL/PECL II and MECL 10000-Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation




Fig. 1 Logic diagram

**ABSOLUTE MAXIMUM RATINGS**

**APPLICATIONS**

- Data Communications
- Instrumentation
- PCM Transmission Systems

Power supply voltage $ V_{CC} - V_{EE} $	8V
Base input voltage	0V to $V_{EE}$
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temp.	< +125°C




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the d.c. specifications shown in the characteristics table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	SP1662B Test Limits						TEST VOLTAGE VALUES (V)					OV	
			0°C		+25°C		+75°C		Units	V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>ILA</sub> max		V <sub>EE</sub>
			Min	Max	Min	Max	Min	Max							
Power Supply Drain Current	I <sub>EE</sub>	8	-	-	-	56	-	-	mA	-	-	-	-	8	1.16
Input Current	I <sub>AIH</sub>	-	-	-	-	350	-	-	μA	-	-	-	-	8	1.16
	I <sub>AIL</sub>	-	-	0.5	-	-	-	-	μA	-	-	-	-	8	1.16
Logic 1 Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	-	4	-	-	8	1.16
Logic 0 Output Voltage	V <sub>OL</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	-	5	-	-	8	1.16
Logic 0 Threshold Voltage	V <sub>OLH</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	4	-	-	-	8	1.16
Logic 1 Threshold Voltage	V <sub>OHL</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	5	-	-	-	8	1.16
Logic 1 Threshold Voltage	V <sub>OLA</sub>	2	-1.020	-	-0.980	-	-0.920	-	V	-	-	-	4	8	1.16
Logic 0 Threshold Voltage	V <sub>OLA</sub>	2	-	-1.615	-	-1.600	-	-1.575	V	-	-	4	-	8	1.16
Logic 0 Threshold Voltage	V <sub>OLA</sub>	2	-	-1.615	-	-1.600	-	-1.575	V	-	-	5	-	8	1.16
Switching Times (50% Load) Propagation Delay	t <sub>p1-2</sub>	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	Pulse In	Pulse Out	-	-	-3.2V	-2.0V
	t <sub>p2-1</sub>	2	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	-	-	8	1.16
Rise Time	t <sub>r</sub>	2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	-	-	8	1.16
Fall Time	t <sub>f</sub>	2	1.2	2.1	1.2	2.1	1.3	2.3	ns	4	2	-	-	8	1.16

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C

**SP1664B (HIGH Z)**  
**SP1665B (LOW Z)**  
QUAD 2-INPUT OR GATE

The SP1664B comprises four 2-input OR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0°C to +75°C).

Input pulldown resistor: eliminate the need to tie unused inputs to  $V_{EE}$ .

**FEATURES**

- Gate Switching Speed 1ns Typ.
- MECL/PECL II and MECL 10000-Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

**APPLICATIONS**

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage $ V_{CC} - V_{EE} $	8V
Base input voltage	0V to $V_{EE}$
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temp.	< +125°C




Fig. 2 Circuit diagram

**SP1664/5**

**ELECTRICAL CHARACTERISTICS**

This PECL III circuit has been designed to meet the d.c. specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50Ω resistor to -2.0 Vd.c.

Characteristic	Symbol	Pin Under Test	SP1664B Test Limits						TEST VOLTAGE VALUES (V)						
			0°C		+25°C		+75°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			Min	Max	Min	Max	Min	Max	V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IHA</sub> max	V <sub>IEE</sub>	OV	
Power Supply Drain Current	I <sub>E</sub>	8	-	-	-	56	-	-	-	-	-	-	8	1.16	
Input Current	I <sub>in</sub> H	-	-	-	-	350	-	-	-	-	-	-	8	1.16	
	I <sub>in</sub> L	-	-	-	0.5	-	-	-	-	-	-	-	8	1.16	
Logic '1' Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	4	-	-	-	8	1.16
Logic '0' Output Voltage	V <sub>OL</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	4	-	-	8	1.16
Logic '1' Threshold Voltage	V <sub>OHA</sub>	2	-1.020	-	-0.980	-	-0.920	-	V	-	-	4	-	8	1.16
Logic '0' Threshold Voltage	V <sub>OLA</sub>	2	-	-1.615	-	-1.600	-	-1.575	V	-	-	-	4	8	1.16
Switching Times (50Ω Load)			Typ	Max	Typ	Max	Typ	Max		Pulse In	Pulse Out				
Propagation Delay	t <sub>p</sub> 2-	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	-	-	8	1.16
	t <sub>p</sub> 2+	2	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	-	-	8	1.16
Rise Time	t <sub>r</sub>	2	1.5	2.1	1.5	2.1	1.6	2.3	ns	4	2	-	-	8	1.16
Fall Time	t <sub>f</sub>	2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	-	-	8	1.16

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C

**SP1666B (HIGH Z)**

**SP1667B (LOW Z)**

**DUAL CLOCKED R-S FLIP-FLOP**

Two Set-Reset flip-flops in a single package which require a clock input to enable the set-reset inputs. Internal input pull-down resistors eliminate the need to return unused inputs to a negative voltage.

The device is useful as a high-speed dual storage element.

TRUTH TABLE

S	R	C	$Q_{n+1}$
$\emptyset$	$\emptyset$	0	$Q_n$
0	0	1	$\overline{Q}_n$
1	0	1	0
0	1	1	0
1	1	1	N.D.

$\emptyset$  = Don't care  
N.D. = Not Defined




Fig. 1 Logic diagram of SP1666/1667




Fig. 2 Circuit diagram

## ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or

equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

@ Test  
@ Test  
Temperature

Characteristic		Symbol		Pin Under Test		SP1666/SP1667 Test Limits						TEST VOLTAGE VALUES					Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
						0°C		+25°C		+75°C		(Volts)											
						Min	Max	Min	Max	Min	Max	V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IHA</sub> max	V <sub>EE</sub>							
																		V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IHA</sub> max	V <sub>EE</sub>	
Power Supply Drain Current	$I_E$ (Hi-Z) ①	8	—	—	—	55	—	—	mAdc	7,9	—	—	—	—	8	1,16							
	$I_E$ (Lo-Z) ①	8	—	—	—	60	—	—	mAdc	7,9	—	—	—	8	1,16								
Input Current (Hi-Z)	$I_{in H}$	12	—	—	—	0.370	—	—	mAdc	9,12	—	—	—	8	1,16								
		13	—	—	—	0.370	—	—	mAdc	9,13	—	—	—	8	1,16								
	$I_{in L}$	9	—	—	—	0.225	—	—	mAdc	9	—	—	—	8	1,16								
		12	—	—	0.500	—	—	—	$\mu$ Adc	—	12	—	—	8	1,16								
		9,13	—	—	0.500	—	—	$\mu$ Adc	—	9,13	—	—	8	1,16									
Input Current (Lo-Z)	$I_{in H}$	12	—	—	—	3.1	—	—	mAdc	9,12	—	—	—	8	1,16								
		9,13	—	—	—	3.1	—	—	mAdc	9,13	—	—	—	8	1,16								
	$I_{in L}$	12	—	—	1.300	—	—	—	mAdc	—	12	—	—	8	1,16								
		9,13	—	—	1.300	—	—	—	mAdc	—	9,13	—	—	8	1,16								
"Q" Logic "1" Output Voltage	V <sub>OH</sub>	15 ②	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	—	13	—	—	8	1,16								
		15 ③	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	9	—	—	—	8	1,16								
"Q" Logic "0" Output Voltage	V <sub>OL</sub>	15 ④	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	—	12	—	—	8	1,16								
		15 ⑤	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	9	—	—	—	8	1,16								
"Q" Logic "1" Output Voltage	V <sub>OH</sub>	14 ④	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	—	12	—	—	8	1,16								
		14 ⑤	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	9	—	—	—	8	1,16								
"Q" Logic "0" Output Voltage	V <sub>OL</sub>	14 ②	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	—	13	—	—	8	1,16								
		14 ③	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	9	—	—	—	8	1,16								
"Q" Logic "1" Output Threshold Voltage	V <sub>OHA</sub>	15 ⑥	-1.020	—	-0.980	—	-0.920	—	Vdc	—	—	12	13	8	1,16								
		15 ⑦	-1.020	—	-0.980	—	-0.920	—	Vdc	—	13	9	—	8	1,16								
"Q" Logic "0" Output Threshold Voltage	V <sub>OLA</sub>	15 ⑥	—	-1.615	—	-1.600	—	-1.575	Vdc	—	—	13	12	8	1,16								
"Q" Logic "0" Output Threshold Voltage	V <sub>OHA</sub>	14 ⑥	-1.020	—	-0.980	—	-0.920	—	Vdc	—	—	13	12	8	1,16								
"Q" Logic "0" Output Threshold Voltage	V <sub>OLA</sub>	14 ⑥	—	-1.615	—	-1.600	—	-1.575	Vdc	—	—	12	13	8	1,16								
		14 ⑦	—	-1.615	—	-1.600	—	-1.575	Vdc	—	13	9	—	8	1,16								
Switching Times (50 $\Omega$ Load)	Clock Input	$t_{9+15+}$ $t_{9+15-}$ $t_{9+14-}$ $t_{9+14+}$	15	Min	Max	Min	Max	Min	Max	ns	Pulse In		Pulse Out		-3.2V	+2.0V							
			15	1.0	2.5	1.0	2.5	1.1	2.7		9	15	—	—			8	1,16					
			↓	↓	↓	↓	↓	↓		↓	↓	↓	↓	↓	↓								
Set Input	$t_{12+15+}$ $t_{12+14-}$	15	1.0	2.3	1.0	2.3	1.1	2.6	ns	12	15	—	—	8	1,16								
		14	1.0	2.3	1.0	2.3	1.1	2.6	ns	12	14	—	—	8	1,16								
Reset Input	$t_{13+15-}$ $t_{13+14+}$	14	1.0	2.3	1.0	2.3	1.1	2.6	ns	13	14	—	—	8	1,16								
		15	1.0	2.3	1.0	2.3	1.1	2.6	ns	13	15	—	—	8	1,16								
Rise Time	$t_r$	14,15	0.8	2.5	0.8	2.5	0.9	2.8	ns	9	14,15	—	—	8	1,16								
Fall Time	$t_f$	14,15	0.5	2.2	0.5	2.2	0.5	2.5	ns	9	14,15	—	—	8	1,16								

①  $I_E$  is measured with no output pull-down resistors.

② Apply Sequentially:  $V_{in1}$  to C ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to S ( $V_{IH}$  to  $V_{IL}$ )

③ Apply Sequentially:  $V_{in1}$  to R ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to S ( $V_{IL}$  to  $V_{IH}$ )

④ Apply Sequentially:  $V_{in1}$  to C ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to R ( $V_{IH}$  to  $V_{IL}$ )

⑤ Apply Sequentially:  $V_{in1}$  to S ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to R ( $V_{IH}$  to  $V_{IL}$ )

⑥ Apply  $V_{in3}$  to C ( $V_{IH}$  to  $V_{IL}$ )

⑦ Apply  $V_{in3}$  to S ( $V_{IH}$  to  $V_{IL}$ )




Fig. 3 Notes referred to in electrical characteristics




Fig. 4 Switching time test circuit




Fig. 5 Switching time waveforms (set/reset to  $Q/\bar{Q}$ , switch S1 in position shown in Fig. 4)




Fig. 6 Switching time waveforms (clock to  $Q/\bar{Q}$ , switch S1 in opposite position to that shown in Fig. 4)

**SP1668B (HIGH Z)**  
**SP1669B (LOW Z)**  
**DUAL CLOCKED LATCH**

This device is a Dual Clocked Latch/R-S Flip-Flop. Whenever the Clock is low, the R-S inputs control the output state. Whenever the Clock is high, the output follows the date (D) input.

**TRUTH TABLE**

S.	R	D	C	$Q_{n+1}$
0	0	$\phi$	0	$Q_n$
1	0	$\phi$	0	1
0	1	$\phi$	0	0
1	1	$\phi$	0	**
$\phi$	$\phi$	0	1	0

\*\* Output stage not defined  
 $\phi$  Don't care




Fig. 1 Logic diagram of SP1668/1669




Fig. 2 Circuit diagram


## ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package

should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

Characteristic	Symbol	Pin Under Test	SP1668 /SP1669 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C			V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IHA</sub> max	V <sub>EE</sub>	
			Min	Max	Min	Max	Min	Max							
			SP1668 /SP1669 Test Limits							TEST VOLTAGE VALUES					
										(Volts)					
										V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IHA</sub> max	V <sub>EE</sub>	
										0°C					
										+25°C					
										+75°C					
Power Supply Drain Current	I <sub>E</sub> (Hi-Z) ① I <sub>E</sub> (Lo-Z) ①	8 8	-	-	-	55 60	-	-	mAdc mAdc	7,9 7,9	-	-	-	8 8	1,16 1,16
Input Current (Hi-Z)	I <sub>in</sub> H	11,12,13 9	-	-	-	0,370 0,225	-	-	mAdc mAdc	11,12,13 9	-	-	-	8 8	1,16 1,16
	I <sub>in</sub> L	11,12,13 9	-	-	0,500 0,500	-	-	μAdc μAdc	-	11,12,13 9	-	-	8 8	1,16 1,16	
Input Current (Lo-Z)	I <sub>in</sub> H	11,12,13 9	-	-	-	3,2 3,1	-	-	mAdc mAdc	11,12,13 9	-	-	-	8 8	1,16 1,16
	I <sub>in</sub> L	11,12,13 9	-	-	1,300 1,300	-	-	mAdc mAdc	-	11,12,13 9	-	-	8 8	1,16 1,16	
"Q" Logic "1" Output Voltage	V <sub>OH</sub>	15 ③ 15 ④	-1,000 -1,000	-0,840 -0,840	-0,960 -0,960	-0,810 -0,810	-0,900 -0,900	-0,720 -0,720	Vdc Vdc	-	13 9	-	-	8 8	1,16 1,16
"Q" Logic "0" Output Voltage	V <sub>OL</sub>	14 ⑤ 14 ⑥	-1,870 -1,870	-1,635 -1,635	-1,850 -1,850	-1,620 -1,620	-1,830 -1,595	-1,595 -1,595	Vdc Vdc	-	12 9	-	-	8 8	1,16 1,16
"Q" Logic "1" Output Voltage	V <sub>OH</sub>	14 ⑤ 14 ⑥	-1,000 -1,000	-0,840 -0,840	-0,960 -0,960	-0,810 -0,810	-0,900 -0,720	Vdc Vdc	-	12 9	-	-	-	8 8	1,16 1,16
"Q" Logic "0" Output Voltage	V <sub>OL</sub>	14 ③ 14 ④	-1,870 -1,870	-1,635 -1,635	-1,850 -1,850	-1,620 -1,620	-1,830 -1,595	Vdc Vdc	-	13 9	-	-	-	8 8	1,16 1,16
"Q" Logic "1" Output Threshold Voltage	V <sub>OHA</sub>	15 15 ⑦ 15 ⑤	-1,020 ↓ ↓	-	-0,980 ↓ ↓	-	-0,920 ↓ ↓	-	Vdc ↓ ↓	-	-	12 11 9	13 -	8 ↓ ↓	1,16 ↓ ↓
"Q" Logic "0" Output Threshold Voltage	V <sub>OLA</sub>	15 15 ⑥ 15 ④	-	-1,615 ↓ ↓	-	-1,600 ↓ ↓	-1,575 ↓ ↓	-	Vdc ↓ ↓	-	-	13 11 9	12 11 9	8 ↓ ↓	1,16 ↓ ↓
"Q" Logic "0" Output Threshold Voltage	V <sub>OHA</sub>	14 14 ③ 14 ②	-1,020 ↓ ↓	-	-0,980 ↓ ↓	-	-0,920 ↓ ↓	-	Vdc ↓ ↓	-	-	13 11 9	12 11 9	8 ↓ ↓	1,16 ↓ ↓
"Q" Logic "0" Output Threshold Voltage	V <sub>OLA</sub>	14 14 ⑦ 14 ⑤	-	-1,615 ↓ ↓	-	-1,600 ↓ ↓	-1,575 ↓ ↓	-	Vdc ↓ ↓	-	-	12 11 9	13 -	8 ↓ ↓	1,16 ↓ ↓
Switching Times (50Ω Load)			Min	Max	Min	Max	Min	Max		Pulse In	Pulse Out			-3,2V	+2,0V
Clock Input	t <sub>9+15+</sub> t <sub>9+15-</sub> t <sub>9+14-</sub> t <sub>9+14+</sub>	15 15 14 14	1,0 ↓ ↓ ↓	2,5 ↓ ↓ ↓	1,0 ↓ ↓ ↓	2,5 ↓ ↓ ↓	1,1 ↓ ↓ ↓	2,8 ↓ ↓ ↓	ns ↓ ↓ ↓	9 ↓ ↓ ↓	15 15 14 14	-	-	8 ↓ ↓ ↓	1,16 ↓ ↓ ↓
Rise Time	t <sub>r</sub>	14,15	0,8	2,5	0,9	2,5	0,9	2,8	ns	9	14,15	-	-	8	1,16
Fall Time	t <sub>f</sub>	14,15	0,5	2,2	0,5	2,2	0,5	2,5	ns	9	14,15	-	-	8	1,16
Set Input	t <sub>12+15+</sub> t <sub>12+14-</sub>	15 14	1,0 1,0	2,3 2,3	1,1 1,1	2,3 2,3	1,1 1,1	2,6 2,6	ns ns	12 12	15 14	-	-	8 8	1,16 1,16
Reset Input	t <sub>13+14+</sub> t <sub>13+15-</sub>	14 15	1,0 1,0	2,3 2,3	1,1 1,1	2,3 2,3	1,1 1,1	2,6 -2,6	ns ns	13 13	14 15	-	-	8 8	1,16 1,16

- ①  $I_E$  is measured with no output pulldown resistors.
- ② Test voltage applied to pin under test.
- ③ Apply  $V_{in1}$  to S ( $V_{IH}$  to  $V_{IL}$ ).
- ④ Apply Sequentially:  $V_{in1}$  to R ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to C ( $V_{IH}$   $V_{IL}$ )  
 $V_{in3}$  to D ( $V_{IH}$  to  $V_{IL}$ )



- ⑤ Apply  $V_{in1}$  to R ( $V_{IH}$  to  $V_{IL}$ )
- ⑥ Apply Sequentially:  $V_{in1}$  to S ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to C ( $V_{IH}$   $V_{IL}$ )
- ⑦ Apply Sequentially:  $V_{in1}$  to R ( $V_{IH}$  to  $V_{IL}$ )  
 $V_{in2}$  to C ( $V_{IH}$   $V_{IL}$ )

Fig. 3 Notes referred to in electrical characteristics




Fig. 4 Switching time test circuit




Fig. 5 Switching time waveforms (set/reset to  $Q/\bar{Q}$ , switch S1 in position shown in Fig. 3)




Fig. 6 Switching time waveforms (clock to  $Q/\bar{Q}$ , switch S1 in position opposite to that shown in Fig. 3)

**SP1670B (HIGHZ)**  
**SP1671B (LOWZ)**  
**MASTER/SLAVE TYPE D FLIP-FLOP**

The SP1670B is a Type D Master-Slave Flip-Flop designed for use in high speed digital applications. Master-slave construction renders the SP1670B relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the Master portion of the flip-flop. The data present in the Master is transferred to the Slave when clock inputs (C1 OR C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 OR C2 is in the high state, the Master (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Input pull-down resistors eliminate the need to tie unused inputs to  $V_{EE}$ .




Fig. 1 Logic diagram

**FEATURES**

- Toggle Frequency > 300 MHz
- MECL/PECL II and MECL 10000-Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

**APPLICATIONS**

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 2 Timing diagram

TRUTH TABLE				
R	S	D	C	$Q_{n+1}$
L	H	$\phi$	$\phi$	H
H	L	$\phi$	$\phi$	L
H	H	$\phi$	$\phi$	N.D.
L	L	L	L	$Q_n$
L	L	L	L	L
L	L	L	H	$Q_n$
L	L	H	L	$Q_n$
L	L	H	L	H
L	L	H	H	$Q_n$

$\phi$  = Don't Care  
ND = Not Defined  
C = C1 + C2

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage $ V_{CC} - V_{EE} $	8V
Base input voltage	0V to $V_{EE}$
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temp.	< +125°C

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the d.c. specifications shown in the characteristics table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained. Outputs are terminated through a 50Ω resistor to -2.0 volts.

Characteristic	Symbol	Pin Under Test	SP1670B Test Limits						TEST VOLTAGE VALUES (V)					P <sub>1</sub>	P <sub>2</sub>	OV		
			0°C		+25°C		+75°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			Min	Max	Min	Max	Min	Max	Unit	V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>ILA</sub> max				V <sub>EE</sub>	
Power Supply Drain Current	I <sub>E</sub>	-	-	-	-	48	-	-	mA	9.7	-	-	-	8	-	-	1.18	
Input Current	I <sub>in H</sub>	4	-	-	-	550	-	-	μA	4	-	-	-	8	-	-	1.18	
		5	-	-	-	550	-	-	μA	5	-	-	-	8	-	-	1.18	
		9	-	-	-	250	-	-	μA	9	-	-	-	8	-	-	1.18	
		7	-	-	-	250	-	-	μA	7	-	-	-	8	-	-	1.18	
	I <sub>in L</sub>	11	-	-	-	270	-	-	μA	11	-	-	-	8	-	-	1.18	
		4	-	-	0.5	-	-	-	μA	9	4	-	-	8	-	-	1.18	
		5	-	-	-	-	-	-	μA	9	5	-	-	8	-	-	1.18	
		9	-	-	-	-	-	-	μA	7	9	-	-	8	-	-	1.18	
Logic "1" Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	-	4.7,11	-	-	8	9	5	1.18	
	3	-	-	-	-	-	-	-	V	11	5.9	-	-	8	7	4	1.18	
	3	-	-	-	-	-	-	-	V	11	5.7	-	-	8	4	9	1.18	
Logic "0" Output Voltage	V <sub>OL</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	11	5.7	-	-	8	9	4	1.18	
	3	-	-	-	-	-	-	-	V	-	4.9,11	-	-	8	7	5	1.18	
	3	-	-	-	-	-	-	-	V	11	5.9	-	-	8	5	9	1.18	
Logic "1" Threshold Voltage	V <sub>OH1</sub>	2	-1.020	-	-0.980	-	-0.920	-	V	-	4.7,11	-	-	8	9	-	5	1.18
	3	-	-	-	-	-	-	-	V	11	5.9	-	-	8	7	-	4	1.18
	2	-	-	-	-	-	-	-	V	11	5.7	-	-	8	4	-	9	1.18
	3	-	-	-	-	-	-	-	V	-	4.9,11	-	-	8	5	-	7	1.18
	2	-	-	-	-	-	-	-	V	-	5.7	11	-	8	4	-	9	1.18
Logic "0" Threshold Voltage	V <sub>OL1</sub>	2	-	-1.615	-	-1.600	-	-1.575	V	11	5.7	-	-	8	9	-	4	1.18
	3	-	-	-	-	-	-	-	V	-	4.9,11	-	-	8	7	-	5	1.18
	2	-	-	-	-	-	-	-	V	-	4.7,11	-	-	8	5	-	9	1.18
	3	-	-	-	-	-	-	-	V	11	5.9	-	-	8	4	-	7	1.18
	2	-	-	-	-	-	-	-	V	-	4.7	11	-	8	5	-	9	1.18
Switching Parameters	Clock to Output Delay (See Figure 5)	t <sub>p1-2+</sub>	9.2	-	-	-	-	-	ns	-	-	-	-	-3.2 V	-	-	-	+2.0 V
		t <sub>p-2-</sub>	9.2	1.0	2.5	1.1	2.5	1.1	2.7	ns	-	-	-	-	8	-	-	-
		t <sub>p-3-</sub>	9.3	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-
	Set to Output Delay (See Figure 6)	t <sub>s-2+</sub>	5.2	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-
		t <sub>s-3-</sub>	5.3	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-
		t <sub>s-2-</sub>	4.2	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-
	Reset to Output Delay (See Figure 6)	t <sub>r-2+</sub>	4.3	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-
		t <sub>r-3+</sub>	4.3	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-
		t <sub>r-2-</sub>	2.3	0.9	2.5	1.0	2.5	1.0*	2.7	ns	-	-	-	-	-	-	-	-
	Output Rise Time (See Figure 6)	t <sub>2+, t3+</sub>	2.3	0.9	2.5	1.0	2.5	1.0*	2.7	ns	-	-	-	-	-	-	-	-
		t <sub>2-, t3-</sub>	2.3	0.5	1.9	0.6	1.9	0.6	2.1	ns	-	-	-	-	-	-	-	-
		t <sub>1-1+</sub>	2	-	-	-	0.4	-	-	ns	-	2	-	-	-	-	-	-
	Set Up Time (See Figure 7)	t <sub>1-0+</sub>	2	-	-	-	0.5	-	-	ns	-	2	-	-	-	-	-	-
		t <sub>1-1+</sub>	2	-	-	-	0.3	-	-	ns	-	2	-	-	-	-	-	-
		t <sub>1-0+</sub>	2	-	-	-	0.5	-	-	ns	-	2	-	-	-	-	-	-
Toggle Frequency (See Figure 8)	f <sub>TOG</sub>	2	270	-	300	-	270	-	MHz	-	-	-	-	-	-	-	-	




Fig. 3 Static test pulses




Fig. 6 Set/reset delay waveform at +25°C




Fig. 4 Propagation delay test circuit




Fig. 5 Clock delay waveforms at +25°C




Fig. 7 Set-up and hold time test circuit




Fig. 8 Toggle frequency test circuit

**OPERATING NOTES**

Set up time is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data (D) input.

Hold time is the minimum time after the positive transition of the clock (C) that information must remain unchanged at the data (D) input.

$V_{Bias}$  is defined by the test circuit Fig.8 and by the waveform in Fig.9.

Figures 10 and 11 illustrate minimum clock pulse width recommended for reliable operation of the SP1670B.




Fig. 9 Toggle frequency waveforms

The maximum toggle frequency of the SP1670B has been exceeded when either:

1. The output peak-to-peak voltage swing falls below 600 millivolts.
- OR
2. The device ceases to toggle (divide by two).

Temperature	0°C	+25°C	+75°C
$V_{Bias}$	+0.675V	+0.700V	+0.750V

Table 1 Variation of  $V_{Bias}$  with temperature




Fig. 10 Minimum 'downtime' to clock output load = 50Ω




Fig. 11 Minimum 'up time' to clock output load = 50Ω

Operation of the Master-Slave Type D Flip-Flop

In the circuit of Figure 14 assume that initially Q, C, R, S and D are at 0 levels and that  $\bar{Q}$  is at the 1 level. Since the clock is low, transistors TR3 and TR22 are conducting. In the slave section only transistors TR25 and TR26 are in series with TR22. The output of the slave section is fed back to these two transistors in order to form a latch. Thus, when the clock is low, the output state of the slave is maintained. In the master section, the current path is through TR3 and TR9.

Now assume that the data input goes high. The high-input signal on the base of TR4 causes it to conduct, and TR9 to turn off. The voltage drop across resistor RC1 causes a low-state voltage on the base and therefore on the emitter of TR11. Since there is essentially no current flow through RC2, the base of transistor TR10 is in a high state. This is reflected in the emitter, and in turn is transferred to the base of TR6. TR6 is biased for conduction but, since there is no current path, does not conduct.

Now allow the clock to go high. As the clock signal rises, transistor TR2 turns on and transistor TR3 turns off. This provides a current path for the common-emitter transistors TR5, TR6, TR7, and TR8. Since the bases of all these devices except TR6 are in the low state, current flow is through TR6. This maintains the base and emitter of TR11 low, and the base and emitter of TR10 high. The high state on TR10 is transferred to TR23 of the slave section. As the clock continues to rise TR21 begins to turn on and TR22 to turn off. (Reference voltages in the master and slave units are slightly offset to ensure prior clocking of the master section.) With transistor TR21 conducting and the base of TR23 in a high state, the current path now includes TR21, TR23, and resistor RC3. The voltage drop across the resistor places a low state voltage on the base, and therefore

the emitter, of TR30. The lack of current flow through RC4 causes a high state input to the base of TR29. These states are fed back to the latch transistors, TR25 and TR26.

As the clock voltage falls, transistor TR21 turns off and TR22 turns on. This provides a current path through the latch transistors, locking-in the slave output.

In the master section the falling clock voltage turns on transistor TR3 and turns off TR2. This enables the input transistor TR4 so that the master section will again track the D input.

The separation of thresholds between the master and slave flip-flops is caused by R8. The current through this resistor produces an offset between the thresholds of the transistor pairs TR2:TR3 and TR21:TR22. This offset disables the D input of the master flip-flop prior to the enabling of the information transfer from master to slave via transistors TR23 and TR28. This disabling operation prevents false information from being transferred directly from master to slave during the clock transition, particularly if the D input changes at this time (such as in a counting operation where the  $\bar{Q}$  output is tied back to D). The offsetting resistor also allows a relatively slow-rising clock waveform to be used without the danger of losing information during the transition of the clock.

The set and reset inputs are symmetrically connected. Therefore, their action is similar although results are opposite. As a logic 1 level is applied to the S input transistor, TR2 begins to conduct because its base is now being driven through TR19 which is in turn connected to S. Transistor TR5 is now on and the feedback devices TR6 and TR7 latch this information into the master flip-flop. A similar action takes place in the slave with transistors TR21, TR24, TR25, and TR26.




Fig. 12 SP1670 circuit diagram



**SP1672B (HIGH Z)**

**SP1673B (LOW Z)**

**TRIPLE 2-INPUT EXCLUSIVE-OR GATE**

This three gate array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (0° to +75°C). Input pulldown resistors eliminate the need to tie unused inputs to V<sub>EE</sub>.




Fig. 1 Logic diagram of SP1672/1673




Fig. 2 Switching time test circuit and waveforms at +25°C

## ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Outputs are tested with a 50-ohm resistor to  $-2.0V$ .

Characteristic	Symbol	Pin Under Test	SP1672 /SP1673 Test Limits						Unit	TEST VOLTAGE VALUES					Gnd	
			0°C		+25°C		+75°C			(Volts)						
			Min	Max	Min	Max	Min	Max		V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>I LA</sub> max	V <sub>EE</sub>		
										TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
Power Supply Drain Current	I <sub>E</sub> (Hi-Z) I <sub>E</sub> (Lo-Z)	8	—	—	—	55	—	—	mAdc mAdc	All Inputs All Inputs	—	—	—	—	8	1,16
Input Current (Hi-Z)	I <sub>in</sub> H	3,11,13	—	—	—	350	—	—	μAdc	*	—	—	—	—	8	1,16
	0,75 I <sub>in</sub> H	5,6,7	—	—	—	270	—	—	μAdc	*	—	—	—	—	8	1,16
	I <sub>in</sub> L	*	—	—	0.5	—	—	—	μAdc	—	*	—	—	—	8	1,16
Input Current (Lo-Z)	I <sub>in</sub> H	*	—	—	—	3.1	—	—	mAdc	*	—	—	—	—	8	1,16
	I <sub>in</sub> L	*	—	—	1.3	—	—	—	mAdc	—	*	—	—	—	8	1,16
Logic "1" Output Voltage	VOH	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	3	5	—	—	—	8	1,16
	Output Voltage	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	5	3	—	—	—	8	1,16
Logic "0" Output Voltage	VOL	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	3,5	—	—	—	—	8	1,16
	Output Voltage	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	—	3,5	—	—	—	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.020	—	-0.980	—	-0.920	—	Vdc	—	—	3	5	—	8	1,16
	Threshold Voltage	2	-1.020	—	-0.980	—	-0.920	—	Vdc	—	—	5	3	—	8	1,16
Logic "0" Threshold Voltage	VOLA	2	—	-1.615	—	-1.600	—	-1.575	Vdc	—	—	3,5	—	—	8	1,16
	Threshold Voltage	2	—	-1.615	—	-1.600	—	-1.575	Vdc	—	—	—	3,5	—	8	1,16
Switching Time (50Ω Load) Propagation Delay	t <sub>3+2+</sub> t <sub>3-2+</sub> t <sub>3+2-</sub> t <sub>3-2-</sub> t <sub>5+2+</sub> t <sub>5-2+</sub> t <sub>5+2-</sub> t <sub>5-2-</sub>	2	Typ	Max	Typ	Max	Typ	Max	ns	—	—	Pulse In	Pulse Out	-3.2V	+2.0V	
			1.3	1.8	1.3	1.8	1.5	2.2				3	2	8	1,16	
			1.2	1.8	1.3	1.8	1.5	2.2				—	—	—	—	
			1.4	1.9	1.4	1.9	1.6	2.3				—	—	—	—	
			1.4	1.9	1.4	1.9	1.6	2.3				—	—	—	—	
			1.7	2.3	1.7	2.3	1.9	2.7				—	—	—	—	
			↓	↓	↓	↓	↓	↓				—	—	—	—	
			↓	↓	↓	↓	↓	↓				—	—	—	—	
Rise Time	t <sub>2+</sub>	2	1.9	2.5	1.9	2.5	2.1	2.8	ns	—	—	3	2	8	1,16	
Fall Time	t <sub>2-</sub>	2	1.6	2.2	1.6	2.2	1.8	2.5	ns	—	—	3	2	8	1,16	

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.

**SP1674B (HIGH Z)**

**SP1675B (LOW Z)**

**TRIPLE 2-INPUT EXCLUSIVE-NOR GATE**

This three gate array is designed to provide the positive logic Exclusive-NOR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (0° to +75°). Input pulldown resistors eliminate the need to tie unused inputs to VEE.




Fig. 1 Logic diagram of SP1674/1675




Fig. 2 Switching time test circuit and waveforms at +25°C

## ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Outputs are tested with a 50-ohm resistor to  $-2.0$  V.

Characteristic	Symbol	Pin Under Test	SP1674/SP1675 Test Limits								TEST VOLTAGE VALUES (Volts)					Gnd
			0°C		+25°C		+75°C		Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			Min	Max	Min	Max	Min	Max		V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IILA</sub> max	V <sub>EE</sub>		
			@ Test Temperature								V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>IILA</sub> max	V <sub>EE</sub>	
Power Supply Drain Current	I <sub>E</sub> (Hi-Z) I <sub>E</sub> (Lo-Z)	8 8	—	—	—	55 70	—	—	mAdc mAdc	All Inputs All Inputs	—	—	—	8 8	1,16 1,16	
Input Current (Hi-Z)	I <sub>in</sub> H	3,11,13	—	—	—	350	—	—	μAdc	*	—	—	—	8	1,16	
	0.75 I <sub>in</sub> H	5,6,7	—	—	—	270	—	—	μAdc	*	—	—	—	8	1,16	
	I <sub>in</sub> L	*	—	—	0.5	—	—	—	μAdc	*	*	—	—	8	1,16	
Input Current (Lo-Z)	I <sub>in</sub> H	*	—	—	—	3.1	—	—	mAdc	*	—	—	—	8	1,16	
	I <sub>in</sub> L	*	—	—	1.3	—	—	—	mAdc	—	*	—	—	8	1,16	
Logic "1" Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	3,5	—	—	—	8	1,16	
	Output Voltage	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	—	3,5	—	—	8	1,16	
Logic "0" Output Voltage	V <sub>OL</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	3,5	—	—	—	8	1,16	
	Output Voltage	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	—	3,5	—	—	8	1,16	
Logic "1" Threshold Voltage	V <sub>OHA</sub>	2	-1.020	—	-0.980	—	-0.920	—	Vdc	—	—	3,5	—	8	1,16	
	Threshold Voltage	2	-1.020	—	-0.980	—	-0.920	—	Vdc	—	—	—	3,5	8	1,16	
Logic "0" Threshold Voltage	V <sub>OLA</sub>	2	—	-1.615	—	-1.600	—	-1.575	Vdc	—	—	3	5	8	1,16	
	Threshold Voltage	2	—	-1.615	—	-1.600	—	-1.575	Vdc	—	—	5	3	8	1,16	
Switching Times (50Ω Load) Propagation Delay	t <sub>3+2+</sub> t <sub>3-2+</sub> t <sub>3+2-</sub> t <sub>3-2-</sub> t <sub>5+2+</sub> t <sub>5-2+</sub> t <sub>5+2-</sub> t <sub>5-2-</sub>	2 2 2 2 2 2 2 2	Typ	Max	Typ	Max	Typ	Max	ns	—	—	Pulse In	Pulse Out	-3.2V	+2.0V	
			1.3	1.8	1.3	1.8	1.5	2.2								
			1.3	1.8	1.3	1.8	1.5	2.2								
			1.4	1.9	1.4	1.9	1.6	2.3								
			1.4	1.9	1.4	1.9	1.6	2.3								
			1.7	2.3	1.7	2.3	1.9	2.7								
			↓	↓	↓	↓	↓	↓								
Rise Time	t <sub>2+</sub>	2	1.9	2.5	1.9	2.5	2.1	2.8	ns	—	—	3	2	8	1,16	
Fall Time	t <sub>2-</sub>	2	1.6	2.2	1.6	2.2	1.8	2.5	ns	—	—	3	2	8	1,16	

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.

**SP1690B**  
UHF PRESCALER TYPE D FLIP-FLOP

The SP1690 is a high speed D master-slave flip-flop capable of toggle rates over 500 MHz. Designed primarily for high speed prescaling applications in communications and instrumentation, this device employs two data inputs, two clock inputs and complementary  $\bar{Q}$  and Q outputs. It is a higher frequency replacement for the SP1670 (350 MHz) D flip-flop. No set or reset inputs are provided and an extra data input is provided on pin 11.

**FEATURES**

- $P_D = 200$  mW typ/ꝑkg (No Load)
- $f_{tog} = 500$  MHz min




Fig. 1 Logic diagram of SP1690




Fig. 2 Timing diagram


**ELECTRICAL CHARACTERISTICS**

Each PECL III series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

TEST VOLTAGE VALUES					
Volts					
$V_{IH}$ max	$V_{IL}$ min	$V_{IHA}$ min	$V_{ILA}$ max	$V_{EE}$	
0°C	-0.840	-1.870	-1.135	-1.500	-5.2
+25°C	-0.810	-1.850	-1.095	-1.485	-5.2
+75°C	-0.720	-1.830	-1.035	-1.460	-5.2

@ Test Temperature  
0°C  
+25°C  
+75°C

Characteristic	Symbol	Pin Under Test	SP1690 Test Limits						+Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					P1	P2	Gnd
			0°C		+25°C		+75°C			$V_{IH}$ max	$V_{IL}$ min	$V_{IHA}$ min	$V_{ILA}$ max	$V_{EE}$			
			Min	Max	Min	Max	Min	Max									
Power Supply Drain Current	$I_E$	8	-	-	-	59	-	-	mAdc	7,9,11,12	-	-	-	8	-	-	1,16
Input Current	$I_{in}$ H	7	-	-	-	250	-	-	$\mu$ Adc	7	-	-	-	8	-	-	1,16
		11	-	-	-	270	-	-	$\mu$ Adc	11	-	-	-	8	-	-	1,16
Input Current	$I_{in}$ L	7	-	-	0.5	-	-	-	$\mu$ Adc	-	7	-	-	8	-	-	1,16
		11	-	-	0.5	-	-	-	$\mu$ Adc	-	11	-	-	8	-	-	1,16
Logic "1" Output Voltage	$V_{OH}$	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	11	-	-	-	8	7	-	1,16
Logic "0" Output Voltage	$V_{OL}$	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	-	11	-	-	8	7	-	1,16
Logic "1" Threshold Voltage	$V_{OHA}$	2	-1.020	-	-0.980	-	-0.920	-	Vdc	11	-	-	-	8	-	7	1,16
Logic "0" Threshold Voltage	$V_{OLA}$	2	-	-1.615	-	-1.600	-	-1.575	Vdc	-	11	-	-	8	-	7	1,16
Switching Parameters					Min	Typ	Max							-3.2 Vdc			+2.0 Vdc
Clock to Output Delay	$t_{7+2+}$ $t_{9+2+}$	2	-	-	-	1.5	-	-	ns	-	-	-	-	8	-	-	1,16
Output Rise Time	$t^+$		-	-	-	1.3	-	-									
Output Fall Time	$t^-$		-	-	-	1.3	-	-									
Setup Time	$t_{setup}$ H $t_{setup}$ L		-	-	-	0.3	-	-									
Hold Time	$t_{hold}$ H $t_{hold}$ L		-	-	-	0.2	-	-									
Toggle Frequency	$t_{tog}$	2	-	-	500	540	-	-	MHz	-	-	-	-	8	-	-	1,16






Fig. 3 Propagation delay test circuit




Fig. 4 Clock delay waveforms at +25°C






Fig. 7 Toggle frequency test circuit




Fig. 8 Toggle frequency waveforms



**SP1692B**  
QUAD LINE RECEIVER

Four differential amplifiers with emitter followers intended for use in sensing differential signals over long lines.




Fig. 1 Logic diagram of SP1692

**ELECTRICAL CHARACTERISTICS**

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

Characteristic	Symbol	Pin Under Test	SP1692 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd				
			0°C		+25°C		+75°C		V <sub>IH</sub> max		V <sub>IL</sub> min		V <sub>IHA</sub> min			V <sub>VIA</sub> max		V <sub>GB</sub>	V <sub>EE</sub>
			Min	Max	Min	Max	Min	Max	V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>VIA</sub> max	V <sub>GB</sub>	V <sub>EE</sub>					
Power Supply Drain Current	I <sub>E</sub>	8	—	—	—	50	—	—	—	—	—	—	—	—	5.6, 11, 12	8	1.16		
Input Current	I <sub>in</sub>	4	—	—	—	250	—	—	—	—	—	—	—	—	5.6, 11, 12	8	1.16		
Input Leakage Current	I <sub>is</sub>	4	—	—	—	100	—	—	—	—	—	—	—	—	5.6, 11, 12	8, 4	1.16		
Logic '1' Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V <sub>dc</sub>	7, 10, 13	4	—	—	—	5.6, 11, 12	8	1.16		
Logic '0' Output Voltage	V <sub>OL</sub>	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V <sub>dc</sub>	4	7, 10, 13	—	—	—	5.6, 11, 12	8	1.16		
Logic '1' Threshold Voltage	V <sub>OHA</sub>	2	-1.020	—	-0.980	—	-0.920	—	V <sub>dc</sub>	—	7, 10, 13	—	—	4	5.6, 11, 12	8	1.16		
Logic '0' Threshold Voltage	V <sub>OLA</sub>	2	—	-1.615	—	-1.600	—	-1.575	V <sub>dc</sub>	—	7, 10, 13	4	—	—	5.6, 11, 12	8	1.16		
Reference Voltage	V <sub>GB</sub>	9	1.375	1.275	-1.35	-1.25	-1.30	-1.20	V <sub>dc</sub>	—	—	—	—	—	5.6, 11, 12	8	1.16		
Switching Times (50Ω Load)			Typ	Max	Typ	Max	Typ	Max		Pulse In		Pulse Out							
Propagation Delay	t <sub>14-2+</sub> t <sub>14+2-</sub>	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	2	2	5.6, 11, 12	8	1.16			
Rise Time	t <sub>2+</sub>	2	1.1	1.7	1.1	1.7	1.2	1.9											
Fall Time	t <sub>2-</sub>	2	1.4	2.1	1.4	2.1	1.5	2.3											
	t <sub>2-</sub>	2	1.2	2.1	1.2	2.1	1.3	2.3											



## SP16F60

### DUAL 4-INPUT OR/NOR GATE

SP16F60 provides simultaneous OR-NOR output functions with the capability of driving 50  $\Omega$  lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range ( $-30^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ). Input pull-down resistors eliminate the need to tie unused inputs to VEE.

#### FEATURES

- Gate Switching Speed 550ps Typ.
- ECL III and ECL 10K Compatible
- 50 $\Omega$  Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation
- Pin and Power Compatible with SP1660




Fig. 1 Logic diagram

#### APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems
- Nucleonics

#### ABSOLUTE MAXIMUM RATINGS

Power supply voltage   V <sub>CC</sub> - V <sub>EE</sub>	8V
Base input voltage	0V to V <sub>EE</sub>
O/P source current	< 40mA
Storage temperature	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Junction operating temperature	< $+125^{\circ}\text{C}$




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL circuit has been designed to meet the DC specifications shown in the characteristics table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50 Ω resistor to -2.0V DC.

Characteristic	Symbol	Pin Under Test	SP16F60 Test Limits						Units	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V <sub>CC</sub> (Gnd)			
			-30°C		+25°C		+85°C			V <sub>IH max</sub>	V <sub>IL min</sub>	V <sub>IHA min</sub>	V <sub>IILA max</sub>	V <sub>EE</sub>				
			Min	Max	Min	Max	Min	Max										
			@ Test Temperature							TEST VOLTAGE VALUES (V)								
Power Supply Drain Current	I <sub>E</sub>	8	-	-	-	-	28	-	-	-	-	-	-	8	1.16			
Input Current	I <sub>in H</sub>	-	-	-	-	350	-	-	-	-	-	-	-	8	1.16			
	I <sub>in L</sub>	-	-	0.5	-	-	-	-	-	-	-	-	-	8	1.16			
NOR Logic 1 Output Voltage	V <sub>OH</sub>	3	-1.045	-0.875	-0.960	-0.810	-1.890	-0.700	V	-	4	-	-	-	8	1.16		
NOR Logic 0 Output Voltage	V <sub>OL</sub>	3	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V	4	-	-	-	-	8	1.16		
										5	-	-	-	-	8	1.16		
										6	-	-	-	-	8	1.16		
										7	-	-	-	-	8	1.16		
OR Logic 1 Output Voltage	V <sub>OH</sub>	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	V	4	-	-	-	8	1.16			
OR Logic 0 Output Voltage	V <sub>OL</sub>	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V	4	-	-	-	-	8	1.16		
										5	-	-	-	-	8	1.16		
										6	-	-	-	-	8	1.16		
										7	-	-	-	-	8	1.16		
NOR Logic 1 Threshold Voltage	V <sub>OH(A)</sub>	3	-1.065	-	-0.980	-	-0.910	-	V	-	-	-	-	4	8	1.16		
NOR Logic 0 Threshold Voltage	V <sub>OL(A)</sub>	3	-	-1.630	-	-1.600	-	-1.555	V	4	-	-	-	-	8	1.16		
										5	-	-	-	-	8	1.16		
										6	-	-	-	-	8	1.16		
										7	-	-	-	-	8	1.16		
OR Logic 1 Threshold Voltage	V <sub>OH(A)</sub>	2	-1.065	-	-0.980	-	-0.910	-	V	-	-	-	-	4	8	1.16		
OR Logic 0 Threshold Voltage	V <sub>OL(A)</sub>	2	-	-1.630	-	-1.600	-	-1.555	V	4	-	-	-	-	8	1.16		
										5	-	-	-	-	8	1.16		
										6	-	-	-	-	8	1.16		
										7	-	-	-	-	8	1.16		
Switching Times (50Ω Load) Propagation Delay	t <sub>4-3+</sub> t <sub>4-2+</sub> t <sub>4+2+</sub> t <sub>4-3+</sub>	3	Typ	Max	Typ	Max	Typ	Max	ns	Pulse In	Pulse Out	-	-	-	-3.2V	+2.0V		
			-	-	0.55	0.8	-	-									8	1.16
			-	-	-	-	-	-									8	1.16
			-	-	-	-	-	-									8	1.16
Rise Time 20% to 80%	t <sub>3+</sub> t <sub>2+</sub>	3	1.5	2.1	0.4	0.6	-	-	ns	4	3	-	-	-	8	1.16		
			1.4	2.1	0.4	0.6	-	-									8	1.16
Fall Time 20% to 80%	t <sub>3-</sub> t <sub>2-</sub>	2	1.4	2.1	0.35	0.6	-	-	ns	4	2	-	-	-	8	1.16		
			1.4	2.1	0.35	0.6	-	-									8	1.16

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to the input under test.





Fig. 3 Switching time test circuit and waveforms at +25°C

### PACKAGE DETAILS

Dimensions are shown thus : mm (in)





**SP8600A&B&M**  
250MHz ÷ 4 COUNTER

The SP8600 is a fixed ratio emitter coupled logic ÷4 counter with a specified input frequency range of 15–250 MHz. The operating temperature range is specified by the device code suffix letter: 'A' denotes -55°C to +125°C, 'B' denotes 0°C to +70°C operation, 'M' denotes -40°C to +85°C.

Intended for use with an external bias arrangement and capacitive coupling to the signal source, the SP8600 can be either single driven, or double driven with two complementary input signals.

The outputs are complementary free collectors that can have their load resistors taken to any bias voltage up to 12V more positive than V<sub>EE</sub>.




Fig. 1 Pin connections (bottom view)

**FEATURES**

- Low Power
- Free Collector Outputs to Interface to TTL
- 250 MHz ÷ 4 Over Full Military Temp. Range

**APPLICATIONS**

- Synthesizers — Mobile and Fixed
- Counters
- Timers




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

- T<sub>amb</sub>: 'A' grade -55°C to +125°C
- 'B' grade 0°C to +70°C
- 'M' grade -40°C to +85°C

Supply voltage V<sub>CC</sub> 400 to 800 mV p-p  
 V<sub>EE</sub> 250 to 800 mV p-p

Input voltage (single driven — other input decoupled to ground plane)  
 Input voltage (double complementary input drive)  
 Input bias voltage

Bias chain as in test circuit (see Fig. 3 and operating notes).

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. input frequency	250	390*		MHz	Typical figure quoted at +25°C.
Min. input frequency with sinusoidal input			25	MHz	
Min. slew rate of square wave input for correct operation			20	V/μs	Single input drive Input f=250 MHz. V <sub>EE</sub> = -5.2V, V <sub>BIAS</sub> as Fig. 3.
Output current	1.6		25	mA	
Power supply drain current		16*		mA	

\*At +25°C




Fig. 3 Test circuit




Fig. 4 Maximum input frequency v. power supply voltage (typical)




Fig. 5 Maximum input frequency v. temperature

**OPERATING NOTES**

The circuit performance obtained from the SP8600 is optimized if normal high frequency rules for circuit layout are obeyed—leads should be kept short, capacitors and resistors should be of non-inductive types, etc.

The signal source is normally AC coupled to one of the inputs or, if complementary signals are available, to both inputs. The inputs require an external bias chain to set the DC potential on the inputs (see Fig. 3). No appreciable change in performance is observed over a range of DC bias from -2.5V to -3.5V.

Any tendency for the circuit to self-oscillate in the absence of input signal (or when the input signal is very small) can be overcome by offsetting the two inputs by approximately 40mV, using, for example, the bias arrangement shown in Fig. 6. The input wave form may be sinusoidal, but below 25 MHz incorrect operation may occur because of the limited slew rate of the input signal. A square wave input with a slew rate greater than 20V/μs ensures correct operation down to DC.

The output is in the form of complementary free collectors with at least 2mA available from them. For satisfactory high frequency interfacing to ECL or Schottky TTL the circuit techniques illustrated in Fig. 7 are recommended.

For maximum frequency operation, it is essential that the output load resistor values be such that the output transistors do not saturate. If the load resistors are connected to the 0V rail, then saturation can occur with resistance values greater than 600Ω. Of course, if the load resistors are taken to a more positive potential, then higher values can be used. N.B. If only one output is used, the other output should be connected to 0V.




Fig. 6 Bias arrangement to prevent self-oscillation under no-signal conditions




Fig. 7 ECL and Schottky TTL interfacing

## SP8600

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage $V_{CC}-V_{EE}$	10V
Input voltage $V_{IN}$	Not greater than supply voltage in use
Bias voltage on o/p's $V_{OUT}-V_{EE}$	14V
Operating junction temperature	+175°C max.
Storage temperature	-55°C to +175°C

**SP8601A, B & M** 150MHz ÷ 4

The SP8601 is a fixed ratio emitter coupled logic ÷4 counter with a maximum specified input frequency of 150 MHz but with a typical maximum operating frequency well in excess of this (see Typical Operating Characteristics). The operating temperature range is specified by the final coding letter: 'A' denotes -55°C to +125°C, 'B' denotes 0°C to +70°C, and 'M' denotes -40°C to +85°C.

The SP8601 can be operated with single input drive or with double, complementary, I/P drive. It can be driven with direct coupling from ECL II levels (or from an SP8602 device), or it can be capacitively coupled to the signal source if an external bias is provided.

There are complementary free collector outputs that can have their external load resistor connected to any bias up to 12 volts more positive than V<sub>EE</sub>.




Fig. 1 Pin connections (bottom view)




Fig. 2 Circuit diagram

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

T<sub>amb</sub>: 'A' grade  
 'B' grade  
 'M' grade

Operating supply voltage V<sub>CC</sub>  
 V<sub>EE</sub>

Input voltage (single drive — other input decoupled to ground plane)

Input voltage (double drive)

Bias voltage

−55°C to +125°C  
 0°C to +70°C  
 −40°C to +85°C  
 0V.  
 −5.2V ± 0.25V

400 to 800 mV (p-p)  
 250 to 800 mV (p-p)  
 Bias chain as in test circuit (see Fig. 2).

Characteristic	Value			Units	Conditions
	Min	Typ.	Max.		
Max. input frequency	150		15	MHz.	Single input drive Input freq. = 150 MHz. R <sub>load</sub> = 50Ω V <sub>EE</sub> = −5.2V
Min. input freq. with sinusoidal input.				MHz.	
Min. slew rate of square wave input for correct operation				V/μs	
Output current	1.6		20	mA	
Power supply drain current		18	25	mA	

**OPERATING NOTES**

Circuit performance obtained from the SP8601 is optimised if normal high frequency rules for circuit layout are obeyed — leads should be kept short, capacitors and resistors should be of non-inductive types, etc.

The signal source is normally directly coupled into the device, which will tolerate a wide range of input bias voltages, but was designed for inputs from ECL II levels and can therefore be satisfactorily driven from SP8602 range of counters. The bias voltage on the input marginally affects the overall power consumption of the device (For typical operating characteristics with varying bias voltages see Fig. 4).

If it is not practicable to directly couple the input signal, then a bias chain similar to the one shown in Fig. 3 can be used.

The input waveform may be sinusoidal, but below about 10 MHz incorrect operation may occur because of the limited slew rate of the input signal. A square wave input with a slew rate of greater than 20 V/μs ensures correct operation down to DC.

The output is in the form of complementary free collectors with 2 mA min. available from them. The output voltage swing obviously depends on the value of load resistor used and also the frequency of operation. The following table gives some typical examples of output voltage for different load resistors. With careful board layout to minimise capacitance these figures can easily be exceeded.

Min. Output Voltage	Load Resistor	Input Frequency
1.1V	1kΩ	120 MHz
320mV	200Ω	150 MHz
80mV	50Ω	180 MHz





Fig. 3 Test circuit

**TYPICAL OPERATING CHARACTERISTICS**



NOTE: The value of the coupling and decoupling capacitors used are uncritical but they should be of a type and value suitable for the frequencies involved.

Fig. 4 Maximum input frequency v. bias voltage at single input drive levels of 400, 600 and 800 mV (typical device)




Fig. 5 Maximum frequency v. power supply voltage at single input drive levels of 400, 600 and 800 mV (typical device)




Fig. 6 Maximum input frequency v. temperature at single input drive levels of 400, 600 and 800 mV (typical device)




Fig. 7 Minimum single input drive level for correct operation v. input frequency (typical device)

**APPLICATION NOTES**

The SP8601 used with two SP8602 series  $\div 2$  counters is shown in Fig. 8. Capacitors marked thus \* may need to be increased in value for low frequency operation.

For correct operation when interfacing with TTL and ECL II the circuits shown in Figs. 9, 10 and 11 are recommended.




Fig. 8 Divide-by-sixteen prescaler




Fig. 9 TTL interface (fanout = 1 TTL gate)




Fig. 10 High fanout TTL interface




Fig. 11 ECL II interface

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage	
$V_{CC}-V_{EE}$	10 V
Input voltage $V_{in}$	Not greater than the supply voltage in use
Bias voltage on outputs	
$V_{out}-V_{EE}$	14 V
(see Operating Notes)	
Operating junction temperature	+175 $^{\circ}\text{C}$
Storage temperature	-55 $^{\circ}\text{C}$ to +175 $^{\circ}\text{C}$



**SP8000 SERIES**  
HIGH SPEED DIVIDERS

**SP8602 A, B&M** 500MHz÷2  
**SP8603 A, B&M** 400MHz÷2  
**SP8604 A, B&M** 300MHz÷2

The SP8602, SP8603 and SP8604 are fixed ratio ECL – 2 counters with maximum specified I/P frequencies of 500, 400 and 300 MHz respectively. The operating temperature range is specified by the final coding letter: 'A' denotes –55°C to +125°C, 'B' denotes 0°C to +70°C and 'M' denotes –40°C to +85°C.

The devices can be operated with single input drive or with double, complementary, input drive; in both cases the input is normally capacitively coupled to the signal source. Two complementary emitter follower outputs are provided.




Fig. 1 Pin connections




Fig. 2 Circuit diagram (all resistor values are nominal)

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated)

T <sub>amb</sub> 'A' Grade	-55°C to +125°C
'B' Grade	0°C to +70°C
'M' Grade	-40°C to +85°C
Operating supply voltage: V <sub>CC</sub>	OV
V <sub>EE</sub>	-5.2V ± 0.25V
Input voltage (single drive- other input and bias decoupled to ground plane)	400 to 800 mV p-p
Input voltage (double drive- bias decoupled to ground plane)	250 to 800 mV p-p
Output load	500Ω and 3pF

Characteristic	Type	Value				Conditions
		Min.	Typ.	Max.	Units	
Max. input freq.	SP8602A,B,M SP8603A,B,M SP8604A,B,M	500 400 300			MHz MHz MHz	V <sub>EE</sub> = -5.2V V <sub>EE</sub> = -5.2V V <sub>EE</sub> = -5.2V
Min. input freq. with sinusoidal input	All		20	40	MHz	
Min. slew rate of square wave input for correct operation	All		30	100	V/μS	single input drive
Output voltage swing	All	400			mV	V <sub>EE</sub> = -5.2V T <sub>amb</sub> = -55°C to +70°C
Output voltage swing	SP602A	350			mV	V <sub>EE</sub> = -5.2V T <sub>amb</sub> = +125°C I/P freq. = 500 MHz
Power supply drain current	All		12	20	mA	V <sub>EE</sub> = -5.2V See note 1

NOTES

- In practice, the 3.5kΩ resistors specified in the test circuit (Fig.3) are not essential: omission of these resistors will reduce the maximum supply current to 18mA.




Fig. 3 Test circuit

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage $V_{CC} - V_{EE}$	8V
Input voltage $V_{in}$	Not greater than the supply voltage in use
Output current $I_{out}$	10 mA
Operating junction temperature	+150°C
Storage temperature range	-55°C to +150°C

**OPERATING NOTES**

It is recommended that a positive earth plane be used for the circuit layout, thus preventing damage if the output emitter followers are inadvertently shorted to ground. All components used in the circuit layout should be suitable for the frequencies involved, and outside a controlled impedance environment, leads and connections should be kept short to minimise stray inductance.

The signal source is normally capacitively coupled to the input. A 1000pF capacitor is usually sufficient. If the input signal is likely to be interrupted a 15KΩ resistor should be connected between the input and the negative rail. In the single drive case it is preferable to connect the resistor to the input not in use – in the double drive case either input can be used. The addition of the input pulldown resistor causes a slight loss of input sensitivity,

but it prevents circuit oscillation under no-signal conditions.

The input waveform may be sinusoidal, but below about 40 MHz the operation of the circuit becomes dependent on the slew rate of the input rather than the amplitude. A square wave input with a slew rate of more than 100 V/μS will permit correct operation down to DC.

The output voltage swing can be increased by the addition of a DC load to the output emitter followers. Pulldown resistors of 1.5 K to the negative rail provide an increase of typically 25% in the output voltage swing.

**APPLICATION NOTES**

**SP8602B and SP8604B interfacing to ECL 10 000 and ECL III**

By increasing the output voltage swing using external pulldown resistors (see operating notes), the SP8604B can be coupled directly into an ECL III or ECL 10 000 gate, but there is a reduction of the noise immunity. Where noise immunity is important the device can be connected to an ECL 10 000 or ECL III line receiver.

**Divide-by-16 frequency scaler.**

The SP8602B and SP8604B interfacing with the SP8601B and high-speed TTL to give a divide-by-16 frequency scaler is shown in Fig. 4.




Fig. 4 Divide-by-16 frequency scaler



# SP8607 A, B&M

## 600 MHz ÷ 2

The SP8607 is a divide-by-2 counter with a minimum guaranteed toggle frequency of 600 MHz over a 0°C to +70°C temperature range. The device is designed for capacitive coupling to the signal source to either of the two inputs and it has two complementary emitter follower outputs. Power dissipation is typically only 70mW with a 5.2V supply.

### FEATURES

- 600 MHz Operation
- -55°C to 125°C Guaranteed for 'A' grade
- Only 70mW Dissipation at 5.2V




Fig. 1 Pin connections

### ELECTRICAL CHARACTERISTICS

#### Test conditions (unless otherwise stated):

Connections as test circuit, Fig. 3

$T_{amb}$ : (A grade) -55°C to +125°C

(B grade) 0°C to +70°C

(M grade) -40°C to +85°C

Supply voltage  $V_{CC} = 0V$

$V_{EE} = -5.2V \pm 0.25V$

Specified input voltage range: 400 to 800mV p-p

### ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage $ V_{CC} - V_{EE} $	8V
Input Voltage DC	≤ Supply
Input Voltage AC	2.5V p-p
Output Current	15mA
Operating Junction Temp.	+150°C
Storage Temp Range	-55°C to +150°C

Characteristic	Value			Units	Conditions
	Min	Typ.	Max		
Max. toggle frequency	600	800		MHz	$V_{EE} = -5.2V$ , $f_{in} = 600\text{ MHz}$
Min. input frequency (sine wave)		50		MHz	
Min. slew rate of square wave input for correct operations to OHZ		40	100	V/ $\mu$ s	
Output voltage swing	400			mVp-p	
Output voltage levels					$f_{in} = \text{OHZ}$
$V_{OH}$		-0.75		V	
$V_{OL}$		-1.5		V	
Input impedance		400		$\Omega$	$f_{in} = \text{OHZ}$
O/P pulldown resistors		4.0		k $\Omega$	2.7k $\Omega$ resistor from pin 3 to $V_{CC}$ $V_{EE} = -5.2V$
Bias voltage level		-2.6		V	
Power supply drain current		14	18	V	

# SP8607




Fig. 2 SP8607 block diagram




Fig. 3 Test circuit for SP8607

## OPERATING NOTES

All components used with the SP8607 should be suitable for the frequencies involved, resistors and capacitors should be of low inductance types and unterminated loads should be kept short to minimise uncounted reflections. The test circuit uses positive earth because this minimises noise problems and the danger of accidentally shorting the O/P transistors to a negative voltage. However, the device will operate satisfactorily and to the specification, with a negative earth provided that the positive supply is well decoupled to the UHF earth.

There are two complementary inputs connected to an internally-generated temperature-compensated bias point via two 400 ohm resistors. The signal source would normally be capacitively coupled to one of the inputs and the other should be decoupled to earth. If two complementary input signals are available (when cascading SP8607s for example) both inputs should be used

The input signal can be directly connected to the device either by using a voltage dropping network or by using split power supplies (see Fig. 4). In this mode the device is very tolerant of the actual values of  $V_{CC}$  and  $V_{EE}$  although  $V_{CC} - V_{EE}$  should stay within  $5.2V \pm 0.25V$ . A 2.7kΩ resistor is connected from  $V_{CC}$  to the bias pin in the test circuit because this greatly improves the device's ability to operate with large input signals

It is important that pins 2 and 3 are decoupled by a capacitor in the range 100 – 1000pF because device sensitivity can be reduced by decoupling to a poor earth




Fig. 4 Direct coupling using split power supplies




Fig. 5 SP8607: with input pulldown resistor

In the absence of an input signal, or if the input signal is of very low amplitude, the device may give an output signal of about 250 MHz. This is due to the balanced nature of the internal  $\div 2$  circuit and can be stopped if required by connecting a 10 kohm resistor between the input and the negative rail. (See Fig. 5). This causes a drop in sensitivity of about 100 mV but typical devices still easily meet the 400 – 800 mV input amplitude specification. With sine wave inputs below 50MHz the SP8607 miscounts because the slew rate of the input signal is too slow. Below this frequency a square wave input is needed with a slew rate of 100V/μ or more.




Fig. 6 Typical operating characteristic



# SP8000 SERIES

## HIGH SPEED DIVIDERS

**SP8616 B&M** 1 GHz ÷ 4

**SP8615 B&M** 900MHz ÷ 4

**SP8614 B&M** 800MHz ÷ 4

**SP8613 B&M** 700MHz ÷ 4

The SP8616 series of UHF counters are fixed ratio ÷ 4 asynchronous emitter coupled logic counters with, in the case of the SP8616B, a maximum operating frequency in excess of 1GHz, over a temperature range of 0°C to +70°C. The input is normally capacitively coupled to the signal source but can be DC coupled if it is required. The two complementary emitter follower outputs are capable of driving 100Ω lines and interfacing to ECL with the same positive supply. The SP8616 series require supplies of 0V and -7.4V (± 0.4V).




Fig. 1 Pin connections

### FEATURES

- DC to 1GHz operation.
- 0°C to 70°C operation guaranteed at maximum specified frequency and over a wide dynamic input range.
- Complementary emitter follower O/Ps, ECL compatible.

### APPLICATIONS

- UHF Instrumentation, Including Counters and Timers
- Prescaling for UHF Synthesisers.

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage	$ V_{CC} - V_{EE} $	10 volts
Input voltage	$V_{INac}$	2.5 volts p-p
Output current		15mA
Storage temperature range		-55°C to +150°C
Maximum operating function temperature		+150°C




Fig. 2 Functional diagram

### QUICK REFERENCE DATA

- $V_{CC} = 0V$
- $V_{EE} = -7.4V \pm 0.4V$
- Input Voltage Range 400mV to 1.2V (see Fig. 3)
- Output Voltage Swing 700mV Typ.
- Temp. Range: 'B' Grade 0°C to +75°C  
'M' Grade -40°C to +85°C




Fig. 3 Specified range of operation

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated).

$T_{amb}$  = 'B' grade: 0°C to +70°C; 'M' grade: -40°C to +85°C  
 Supply voltage  
 $V_{CC} = 0V$   
 $V_{EE} = -7.4V \pm 0.4V$

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Max.toggle frequency	SP8616	1000			MHz	$V_{IN} = 600mV$ to 1.2Vp-p (see Fig. 3)
	SP8615	900			MHz	$V_{IN} = 400MHz$ to 1.2V p-p
	SP8614	800			MHz	$V_{IN} = 400MHz$ to 1.2V p-p
	SP8613	700			MHz	$V_{IN} = 400MHz$ to 1.2V p-p
Min.toggle frequency for correct operation with sine wave input	ALL			200	MHz	$V_{IN} = 400mV$ to 1.2V p-p
Min.toggle frequency for correct operation with sine wave input	ALL			100	MHz	$V_{IN} = 600mV$ to 1.2V p-p
Min slew rate for square wave input to guarantee operation to 0Hz	ALL			200	V/ $\mu s$	
Output voltage swing	ALL	500	700		mV	
Power supply drain current	ALL		45	60	mA	$V_{EE} = -7.4V$

Toggle Frequency Test Board Layout

1. All connections to the device are kept short.
2. The capacitors are leadless ceramic types.
3. In practice, the device is tested in an Augat 14 lead DIL socket which degrades the performance slightly. If the device is mounted in a low profile socket or soldered into a printed circuit board, the specified performance will be exceeded.

OPERATING AND APPLICATION NOTE

The SP8616 series of dividers are very simple to use but normal high frequency rules should be followed for optimum performance, for example, all connections should be kept short, the capacitors and resistors should be types suitable for the frequencies involved, etc.

The input is normally capacitively coupled to the signal source. There is an internal 500Ω resistor connecting the input to a reference voltage; this biases the input in the middle of the transfer characteristic. The reference voltage is brought out onto pin 6, which should be decoupled to the earth plane.

The sensitivity of the device can be increased by DC coupling the input signal about earth (see Fig. 5).

$V_{CC} - V_{EE}$  should be kept inside the specified 7.4 volts  $\pm 0.4$  volts but the actual value of  $V_{CC}$  relative to earth is not very critical and can be varied between 4.0V and 6.0V with only a small effect on performance. A  $V_{CC}$  of about 5.2V is the optimum for full temperature range operation.




Fig. 4 Toggle frequency test circuit




Fig. 5 Circuit for using the input signal about earth potential

In the absence of an input signal both the DC coupled and the capacitively coupled circuits will self oscillate with an output frequency of approximately 200MHz. This can be prevented by connecting a 10kΩ resistor between the input and the negative rail. This offsets the input sufficiently to stop the oscillation but it also reduces the input sensitivity by approximately 100mV.

The SP8616 will miscount with low frequency sinewave inputs or slow ramps. A slew rate of 200V/μs or greater is necessary for safe operation at low frequencies.

The output can be interfaced to ECL II directly and to ECL III using two resistors. (See Fig. 6).




Fig. 6 Interfacing SP8616 series to ECL II and ECL III

The input impedance of the SP8616 is a function of frequency and minimises at about the same frequency as the maximum input sensitivity, so, although it can load the signal source significantly there is usually enough signal to operate the device satisfactorily when the input impedance is at a minimum input signal requirement. The worst case occurs at the maximum frequency because this is where the input sensitivity is worst.

A commercially available hybrid amplifier can be used to drive the SP8616 (see Fig. 7).




Fig. 7 The SP8616 driven by a commercially available hybrid amplifier. The Amperex ATF417 output is internally capacitively coupled.

**Note:** The Amperex ATF 417 output is internally capacitively coupled.




Fig. 8 A 1GHz synthesiser loop

The SP8616 series can be used in instrumentation for direct counting applications up to 1GHz and in frequency synthesisers.

In a frequency synthesiser, the SP8616 and the SP8641 can be used together (see Fig. 8).



# SP8000 SERIES

## HIGH SPEED DIVIDERS

### SP8619B 1.5GHz ÷ 4

### SP8617B 1.3GHz ÷ 4

The SP8619 series of UHF counters are fixed ratio ÷4 asynchronous emitter coupled logic counters with, in the case of the SP8619B a maximum operating frequency in excess of 1.5GHz over a temperature range of 0°C to +70°C. The input is normally capacitively coupled to the signal source but can be DC coupled if it is required. The two complementary emitter follower outputs are capable of driving 100 ohm lines and interfacing to ECL with the same positive supply. The SP8619 series require supplies of 0V and -6.8V ( $\pm 0.35V$ ).




Fig. 1 Pin connections

### FEATURES

- DC to 1.5GHz Operation
- 0°C to 70°C Operation Guaranteed at Maximum Specified Frequency and Over a Wide Dynamic Input Range
- Complementary Emitter Follower O/Ps, ECL10K and ECL III Compatible

### QUICK REFERENCE DATA

- $V_{CC} = 0V$   $V_{EE} = -6.8V \pm 0.35V$
- Input Voltage Range 400mV to 1.2V p-p
- Temperature Range 0°C to +70°C
- Output Voltage Swing 800mV Typ.

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage  $|V_{CC} - V_{EE}| 10V$   
 Input voltage  $V_{INAC}$  2.5V p-p  
 Output current 15mA  
 Storage temperature range -55°C to +150°C  
 Maximum operating function temperature +150°C

### APPLICATIONS

- UHF Instrumentation, Including Counters and Timers
- Prescaling for UHF Synthesisers




Fig. 2 Functional diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated)

$T_{amb} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$

Supply voltage  $V_{CC} = 0\text{V}$   $V_{EE} = -6.8 \pm 0.35\text{V}$

Input voltage 400 – 1200mV p-p

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. toggle frequency	SP8619B SP8617B	1.5 1.3			GHz GHz	
Min. toggle frequency for correct operation with sine wave input	All			150	MHz	$V_{IN} = 600\text{mV}$ to $1.2\text{Vp-p}$
Min. toggle frequency for correct operation with sine wave input	All			100	MHz	$V_{IN} = 800\text{mV}$ to $1.2\text{Vp-p}$
Min slew rate for square wave input to guarantee operation to 0Hz	All			200	V/ $\mu\text{s}$	
Output voltage swing	All	600	800	110	mV	
Power supply drain current	All		80		mA	$V_{EE} = -7.15\text{V}$

Toggle Frequency Test Board Layout

1. All connections to the device are kept short
2. The capacitors are leadless ceramic types
3. In practice, the device is tested in an Augat 14 lead DIL socket which degrades the performance slightly. If the device is mounted in a low profile socket or soldered into a printed circuit board, the specified performance will be exceeded.




Fig. 3 Toggle frequency test circuit




Fig. 4 Circuit for using the input signal about earth potential

**OPERATING AND APPLICATION NOTE**

The SP8619 series of dividers are very simple to use but normal high frequency rules should be followed for optimum performance - for example, all connections should be kept short and the capacitors and resistors should be types suitable for the frequencies involved.

The input is normally capacitively coupled to the signal source. There is an internal 400 ohm resistor connecting the input to a reference voltage; this biases the input in the middle of the transfer characteristic. The reference voltage is brought out onto pin 6, which should be decoupled to the earth plane.

The sensitivity of the device can be increased by DC coupling the input signal about earth (see Fig. 4 ).

$|V_{CC} - V_{EE}|$  should be kept inside the specified 6.8V  $\pm 0.35V$  but the actual value of  $V_{CC}$  relative to earth is not very critical and can be varied between 4.2V and 5.0V with only a small effect on performance. A  $V_{CC}$  of about 4.6V is the optimum for full temperature range operation.

In the absence of an input signal both the DC coupled and the capacitively coupled circuits will self-oscillate with an output frequency of approximately 300MHz.

This can be prevented by connecting a 10k ohm resistor between the input and the negative rail. This offsets the input sufficiently to stop the oscillation but it also reduces the input sensitivity by approximately 100mV.

The SP8619 will miscount with low frequency sine-wave inputs or slow ramps. A slew rate of 200V/ $\mu s$  or greater is necessary for safe operation at low frequencies.

The output can be interfaced to ECL 10K or ECL III (see Fig. 5).

The input impedance of the SP8619 is a function of frequency and minimises at about the same frequency as the maximum input sensitivity, so, although it can load the signal source significantly there is usually enough signal to operate the device satisfactorily when the input impedance is at a minimum input signal requirement. The worst case occurs at the maximum frequency because this is where the input sensitivity is worst.

The SP8619 series can be used in instrumentation for direct counting applications up to 1.5GHz and in frequency synthesisers.

In a frequency synthesiser, the SP8619 and the SP8643 can be used together (see Fig. 6).




Fig. 5 Interfacing SP8619 series to ECL 10K and ECL III




Fig. 6 A 1.5GHz synthesiser loop



# SP8000 SERIES

## HIGH SPEED DIVIDERS

### ÷5 COUNTERS

## SP8620 A, B & M (400MHz)

## SP8621 A, B & M (300MHz)

## SP8622 A, B & M (200MHz)

The SP8620, SP8621 and SP8622 are fixed ratio emitter-coupled logic ÷5 counters with specified input frequency ranges of DC to 400MHz (SP8620), 300MHz (SP8621) and 200MHz (SP8622) respectively. The operating temperature is specified by the final coding letter: -55°C to +125°C ('A' grade), 0°C to +70°C ('B' grade) and -40°C to +85°C ('M' grade).

The counter is normally capacitively coupled to the signal source and is specified with an input signal range of 400-800mv p-p (-4dBm to +22dBm). There are two bias points on the circuit that should be capacitively decoupled to the ground plane.




Fig.1 Pin connections (bottom view)




Fig.2 Circuit diagram (all resistor values are nominal)

### FEATURES

- D.C. to 400MHz Operation.
- Temperature Ranges of -55°C to +125°C ('A' Grade), 0°C to +70°C ('B' Grade) and -40°C to +85°C ('M' Grade) Over Full Specified Input Range and Frequency.

### APPLICATIONS

- Frequency Counters and Timers
- Frequency Synthesisers

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage $ V_{CC} - V_{EE} $	8V
Input voltage $V_{IN}$	Not greater than supply
Output current $I_{OUT}$	15mA
Operating junction temperature	+150°C
Storage temperature	-55° to +150°C

### ELECTRICAL CHARACTERISTICS

#### Test Conditions (unless otherwise stated)

Tamb:	'A' grade: -55°C to +85°C
	'B' grade: 0°C to +70°C
	'M' grade: -40°C to +85°C

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. input frequency	SP8620 SP8621 SP8622	400 300 200			MHz MHz MHz	
Min. input frequency with sinusoidal input	All		20	40	MHz	
Min. slew rate of square wave input for correct operation	All		30	100	V/μS	
Output voltage swing	All	400	800		mV	$V_{EE} = -5.2V$
Power supply drain current	All		55		mA	$V_{EE} = -5.2V$

OPERATING NOTES

It is recommended that a positive earth plane is used for the circuit layout, thus preventing damage if the output is short-circuited to earth.

The signal source is normally capacitively coupled to the input (see Fig. 3). A 1000pF capacitor is suitable at high frequencies, but if lower frequency operation is also required, say below 10MHz, then an additional capacitor should be connected in parallel. The device can be DC coupled if it is required – see Fig. 4.




Fig.3 Test circuit




Fig.4 Divide by 16 frequency scaler

The circuit may self oscillate when there is no input signal or when the input signal is well below the specified input signal. This can be prevented by connecting a 15kΩ resistor between the input and the negative rail. This causes a loss in sensitivity of up to 100mV p-p.

The input waveform may be sinusoidal, but below about 20MHz the circuit tends to malfunction on minimum amplitude input signals and the condition becomes worse as the frequency is decreased. This is because correct operation of the circuit depends on the slew rate of the input signal. A square wave input with a slew rate greater than 100V/μs ensures correct operation down to DC.

The output swing of the devices can be significantly increased by the addition of a DC load on the emitter follower output. For instance, the maximum DC load of 1.5kΩ will give an increase of typically 50% in output swing with no effect on input drive level or maximum operating frequency. This allows the SP8620 devices to interface directly to ECL II devices with no loss in noise immunity. If the devices are required to interface to ECL III or ECL 10,000 then an interface similar to Fig. 5 should be used.

The values of the decoupling capacitors are not critical, but they should be of a type suitable for the frequencies involved.




Fig. 5 Interfacing to ECL III or ECL 10,000

**SP8630 A, B&M**  
600MHz DECADE COUNTER

**SP8631A, B&M**  
500MHz DECADE COUNTER

**SP8632 A, B&M**  
400MHz DECADE COUNTER




Fig. 1 Pin connections

GENERAL DESCRIPTION

The SP8630/1/2 counters are fixed ratio ÷ 10 circuits using emitter coupled logic, with maximum specified counting frequencies of 600, 500 and 400 MHz respectively, over temperature ranges of -55°C to +125°C, 0°C to 70°C and -40°C to +85°C. A 6:4 mark/space square wave is

provided at the emitter follower output. The input is normally single driven and capacitively coupled to the signal source. There are two bias points on the circuit which should be capacitively coupled to the ground plane.




Fig. 2 Block diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless stated otherwise):

- Tamb: 'A' grade -55°C to +125°C
- 'B' grade 0°C to +70°C
- 'C' grade -40°C to +85°C

Operating supply voltage

- VCC 0V
- VEE -5.2V ± 0.25V
- Input voltage 400 to 800 mV (p-p)
- Output load 500Ω & 3pF.

NOTE: The maximum input frequency is guaranteed at VEE = -5.2V. For typical operating characteristics with power supply variations see Fig.5, which shows that the maximum operating frequency of a typical device increases with increasing power supply voltage

Characteristic	Type	Value			Units	Conditions
		Min	Typ	Max		
Max input freq.	SP8630	600			MHz	
	SP8631	500			MHz	
	SP8632	400			MHz	
Min input freq. with sinusoidal input	All		20	40	MHz	
Min. slew rate of square wave I/P for correct operation	All		30	100	V/μs	
Output voltage swing	All	400	600		mV	VEE = -5.2V
Power supply drain current			70		mA	VEE = -5.2V




Fig. 3 Circuit diagram of 1st element (-2) showing input biasing arrangement

**OPERATING NOTES**

It is recommended that a positive earth plane be used for the circuit layout, thus preventing damage if the emitter follower outputs are inadvertently shorted to ground.

The signal source is normally capacitively coupled to the input: 1000 pF is usually sufficient. If the input signal is likely to be interrupted a 15 k ohm resistor should be connected between the input pin and the negative rail to prevent circuit oscillation under no-signal conditions. The addition of the pull-down resistor causes a slight loss of sensitivity of the device, but this does not normally cause problems in practice.

The input waveform may be sinusoidal, but below 40 MHz the operation of the circuit becomes dependent on the slew rate of the waveform rather than the amplitude. A square wave input with a slew rate of 100 V/ $\mu$ s will allow correct operation down to DC. At high frequencies, increasing drive level above minimum typically increases the max. operating frequency by up to 25%

The output swing of the device can be significantly increased by the addition of a DC load on the emitter follower output. For instance, the maximum DC load of 1.5k ohms will give an increase of typically 50% in output swing with no effect on input drive level or maximum operating frequency. This allows the SP8630 series devices to drive directly into ECL II devices with no loss in noise immunity.

The value of capacitance needed for the decoupling capacitors is not critical. Values down to 15 pF have been found satisfactory in practice.




Fig. 4 Test circuit

**Test Circuit Notes**

The values of the coupling and decoupling capacitors are uncritical but they should be of a type and value suitable for the frequencies involved.

All connections should be physically short when not in a 50 $\Omega$  environment to minimise reflections due to mismatching.

The +ve pin should be connected to a low impedance earth plane to minimise feed-through of the input signal to the output.

Typical Operating Characteristics




Fig. 5 Minimum drive level v. input frequency at +25°C




Fig. 6 Max. operating frequency v. power supply voltage for a typical SP8631B




Fig. 7 Max. operating frequency v. ambient temperature for a typical SP8631B ( $V_{cc} = -5.2V$ )

APPLICATION NOTES

Direct coupling to the SP8630 series.

It can be seen from the circuit diagram that the input arrangement of the SP8630 series is not compatible with the normal ECL logic levels. The input reference level is approximately  $-3.2$  volts but it is not well defined and has a temperature coefficient of approximately  $-1.6$  mV/°C. If DC coupling is required, the input would have to be larger than would be the case with capacitive coupling.

ABSOLUTE MAXIMUM RATINGS

Power supply voltage	8V.
$V_{CC} - V_{EE}$	Not greater than the supply voltage in use
Input voltage $V_{IN}$	15 mA
Output current $I_{OUT}$	
Operating junction temperature	+150°C
Storage temperature	-55°C to +150°C



**SP8000 SERIES**  
HIGH SPEED DIVIDERS

**SP8634B** ÷ 10 700 MHz

**SP8635B** ÷ 10 600 MHz

**SP8636B** ÷ 10 500 MHz

**SP8637B** ÷ 10 400 MHz

The SP8634B, SP8635B, SP8636B and SP8637B are divide-by-ten circuits with binary coded decimal outputs for operation from DC up to specified input frequencies of 700, 600, 500 and 400 MHz, respectively, over a guaranteed temperature range of 0°C to +70°C.

These devices, optimised for counter applications in systems using both ECL and TTL, are intended to be operated between 0V and -5.2V power rails and to

interface with TTL operating between 0V and +5V. The BCD outputs and one of two carry outputs are TTL-compatible, while the second carry output is ECL-compatible. The clock input, which is normally capacitively coupled to the signal source, is gated by an ECL III/ECL 10k-compatible input. The TTL-compatible reset forces the 0000 state regardless of the state of the other inputs.

**FEATURES**

- Direct gating capability at up to 700 MHz
- TTL-compatible BCD outputs
- TTL- and ECL-compatible carry outputs
- Power consumption less than 500 mW
- Wide dynamic input range

**APPLICATIONS**

- Counters
- Timers
- Synthesisers




Fig. 1 Pin connections (top)




Fig. 2 Logic diagram

**ELECTRICAL CHARACTERISTICS** (All types except where otherwise stated)

Test Conditions (unless otherwise stated)

$T_{amb}$		0°C to +70°C
Power Supplies	$V_{CC}$	0V
	$V_{EE}$	-5.2V ± 0.25V

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
<b>Clock Input (pin 14)</b>					
Max. input frequency					} Input voltage 400-800mV p-p
SP8634B	700			MHz	
SP8635B	600			MHz	
SP8636B	500			MHz	
SP8637B	400			MHz	
Min. input frequency with sinusoidal I/P			40	MHz	
Min. slew rate of square wave for correct operation down to DC			100	V/μs	
<b>Clock inhibit input (pin 16)</b>					
Logic levels					$T_{amb} = +25^{\circ}C$ (see Note 1) 10%–90%
High (inhibit)	-0.960			V	
Low			-1.650	V	
Edge speed for correct operation at maximum clock I/P frequency			2.5	ns	
<b>Reset input (pin 3)</b>					
Logic levels					See Note 3 and Fig. 4
High (reset)	See Note 2				
Low			+0.4	V	
Reset ON time	100			ns	
<b>TTL outputs ABCD (pins 2,7,8,10)</b>					
Output Voltage					10k Ω resistor and TTL gate from O/P to +5V rail
High	+2.4			V	
Low			+0.4	V	
<b>TTL carry output (pin 11)</b>					
Output Voltage					5kΩ resistor and 3 TTL gates from o/p to 5V rail
High state	+2.4			V	
Low			+0.4	V	
<b>ECL carry output (pin 9)</b>					
Output Voltage					$T_{amb} = +25^{\circ}C$ External current = 0mA (See Note 4)
High	-0.975			V	
Low			-1.375	V	
<b>Power supply drain current</b>		75	90	mA	$V_{EE} = 5.2V$

NOTES

1. The clock inhibit input levels are compatible with ECL III and ECL 10000 levels throughout the temperature range 0°C to +70°C.
2. For a high state, the reset input requires a more positive input level than the specified worst case TTL  $V_{OH}$  of +2.4V. Resetting should be done by connecting a 1.8kΩ resistor from the output of the driving TTL gate and only fanning out to the reset input of the SP8000 series device.
3. These outputs are current sources which can be readily made TTL-compatible voltages by connecting them to +5V via 10kΩ resistors.
4. The ECL carry output is compatible with ECL II throughout the temperature range but can be made compatible with ECL III using the simple interface shown in Fig. 3.




Fig. 3 ECL III/ECL 10000 interfacing




Fig. 4 TTL carry and ABCD output structure

**OPERATING NOTES**

The devices are intended to be used with TTL and ECL in a counting system — the ECL and the decade counter being connected between voltage rails of 0V and -5.2V and the TTL between voltage rails of 0V and +5.0V. Provided that this is done ECL and TTL compatibility is achieved (see Figs. 4 and 5).

The clock is normally capacitively coupled to the signal source: a 1000pF UHF capacitor is normally adequate. If low frequency operation is required the 1000pF capacitor should be connected in parallel with a higher value capacitor. The bias decoupling (pin 1) should be connected to earth via a capacitor — preferably a chip type — but in any case a low inductance type suitable for UHF applications. The devices normally have an input amplitude operating range far greater than the specified 400 to 800 mV pk/pk. However, if the decoupling capacitor is not of a UHF type, or it is connected to an earth point that has a significant impedance between the capacitor and the  $V_{CC}$

connection, then the input dynamic range will suffer and the maximum signal for correct operation will be reduced.

Under certain conditions, the absence of an input signal may cause the device to self-oscillate. This can be prevented (while still maintaining the specified input sensitivity) by connecting a 68kΩ resistor between the clock input and the negative supply. If the transition of either the clock input or the clock inhibit input is slow the device may start to self-oscillate during the transition. For this reason, the input slew rates should be greater than 100 V/μs. It should also be noted that a positive-going transition on either the clock input or the clock inhibit input will clock the device, provided that the other input is in the low state.

The BCD outputs give TTL-compatible outputs (fanout = 1) when a 10kΩ resistor is connected from the output to the +5V rail. In this configuration the outputs will be very slow compared with the clocking rate of the decade and so the state on the BCD outputs can only be determined when the clock has stopped or is inhibited.

The fan out capability of the TTL carry output can be increased by buffering it with a PNP emitter follower. The interface is shown in Fig. 5.




Fig. 5 Typical application configuration




Fig. 6 Decade counter timing diagram

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage ( $V_{CC} - V_{EE}$ )	8V
Clock inhibit voltage	Not greater than the supply voltage in use
Clock input voltage	2V pk/pk
Bias voltage ( $V_{OUT}$ ) on BCD outputs, $V_{OUT} - V_{EE}$ (10k $\Omega$ resistor in series with output)	11V
Bias voltage ( $V_{OUT}$ ) on TTL carry output, $V_{OUT} - V_{EE}$ (1.2k $\Omega$ resistor in series with output)	11V
Output current from ECL carry output ( $I_{OUT}$ ) (Note: the device will be destroyed if the ECL output is shorted to the negative rail)	10mA
Operating junction temperature	+150°C
Storage temperature range	-55°C to +150°C

**QUICK REFERENCE DATA**

■ Power Supplies	$V_{CC}$ $V_{EE}$	0V -5.2V $\pm$ 0.25V
■ Range of clock input amplitude		400-800mV p-p
■ Operational temperature range		0°C to +70°C
■ Frequency range with sinusoidal I/P		40-700 MHz (SP8634B)
■ Frequency range with square wave I/P		DC to 700 MHz (SP8634B)

# SP 8000 SERIES

## HIGH SPEED DIVIDERS

<b>SP 8640A, B &amp; M</b>	200 MHz	
<b>SP 8641A, B &amp; M</b>	250 MHz	
<b>SP 8642A, B &amp; M</b>	300 MHz	
<b>SP 8643A, B &amp; M</b>	350 MHz	
<b>SP 8646A, B &amp; M</b>	200 MHz	TTL OUTPUTS
<b>SP 8647 A, B &amp; M</b>	250 MHz	TTL OUTPUTS
<b>UHF PROGRAMMABLE DIVIDERS <math>\div 10/11</math></b>		

In frequency synthesis it is desirable to start programmable division at as high a frequency as possible, because this raises the comparison frequency and so improves the overall synthesiser performance.

The SP8640 series are UHF integrated circuits that can be logically programmed to divide by either 10 or 11, with input frequencies up to 350 MHz. The design of very fast fully programmable dividers is therefore greatly simplified by the use of these devices and makes them particularly useful in frequency synthesisers operating in the UHF band.

Inputs and outputs are ECL compatible throughout the

temperature range: the clock inputs and programming inputs are ECL III compatible while the two complementary outputs are ECL II compatible to reduce power consumption in the output stage. ECL 10K output compatibility can be achieved very simply however (see Operating Notes). The SP8646/7 feature an additional TTL compatible output.

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 10 when either  $\overline{PE}$  input is in the high state and by 11 when both inputs are in the low state. Both the  $\overline{PE}$  inputs and the clock inputs have nominal 4.3k  $\Omega$  pulldown resistors to  $V_{EE}$  (negative rail).

### FEATURES

- Military and Industrial Variants.
- 350 MHz Toggle Frequency
- Low Power Consumption
- ECL Compatibility on All I/Ps & O/Ps
- Low Propagation Delay
- True and Inverse Outputs
- Optional TTL Output

### QUICK REFERENCE DATA

- Full Temperature Range Operation:
  - 'A' Grade  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
  - 'B' Grade  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$
  - 'M' Grade  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Supply Voltage
  - $|V_{CC} - V_{EE}| 5.2\text{V}$
- Power Consumption 250mW Typ.
- Propagation Delay 3ns Typ.




Fig. 1 Pin connections (top)

### ABSOLUTE MAXIMUM RATINGS

Supply voltage $ V_{CC} - V_{EE} $	8V
Input voltage $V_{in}$ (d.c.)	Not greater than the supply voltage in use.
Output current $I_{out}$	20mA
Max. junction temperature	$+150^{\circ}\text{C}$
Storage temperature range	$-55^{\circ}\text{C}$ to $+175^{\circ}\text{C}$

Clock Pulse	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	TTL O/P
1	L	H	H	H	H
2	L	L	H	H	H
3	L	L	L	H	H
4	H	L	L	H	H
5	H	H	L	H	H
6	L	H	H	L	L
7	L	L	H	L	L
8	L	L	L	L	L
9	H	L	L	L	L
10	H	H	L	L	L
11	H	H	H	H	L

Table 1 Count sequence

Extra state

$\overline{PE}_1$	$\overline{PE}_2$	Div Ratio
L	L	11
H	L	10
L	H	10
H	H	10

Table 2 Truth table for control inputs

The maximum possible loop delay for control is obtained if the L→H transition from Q<sub>4</sub> or the H→L transition from  $\overline{Q}_4$  is used to clock the stage controlling the ÷10/11. The loop delay is 10 clock periods minus the internal delays of the ÷10/11 circuit.




Fig. 2 Logic diagram (positive logic)

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

- T<sub>amb</sub>: -55 C to -125 C (A grade)
- 40 C to -85 C (M grade)
- 0 C to -70 C (B grade)
- Supply voltage (see note 1): V<sub>CC</sub> 0V
- V<sub>EE</sub> -5.2V

Static Characteristics (all SP8640 series devices)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock and $\overline{PE}$ input voltage levels V <sub>INH</sub> V <sub>INL</sub>	-1.10		-0.81	V	T <sub>amb</sub> = +25°C, see Note 2
	-1.85		-1.50	V	
Input pulldown resistance, between pins 1, 2, 3, and 16 and V <sub>EE</sub> (pin 12)		4.3		KΩ	
Output voltage levels V <sub>OH</sub> V <sub>OL</sub>	-0.85		-1.50	V	T <sub>amb</sub> = +25°C, see Note 3. I <sub>OUT</sub> (external) = 0mA (There is an internal circuit equivalent to a 2kΩ pull-down resistor on each output)
		V			
Power supply drain current		50	65	mA	

NOTES

1. The devices are specified for operation with the power supplies of V<sub>CC</sub> = 0V and V<sub>EE</sub> = -5.2V ± 0.25V, which are the normal ECL supply rails. They will also operate satisfactorily with TTL rails of V<sub>CC</sub> = +5V ± 0.25V and V<sub>EE</sub> = 0V.
2. The input reference voltage has the same temperature coefficient as ECL III and ECL 10K.
3. The output voltage levels have the same temperature coefficients as ECL II output levels.

Dynamic Characteristics

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Clock input voltage levels $V_{INH}$ $V_{INL}$	All	-1.10		-0.90	V	$T_{amb} = +25^{\circ}C$ , see Note 4
	All	-1.70		-1.50	V	
Max. toggle frequency	SP8643	350			MHz	
	SP8642	300			MHz	
	SP8641/7	250			MHz	
	SP8640/6	200			MHz	
Min. frequency with sinewave clock input	All			50	MHz	
Min. slew rate of square wave input for correct operation down to DC	All			100	V/ $\mu s$	
Propagation delay (clock input to device output)	All		3		ns	ECL Output
Set-up time	All		1.5		ns	See note 5
Release time	All		1.5		ns	See note 6

NOTES

- The devices are dynamically tested using the circuit shown in Fig. 5. The bias chain has the same temperature coefficient as ECL III and ECL 10K, and therefore tracks the input reference throughout the temperature range. The devices are tested with input amplitudes of 400 and 800 mV p-p about that reference, over the full temperature range.
- Set-up time is defined as the minimum time that can elapse between a L→H transition of a control input and the next L→H clock pulse transition to ensure that the  $\bar{1}0$  mode is forced by that clock pulse (see Fig. 3).
- Release time is defined as the minimum time that can elapse between a H→L transition of a control input and the next L→H clock pulse transition to ensure that the  $\bar{1}1$  mode is forced by that clock pulse (see Fig. 4).
- SP8646, SP8647 TTL output current = 8mA at  $V_{OL} = +0.5V$ , measured at  $+25^{\circ}C$ , temperature coefficient =  $+0.5mV/^{\circ}C$
- SP8646, SP8647  $O_4$  to TTL output delay = 3ns, typical
- The TTL O/P is a free collector and requires a 2k  $\Omega$  (typ) pull-up resistor. The current taken by this resistor must be included in the 8mA current in Note 7 above.




Fig. 3 Set-up timing diagram




Fig. 4 Release timing diagram




Fig. 5 Test circuit for dynamic measurements

OPERATING NOTES

The SP8640 range of devices are designed to operate in the UHF band and therefore PCB layouts should comply with normal UHF rules, e.g. non-inductive resistors and capacitors should be used, power supply rails decoupled, etc.

All clock and control inputs are compatible with ECL III and ECL 10K throughout the temperature range. However, it is often desirable to capacitively-couple the signal source to the clock, in which case an external bias network is required as shown in Fig. 6.




Fig. 6 Recommended input bias configuration for capacitive coupling to a continuous 50Ω signal source.

The  $\div 10/11$  can be controlled by a TTL fully programmable counter, provided that delays within the loop are kept to a minimum. The outputs and control inputs must therefore interface to TTL. The input TTL to ECL interface is accomplished with two resistors as shown in Fig. 7. The output ECL to TTL interface has been provided on chip in the SP8646/7. A discrete interface may be constructed as shown in Fig. 7. Both output interfaces will operate satisfactorily over the full military temperature range ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ). The propagation delay through the divider plus the interface and one Schottky TTL gate is approximately 10 ns. At an input frequency of 350 MHz this would only leave about 16 ns for the fully-programmable counter to control the  $\div 10/11$ . The loop delay can be increased by extending the  $\div 10/11$  function to, say,  $\div 20/21$  or  $\div 40/41$  (see Application Notes).




Fig. 7 TTL to ECL and ECL/TTL interfaces (for SP8640 devices and TTL operating from the same supply rails)

The SP8640 device ECL o/ps are compatible with ECL II levels when there is no external load. They can be made compatible with ECL III and ECL 10K with a simple potential dividing network as shown in Fig. 8.

The control and clock inputs are already compatible with ECL III and ECL 10K. The interface circuit of Fig. 8 can be used to increase noise immunity when interfacing from ECL III and ECL 10K outputs at low current levels to ECL III and ECL 10K inputs.




Fig. 8 ECL II to ECL III interface

**SP8650A, B & M** 600MHz÷16  
**SP8651A, B & M** 500MHz÷16  
**SP8652A, B & M** 400MHz÷16

The SP8650 series of UHF ÷ 16 counters are fixed ratio synchronous emitter coupled logic counters with, in the case of the SP8650, a maximum operating frequency in excess of 600MHz. All three devices operate up to their maximum specified operating frequencies over temperature ranges of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ('A' grade),  $0^{\circ}\text{C}$  to  $+20^{\circ}\text{C}$  ('B' grade) and  $-40^{\circ}\text{C}$  to  $-85^{\circ}\text{C}$  ('M' grade). The input is normally capacitively coupled to the signal source but the circuits can be DC driven if required. The inputs can be either single driven relative to the on-chip reference voltage or differentially driven.

There are two complementary emitter follower outputs.




Fig. 1 Pin connections

**FEATURES**

- Low Power - Typically 250mW
- ECL II & ECL III Output Compatibility
- Easy Operation From UHF Signal Source

**APPLICATIONS**

- Prescaling for UHF Synthesisers
- Instrumentation

**QUICK REFERENCE DATA**

- Power Supplies  $V_{CC} = 0\text{V}$   
 $V_{EE} = -5.2\text{V} \pm 0.25\text{V}$
- Temperature Range 'A' grade  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
'B' grade  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$   
'M' grade  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Input Amplitude Range 400mV to 800mVp-p
- Output Voltage Swing 800mV typ. p-p




Fig. 2 Functional diagram

**ELECTRICAL CHARACTERISTICS**

**Test Conditions (unless otherwise stated)**

Tamb = -55°C to +125°C ('A' grade)  
 0°C to +70°C ('B' grade)  
 -40°C to +85°C ('M' grade)

Supply Voltage

Vcc = 0V

VEE = -5.2V ± 0.25V

Output load = 500Ω in parallel with approx. 3pF

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. Toggle frequency	SP8650	600			HMz	Test circuit as in fig. 2 VIN = 400 to 800mV p-p
	SP8651	500			MHz	
	SP8652	400			MHz	
Min. toggle frequency for correct operation with a sinewave input	All			40	MHz	VIN = 400 to 800mV p-p
Min. slew rate for square wave input to guarantee correct operation to OHz	All			100	V/μs	
Input reference voltage	All		2.6		V	p-p
Output voltage swing (dynamic)	All	500	800		mV	
Output voltage (static)						
high state	All	-8.95		.615	V	
Low state	All	-1.83		-1.435	V	
Power supply drain current	All		45	60	mA	




Fig. 3 Toggle frequency test circuit




Fig. 4 SP8650 to ECL 10K interface

**Toggle Frequency Test Circuit**

1. All leads are kept short to minimise stray capacitance and induction.
2. Resistors and capacitors are non-inductive UHF types.
3. Device is tested in a 14 lead Augat socket type No. 314-AGGA-R

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage / VCC - VEE / 8 volts  
 Input voltage VINac 2.5V p-p  
 Output source curr Iout 10mA  
 Storage temperature range -55°C to +125°C  
 Operating junction temperature 150°C max.

## OPERATING NOTE

Normal UHF layout techniques should be used if the SP8650 series of dividers are to operate satisfactorily. If the positive supply is used as the earth connection, noise immunity is improved and the risk of damage due to inadvertently shorting the output emitter followers to the negative rail is reduced.

The circuit is normally capacitively coupled to the signal source. In the absence of an input signal the circuit will self-oscillate. This can be prevented by connecting a  $10\text{K}\Omega$  resistor between one of the inputs and the negative rail.

The device will also miscount if the input transitions are slow — a slew rate of  $100\text{V}/\mu\text{s}$  or greater is necessary for low frequency operation.

The outputs interface directly to ECL II or to ECL 10K with a potential divider (see Fig. 4).

A typical application of the SP8650 series devices would be in the divider chain of a synthesiser operating in the military frequency range 225 MHz to 512 MHz. A binary division rate is optimum where power is at a premium and so the SP8650 series would normally be used in low power applications.




Fig. 5 A low power synthesiser loop



**SP8000 SERIES**  
HIGH SPEED DIVIDERS

**SP8655A, B & M ( $\div 32$ )**  
**SP8657A, B & M ( $\div 20$ )**  
**SP8659A, B & M ( $\div 16$ )**

The SP8655A, B & M, SP8657A, B & M and SP8659A, B & M are fixed ratio (divide by 32, 20 and 16) low power counters for operation at frequencies in excess of 200MHz over the temperature ranges  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ('A' grade),  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  ('B' grade) and  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  ('M' grade).

In all cases the input can be either single or double driven and must be capacitively coupled to the signal source. If single drive is used the unused input must be capacitively decoupled to the ground plane. There are two bias points, which should be capacitively decoupled to the ground plane.

The free collector saturating output stage is capable of interfacing with TTL and CMOS.




Fig. 1 Pin connections (viewed from beneath)

**FEATURES**

- VHF Operation
- Low Power Dissipation
- Output TTL and CMOS Compatible

**APPLICATIONS**

- Low Power VHF Communications
- Portable Counters

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage, $V_{CC}-V_{EE}$	8V
Input voltage $V_{in}$	Not greater than supply voltage in use
Output sink current, $I_o$	10mA
Operating junction temperature	$+150^{\circ}\text{C}$
Storage temperature	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$




Fig. 2 Logic diagram

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

- Operating ambient temperature  $T_{amb}$ :  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ('A' grade)  
 $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  ('B' grade)  
 $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  ('M' grade)
- Operating supply voltages  $V_{CC}$ :  $+5.2\text{V} \pm 0.25\text{V}$ ;  $V_{EE}$ :  $0\text{V}$
- Input voltage single drive:  $400\text{mV}$  to  $800\text{mV}$  p-p
- double drive:  $250\text{mV}$  to  $800\text{mV}$  p-p
- Output load  $3.3\text{k}\Omega$  to  $-10\text{V}$ , in parallel with  $7\text{pF}$ .

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Maximum input frequency	200			MHz	$V_{CC} = +5.2\text{V}$
Minimum sinusoidal input frequency		20	40	MHz	
Minimum slew rate of square wave input		30	100	$\text{V}/\mu\text{s}$	
Power supply drain current		10	13	mA	
Output level (high)	9.0			V	
Output level (low)			400	mV	

**OPERATING NOTES**

Fig. 3 gives capacitor values for AC and DC coupling of the input and bias points on the test circuit; these values are not critical and will depend on the operating frequency.

The devices will normally self-oscillate in the absence of an input signal. This can be easily prevented by connecting a  $39\text{k}\Omega$  pulldown resistor from either input (double drive) to  $V_{EE}$ ; if the device is single driven then it is recommended that the pulldown resistor be connected to the decoupled unused input. The slight loss of input sensitivity resulting from this

technique does not seriously affect the operation of the device.

The input waveform will normally be sinusoidal but below  $40\text{MHz}$  correct operation depends on the slew rate of the input signal. A slew rate of  $100\text{V}/\mu\text{s}$  will enable the device to operate down to DC.

The output stage will drive three TTL gates without the addition of a pull-up resistor. Using a pull-up resistor of  $3.3\text{k}\Omega$  (or less) to a  $+10\text{V}$  will allow the output to drive a CMOS binary counter at a frequency of up to  $5\text{MHz}$ .




Fig. 3 Test circuit

# SP8660 A, B & M

## 180 MHz ÷ 10 (LOW POWER)

The SP8660 is a fixed ratio (divide by 10) low power counter for operation at frequencies in excess of 100MHz over the temperature ranges  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ('A' grade)  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  ('B' grade) and  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  ('M' grade)

The input can be either single or double driven and must be capacitively coupled to the signal source. If single drive is used, the unused input must be capacitively decoupled to the ground plane. There are two bias points, which should also be capacitively decoupled to the ground plane.

The free collector saturating output stage is capable of interfacing with TTL and CMOS.




Fig. 1 Pin connections (viewed from beneath)

### FEATURES

- ▣ VHF Operation
- ▣ Low Power Dissipation
- ▣ Output TTL and CMOS Compatible
- ▣ Military and Commercial Temperature Ranges

### APPLICATIONS

- ▣ Low Power VHF Communications
- ▣ Portable Counters

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage, $ V_{CC} - V_{EE} $	8V
Input voltage $V_{in}$	Not greater than supply voltage in use
Output sink current, $I_O$	10mA
Operating junction temperature	$+150^{\circ}\text{C}$
Storage temperature	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$

### OPERATING NOTES

Fig. 3 gives capacitor values for AC and DC coupling of the input and bias points on the test circuit; these values are not critical and will depend on the operating frequency.

The device will normally self-oscillate in the absence of an input signal. This can be easily prevented by connecting a  $39\text{k}\Omega$  pull-down resistor from either input (double drive) to  $V_{EE}$ ; if the device is single driven then it is recommended that the pull-down resistor be connected to the decoupled unused input. The slight loss of input sensitivity resulting from this technique does not seriously affect the operation of the device.

The input waveform will normally be sinusoidal but below 40MHz correct operation depends on the slew rate of the input signal. A slew rate of  $100\text{V}/\mu\text{s}$  will enable the device to operate down to DC.

The output stage will drive three TTL gates without the addition of a pull-up resistor. Using a pull-up resistor of  $3.3\text{k}\Omega$  (or less) to  $+10\text{V}$  will allow the output to drive a CMOS binary counter at a frequency of up to 5MHz.




Fig. 2 Logic diagram

**SP8660**

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated)**

Operating ambient temperature  $T_A$

'A' grade:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ; 'B' grade:  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ; 'M' grade:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ;

Operating supply voltages


$V_{CC} : +5.0\text{V} \pm 0.25\text{V}$ ;  $V_{EE} : 0\text{V}$

Input voltage

Single drive:  $400\text{mV}$  to  $800\text{mV}$  p-p; double drive:  $250\text{mV}$  to  $800\text{mV}$  p-p

Output load  $3.3\text{k}\Omega$  to  $+10\text{V}$ , in parallel with  $7\text{pF}$

Characteristic	Value			Units	Condition
	Min.	Typ.	Max.		
Maximum input frequency	100	200		MHz	$V_{CC} = +5.0\text{V}$
Minimum sinusoidal input frequency		20	40	MHz	
Minimum slew rate of square wave input		30	100	$\text{V}/\mu\text{s}$	
Power supply drain current		10	13	mA	
Output level (high)	9.0			V	
Output level (low)			400	mV	



*Fig. 3 Test circuit*

**UHF DECADE COUNTERS**
**SP8665B** 1.0GHz  $\div$  10    **SP8666B** 1.1GHz  $\div$  10

**SP8667B** 1.2GHz  $\div$  10

The SP8665/6/7 high speed decade counters operating at an input frequency of up to 1GHz over the temperature range 0°C to +70°C.

The device has a typical power dissipation of 550mW at the nominal supply voltage of 6.8V.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth. If no signal is present at the clock input the device will self-oscillate. If this is undesirable it may be prevented by connecting a 15k $\Omega$  resistor from the input to V<sub>EE</sub> (pin 10 to pin 7). This will reduce the input sensitivity of the device by approximately 100mV.

The clock inhibit input is compatible with standard ECL III circuits using a common V<sub>CC</sub> to the SP8665/6/7. A 6k $\Omega$  pull-down resistor is included on the chip. The input should be left open circuit when not in use. The SP8665/6/7 outputs are compatible with standard ECL II circuits. They may be used to drive ECL 10K by the inclusion of two resistors as shown in Fig. 4.




Fig. 2 Logic diagram




Fig. 1 Pin connections

**FEATURES**

- Guaranteed operation over large temperature range 0°C to 70°C
- Wide input dynamic range
- Self biasing clock input
- Clock inhibit input for direct gating capability

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage V <sub>CC</sub> - V <sub>EE</sub>	0V to +10V
Input voltage inhibit input	V <sub>EE</sub> to V <sub>CC</sub>
Input voltage CP input	2.5V p-p
Output current	20mA
Operating junction temperature	+150°C
Storage temperature	-55°C to 150°C

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):

Supply voltage	6.8V ± 0.3V
Clock input	AC coupled, self-biasing
Clock inhibit input	ECL III compatible
Output	ECL II compatible
T <sub>amb</sub>	0°C to +70°C
Supply voltage	V <sub>CC</sub> = 0V V <sub>EE</sub> = -6.8V
Clock input voltage	400mV to 1.2V (peak to peak)

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. i/p frequency	SP8665	1.0			GHz
	SP8666	1.1			GHz
	SP8667	1.2			GHz
Min. i/p frequency				200	MHz
Min. i/p frequency				100	MHz
Min. slew rate for square wave input				200	V/μsec
Clock i/p impedance		400			Ω
Inhibit input reference level		-1.3			V
Inhibit input pulldown resistor (internal)		6			kΩ
Output pulldown resistor (internal)		3			kΩ
Power supply drain current		80	105		mA




Fig. 3 Test circuit




Fig. 4 SP8665 to ECL 10K

**SP8670 A, B&M 600MHz ÷ 8**  
**SP8671 A, B&M 500MHz ÷ 8**  
**SP8672 A, B&M 400MHz ÷ 8**

The SP8670, SP8671 and SP8672 are fixed ratio -8 asynchronous ECL counters with a maximum operating frequency of 600, 500 and 400 MHz respectively. The operating temperature is specified by the final coding letter: -55°C to +125°C ('A' grade), 0°C to +70°C ('B' grade) and -40°C to +85°C ('M' grade). The input is normally capacitively coupled to the signal source but the circuit can be DC driven if required. The inputs can be either single driven, relative to the on-chip reference voltage, or driven differentially. There are two complementary emitter-follower outputs.




Fig. 1 Pin connections

**FEATURES**

- Low Power – Typically 250mW
- ECL II & ECL III Output Compatibility
- Easy Operation From UHF Signal Source

**APPLICATIONS**

- Prescaling for UHF Synthesisers
- Instrumentation




Fig. 2 Functional diagram

**QUICK REFERENCE DATA**

- Power Supplies:  $V_{CC} = 0V$   
 $V_{EE} = -5.2V \pm 0.25V$
- Input Amplitude range: 400mV to 800mV p-p
- Output Voltage Swing: 800mV typ. p-p
- Temp. Ranges: -55°C to +125°C ('A' Grade)  
0°C to +70°C ('B' Grade)  
-40°C to +85°C ('M' Grade)

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated)

- T<sub>amb</sub> = 'A' grade: -55°C to +125°C;
- Supply Voltage 'B' grade: 0°C to 70°C;
- V<sub>CC</sub> = 0V 'M' grade: -40°C to +85°C;
- V<sub>EE</sub> = -5.2V ± 0.25V
- Output load = 500Ω line in parallel with approx. 3pF

Characteristic		Value			Units	Condition
		Min.	Typ.	Max.		
Max. Toggle frequency	SP8670	600			MHz	Test circuit as in fig. 2 V <sub>IN</sub> = 400 to 800mV p-p
	SP8671	500			MHz	
	SP8672	400			MHz	
Min. Toggle frequency for correct operation with a sinewave input				40	MHz	V <sub>IN</sub> = 400 to 800mV p-p
Min. slew rate for square wave input to guarantee correct operation to 0Hz				100	V/μs	
Input reference voltage			2.6		V	
Output voltage swing (dynamic)		500	800		mV	p-p
Output voltage (static)						
High state		-8.95		.615	V	
Low state		-1.83		-1.435	V	
Power supply drain current			45	60	mA	

Toggle Frequency Test Circuit

1. All leads are kept short to minimise stray capacitance and inductance
2. Resistors and capacitors are non-inductive UHF types.
3. Device is tested in a 14 lead Augat socket type No. 314-AGGA-R




Fig. 3 Toggle frequency test circuit

OPERATING NOTE

Normal UHF layout techniques should be used to ensure satisfactory operation. If the positive supply is used as the earth connection, noise immunity is improved and the risk of damage due to inadvertently shorting the output emitter followers to the negative rail is reduced.

The circuit is normally capacitively coupled to the signal source. In the absence of an input signal the circuit will self-oscillate. This can be prevented by connecting a 10KΩ resistor between one of the inputs and the negative rail.

V<sub>ref</sub> must be decoupled to RF earth by a capacitor in the range 30pF to 1000pF. It is important that this decoupling is adequate, otherwise input sensitivity will be reduced.

The device will also miscuit if the input transitions are slow — a slew rate of 100V/μs or greater is necessary for low frequency operation.

The outputs interface directly to ECL II or to ECL 10K with a potential divider (see Fig. 4).

A typical application of the SL8670 would be in the divider chain of a synthesiser operating in the military frequency range 225 MHz to 512 MHz. A binary division ratio is optimum where power is at a premium and so the SP8670 series would normally be used in low power applications.




Fig. 4 SP8670 to ECL 10K interface




Fig. 5 A low power synthesiser loop

## ABSOLUTE MAXIMUM RATINGS

Power supply voltage $ V_{CC} - V_{EE} $	8 volts
Input voltage $V_{INac}$	2.5V p-p
Output source current $I_{out}$	10mA
Storage temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Operating junction temperature	$150^{\circ}\text{C}$ max.



**SP 8000 SERIES**  
HIGH SPEED DIVIDERS

**SP8675B&M** 1.0GHz ÷8  
**SP8676B&M** 1.1GHz ÷8  
**SP8677B&M** 1.2GHz ÷8

The SP8675/6/7 are high speed counters for operation at input frequencies up to 1.2GHz.

The devices have a typical power dissipation of 470mW at the nominal supply voltage of 6.8V.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth. If no signal is present at the clock input the device will self-oscillate. If this is undesirable it may be prevented by connecting a 15kΩ resistor from the input V<sub>EE</sub> (pin 10 to pin 7). This will reduce the input sensitivity of the device by approximately 100mV.

The clock inhibit input is compatible with standard ECL III circuits using a common V<sub>CC</sub> to the SP8675/6/7. A 6kΩ pulldown resistor is included on the chip. The input should be left open circuit when not in use. The SP8675/6/7 outputs are compatible with standard ECL II circuits. They may be used to drive ECL 10K by the inclusion of two resistors as shown in Fig. 4.

**FEATURES**

- Guaranteed Operation over Large Temperature Range: 'B' Grade 0°C to +70°C  
'M' Grade -40°C to +85°C
- Wide Input Dynamic Range
- Self Biasing Clock Input
- Clock Inhibit Input for Direct Gating
- Capability

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage V<sub>CC</sub>-V<sub>EE</sub> 0 to 10V  
 Input voltage inhibit input V<sub>EE</sub> to V<sub>CC</sub>  
 Input voltage CP input 2.5V p-p  
 Output current 20mA  
 Operating junction temperature +150°C  
 Storage temperature -55°C to +150°C




Fig. 1 Pin connections




Fig. 2 Logic diagram and timing




Fig. 3 Test circuit

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated)

Supply voltage	6.8V ± 0.3V
Clock input	AC coupled, self-biasing
Clock inhibit input	ECL III compatible
Output	ECL II compatible
T <sub>amb</sub> 'B' grade	0°C to +70°C (see note 1)
'M' grade	-40°C to +85°C (see note 1)
Supply voltage	V <sub>CC</sub> = 0V V <sub>EE</sub> = -6.8V
Clock input voltage	400mV to 1.2V (peak to peak)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. i/p frequency	SP8675	1.0			400mV to 1.2V p-p 600mV to 1.2V p-p 600mV to 1.0V p-p Sine wave input 400mV p-p Sine wave input 600mV p-p
	SP8676	1.1			
	SP8677	1.2			
Min i/p frequency				200 150	
Min slew rate for square wave input				200	V/μsec
Clock i/p impedance		400			Ω
Inhibit input reference level		-1.3			V
Inhibit input pulldown resistor (internal)		6			kΩ
Output pulldown resistor (internal)		3			kΩ
Power supply drain current		70	95		mA
					at 25°C

NOTES

- The SP8677M is tested at T<sub>case</sub> = -40°C to +85°C. The SP8677M requires a suitable heatsink to be connected during operation.




Fig. 4 SP8675 to ECL10K interface




Fig. 5 Heat sink for 'M' grade devices

# SP8000 SERIES

## HIGH SPEED DIVIDERS

### SP8685 A, B & M

#### UHF PROGRAMMABLE DIVIDER 500MHz ÷ 10/11

The SP8685 A, B & M are high speed programmable – 10/11 counters operating at an input frequency of up to 500 MHz over the temperature ranges -55°C to +125°C ('A' grade), 0°C to +70°C ('B' grade) and -40°C to +85°C respectively.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth.

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 10 when either input is in the high state, and by 11 when both inputs are in the low state. These inputs are compatible with standard ECL 10K inputs and have the same temperature characteristics. Both inputs have nominal 4.3k $\Omega$  internal pull-down resistors.

The true and inverse outputs are compatible with standard ECL II outputs. They may be used to drive ECL 10K circuits by the inclusion of two resistors as shown in Fig.4.

When using the device as a divide-by-ten prescaler the inverse output (o/p) should be connected to a PE input.




Fig. 1 Pin connections




Fig. 2 Logic diagram SP8685

Clock Pulse	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
1	L	H	H	H
2	L	L	H	H
3	L	L	L	H
4	H	L	L	H
5	H	H	L	H
6	L	H	H	L
7	L	L	H	L
8	L	L	L	L
9	H	L	L	L
10	H	H	L	L
11	H	H	H	H

Table 1 Count sequence Extra state

$\overline{PE}_1$	PE <sub>2</sub>	Div Ratio
L	L	11
H	L	10
L	H	10
H	H	10

Table 2 Truth table for control inputs

#### FEATURES

- Full temperature range operation:
  - 'A' grade -55°C to +125°C
  - 'B' grade 0°C to +70°C
  - 'M' grade -40°C to +85°C
- Self Biasing CP Input
- Wide Input Dynamic Range
- Control Inputs ECL 10K – Compatible
- Low Propagation Delay
- True and Inverse Outputs Available

#### ABSOLUTE MAXIMUM RATINGS

Power supply voltage V <sub>CC</sub> – V <sub>EE</sub>	0V to +8V
Input voltage, PE inputs	0V to V <sub>CC</sub>
Input voltage, CP input	2V peak-to-peak
Output current	20mA
Operating junction temperature	+150°C
Storage temperature	-55°C to +150°C

**ELECTRICAL CHARACTERISTICS**

$\overline{PE}$  inputs – ECL 10K compatible

Outputs – ECL II compatible

Test conditions (unless otherwise stated)

Tamb 'A' grade -55°C to +125°C  
 'B' grade 0°C to +70°C  
 'M' grade -40°C to +85°C

Supply voltages:  $V_{CC} = +5.2V \pm 0.25V$

$V_{EE} = 0V$

Clock input voltage: 400mV to 800mV (p-p)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Max i/p frequency	500			MHz	$V_{CC} = +5.2V$ Sinewave Input
Min i/p frequency			40		
Min. slow rate for square wave input			100	V/ $\mu s$	
Propagation delay (clock i/p to device o/p)		4		ns	$V_{CC} = +5.2V, 25^\circ C$ $V_{CC} = +5.2V, 25^\circ C$
$\overline{PE}$ input reference level		+3.9		V	
Power supply drain current		45	60	mA	
$\overline{PE}$ input pulldown Resistors		4.3		K $\Omega$	
Clock i/p impedance (i/p to i/p ref low frequency)		400		$\Omega$	




Fig. 3 Test circuit

**APPLICATION NOTES**




Fig. 4 SP8685 output – ECL 10K i/p and ECLII for ECL 10K o/p/s unloaded) – ECL 10K i/p

At an input frequency of 500 MHz the control loop delay time (SP8685 o/p to  $\overline{PE}$  i/p) is approximately 16 ns. This will be a severe problem if TTL is used in the control loop.




Fig. 6 Divide-by-20/22. Control loop delay time approximately 40ns.




Fig. 5 TTL o/p – SP8685  $\overline{PE}$  i/p; SL8685 o/p – TTL i/p. (Total delay from SP8685 clock i/p to Schottky gate o/p = 15ns, typ.)




Fig. 7 Divide-by-20/21. Control loop delay time approximately 30ns using SP1034.

**SP8690 A, B & M** 200 MHz ÷ 10/11

**AC COUPLED VHF, LOW POWER, PROGRAMMABLE DIVIDERS**

The SP8690 A, B & M are divider circuits that can be logically programmed to divide by either 10 or 11.

The device is available over three temperature ranges: 'A' grade is -55°C to +125°C and the 'B' grade is 0°C to +70°C and the 'M' grade is -40°C to +85°C.

The clock inputs can be either single or differentially driven and must be AC-coupled to the signal source. If single driven then the unused input must be decoupled to the earth plane. The device will self-oscillate if no input is present; to prevent this, a 68kΩ resistor should be connected from pin 1 or 16 to 0V. This will reduce the sensitivity of the device by approximately 100mV p-p.

The division ratio is controlled by two  $\overline{PE}$  inputs which are ECL III and ECL 10K compatible throughout the temperature range. The device will divide by ten when either input is high and by eleven when both inputs are low. These inputs may be interfaced to TTL and CMOS by the inclusion of 2 resistors, as shown in Fig. 3. There is a free collector, saturating output stage for interfacing with either TTL or CMOS, together with true and inverse outputs with ECL II compatible levels. These may be interfaced to ECL 10K as shown in Fig. 4.

The device may be used as a fixed ÷10 by connecting  $\overline{Q4}$  to one  $\overline{PE}$  input.

If the 0 → 1 transition of  $\overline{Q4}$  (or the 1 → 0 transition of  $\overline{Q4}$ ) is used to clock the next stage then this will give the maximum loop delay for control, i.e. 10 clock periods minus the internal delays.





Fig.1 Pin connections

**FEATURES**

- Full Temperature Range Operation  
'A' Grade -55°C to +125°C  
'B' Grade 0°C to +70°C  
'M' Grade -40°C to +85°C
- Toggle Frequency in Excess of 200MHz
- Power Dissipation 70mW Typical
- ECL Compatibility on All Inputs
- Capacitively Coupled Clock Input for Synthesiser and Counter Applications
- True and Inverse Outputs Available with ECL Compatibility
- Output Available for Driving TTL or CMOS



Division ratio				
I/P	11	10	10	10
$\overline{PE1}$	L	H	L	H
$\overline{PE2}$	L	L	H	H

Count sequence				
Q1	Q2	Q3	Q4	
L	H	H	H	
L	L	H	H	
L	L	L	H	
H	L	L	H	
H	H	L	H	
L	H	H	L	
L	L	H	L	
L	L	L	L	
H	L	L	L	
H	H	L	L	
H	H	H	H	
H	H	H	H	Extra state

Fig.2 Logic diagram

**ELECTRICAL CHARACTERISTICS**

**Test Conditions (unless otherwise stated):**

$T_{amb}$  'A' grade  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 'B' grade  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$   
 'M' grade  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 Supply voltage  $V_{CC} = \pm 5\text{V} \pm 0.25\text{V}$   
 $V_{EE} = 0\text{V}$   
 Clock I/P voltage 400mV to 800mV peak to peak  
 Pin 16 (decoupled to 0V)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. toggle frequency	200			MHz	
Min. freq. with sine wave clock input		15		MHz	
Min. slew rate of square wave I/P for correct operation		40		V/ $\mu\text{s}$	
PE input levels					
$V_{INH}$	+4.1		+4.5	V	$V_{CC} = +5\text{V}$ $T_{amb} = +25^{\circ}\text{C}$ (note 1) $T_{amb} = +25^{\circ}\text{C}$ (note 2) $I_{out}$ (external) = 0mA (There is internal circuitry equivalent to a 3.8k $\Omega$ pulldown resistor on each output)
$V_{INL}$	0.0		+3.5	V	
Q4 & $\bar{Q}4$ output voltage levels					
$V_{OH}$	4.15		+3.5	V	
$V_{OL}$				V	
TTL/CMOS output voltage levels					
$V_{OL}$			+0.4	V	Sink current 3.2mA on TTL output
$V_{OH}$	see note 3				
Input pulldown resistors between input pins 2 & 3 and -ve rail		10		k $\Omega$	
Power supply drain current		14		mA	$V_{CC} = +5\text{V}$ ; $T_{amb} = 25^{\circ}\text{C}$
Impedance of clock I/P		1.6		k $\Omega$	$I_{in} = 0\text{Hz}$
Clock to TTL output delay (O/P -ve going)		22		ns	8mA sink current
Clock to TTL output delay (O/P -ve going)		8		ns	TTL output
Clock to ECL output delay		6		ns	
Set up time		2		ns	See note 4
Release time		4		ns	See note 5

**NOTES**

- The PE reference voltage level is compatible with ECL II and ECL 10k over the specified temperature range.
- The Q4 and  $\bar{Q}4$  output levels are compatible with ECL II and ECL 10k over the specified temperature range.
- The TTL/CMOS output has a free collector, and the high state output voltage will depend on the supply that the collector load is taken to. This should not exceed  $\pm 12\text{V}$ .
- Set up time is defined as the minimum time that can elapse between a L—H transition of a control input and the next L—H clock pulse transition to ensure that the  $\div 10$  mode is forced by that clock pulse.
- Release time is defined as the minimum time that can elapse between a L—H transition of a control input and the next L—H clock pulse transition to ensure that the  $\div 11$  mode is forced by that clock pulse.




Fig.3 TTL/CMOS interface




Fig.4 ECL 10K output interface





**SP8695 A B & M 200 MHz ÷ 10/11**

**DC COUPLED VHF, LOW POWER, PROGRAMMABLE DIVIDERS**

The SP8695 A, B & M are divider circuits that can be logically programmed to divide by either 10 or 11.

The device is available over two temperature ranges, 'A' grade is -55°C to +125°C, the 'B' grade is 0°C to +70°C and 'M' grade is -40°C to +85°C.

The clock inputs are ECL II, III & 10K compatible throughout the temperature range (see note 1).

The division ratio is controlled by two PE inputs which are ECL III and ECL 10K compatible throughout the temperature range. The device will divide by ten when either input is high and by eleven when both inputs are low. These inputs may be interfaced to TTL and CMOS by the inclusion of 2 resistors, as shown in Fig. 3. There is a free collector, saturating output stage for interfacing with either TTL or CMOS, together with true and inverse outputs with ECL II compatible levels. These may be interfaced to ECL 10K as shown in Fig. 4.

The device may be used as a fixed ÷ 10 by connecting Q4 to one PE input.

If the 0 → 1 transition of Q4 (or the 1 → 0 transition of Q4) is used to clock the next stage then this will give the maximum loop delay for control, i.e. 10 clock periods minus the internal delays.




Fig.1 Pin connections

**FEATURES**

- Full Temperature Range Operation
  - 'A' Grade -55°C to +125°C
  - 'B' Grade 0°C to +70°C
  - 'M' Grade -40°C to +85°C
- Toggle Frequency in Excess of 200MHz
- Power Dissipation 80mW Typ.
- ECL Compatibility on All Inputs
- Excellent Low Frequency Operation
- True and Inverse Outputs Available with ECL Compatibility.
- Output Available for Driving TTL or CMOS




Fig.2 Logic diagram

**ELECTRICAL CHARACTERISTICS**

**Test Conditions (unless otherwise stated):**

T <sub>amb</sub>	'A' grade	-55°C to +125°C
	'B' grade	0°C to +70°C
	'M' grade	-40°C to +85°C
Supply voltage	V <sub>CC</sub>	= +5V ±0.25V
	V <sub>EE</sub>	= 0V

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. toggle frequency	200			MHz	
Min. freq. with sine wave clock input		1		MHz	
Min. slew rate of square wave I/P for correct operation		3		V/μs	
Clock I/P voltage levels					
V <sub>INH</sub>	+4.0		4.2*	V	V <sub>ref</sub> =+3.8V
V <sub>INL</sub>	-3.4*		+3.6	V	at T <sub>amb</sub> =25°C (note 1)
PE input levels					
V <sub>INH</sub>	+4.1		+4.5	V	T <sub>amb</sub> =+25°C (note 2)
V <sub>INL</sub>	0.0		+3.5	V	
Q4 & Q4 output voltage levels					T <sub>amb</sub> =+25°C (note 3)
V <sub>OH</sub>	+4.15			V	I <sub>out (external)</sub> =0mA
V <sub>OL</sub>			+3.5	V	(There is internal circuitry equivalent to 13.8kΩ pulldown resistor on each output)
TTL/CMOS output voltage levels					
V <sub>OL</sub>			+0.4	V	Sink current 3.2mA on TTL output
V <sub>OH</sub>	see note 4				
Input pulldown resistors between input pins 1, 2, 3 & 16 and -ve rail		10		kΩ	
Powersupply drain current		16		mA	V <sub>CC</sub> =+5V; T <sub>amb</sub> =+25°C.
Clock to TTL output delay (O/P -ve going)		22		ns	8mA sink current
Clock to TTL output delay (O/P -ve going)		8		ns	TTL output
Clock to ECL output delay		6		ns	
Set up time		2		ns	See note 4
Release time		4		ns	See note 5

**NOTES**

1. This reference level of +3.8V will enable the clock inputs to be driven from ECL II, III & 10K when their outputs are sinking 3mA. The input reference voltage is compatible with ECL II, III and 10k over the specified temperature range.
2. The PE reference voltage level is compatible with ECL II and 10k over the specified temperature range.
3. The Q<sub>2</sub> and Q<sub>4</sub> output levels are compatible with ECL II and ECL 10k over the specified temperature range.
4. The TTL/CMOS output has a free collector, and the high state output voltage will depend on the supply that the collector load is taken to. This should not exceed -12V.
5. Set up time is defined as the minimum time that can elapse between a L-H transition of a control input and the next L-H clock pulse transition to ensure that the ÷10 mode is forced by that clock pulse.
6. Release time is defined as the minimum time that can elapse between a L-H transition of a control input and the next L-H clock pulse transition to ensure that the ÷11 mode is forced by that clock pulse.

\*High frequency limits only.




Fig.3 TTL/CMOS interface




Fig.4 ECL 10K output interface





**SP 8720 A, B & M**

**UHF PROGRAMMABLE DIVIDER 300 MHz ÷ 3/4**

The SP8720 A, B & M are high speed programmable ÷3/4 counters operating at an input frequency of up to 300MHz over the temperature ranges -55°C to +125°C, 0°C to +70°C and -40°C to +85°C respectively.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth.

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 3 when either input is in the high state, and by 4 when both inputs are in the low state. These inputs are compatible with standard ECL 10K inputs and have the same temperature characteristics. Both inputs have nominal 4.3kΩ internal pull-down resistors.

The true and inverse outputs are compatible with standard ECL II outputs. They may be used to drive ECL 10K circuits by the inclusion of two resistors as shown in Fig. 4.

When using the device as a divide-by-three prescaler the inverse output ( $\overline{Q2}$ ) should be connected to a  $\overline{PE}$  input.

**FEATURES**

- Full temperature range operation :
  - 'A' Grade -55°C to +125°C
  - 'B' Grade 0°C to + 70°C
  - 'M' Grade - 40°C to + 85°C
- Self Biasing CP Input
- Wide Input Dynamic Range
- Control Inputs ECL 10K - Compatible
- Low Propagation Delay
- True and Inverse Outputs Available

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage |  $V_{CC} - V_{EE}$  | 0V to +8V  
 Input voltage, PE inputs 0V to  $V_{CC}$   
 Input voltage, CP input 2V peak-to-peak  
 Output current 20mA  
 Operating junction temperature +150°C  
 Storage temperature -55°C to +150°C




Fig. 1 Pin connections (top view)




Fig. 2 Logic diagram SP8720

Clock Pulse	Q <sub>1</sub>	Q <sub>2</sub>
1	L	H
2	L	L
3	H	L
4	H	H

← Extra State

Table 1 Count sequence

$\overline{PE}_1$	$\overline{PE}_2$	Div Ratio.
L	L	4
H	L	3
L	H	3
H	H	3

Table 2 Truth table for control inputs

**ELECTRICAL CHARACTERISTICS**

PE inputs - ECL 10K compatible  
 Outputs - ECL II compatible

**Test conditions (unless otherwise stated)**

Tamb 'A' Grade: -55°C to +125°C  
 'B' Grade: 0°C to +70°C  
 'M' Grade: -40°C to +85°C

Supply voltages:  $V_{CC} = +5.2V \pm 0.25V$   
 $V_{EE} = 0V$

Clock input voltage: 400mV to 800mV (p-p)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. i/p frequency	300			MHz	$V_{CC} = +5.2V$ Sinewave Input
Min. i/p frequency			40		
Min. slew rate for square wave input			100	V/ $\mu$ s	
Propagation delay (clock i/p to device o/p)		4		ns	$V_{CC} = +5.2V, 25^\circ C$ $V_{CC} = +5.2V, 25^\circ C$
PE input reference level		+3.9		V	
Power supply drain current		40	55	mA	
PE input pull down resistors		4.3		k $\Omega$	
Clock i/p impedance (i/p to i/p ref. low frequency)		400		$\Omega$	




Fig. 3 Test circuit

**APPLICATION NOTES**

When operating the SP8720 in a synthesiser loop at 300MHz, the delay time through the programmable divider controlling the SP8720 is approximately 5.5ns, and will require ECL.

The simple passive interface from the output of the SP8720 into ECL 10K logic is defined in Fig. 4.

If TTL is required, the input interface to the PE pins, and the output of the SP8720 into TTL, is shown in Fig.5.




Fig. 4




Fig. 5





Fig. 6 Divide by 6/8 Control loop delay time approximately 20ns at 300MHz I/P frequency

PACKAGE DETAILS

Dimensions are shown thus: mm(in)





## SP 8725 A, B & M

### UHF PROGRAMMABLE DIVIDER 300MHz ÷ 3/4

In frequency synthesis it is desirable to start programmable division at as high a frequency as possible, because this raises the comparison frequency and so improves the overall synthesiser performance.

The SP8725 series are UHF integrated circuits that can be logically programmed to divide by either 3 or 4 with input frequencies up to 300MHz. The design of very fast fully programmable dividers is therefore greatly simplified by the use of these devices and makes them particularly useful in frequency synthesisers operating in the UHF band.

All inputs and outputs are ECL-compatible throughout the temperature range; the clock inputs and programming inputs are ECL10K-compatible while the two complementary outputs are ECLII-compatible to reduce power consumption in the output stage. ECL 10K output compatibility can be achieved very simply, however (see Operating Notes).

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 3 when either  $\overline{PE}$  input is in the high state and by 4 when both inputs are in the low state. Both the PE inputs and the clock inputs have nominal 4.3k  $\Omega$  pulldown resistors to  $V_{EE}$  (negative rail).

#### FEATURES

- Military and Industrial Variants
- 300 MHz Toggle Frequency
- Low Power Consumption
- ECL Compatibility on All I/Ps and O/Ps
- Low Propagation Delay
- True and Inverse Outputs

#### QUICK REFERENCE DATA

- Temperature Ranges:
  - 'A' Grade - 55°C to +125°C
  - 'B' Grade 0°C to +70°C
  - 'M' Grade -40°C to +85°C
- Supply Voltage  $|V_{CC} - V_{EE}|$  5.2V
- Power Consumption 250mW Typ.
- Propagation Delay 3ns Typ.




Fig. 1 Pin connections (top)




Fig. 2 Logic diagram (positive logic)

#### ABSOLUTE MAXIMUM RATINGS

Supply voltage $ V_{CC} - V_{EE} $	8V
Input voltage $V_{in}$ (d.c.)	Not greater than the supply voltage in use.
Output current $I_{out}$	20mA
Max. junction temperature	+150°C
Storage temperature range	-55°C to +175°C

## ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

Tamb: 'A' Grade -55°C to +125°C

'B' Grade 0°C to +70°C

'M' Grade -40°C to 85°C

Supply voltage (see note 1): VCC = 0V

VEE = -5.2V

## Static Characteristics

Characteristic	Value			Units	Conditions
	Min	Typ.	Max.		
Clock and PE input voltage levels					Tamb = +25°C, see note
V <sub>INH</sub>	-1.10		-0.81	V	
V <sub>INL</sub>	-1.85		-1.50	V	
Input pulldown resistance, between pins 1, 2, 3 and 16 and VEE (pin 12)		4.3		k Ω	
Output voltage levels					Tamb = +25°C, see note 3. I <sub>out</sub> (external) = 0mA (There is an internal circuit equivalent to a 2k Ω pulldown resistor on each output)
V <sub>OH</sub>	-0.85			V	
V <sub>OL</sub>			-1.50	V	
Power supply drain current		45	60	mA	

## NOTES

- The devices are specified for operation with the power supplies of VCC = 0V and VEE = -5.2V ± 0.25V, which are the normal ECL supply rails. They will also operate satisfactorily with TTL rails of VCC = +5V ± 0.25V and VEE = 0V.
- The input reference voltage has the same temperature coefficient as ECL III and ECL 10K.
- The output voltage levels have the same temperature coefficients as ECL II output levels.

## Dynamic Characteristics

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock input voltage levels					Tamb = +25°C, see note 4
V <sub>INH</sub>	-1.10		-0.90	V	
V <sub>INL</sub>	-1.70		-1.50	V	
Max. toggle frequency	300			MHz	
Min. frequency with sinewave clock input			10	MHz	
Min. slew rate of square wave input for correct operation down to 0MHz			20	V/μs	
Propagation delay (clock input to device output)		3		ns	See note 5
Set-up time		1.5		ns	
Release time		1.5		ns	

## NOTES

- The devices are dynamically tested using the circuit shown in Fig. 5. The bias chain has the same temperature coefficient as ECL III and ECL 10K, and therefore tracks the input reference throughout the temperature range. The devices are tested with input amplitudes of 400 and 800 mV p-p about that reference, over the full temperature range.
- Set-up time is defined as the minimum time that can elapse between a L → H transition of a control input and the next L → H clock pulse transition to ensure that the → 3 mode is forced by that clock pulse (see Fig. 3).
- Release time is defined as the minimum time that can elapse between a H → L transition of a control input and the next L → H clock pulse transition to ensure that the → 4 mode is forced by that clock pulse (see Fig. 4).





**SP8735B** ÷8 AT 600MHz WITH BINARY OUTPUTS  
**SP8736B** ÷8 AT 500MHz WITH BINARY OUTPUTS

The SP8735B and SP8736B are divide-by-eight circuits with binary outputs for operation from DC up to specified input frequencies of 600 MHz and 500 MHz respectively over a guaranteed temperature range of 0°C to +70°C.

These devices, optimised for counter applications in systems using both ECL and TTL, are intended to be operated between 0V and -5.2V power rails and to interface with TTL operating between 0V and +5V. The binary outputs and one of two carry outputs are TTL-compatible, while the second carry output is ECL-compatible. The clock input, which is normally capacitively coupled to the signal source, is gated by an ECL III/ECL 10K compatible input. The TTL-compatible reset forces the 0000 state regardless of the state of the other inputs.

**FEATURES**

- Direct Gating Capability at up to 600 MHz
- TTL Compatible Binary Outputs
- TTL and ECL Compatible Carry Outputs
- Power Consumption Less Than 450mW
- Wide Dynamic Input Range

**APPLICATIONS**

- Counters
- Timers
- Synthesisers

**QUICK REFERENCE DATA**

- Power Supplies :  $V_{cc}$  0V  
 $V_{ee}$  -5.2V ± 0.25V
- Range of Clock Input Amplitude : 400 – 800 mV p-p
- Operating Temperature Range :  
0°C to 70°C
- Frequency Range with Sinusoidal I/P : 40 – 600MHz (SP8735)
- Frequency Range with Square Wave I/P :  
DC to 600MHz (SP8735)




Fig. 1 Pin connections (viewed from top)




Fig. 2 SP8735/6 logic diagram




Fig. 3 ECL II to ECL 10K interface




Fig. 4 TTL output circuit diagram

**ELECTRICAL CHARACTERISTICS (All types except where otherwise stated)**

**Test Conditions (unless otherwise stated):**

T<sub>amb</sub> 0°C to +70°C  
 Power Supplies V<sub>cc</sub> 0V  
 V<sub>EE</sub> -5.2V ±0.25V

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
<b>Clock input (pin 14)</b> Max. input frequency SP8735B SP8736B	600 500			MHz MHz	Input voltage 400–800mV p-p
Min. input frequency with sinusoidal I/P			40	MHz	
Min. slew rate of square wave for correct operation down to DC			100	V/μs	
<b>Clock inhibit input (pin 16)</b> High level (inhibit)	-0.960			V	T <sub>amb</sub> = +25°C (see note 1)
Low level			-1.650	V	
Edge speed for correct operation at max. clock I/P frequency			2.5	ns	10% to 90%
<b>Reset input (pin 3)</b> High level (reset)	See note 2				See note 2
Low level			+0.4	V	
Reset ON time	100			ns	
<b>TTL outputs A &amp; B (pins 2 &amp; 7)</b> Output high level	+2.4			V	10k Ω resistor and 3 TTL gate from O/P to 5V rail (see note 3)
Output low level			+0.4	V	
<b>TTL carry output (pin 11)</b> Output high level	+2.4			V	5k Ω resistor and 3 TTL gates from O/P to +5V rail
Output low level			+0.4	V	
<b>ECL carry output (pin 9)</b> Output high level	-0.975			V	T <sub>amb</sub> = +25°C External current = 0mA (See note 4)
Output low level			-1.375	V	
Power supply drain current		70	90	mA	V <sub>EE</sub> - 5.2V

NOTES

1. The clock inhibit input levels are compatible with the ECL III and ECL 10K levels throughout the temperature ranges specified.
2. For a high state, the reset input requires a more positive input level than the specified worst case TTL V<sub>OH</sub> of +2.4V. Resetting should be done by connecting a 1.8k Ω resistor from the output of the driving TTL gate and only fanning out to the reset input of the SP8000 series devices.
3. These outputs are current sources which can be readily made TTL compatible voltages by connecting them to +5V via 10k Ω resistors (see Fig. 4).
4. The ECL carry output is compatible with ECL II throughout the temperature range but can be made compatible with ECL III using the simple interface shown in Fig. 3.




Fig.5 Typical operating diagram




Fig.6 Output waveforms





**SP 8740 A, B & M**

**AC COUPLED UHF PROGRAMMABLE DIVIDER 300 MHz ÷ 5/6**

The SP8740 A, B & M are high speed programmable ÷5/6 counters operating at an input frequency of up to 300 MHz over the temperature ranges -55°C to +125°C, 0°C to +70°C and -40°C to +85°C respectively.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth.

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 5 when either input is in the high state, and by 6 when both inputs are in the low state. These inputs are compatible with standard ECL 10K inputs and have the same temperature characteristics. Both inputs have nominal 4.3kΩ internal pulldown resistors.

The true and inverse outputs are compatible with standard ECL 11 outputs. They may be used to drive ECL 10K circuits by the inclusion of two resistors as shown in Fig. 4.

When using the device as a divide-by-five prescaler the inverse output (o/p) should be connected to a PE input.

Clock Pulse	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	L	H	H
2	L	L	H
3	L	L	L
4	H	L	L
5	H	H	L
6	H	H	H

← Extra state

Table 1 Count sequence

$\overline{PE}_1$	$\overline{PE}_2$	Div Ratio
L	L	6
H	L	5
L	H	5
H	H	5

Table 2 Truth table for control inputs




Fig. 1 Pin connections




Fig. 2 Logic diagram SP8740

**FEATURES**

- Full Temperature Range Operation
  - 'A' Grade -55°C to +125°C
  - 'B' Grade 0°C to +70°C
  - 'M' Grade -40°C to +85°C
- Self Biasing CP Input
- Wide Input Dynamic Range
- Control Inputs ECL 10K - Compatible
- Low Propagation Delay
- True and Inverse Outputs Available

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage $V_{CC} - V_{EE}$	0V to +8V
Input voltage, PE inputs	0V to $V_{CC}$
Input voltage, CP input	2V peak-to-peak
Output current	20mA
Operating junction temperature	+150°C
Storage temperature	-55°C to +150°C

**ELECTRICAL CHARACTERISTICS**

$\overline{PE}$  inputs – ECL 10K compatible  
 Outputs – ECL II compatible

**Test conditions (unless otherwise stated)**

$T_{amb}$ : 'A' grade -55°C to +125°C  
 'B' grade 0°C to +70°C  
 'M' grade -40°C to +85°C  
 Supply voltages:  $V_{CC} = +5.2V \pm 0.25V$   
 $V_{EE} = 0V$   
 Clock input voltage: 400mV to 800mV (p-p)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Max i/p frequency	300			MHz	$V_{CC} = +5.2V$ Sinewave Input
Min i/p frequency			40		
Min. slew rate for square wave input			100	V/ $\mu s$	
Propagation delay (clock i/p to device o/p)		4		ns	
PE input reference level		+3.9		V	$V_{CC} = +5.2V, 25^\circ C$ $V_{CC} = +5.2V, 25^\circ C$
Power supply drain current		45	60	mA	
PE input pulldown					
Resistors		4.3		K $\Omega$	
Clock i/p impedance (i/p to i/p ref low frequency)		400		$\Omega$	




Fig. 3 Test circuit

APPLICATION NOTES

When operating the SP8740 in a synthesiser loop at 300MHz, the delay time through the programmable divider controlling the SP8740 is approximately 13ns. As we believe that this delay would be a severe problem with TTL, we strongly recommend the use of ECL.

The simple passive interface from the output of the SP8740 into ECL 10K logic is defined in Fig. 4.

If TTL is required, the input interface to the PE pins, and the output of the SP8740 into TTL, is shown in Fig. 5.




Fig. 4




Fig. 5




Fig. 6 Divide by 10/12. Control loop delay time approximately 33 ns



# SP 8741A, B & M

## AC COUPLED UHF PROGRAMMABLE DIVIDERS 300 MHz ÷ 6/7

The SP8741 A, B & M are high speed programmable ÷6/7 counters operating at an input frequency of up to 300 MHz over the temperature ranges  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  and  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  respectively.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth.

The division ratio is controlled by two  $\overline{\text{PE}}$  inputs. The counter will divide by 6 when either input is in the high state, and by 7 when both inputs are in the low state. These inputs are compatible with standard ECL 10K inputs and have the same temperature characteristics. Both inputs have nominal  $4.3\text{k}\Omega$  internal pull-down resistors.

The true and inverse outputs are compatible with standard ECL II outputs. They may be used to drive ECL 10K circuits by the inclusion of two resistors as shown in Fig. 4.

When using the device as a divide-by-six prescaler the inverse output (o/p) should be connected to a PE input.

Clock Pulse	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	L	H	H
2	L	L	H
3	H	L	H
4	L	H	L
5	L	L	L
6	H	L	L
7	H	H	H

← Extra state

Table 1 Count sequence

$\overline{\text{PE}}_1$	$\overline{\text{PE}}_2$	Div Ratio
L	L	7
H	L	6
L	H	6
H	H	6

Table 2 Truth table for control inputs




Fig. 1 Pin connections




Fig. 2 Logic diagram

### FEATURES

- Full Temperature Range Operation
  - 'A' Grade  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
  - 'B' Grade  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$
  - 'M' Grade  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Self Biasing CP Input
- Wide Input Dynamic Range
- Control Inputs ECL 10K – Compatible
- Low Propagation Delay
- True and Inverse Outputs Available

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage $ V_{\text{CC}} - V_{\text{EE}} $	0V to +8V
Input voltage, PE inputs	0V to $V_{\text{CC}}$
Input voltage, CP input	2V peak-to-peak
Output current	20mA
Operating junction temperature	$+150^{\circ}\text{C}$
Storage temperature	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$







## SP 8743 B & M

### AC COUPLED UHF PROGRAMMABLE DIVIDER 500 MHz $\div$ 8/9

The SP8743M and B are high speed, programmable  $\div$  8/9 counters operating at an input frequency of up to 500MHz over the temperature ranges  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  respectively.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to ground.

The division ratio is controlled by two  $\overline{\text{PE}}$  inputs. The counter will divide by 8 when either input is in the high state and by 9 when both inputs are in the low state. These inputs are compatible with standard ECL 10K inputs and have the same temperature characteristics. Both inputs have nominal  $4.3\text{k}\Omega$  internal pulldown resistors.

The true and inverse outputs are compatible with standard ECL II outputs. They may be used to drive ECL 10K circuits by the inclusion of two resistors as shown in Fig. 4.

When using the device as a divide-by-eight prescaler the inverse output (o/p) should be connected to a  $\overline{\text{PE}}$  input.




Fig. 1 Pin connections

#### ABSOLUTE MAXIMUM RATINGS

Power supply voltage, $ V_{CC} - V_{EE} $	0V to +8V
Input voltage PE inputs	0V to $V_{CC}$
Input voltage CP input	2V p-p
Output current	20mA
Operating junction temperature	$+150^{\circ}\text{C}$
Storage temperature	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$

#### FEATURES

- Operating Temperature Range :  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  ('B' grade)  
 $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  ('M' grade)
- Self Biasing Clock Input
- Wide Input Dynamic Range
- Control Inputs ECL 10K Compatible
- Low Propagation Delay
- True and Inverse Outputs Available




Fig. 2 SP8743 logic diagram

Count Sequence			
Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
L	H	H	H
L	L	H	H
H	L	L	L
H	H	L	L
L	H	H	L
L	L	H	L
L	L	L	H
H	L	L	H
H	H	L	H

← Extra state

Division Ratio				
	9	8	8	8
PE1	L	L	H	H
PE2	L	H	L	H

**ELECTRICAL CHARACTERISTICS**

$\overline{PE}$  inputs – ECL 10K compatible  
 Outputs – ECL II compatible

Test Conditions (unless otherwise stated):  
 T<sub>AMB</sub> 0°C to +70°C ('B' grade) -40°C to +85°C ('M' grade)  
 Supply Voltage V<sub>CC</sub> = +5.2V ± 0.25V V<sub>EE</sub> = 0V  
 Clock Input Voltage 400mV to 800mV p-p

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. i/p frequency	500			MHz	V <sub>CC</sub> = +5.2V Sinewave Input
Min. i/p frequency			40	V/μs	
Min. Slew rate for square wave input			100		
Propagation delay (clock i/p to device o/p)		4		ns	
$\overline{PE}$ input reference level		+3.9		V	V <sub>CC</sub> = +5.2V, 25°C
Power Supply drain current		45	60	mA	V <sub>CC</sub> = +5.2V, 25°C
$\overline{PE}$ input pulldown resistors		4.3		kΩ	
Clock i/p impedance		400		Ω	
(i/p to i/p ref. low freq.)					




Fig. 3 Test circuit

APPLICATIONS INFORMATION

Interfaces




Fig. 4




Fig. 5

When operating the SP8743 in a synthesiser loop at 500MHz, the delay time through the programmable divider controlling the SP8743 is approximately 12ns. As we believe that this delay would be a severe problem with TTL, we strongly recommend the use of ECL.

The simple passive interface from the output of the SP8743 into ECL 10K logic is defined in Fig. 4.

If TTL is required, the input interface to the  $\overline{PE}$  pins, and the output of the SP8743 into TTL, is shown in Fig. 5.




Fig. 6 SP8743 O/P to TTL I/P. Total delay from SP8743 clock I/P to Schottky gate O/P = 15ns typical.

Sub-Systems




Fig. 7 A ÷ 32/33 application. Control loop delay time approx. 56ns.




Fig. 8 A-16/17 application. Control loop delay time approx. 24ns using SP1034



**SP 8745 A, B & M**

**DCCOUPLED UHF PROGRAMMABLE DIVIDER 300 MHz ÷ 5/6**

In frequency synthesis it is desirable to start programmable division at as high a frequency as possible, because this raises the comparison frequency and so improves the overall synthesiser performance.

The SP8745 series are UHF integrated circuits that can be logically programmed to divide by either 5 or 6 with input frequencies up to 300 MHz. The design of very fast fully programmable dividers is therefore greatly simplified by the use of these devices and makes them particularly useful in frequency synthesisers operating in the UHF band.

All inputs and outputs are ECL-compatible throughout

the temperature range: the clock inputs and programming inputs are ECL III-compatible while the two complementary outputs are ECL II-compatible to reduce power consumption in the output stage. ECL III output compatibility can be achieved very simply, however (see Operating Notes).

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 5 when either  $\overline{PE}$  input is in the high state and by 6 when both inputs are in the low state. Both the  $\overline{PE}$  inputs and the clock inputs have nominal 4.3k $\Omega$  pulldown resistors to  $V_{EE}$  (negative rail)

**FEATURES**

- Military and Industrial Variants.
- 300 MHz Toggle Frequency
- Low Power Consumption
- ECL Compatibility on All I/Ps & O/Ps
- Low Propagation Delay
- True and Inverse Outputs

**QUICK REFERENCE DATA**

- Temperature Ranges:
  - 'A' Grade -55°C to +125°C
  - 'B' Grade 0°C to +70°C
  - 'M' Grade -40°C to +85°C
- Supply Voltage
  - $|V_{CC} - V_{EE}| 5.2V$
- Power Consumption 250mW Typ.
- Propagation Delay 3ns Typ.

**ABSOLUTE MAXIMUM RATINGS**

Supply voltage $ V_{CC} - V_{EE} $	8V
Input voltage $V_{in}$ (d.c.)	Not greater than the supply voltage in use.
Output current $I_{out}$	20mA
Max. junction temperature	+150°C
Storage temperature range	-55°C to +175°C




Fig. 1 Pin connections (top)




Fig. 2 Logic diagram (positive logic)

Clock Pulse	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	L	H	H
2	L	L	H
3	L	L	L
4	H	L	L
5	H	H	L
6	H	H	H

Extra state

Table 1 Count sequence

$\overline{PE}_1$	$\overline{PE}_2$	Div Ratio
L	L	6
H	L	5
L	H	5
H	H	5

Table 2 Truth table for control inputs

The maximum possible loop delay for control is obtained if the L → H transition from Q<sub>3</sub> or the H → L transition from  $\overline{Q}_3$  is used to clock the stage controlling the ÷5/6. The loop delay is 5 clock periods minus the internal delays of the ÷5/6 circuit.

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

- T<sub>amb</sub>: (A grade) -55°C to +125°C
- (B grade) 0°C to +70°C
- (M grade) -40°C to 85°C
- Supply voltage (see note 1): V<sub>CC</sub> 0V
- V<sub>EE</sub> -5.2V

**Static Characteristics**

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock and $\overline{PE}$ input voltage levels					
V <sub>INH</sub>	-1.10		-0.81	V	T <sub>amb</sub> = +25°C, see Note 2
V <sub>INL</sub>	-1.85		-1.50	V	
Input pulldown resistance, between pins 1, 2, 3, and 16 and V <sub>EE</sub> (pin 12)		4.3		KΩ	T <sub>amb</sub> = +25°C, see Note 3. I <sub>out</sub> (external) = 0mA (There is an internal circuit equivalent to a 2kΩ pulldown resistor on each output)
Output voltage levels					
V <sub>OH</sub>	-0.85		-1.50	V	
V <sub>OL</sub>				V	
Power supply drain current		50	65	mA	

NOTES

1. The devices are specified for operation with the power supplies of V<sub>CC</sub> = 0V and V<sub>EE</sub> = -5.2V ± 0.25V, which are the normal ECL supply rails. They will also operate satisfactorily with TTL rails of V<sub>CC</sub> = +5V ± 0.25V and V<sub>EE</sub> = 0V.
2. The input reference voltage has the same temperature coefficient as ECL III and ECL 10K.
3. The output voltage levels have the same temperature coefficients as ECL II output levels.

Dynamic Characteristics

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Clock input voltage levels	All	-1.10		-0.90	V	T <sub>amb</sub> = +25°C, see Note 4
V <sub>INH</sub>	All	-1.70		-1.50	V	
V <sub>INL</sub>	All	300			MHz	
Max. toggle frequency	All			10	MHz	
Min. frequency with sinewave clock input	All			20	V/μs	
Min. slew rate of square wave input for correct operation down to 0MHz	All		3		ns	
Propagation delay (clock input to device output)	All		1.5		ns	See note 5
Set-up time	All		1.5		ns	See note 6
Release time	All		1.5		ns	

NOTES

- The devices are dynamically tested using the circuit shown in Fig. 5. The bias chain has the same temperature coefficient as ECL III and ECL 10K, and therefore tracks the input reference throughout the temperature range. The devices are tested with input amplitudes of 400 and 800 mV p-p about that reference, over the full temperature range.
- Set-up time is defined as the minimum time that can elapse between a L→H transition of a control input and the next L→H clock pulse transition to ensure that the  $\bar{5}$  mode is forced by that clock pulse (see Fig. 3).
- Release time is defined as the minimum time that can elapse between a H→L transition of a control input and the next L→H clock pulse transition to ensure that the  $\bar{6}$  mode is forced by that clock pulse (see Fig. 4).




Fig. 3 Set-up timing diagram




Fig. 4 Release timing diagram




Fig. 5 Test circuit for dynamic measurements

OPERATING NOTES

The SP8745 range of devices are designed to operate in the UHF band and therefore PCB layouts should comply with normal UHF rules, e.g. non-inductive resistors and capacitors should be used, power supply rails decoupled, etc.

All clock and control inputs are compatible with ECL III and ECL 10K throughout the temperature range. However, it is often desirable to capacitively-couple the signal source to the clock, in which case an external bias network is required as shown in Fig.6, or alternatively an internally biased SP8742.




Fig. 6 Recommended input bias configuration for capacitive coupling to a continuous 50Ω signal source.

The  $\div 5/6$  can be controlled by a TTL fully-programmable counter, provided that delays within the loop are kept to a minimum. The outputs and control inputs must therefore interface to TTL. The input TTL to ECL interface is accomplished with two resistors as shown in Fig. 7. The output ECL to TTL interface requires some gain and therefore uses a transistor. This interface as shown on Fig. 7, gives the true output; the inverse can be obtained by interchanging the  $Q_3$  and  $Q_3$  outputs. The output interface will operate satisfactorily over the full military temperature range ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ) at frequencies in excess of 35MHz. It has a fan out of one and the propagation delay through the divider plus the interface and one Schottky TTL gate is approximately 10ns. At an input frequency of 300 MHz this would only leave about 6.5ns for the fully-programmable counter to control the  $\div 5/6$ . The loop delay can be increased by extending the  $\div 5/6$  function to, say,  $\div 20/21$  or  $\div 40/41$  (see Application Notes).

The SP8745 device O/Ps are compatible with ECL II levels when there is no external load. They can be made compatible with ECL III and ECL 10K with a simple potential dividing network as shown in Fig. 8.

The control and clock inputs are already compatible with ECL III and ECL 10K. The interface circuit of Fig. 8 can also be used to increase noise immunity when interfacing from ECL III and ECL 10K outputs at low current levels to ECL III and ECL 10K inputs.




Fig. 7 TTL to ECL and ECL/TTL interfaces (for SP8745 device and TTL operating from the same supply rails)




Fig. 8 ECL II to ECL III interface

# SP 8746 A, B & M

## DC COUPLED UHF PROGRAMMABLE DIVIDER 300 MHz $\div$ 6/7

In frequency synthesis it is desirable to start programmable division at as high a frequency as possible, because this raises the comparison frequency and so improves the overall synthesiser performance.

The SP8746 series are UHF integrated circuits that can be logically programmed to divide by either 6 or 7, with input frequencies up to 300 MHz. The design of very fast fully programmable dividers is therefore greatly simplified by the use of these devices and makes them particularly useful in frequency synthesisers operating in the UHF band.

All inputs and outputs are ECL-compatible throughout the temperature range: the clock inputs and programming inputs are ECL III-compatible while the two complementary outputs are ECL II-compatible to reduce power consumption in the output stage. ECL III output compatibility can be achieved very simply, however (see Operating Notes).

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 6 when either  $\overline{PE}$  input is in the high state and by 7 when both inputs are in the low state. Both the  $\overline{PE}$  inputs and the clock inputs have nominal 4.3k  $\Omega$  pull-down resistors to  $V_{EE}$  (negative rail).




Fig. 2 Logic diagram (positive logic)

### ABSOLUTE MAXIMUM RATINGS

Supply voltage $ V_{CC} - V_{EE} $	8V
Input voltage $V_{in}$ (d.c.)	Not greater than the supply voltage in use.
Output current $I_{out}$	20mA
Max. junction temperature	+150°C
Storage temperature range	-55°C to +175°C




Fig. 1 Pin connections (top)

### FEATURES

- Military and Industrial Variants.
- 300 MHz Toggle Frequency.
- Low Power Consumption
- ECL Compatibility on All I/Ps & O/Ps
- Low Propagation Delay
- True and Inverse Outputs

### QUICK REFERENCE DATA

- Temperature Ranges:
  - 'A' Grade -55°C to +125°C
  - 'B' Grade 0°C to +70°C
  - 'M' Grade -40°C to +85°C
- Supply Voltage
  - $|V_{CC} - V_{EE}|$  5.2V
- Power Consumption 250mW Typ.
- Propagation Delay 3ns Typ.

Clock Pulse	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
1	L	H	H
2	L	L	H
3	H	L	H
4	L	H	L
5	L	L	L
6	H	L	L
7	H	H	H

Extra state

Table 1 Count sequence

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

- T<sub>amb</sub>: 'A' grade -55°C to +125°C
- 'B' grade 0°C to +70°C
- 'M' grade -40°C to +85°C
- Supply voltage (see note 1): V<sub>CC</sub> 0V
- V<sub>EE</sub> -5.2V

**Static Characteristics**

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock and $\overline{PE}$ input voltage levels	-1.10		-0.81	V	T <sub>amb</sub> = +25°C, see Note 2
V <sub>INH</sub> V <sub>INL</sub>	-1.85		-1.50	V	
Input pulldown resistance, between pins 1, 2, 3, and 16 and V <sub>EE</sub> (pin 12)		4.3		KΩ	T <sub>amb</sub> = +25°C, see Note 3. I <sub>out</sub> (external) = 0mA (There is an internal circuit equivalent to a 2kΩ pulldown resistor on each output)
Output voltage levels	-0.85		-1.50	V	
V <sub>OH</sub> V <sub>OL</sub>				V	
Power supply drain current		50	65	mA	

**NOTES**

1. The devices are specified for operation with the power supplies of V<sub>CC</sub> = 0V and V<sub>EE</sub> = -5.2V ± 0.25V, which are the normal ECL supply rails. They will also operate satisfactorily with TTL rails of V<sub>CC</sub> = +5V ± 0.25V and V<sub>EE</sub> = 0V.
2. The input reference voltage has the same temperature coefficient as ECL III and ECL 10K.
3. The output voltage levels have the same temperature coefficients as ECL II output levels.




Fig. 3 Set-up timing diagram




Fig. 4 Release timing diagram

$\overline{PE}_1$	$\overline{PE}_2$	Div Ratio
L	L	7
H	L	6
L	H	6
H	H	6

Table 2 Truth table for control inputs

The maximum possible loop delay for control is obtained if the L → H transition from Q<sub>3</sub> or the H → L transition from  $\overline{Q}_3$  is used to clock the stage controlling the ÷6/7. The loop delay is 6 clock periods minus the internal delays of the ÷6/7 circuit.

Dynamic Characteristics

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
Clock input voltage levels						
$V_{INH}$	All	-1.10		-0.90	V	$T_{amb} = +25^{\circ}C$ , see Note 4
$V_{INL}$	All	-1.70		-1.50	V	
Max. toggle frequency	All	300			MHz MHz MHz MHz	
Min. frequency with sinewave clock input				10	MHz	
Min. slew rate of square wave input for correct operation down to 0MHz				20	V/ $\mu$ s	
Propagation delay (clock input to device output)			3		ns	
Set-up time			1.5		ns	See note 5
Release time			1.5		ns	See note 6

NOTES

- The devices are dynamically tested using the circuit shown in Fig.5. The bias chain has the same temperature coefficient as ECL III and ECL 10K, and therefore tracks the input reference throughout the temperature range. The devices are tested with input amplitudes of 400 and 800 mV p-p about that reference.
- Set-up time is defined as the minimum time that can elapse between a L→H transition of a control input and the next L→H clock pulse transition to ensure that the  $\bar{\phi}6$  mode is forced by that clock pulse (see Fig. 3).
- Release time is defined as the minimum time that can elapse between a H→L transition of a control input and the next L→H clock pulse transition to ensure that the  $\bar{\phi}7$  mode is forced by that clock pulse (see Fig. 4).




Fig. 5 Test circuit for dynamic measurements

OPERATING NOTES

The SP8746 range of devices are designed to operate in the UHF band and therefore PCB layouts should comply with normal UHF rules, e.g. non-inductive resistors and capacitors should be used, power supply rails decoupled, etc.

All clock and control inputs are compatible with ECL III and ECL 10K throughout the temperature range. However, it is often desirable to capacitively-couple the signal source to the clock, in which case an external bias network is required as shown in Fig. 6. Alternatively an SP8741 can be substituted.




Fig. 6 Recommended input bias configuration for capacitive coupling to a continuous 50Ω signal source.

The ÷6/7 can be controlled by a TTL fully-programmable counter, provided that delays within the loop are kept to a minimum. The outputs and control inputs must therefore interface to TTL. The input TTL to ECL interface is accomplished with two resistors as shown in Fig. 7. The output ECL to TTL interface requires some gain and therefore uses a transistor. This interface as shown on Fig. 7, gives the true output; the inverse can be obtained by interchanging the Q<sub>3</sub> and Q̄<sub>3</sub> outputs. The output interface will operate satisfactorily over the full military temperature range (-55°C to +125°C) at frequencies in excess of 35MHz. It has a fan out of one and the propagation delay through the divider plus the interface and one Schottky TTL gate is approximately 10ns. At an input frequency of 300 MHz this would only leave about 10 ns for the fully programmable counter to control the ÷6/7. The loop delay can be increased by extending the ÷6/7 function to, say, ÷24/25 or 48/49 (see Application Notes)

The SP8746 device O/Ps are compatible with ECL II levels when there is no external load. They can be made compatible with ECL III and ECL 10K with a simple potential dividing network as shown in Fig. 8.

The control and clock inputs are already compatible with ECL III and ECL 10K. The interface circuit of Fig. 8 can also be used to increase noise immunity when interfacing from ECL III and ECL 10K outputs at low current levels to ECL III and ECL 10K inputs.




Fig. 8 ECL II to ECL III interface




Fig. 7 TTL to ECL and ECL/TTL interfaces (for SP8746 devices and TTL operating from the same supply rails)

# SP8748A, B & M

## UHF PROGRAMMABLE DIVIDER 300 MHz ÷ 8/9

In frequency synthesis it is desirable to start programmable division at as high a frequency as possible, because this raises the comparison frequency and so improves the overall synthesiser performance.

The SP8748 series are UHF integrated circuits that can be logically programmed to divide by either 8 or 9 with input frequencies up to 300MHz. The design of very fast fully programmable dividers is therefore greatly simplified by the use of these devices and makes them particularly useful in frequency synthesisers operating in the UHF band.

All inputs and outputs are ECL-compatible throughout the temperature range: the clock inputs and programming inputs are ECL III-compatible while the two complementary outputs are ECL-II compatible to reduce power consumption in the output stage. ECL III output compatibility can be achieved very simply, however (see Operating Notes).

The division ratio is controlled by two  $\overline{PE}$  inputs. The counter will divide by 8 when either  $\overline{PE}$  input is in the high state and by 9 when both inputs are in the low state. Both the  $\overline{PE}$  inputs and the clock inputs have nominal 4.3k  $\Omega$  pulldown resistors to  $V_{EE}$  (negative rail).




Fig. 1 Pin connections (top)

### FEATURES

- Military and Industrial Variants
- 300 MHz Toggle Frequency
- Low Power Consumption
- ECL Compatibility on All I/Ps & O/Ps
- Low Propagation Delay
- True and Inverse Outputs

### QUICK REFERENCE DATA

- Temperature Ranges:
  - 'A' Grade  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
  - 'B' Grade  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$
  - 'M' Grade  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Supply Voltage
  - $V_{CC} - V_{EE}$  5.2V
- Power Consumption 250mW Typ..
- Propagation Delay 3ns Typ.




Fig. 2 Logic diagram (positive logic)

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

T<sub>amb</sub>: 'A' Variant -55°C to +125°C

'B' Variant 0°C to +70°C

'M' Variant -40°C to +85°C

Supply voltage (see note 1): V<sub>CC</sub> 0V

V<sub>EE</sub> -5.2V

**Static Characteristics**

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock and $\overline{PE}$ input voltage levels	-1.10		-0.81	V	T <sub>amb</sub> = +25°C, see Note 2
V <sub>INH</sub>	-1.85		-1.50	V	
Input pulldown resistance, between pins 1, 2, 3, and 16 and V <sub>EE</sub> (pin 12)		4.3		K $\Omega$	
Output voltage levels					T <sub>amb</sub> = +25°C, see Note 3. I <sub>out</sub> (external) = 0mA (There is an internal circuit equivalent to a 2k $\Omega$ pulldown resistor on each output)
V <sub>OH</sub>	-0.85			V	
V <sub>OL</sub>			-1.50	V	
Power supply drain current		50	65	mA	

**NOTES**

- The devices are specified for operation with the power supplies of V<sub>CC</sub> = 0V and V<sub>EE</sub> = -5.2V  $\pm$  0.25V, which are the normal ECL supply rails. They will also operate satisfactorily with TTL rails of V<sub>CC</sub> = +5V  $\pm$  0.25V and V<sub>EE</sub> = 0V.
- The input reference voltage has the same temperature coefficient as ECL III and ECL 10K.
- The output voltage levels have the same temperature coefficients as ECL II output levels.

**Dynamic Characteristics**

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock input voltage levels	-1.10		-1.10	V	T <sub>amb</sub> = +25°C, see Note 4
V <sub>INH</sub>	-1.70		-1.50	V	
V <sub>INL</sub>					
Max. toggle frequency	300			MHz	
Min. frequency with sinewave clock input			10	MHz	
Min. slew rate of square wave input for correct operation down to 0MHz			20	V/ $\mu$ s	
Propagation delay (clock input to device output)		3		ns	
Set-up time		1.5		ns	See note 5
Release time		1.5		ns	See note 6

**NOTES**

- The devices are dynamically tested using the circuit shown in Fig. 5. The bias chain has the same temperature coefficient as ECL III and ECL 10K, and therefore tracks the input reference throughout the temperature range. The devices are tested with input amplitudes of 400 and 800 mV p-p about reference, over the full temperature range.
- Set-up time is defined as the minimum time that can elapse between a L $\rightarrow$ H transition of a control input and the next L $\rightarrow$ H clock pulse transition to ensure that the  $\rightarrow$  8 mode is forced by that clock pulse (see Fig. 3).
- Release time is defined as the minimum time that can elapse between a H $\rightarrow$ L transition of a control input and the next L $\rightarrow$ H clock pulse transition to ensure that the  $\rightarrow$  9 mode is forced by that clock pulse (see Fig. 4).






Fig. 6 Recommended input bias configuration for capacitive coupling to a continuous 50Ω signal source




Fig. 8 ECL II to ECL III interface




Fig. 7 TTL to ECL and ECL/TTL interfaces (SP874 devices and TTL operating from the same supply rails)

**ABSOLUTE MAXIMUM RATINGS**

Supply voltage $ V_{CC} - V_{EE} $	8V
Input voltage $V_{in}$ (DC)	Not greater than the supply voltage in use.
Output current $I_{out}$	20mA
Max. junction temperature	+150°C
Storage temperature range	-55°C to +175°C

**SP 8750 B,M**  
**1.0 GHz**
**SP 8751 B,M**  
**1.1 GHz**
**SP 8752 B**  
**1.2 GHz**
**UHF ÷ 64 PRESCALERS**

The SP8750 range of devices are ECL divide-by-sixtyfours which will operate at frequencies up to 1.2GHz.

The device has a typical power dissipation of 470mW at the nominal supply voltage of +6.8V.

### FEATURES

- Input Ports for VHF and UHF
- Self-Biasing Clock Inputs
- Variable Input Hysteresis Capability for Wide Band Operation
- TTL/MOS Compatible Band Change Input
- Push Pull TTL O/P

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage $V_{CC} - V_{EE}$	0V to +10V
Input voltage, clock inputs	2.5V p-p
Band change input	+7.2 tc -0.5V or -10mA
Output current	+30 mA to -30 mA
Operating junction temperature	+150°C
Storage Temperature	-55°C to +150°C

### OPERATING NOTES

Two input ports are available on this device. Switching between these inputs is accomplished by operation of the band change input. A logic '1' activates the UHF input, logic '0' the VHF input. When an input is not in use the input signal must be removed to prevent cross-modulation occurring on the other input at high frequencies. Both inputs are terminated by a nominal 400  $\Omega$  and should be AC coupled to their respective signal sources. Input power to the device is terminated to ground by the two decoupling capacitors on the reference pins. Input coupling and reference decoupling capacitors should be of a type suitable for use at a frequency of 1.2Hz.

When the device is switched to the VHF input, an input hysteresis of 50mV is set by the internal band change circuit. This improves the low frequency sinewave operation of the device. The hysteresis level may be measured as  $V_{REF1} - V_{REF2}$ .




Fig. 1 Pin connections




Fig. 2 Typical application

If the UHF input only is used and the device is required to operate with a sinewave input below 100 MHz, then the required hysteresis may be applied externally as shown in Fig. 5. Large values of hysteresis should be avoided as this will degrade the input sensitivity of the device at the maximum frequency. The divide by 64 output is designed to interface with TTL which has a common  $V_{EE}$  (ground). The specified fan-out of 3 standard TTL inputs may be increased to 6 standard or 5 high power/Schottky inputs at a logic zero level of 0.5V. At low frequency the output will change when one of the clock inputs changes from a low to a high level.

The devices may be operated down to very low frequencies if a square wave input is applied with an edge speed of greater than 200V/ $\mu$ s.

The divider is clocked on low to high transitions of either clock input.

**ELECTRICAL CHARACTERISTICS**

Supply voltage: 6.8V ± 0.35V

Supply current: 68 mA typ., 90 mA max.

Temperature range: 'B' grade 0°C to +70°C, 'M' grade -40°C to +85°C

Clock inputs: AC coupled, self-biasing via 400Ω

Band change input: TTL type including negative input voltage clamp, 0.8 mA max. sink current

**Test conditions (unless otherwise stated):**

Supply voltage:  $V_{EE} = 0V$ ,  $V_{CC} = +6.45V$  to  $+7.15V$

Clock input voltage: 400mV to 1.0Vp-p

$T_{amb} = 0^\circ C$  to  $+70^\circ C$  ('B' grade),  $-40^\circ C$  to  $+85^\circ C$  ('M' grade)

Characteristic	Type	Value			Units	Conditions
		Min.	Typ.	Max.		
<b>UHF clock input</b>						
Max. input frequency	SP8752	1.2			GHz	600mV p-p input
	SP8751	1.1			GHz	600mV p-p input
	SP8750	1.0			GHz	400mV p-p input
Min. input frequency	All			100	MHz	600mV p-p sinewave input
Min. slew rate for square wave input	All			200	v/μs	
<b>VHF clock input</b>						
Max. input frequency	All		1.0		GHz	600mV p-p sinewave input
Min. input frequency	All		30	50	MHz	
<b>Band change input</b>						
High level	All	2.5			V	
Low level	All			0.4	V	
Low level input current	All			0.8	mA	at 0.4V
Max. clamp current	All	-3			mA	at approx. -0.7V
<b>Output</b>						
High level	All	2.5	3.5	4.5	V	
Low level	All			0.4	V	5mA current sink
Supply current	All		68	90	mA	$V_{CC} = 6.8V$




Fig. 3 AC test circuit





Fig. 4 Application circuit



Capacitors are 1 nF unless otherwise stated. Values should be increased if operation below 10 MHz is desired.  
 For 50 mV hysteresis  $R1 = 36k\Omega$ ,  $R2 = \infty$   
 For 100 mV hysteresis  $R1 = 18k\Omega$ ,  $R2 = 18k\Omega$

*Fig. 5 Wideband operation*



**SP8770B    SP8771B    SP8772B**  
**1.0GHz    1.1GHz    1.2GHz**  
**UHF ÷ 256 PRESCALERS**

The SP8770/1/2 are ECL divide by 256 prescalers which will operate at frequencies up to 1.2 GHz.

The device has a typical power dissipation of 500mW at the nominal supply voltage of +6.8V.

### FEATURES

- Self-Biasing Clock Input
- Variable Input Hysteresis Capability for Wide Band Operation
- Push Pull TTL O/P

### OPERATING NOTES

The input is terminated by a nominal 400Ω and should be AC coupled to the signal source. Input power to the device is terminated to ground by the two decoupling capacitors on the reference pins. Input coupling and reference decoupling capacitors should be of a type suitable for use at a frequency of 1 GHz.

If the device is required to operate with a sinewave input below 100 MHz, then the required hysteresis may be applied externally as shown in Fig. 4.

Large values of hysteresis should be avoided as this will degrade the input sensitivity of the device at the maximum frequency. The divide by 256 output is designed to interface with TTL which has a common V<sub>EE</sub> (ground). The specified fan-out of 3 standard TTL inputs may be increased to 6 standard or 5 high power/Schottky inputs at a logic zero level of 0.5V. At low frequency the output will change when one of the clock inputs changes from a low to a high level.

The devices may be operated down to very low frequencies if a square wave input is applied with an edge speed of greater than 200V/μs.

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage [V <sub>CC</sub> —V <sub>EE</sub> ]	0V to +10V
Input voltage, clock input	2.5V p-p
Output current	+30mA to -30mA
Operating junction temperature	+150°C
Storage temperature	-55°C to +150°C





Fig. 1 Pin Connections



All capacitors are 1nF unless otherwise stated.

Fig. 2 AC test circuit

**ELECTRICAL CHARACTERISTICS**

Supply voltage: 6.8V ± 0.35V  
 Supply current: 72mA typ., 95mA max.  
 Temperature range: 0°C to +70°C  
 Clock input: AC coupled, self biasing via 400 Ω

**Test conditions (unless otherwise stated):**

Supply voltage:  $V_{EE} = 0V$ ,  
 $V_{CC} = +6.45V$  to  $+7.15V$   
 Clock input voltage: 400mV to 1.2V p-p  
 $T_{amb} = 25^{\circ}C$

Characteristic		Value			Units	Conditions
		Min.	Typ.	Max.		
Max. input frequency	SP8770	1.0			GHz	400mV p-p. input
	SP8771	1.1			GHz	600mV p-p. input
	SP8772	1.2			GHz	600mV p-p. input
Min input frequency				200	MHz	400mV p-p. sinewave input
				100	MHz	600mV p-p. sinewave input
				75	MHz	800mV p-p. sinewave input
				200	V/μs	
Min. slew rate for square wave input						
<b>Output</b>						
High level		2.5	3.5	4.5	V	
Low level				0.4	V	5mA current sink
Supply current			68	90	mA	$V_{CC} = 6.8V$




Fig. 3 Application circuit





Fig. 4 Wideband operation

PACKAGE DETAILS

Dimensions are shown thus: mm (in)





# SP8760 B & M

## GENERAL PURPOSE SYNTHESIZER CIRCUIT

The SP8760 is a multi-function device for use in phase-lock-loop systems. It contains a crystal oscillator maintaining circuit, followed by a divide-by-four stage; a digital phase/frequency comparator; and a two-modulus divider programmable to divide by 15 or 16.

It may be used with a prescaler to phase-lock single frequency transmitters or receivers in the HF, VHF or UHF bands.

The addition of an MOS/CMOS programmable plus fixed divider will generate a complete frequency synthesiser. The maximum frequency requirement of the control device is only 1MHz, enabling complex functions to be performed using LSI technologies. With suitable prescalers, the controlled frequency source may extend into the 1GHz region.

The SP8760 is available in two temperature grades: 0°C to +70°C ('B' grade) and -40°C to +85°C ('M' grade).




Fig. 1 Pin connections

### FEATURES

- TTL/MOS Compatible Inputs and Outputs
- Low Power Consumption (<250mW Typ)
- Minimum External Components
- Voltage Pump Outputs on Phase/Frequency Comparator
- Zero Phase Difference Pulses <30nSec
- Crystal Oscillator Stability + 5 ppm at 4MHz, 0°C to + 70°C
- Crystal Oscillator Interfaces with SL680 for Very High Stability Applications




Fig. 2 SP8760 block diagram




Fig. 3 Phase/frequency comparator waveforms

**ELECTRICAL CHARACTERISTICS**

Supply voltage 5V ± 0.5V  
 Supply current 45mA typ

**Test conditions (unless otherwise stated):**

V<sub>CC</sub> = 4.5V to 5.5V  
 V<sub>EE</sub> = 0V  
 T<sub>AMB</sub> 0 C to -70 C ('B' grade)  
 -40 C to -85 C ('M' grade)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Power Supply Current		45	65	mA	
<b>Crystal Osc. ÷ 4</b>					
Crystal series capacitor		28		pF	•at 4MHz
Crystal series capacitor		20		pF	at 10 MHz
Temperature Stability			0.2	ppm/°C	at 4MHz, excluding crystal temperature coefficient.
Supply voltage stability		-1		ppm/V	at 4 MHz
External oscillator drive required		±1		mA	See Fig. 8.
Divide-by-four output, external current sink capability	5			mA	at 0.5V
<b>Phase/Frequency Comparator</b>					
Input current		250	350	µA	at V <sub>in</sub> = 2.4V
Output 'C' current sink capability	6			mA	at 0.5V
Output 'D' current source capability	6				at (V <sub>CC</sub> - 1.15V)
Zero phase pulse width			30	ns	
Input to Output delay		40		ns	
<b>Divide by 16/15</b>					
Control input current		250	350	µA	at V <sub>in</sub> = 2.4V
Clock input current		-1.0	-1.6	mA	at V <sub>in</sub> = 0.4V
Output external current sink capability	5			mA	at 0.5V
Maximum clock frequency	16	28		MHz	Divide by 16
	12	18		MHz	Divide by 15
Clock to output delay		35		ns	Output 1 - 0




Fig. 4 Phase comp./divider control inputs

**ABSOLUTE MAXIMUM RATINGS**

Power supply V<sub>CC</sub> - V<sub>EE</sub> 0V to +10V  
 Output current 20mA  
 Operating junction temperature +150°C  
 Storage temperature -55°C to +150°C

**OPERATING NOTES**

The crystal oscillator is an emitter coupled circuit with an internal roll off capacitor to prevent oscillation at overtone frequencies. The crystal is connected in series with a capacitor between pins 4 and 5. It may be used with series resonant crystals at frequencies up to 10MHz. The stability of the crystal oscillator is better than  $\pm 5$  p.p.m. at 4MHz over the temp range 0°C to 70°C (excluding the temperature coefficient of the crystal). If a higher stability is required the SL680 crystal oscillator maintaining circuit should be used. This may be interfaced to the SP8760 as shown in Fig. 8. The divide by four has a free collector output with an internal 2.5 K $\Omega$  resistor to Vcc.

The phase frequency comparator is an infinite pull-in range circuit which gives zero phase shift lock. The circuit triggers on the 1 - 0 edge of each input and gives an output which is proportional to the phase difference between the two edges (see Fig. 3). When the input 'A' edge precedes the input 'B' edge output 'C' will pulse to a low level while output 'D' will remain at a permanent low level. When the input 'B' edge precedes the input 'A' edge, output 'D' will pulse to a high level while output 'C' will remain at a permanent high level. The two outputs may be used to drive a charge pump and filter as shown in Figs. 5 and 6. The output of the filter may be used to drive directly the varactor line

of a voltage controlled oscillator. For optimum 'noise' performance the output pulses from the phase detector must tend to zero when 'in lock'. The leakage on the filter output must therefore be kept to a minimum. If the varactor line draws a significant current it should be buffered using an emitter follower arrangement as shown in Fig. 7.

The phase/frequency comparator inputs are of the current source type as shown in Fig. 4. These may be driven by standard TTL or CMOS. Output 'C' is a free collector output with an internal 10K $\Omega$  resistor to Vcc. Output 'D' is an emitter follower with an internal 10K $\Omega$  resistor to VEE.

The two-modulus prescaler may be controlled to divide by 16 or 15 using the control input. With the control input high the circuit will divide by 16. When a counter is used to control the two-modulus it should be clocked on the 1 - 0 edge of the 16/15 output. If the two-modulus is used only as a fixed divide-by-16 the control input - should be tied to Vcc. The prescaler clock input is a current sink input with a standard TTL fan in of one. It may be driven by standard or low power Schottky TTL. The control input is identical to the phase/frequency comparator inputs as shown in Fig. 4. The two modulus output is a free collector with an internal 1.5K $\Omega$  resistor to Vcc.




Fig. 5 Low voltage charge pump and filter  
Divider clock input




Fig. 6 High voltage charge pump and filter




Fig. 7 Emitter follower buffer




Fig. 8 SL680 to SP8760 interface



## SP8790 A, B & M

### ÷ EXTENDER FOR 2-MODULUS COUNTERS

The SP8790 is a divide-by-four counter designed for use with 2-modulus counters. It increases the minimum division ratio of the 2-modulus counter while retaining the same difference in division ratios. Thus a divide-by-10 or 11 with the SP8790 becomes a divide-by-40 or 44, a divide by 5 or 6 becomes a divide by 20 or 24.

The function is especially useful in low power frequency synthesizers because it can bring the output frequency of the combined 2-modulus counter and SP8790 into the region where CMOS or low power TTL can control the divider. The power-saving advantages are obvious.

The device interfaces easily to the SP8690 range of divide by 10 or 11s. The control inputs are TTL and CMOS compatible and the output is a free collector which, with the addition of a pull-up resistor, interfaces to CMOS and TTL.

The SP8790 is available in three temperature grades: 0°C to +70°C (SP8790B), -40°C to +85°C (SP8790-M) and -55°C to +125°C (SP8790A).

The SP8790 requires supplies of 0V and +5V  $\pm 0.25$ V.




Fig. 1 Pin connections

### FEATURES

- Ultra-Low Power: 40mW
- Full Military Temperature Range
- I/P and O/P Interface Direct to CMOS/TTL




Fig. 2 Logic diagram

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage   $V_{CC} - V_{EE}$	8V
DC input voltage	Not greater than supply
AC input voltage	2.5Vp-p
Output bias voltage	12V
Control input bias voltage	12V
Operating junction temperature	+150°C
Storage temp. range	-55°C to 150°C

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

T<sub>amb</sub>: -55 °C to -125 °C (A grade)  
 -40 °C to -85 °C (M grade)  
 0 °C to -70 °C (B grade)

V<sub>CC</sub> = -5V ± 5%

V<sub>EE</sub> = 0V

Clock input voltage with double complementary drive to CLOCK and  $\overline{\text{CLOCK}}$  = 300mV to 1V p-p.

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
<b>Dynamic</b>					
Toggle frequency	See note 1			MHz	
Min toggle frequency with sine-wave input			20	MHz	See note 2
Min toggle frequency with square wave input	0			Hz	Slew rate 50V/μs
Clock to O/P delay (O/P - ve going)		14		ns	
Clock to O/P delay (O/P + ve going)		28		ns	
Control I/P to control O/P delay (O/P -ve going)		20		ns	10kΩ pulldown on control O/P (See note 5)
Clock I/P to control O/P delay (O/P +ve going)		10		ns	10kΩ pulldown on control O/P (See note 5)
Control I/P to control O/P delay (O/P -ve going)		12		ns	4.3kΩ pulldown on control O/P (See note 6)
Control I/P to control O/P delay (O/P +ve going)		9		ns	4.3kΩ pulldown on control O/P (See note 6)
Clock to control O/P delay (O/P -ve going)		26		ns	10kΩ pulldown on control O/P (See note 5)
Clock to control O/P delay (O/P +ve going)		12		ns	10kΩ pulldown on control O/P (See note 5)
Clock to control O/P delay (O/P -ve going)		17		ns	4.3kΩ pulldown on control O/P (See note 6)
Clock to control O/P delay (O/P +ve going)		12		ns	4.3kΩ pulldown on control O/P (See note 6)
<b>Static</b>					
Control I/P voltage level					
High state	3.5		10	V	See note 3
Low state	0		1.5	V	
Output voltage level					
V <sub>OL</sub>			0.4	V	Sink current = 6.0mA
V <sub>OH</sub> (See note 4)					
Input impedance		1.6		kΩ	f <sub>in</sub> = 0Hz
Input vias voltage (CLOCK and $\overline{\text{CLOCK}}$ )		2.4		V	Inputs open circuit
Power supply drain current		8.0	11	mA	

NOTES

1. The maximum frequency of operation is in excess of 60MHz when the SP8790 is used as a prescaler. The limitation on this maximum frequency is the saturating O/P stage. When the SP8790 is used as a controller its internal delays do not permit operation at frequencies in excess of 40MHz.
2. The device will normally be driven from a 2-modulus divider which will have fast output edges. Hence, there is normally no input slew rate problem.
3. TTL devices require a pull-up resistor to ensure the required minimum of 3.5V. Note that the device can interface from 10V CMOS with no additional components.
4.  $V_{OH}$  will be the supply voltage that the output pull-up resistor is connected to. This voltage should not exceed 12V.
5. The 10kΩ pull-down is the value of the input pull-down of the SP8695 with which the SP8790 can be used.
6. The 4.3kΩ pull-down is the value of the input pull-down of the SP8640 series SP8745 and SP8746 with which the SP8790 can be used.




Fig. 3 CMOS and TTL compatible control input




Fig. 4 SP8790 waveforms

OPERATING NOTES

The SP8790 extends the division ratio of 2-modulus counters while retaining the same 2-modulus resolution. A typical application to give a  $\div 40/41$  function is shown in Fig. 5. In this basic form, however, the devices will self-oscillate if no input signal source is present. This may be prevented by using one of the arrangements shown in Fig. 6.




Fig. 5 SP8790 with SP8695 connected to give a  $\div 40/41$




Fig. 6 Methods of preventing self-oscillation

TRUTH TABLE	
Control Input	Div. Ratio With $\div 10/11$
0	41
1	40

Max input frequency to combination=200MHz (min.).  
 Power consumption of combination=120mWtyp.  
 Time available to control the  $\div 40/41$ =(40 clock periods minus delays through the dividers) — 340ns ( $f_{in}$ =100MHz).



**SP 8794 A,B & M**  
÷ 8 CONTROL CIRCUIT FOR 2 - MODULUS DIVIDERS

The SP8794 is a divide by eight counter designed for use with 2-modulus counters. It increases the minimum division ratio of the 2-modulus counter while retaining the same difference in division ratios. Thus a divide by 10 or 11 with the SP8794 becomes a divide by 80 or 81, a divide by 5 or 6 becomes a divide by 40 or 41.

The function is especially useful in low power frequency synthesisers because it can bring the output frequency of the combined 2-modulus counter and SP8794 into the region where CMOS or low power TTL can control the divider.

The device interfaces easily to the SP8000 range of 2-modulus dividers. The control I/Ps are TTL and CMOS compatible and the output is a free collector which, with the addition of a pull-up resistor, interfaces to CMOS and TTL.

The SP8794 is available over three temperature ranges: 0°C to +70°C (SP8794B), -40°C to +85°C (SP8794M) and -55°C to +125°C (SP8794A).

The SP8794 requires supplies of 0V and +5V ± 0.25V




Fig. 1 Pin connections.

**FEATURES**

- Ultra-Low Power: 40mW
- Full Military Temperature Range
- Direct I/P & O/P Interfacing to CMOS & TTL
- Operates with 500MHz ÷ 10/11




Fig. 2 Logic diagram.

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage   V <sub>CC</sub> - V <sub>EE</sub>	8V
DC input voltage	Not greater than supply
AC input voltage	2.5V <sub>p-p</sub>
Output bias voltage	12V
Control input bias voltage	12V
Operating junction temperature	+150°C
Storage temp. range	-55°C to 150°C

**APPLICATION**

- Frequency Synthesisers

## ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

T<sub>amb</sub>: 'A' grade -55°C to +125°C  
 'B' grade 0°C to +70°C  
 'M' grade -40°C to +85°C

V<sub>CC</sub> = +5V ±5%V<sub>EE</sub> = 0V

Clock input voltage with double complementary drive  
 to CLOCK and  $\overline{\text{CLOCK}}$  = 300mV to 1V p-p.

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
<b>Dynamic</b>					
Toggle frequency	120 40			MHz MHz	SP8794 as a prescaler (see note 1) SP8794 controlling a 2-modulus divider (see note 1)
Min. toggle frequency with sinewave input			20	MHz	See note 2
Min. toggle frequency with square wave input	0			Hz	Slew rate > 50V/μs
Clock to O/P delay (O/P -ve going)		18		ns	
Clock to O/P delay (O/P +ve going)		32		ns	
Control I/P to control O/P delay (O/P -ve going)		20		ns	10kΩ pulldown on O/P, see note 5
Control I/P to control O/P delay (O/P +ve going)		10		ns	10kΩ pulldown on O/P, see note 5
Control I/P to control O/P delay (O/P -ve going)		12		ns	4.3kΩ pulldown on O/P, see note 6
Control I/P to control O/P delay (O/P +ve going)		9		ns	4.3kΩ pulldown on O/P, see note 6
Clock to control O/P delay (O/P -ve going)		30		ns	10kΩ pulldown on O/P, see note 5
Clock to control O/P delay (O/P +ve going)		16		ns	10kΩ pulldown on O/P, see note 5
Clock to control O/P delay (O/P -ve going)		21		ns	4.3kΩ pulldown on O/P, see note 6
Clock to control O/P delay (O/P +ve going)		16		ns	4.3kΩ pulldown on O/P, see note 6
<b>Static</b>					
Control I/P voltage level					
High state	3.5		10	V	See note 3
Low state	0		1.5	V	
Output voltage level					
V <sub>OL</sub>			0.4	V	Sink current = 6.0mA
V <sub>OH</sub> (see note 4)			12	V	See note 4
Input impedance		1.6		kΩ	f <sub>in</sub> = 0Hz
I/P bias voltage ( $\overline{\text{CLOCK}}$ & $\overline{\overline{\text{CLOCK}}}$ )					
Power supply drain current					

## NOTES

- The maximum frequency of operation is in excess of 120MHz when the SP8794 is used as a prescaler. The limitation on its maximum operating frequency is the saturating output stage. When the SP8794 is used as a controller for a 2-modulus device its internal delays do not permit operation at frequencies above 40MHz.
- The device will normally be driven from a 2-modulus divider which will have fast output edges. Hence, there is normally no input slew rate problem.
- TTL devices require a pull-up resistor to ensure the required minimum of 3.5V. Note that the device can interface from 10V CMOS with no additional components.
- V<sub>OH</sub> will be the supply voltage that the output pull-out resistor is connected to. This voltage should not exceed 12V.
- The 10kΩ pulldown is the value of the input pulldown of the SP8695, with which the SP8794 can be used.
- The 4.3kΩ pulldown is the value of the input pulldown of all the SP8640 series ÷ 10/11 devices, the SP8740 & SP8745 ÷ 5/6, the SP8741 & SP8746 ÷ 6/7 and the SP8743 ÷ 8/9, with which the SP8794 can be used.




Fig. 3 CMOS and TTL compatible control I/P.

TRUTH TABLE	
Control I/P	Div. Ratio with $\div 10/11$
0	81
1	80

Max input frequency to combination = 200MHz (min.).  
 Power consumption of combination = 120mWtyp.  
 Time available to control the  $\div 80/81$   
 = 80 clock periods minus delays through dividers  
 $\cong 740ns$  ( $f_{in} = 100MHz$ )




Fig. 4 SP8794 waveforms




Fig. 6 Methods of preventing self-oscillation.

APPLICATION NOTES

The SP8794 extends the division ratio of 2-modulus counters while retaining the same 2-modulus resolution. A typical application to give a  $\div 80/81$  function is shown in Fig. 5. In this basic form, however, the devices will self-oscillate if no input signal source is present. This may be prevented by using one of the arrangements shown in Fig. 6.




Fig. 5 SP8794 with SP8695 connected to give a low power  $\div 80/81$



The PECL II series of monolithic integrated logic circuits are a direct second source of the Motorola MECL II series. The family has been designed as a non-saturating form of logic so as to eliminate transistor storage time as a speed limiting characteristic and permit high speed operation.

PECL II circuits feature fast propagation delay times with commensurate rise and fall times, simultaneous complementary outputs, and excellent noise immunity as a result of near constant power supply drain.

## FEATURES

- Propagation typically 4ns per logic decision.
- Excellent noise immunity characteristics
- Simultaneous OR/NOR outputs
- High fan-in and fan-out capabilities
- Internally temperature compensated

## FUNCTIONS AND CHARACTERISTICS @ $V_{CC} = 0V$ , $V_{EE} = -5.2V$ , $T_A = +25^\circ C$

Type		Function	DC output loading factor, each output	Propagation delay ns typ.	Total power dissipation mW typ.	
$0^\circ C$ to $+75^\circ C$	$-55^\circ C$ to $+125^\circ C$					
SP1001	SP1201	Single 6 I/P gate, 3 OR O/P with pulldowns 3 NOR O/P with pulldowns	25	4.0	115	
SP1004	SP1204	Dual 4-I/P gate, 2 OR with pulldowns 2 NOR with pulldowns		95		
SP1007	SP1207	Triple 3-I/P gate, 3 NOR with pulldowns		↓	110	
SP1010	SP1210	Quad 2-I/P gate, 4 NOR with pulldowns		4.5	115	
SP1013	SP1213	85 MHz a.c. coupled J-K flip-flop		6.0	125	
SP1014	SP1214	Dual R-S flip-flop (+ve clock)		↓	140	
SP1015	SP1215	Dual R-S flip-flop (-ve clock)			4.0	115
SP1016	SP1216	Dual R-S flip-flop (single rail, +ve clock)			2.0	250
SP1020	SP1220	Quad line receiver		2.0	140	
SP1023	SP1223	Dual 4-I/P OR/NOR clock driver		4.0	250	
SP1026	SP1226	Dual 3-4/I/P Transmission line and clock driver		5.0	130	
SP1027	SP1227	120 MHz a.c. coupled J-K flip-flop		5.0	130	
SP1030	SP1230	Quad exclusive OR gate		4.5	180	
SP1031	SP1231	Quad exclusive NOR gate		6.0	140	
SP1032*	SP1232*	100 MHz a.c. coupled Dual J-K flip-flop		4.0	185	
SP1033	SP1233	Dual R-S flip-flop (single rail, -ve clock)		5.0	140	
SP1034	SP1234	Type D flip-flop		5.0	140	
SP1035	SP1235	Triple line receiver		7 (DTL)	200	
SP1039*	SP1239*	Quad level translator (PECL to saturated logic)		25	130	
SP1048	SP1248	Quad 2-I/P NAND gate				

\* In 16-lead D.I.L. All other types are in 14-lead D.I.L.

## ECL II

### GENERAL PARAMETERS

#### Common Characteristics



Characteristic	SP1200						SP1000					
	-55°		+25°C		+125°C		0°C		+25°C		+75°C	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Input current $I_{in}$				100 $\mu$ A						100 $\mu$ A		
Input leakage $I_R$				0.2 $\mu$ A		1 $\mu$ A				0.2 $\mu$ A		1 $\mu$ A
Output voltage <sup>2</sup>												
Logic '1' ( $V_{OH}$ )	-0.990	-0.825	-0.85	-0.70	-0.70	-0.53	-0.895	-0.74	-0.85	-0.70	-0.775	-0.615
Logic '0' ( $V_{OL}$ )	-1.89	-1.58	-1.8	-1.5	-1.72	-1.38	-1.83	-1.525	-1.8	-1.5	-1.76	-1.435







#### NOTES

- The above characteristics apply unless otherwise stated under individual product information.
- Outputs without pulldown resistors are tested with 1.5k $\Omega$  resistor to  $V_{OH}$  and  $V_{OH}$  limits apply from no load (0 mA) to full load (-2.5 mA).
- General parameters only apply to basic gates and flip-flops.

#### Test Conditions

Test Temp. °C	Test Voltage/Current Values						
	$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{IH(max.)}$ (V)	Vee (V)	$I_L$ (m.Ad.c.)
	Min.	Max.	Min.	Max.			
-55	-5.2	-1.405	-1.165	-0.825	-	-5.2	-2.5
+25		to -1.325	-1.025	-0.700	-0.700		
+125		to -1.205	-0.875	-0.530	-		
0		to -1.350	-1.070	-0.740	-		
+25		to -1.325	-1.025	-0.700	-0.700		
+75		to -1.260	-0.950	-0.615	-		





**SP1026/SP1226  
DUAL 3-4-INPUT  
TRANSMISSION LINE  
AND CLOCK DRIVER**

$3 = 4 + 5 + 6$   
 $2 = 4 + 5 + 6$

$t_{pd} = 2.0 \text{ ns}$   
 $P_D = 140 \text{ mW}$   
 $N.M. = 150 \text{ mV}$

**SP1039/SP1239  
QUAD LEVEL TRANSLATOR**

$2 = 3 + 4$

$t_{pd} = 12 \text{ ns}$   
 $P_D = 200 \text{ mW}$

**Power supply connections:**  
 Pin 1 = +5.0V  
 Pin 8 = -5.2V  
 Pin 16 = 0V

**SP1013/SP1213  
AC-COUPLED J-K FLIP/FLOP  
(85 MHz TYP.)**

**CLOCKED J-K OPERATION**

J	K	C <sub>D</sub>	Q <sup>n+1</sup>
∅	∅		Q <sup>n</sup>
0	0		Q <sup>n</sup>
0	1		1
1	0		0
1	1		Q <sup>n</sup>

∅ = Don't care

**R-S OPERATION**

R	S	Q <sup>n+1</sup>
0	1	1
1	0	0
0	0	Q <sup>n</sup>
1	1	ND

ND = Not defined

$t_{pd} = 6.0 \text{ ns}$   
 $P_D = 125 \text{ mW}$

The  $\bar{J}$  and  $\bar{K}$  inputs refer to logic levels whereas the  $\bar{C}_D$  input refers to dynamic logic swings. The  $\bar{J}$  and  $\bar{K}$  inputs should be changed to logic '1' only while  $\bar{C}_D$  is in the logic '1' state. ( $\bar{C}_D$  maximum '1' level =  $V_{CC} - 0.6V$ ). Clock  $\bar{C}_D$  is obtained by tying one  $\bar{J}$  and one  $\bar{K}$  input together.

**SP1014/SP1214  
DUAL CLOCKED R-S FLIP/FLOP  
(POSITIVE CLOCK)**

$t_{pd} = 6.0 \text{ ns}$   
 $P_D = 140 \text{ mW}$

**SP1015/SP1215  
DUAL CLOCKED R-S FLIP/FLOP  
(NEGATIVE CLOCK)**

**SP1014/1214**

C	R	S	Q <sup>n+1</sup>
1	0	0	Q <sup>n</sup>
1	0	1	1
1	1	0	0
1	1	1	ND
0	∅	∅	Q <sup>n</sup>



∅ = Don't care

**SP1015/1215**

C	R	S	Q <sup>n+1</sup>
0	0	0	Q <sup>n</sup>
0	0	1	1
0	1	0	0
0	1	1	ND
1	∅	∅	Q <sup>n</sup>

ND = Not defined

**SP1016/SP1216**  
**DUAL CLOCKED, SINGLE RAIL**  
**R-S FLIP/FLOP**  
**(NEGATIVE CLOCK)**



**SP1033/SP1233**  
**DUAL CLOCKED, SINGLE RAIL**  
**R-S FLIP/FLOP**  
**(POSITIVE CLOCK)**

SP1016/1216


C	D	Q <sup>n+1</sup>
0	0	Q <sup>n</sup>
0	1	Q <sup>n</sup>
1	0	0
1	1	1

SP1033/1233

C	D	Q <sup>n+1</sup>
1	0	Q <sup>n</sup>
1	1	Q <sup>n</sup>
0	0	0
0	1	1

t<sub>pd</sub> = 6.0 ns  
P<sub>D</sub> = 140 mW

**SP1027/SP1227**  
**AC-COUPLED J-K FLIP/FLOP**  
**(127 MHz TYP.)**



CLOCKED J-K OPERATION

J̄	K̄	C <sub>D</sub>	Q <sup>n+1</sup>
ϕ	ϕ		Q <sup>n</sup>
0	0		Q <sup>n</sup>
0	1		1
1	0		0
1	1		Q <sup>n</sup>

ϕ = Don't care

R-S OPERATION


R	S	Q <sup>n+1</sup>
0	1	1
1	0	0
0	0	Q <sup>n</sup>
1	1	ND

ND = Not defined

The J̄ and K̄ inputs refer to logic levels whereas the C<sub>D</sub> input refers to dynamic logic swings. The J and K inputs should be changed to logic '1' only while C<sub>D</sub> is in the logic '1' state. (C<sub>D</sub> maximum '1' level = V<sub>CC</sub> - 0.6V). Clock C<sub>D</sub> is obtained by tying one J and one K input together.

t<sub>pd</sub> = 4.0 ns  
P<sub>D</sub> = 250 mW

SP1032/SP1232  
100MHz, AC-COUPLED  
DUAL J-K FLIP/FLOP



CLOCKED  $\bar{J}$ - $\bar{K}$  TRUTH TABLE

$\bar{J}$	$\bar{K}$	Clock	$Q^n$
*	*	4 & 12	1 & 15
$\Delta$	$\Delta$	0	$Q^n$
0	0	1	$\bar{Q}^n$
0	1	1	1
1	0	1	0
1	1	1	$Q^n$

\* Any  $\bar{J}$  or  $\bar{K}$  input  
All other  $\bar{J}$  -  $\bar{K}$  inputs and the R-S inputs are at a 'O' Level  
 $\Delta$  = Either logic level will result in the desired output.

$\bar{J}_D - \bar{K}_D$  TRUTH TABLE

$\bar{J}_D$	$\bar{K}_D$	$Q^{n+1}$
*	*	1 & 15
0	0	$Q^n$
0	1	0
1	0	1
1	1	$\bar{Q}^n$

Pin No.

All Clock/R-S inputs are at a 'O' Level.

R-S TRUTH TABLE

R	S	$Q^{n+1}$
2 & 14	6 & 10	1 & 15
0	0	$Q^n$
0	1	1
1	0	0
1	1	ND


Pin No.

All  $\bar{J}$ - $\bar{K}$  inputs and Clock inputs are static  
ND = Output state not defined

The  $\bar{J}$  and  $\bar{K}$  inputs refer to logic levels while the clock input refers to dynamic logic swings. The  $\bar{J}$  and  $\bar{K}$  inputs should be changed to a logic '1' only while the clock input is in a logic '1' state (Clock maximum '1' level =  $V_{CC} - 0.7V$ ).

$t_{pd} \approx 4.5ns$   
 $P_D = 180mW$   
NM = 150mV

SP1034/SP1234  
TYPE D FLIP/FLOP



$P_D = 185 mW$  using external  $600\Omega$  pulldown resistors  
 $= 240 mW$  using internal pulldown resistors.

R-S TRUTH TABLE

R	S	$Q^{n+1}$	$\bar{Q}^{n+1}$
4	5	2	3
0	0	$Q^n$	$\bar{Q}^n$
0	1	1	0
1	0	0	1
1	1	ND	ND

Pin No.



ND = Not defined

CLOCKED TRUTH TABLE

D	C	$Q^{n+1}$	$\bar{Q}^{n+1}$
10	6 or 8	2*	3
0	0	$Q^n$	$\bar{Q}^n$
1	0	$Q^n$	$\bar{Q}^n$
0	1*	0	1
1	1*	1	0

Pin No.

\* A '1' or clock input is defined for this flip-flop as a change in level from low to high.




**LOGIC DIAGRAMS**

The logic diagrams describe the circuits of the PECL II series and permit quick selection of those circuits required to implement a particular logic system. The Logic equations and truth tables shown with the logic diagrams, together with typical propagation delay times ( $t_{pd}$ ) and typical power dissipation per package given in the characteristics table demonstrate series compatibility.

Package pin numbers are identified by numbers directly adjacent to the device terminals, whereas the numbers in parentheses indicate d.c. loading factors at each terminal. PECL II circuits contain internal bias networks, ensuring that the transition point is always in the centre of the transfer characteristic curves over the temperature range.

$V_{CC}$  = pin 14 and  $V_{EE}$  = pin 7 for all devices (14-lead D.J.L.) except SP1032/1232, and SP1039/1239 where  $V_{CC}$  = pin 16 and  $V_{EE}$  = pin 8 (16-lead D.I.L.)



**CIRCUIT DESCRIPTION**

The PECL II line of monolithic integrated logic circuits was designed as a non-saturating form of logic which eliminates transistor storage time as a speed limiting characteristic, and permits extremely high-speed operation.

The typical PECL II circuit comprises a differential-amplifier input with internal bias reference and

with emitter-follower output to restore dc levels. High fan-out operation is possible because of the high input impedance of the differential amplifier and the low output impedance of the emitter followers. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the function and its complement.

## ECL II

### POWER-SUPPLY CONNECTIONS

As shown in the schematic diagram above, it is recommended that  $-5.2\text{V}$  be applied at  $V_{EE}$  with  $V_{CC} = \text{Gnd}$ .

### SYSTEM LOGIC SPECIFICATIONS

The nominal output logic swing of  $0.85\text{V}$  then varies from a low state of  $V_L = -1.60\text{V}$  to a high state of  $V_H = -0.75\text{V}$  with respect to ground.

If Positive logic is used when reference is made to logical zeros or ones then

$$\begin{aligned} '0' &= -1.60\text{V} \\ '1' &= -0.75\text{V} \text{ typical} \end{aligned}$$

Dynamic logic refers to a change of logic states. Dynamic '0' is a negative going voltage excursion and a dynamic '1' is a positive going voltage excursion.

### CIRCUIT OPERATION

An internal bias of  $-1.175\text{V}$  is applied to the 'bias

input' of the differential amplifier and the logic signals are applied to the 'signal input'. If a logical '0' is applied, the current through  $R_E$  is supplied by the internally biased transistor. A drop of  $0.85\text{V}$  occurs across  $R_{C2}$ . The OR output then is  $-1.60\text{V}$ , or one  $V_{BE}$  drop below  $0.85\text{V}$ . Since no current flows in the 'signal input' transistor, the NOR output is a  $V_{BE}$  drop below ground, or  $-0.75\text{V}$ . When a logical '1' level is applied to the 'signal input' the current through  $R_{C2}$  is switched to the 'signal input' transistor and a drop of  $0.85\text{V}$  occurs across  $R_{C1}$ . The OR output then goes to  $-0.75\text{V}$  and the NOR output goes to  $-1.60\text{V}$ .

Note: Any unused input should be connected to  $V_{EE}$ .

### BIAS VOLTAGE SOURCE

The bias voltage applied to the bias input is obtained from an internal regulated, temperature compensated bias network. The temperature characteristics of the bias network compensate for any variations in circuit operating point over the temperature range or supply voltage changes, and ensure that the threshold point is always in the centre of the transfer characteristic curves.

## ABSOLUTE MAXIMUM RATINGS

#### Ratings above which device life may be impaired

Power supply voltage ( $V_{CC} = 0$ ) ( $V_{EE}$ )	$-10\text{V d.c.}$
Input voltage ( $V_{CC} = 0$ ) ( $V_{in}$ )	$0$ to $V_{EE}$
Output source current ( $I_O$ )	$20\text{mA d.c.}$
Storage temperature range ( $T_{stg.}$ )	$-65^\circ\text{C}$ to $+175^\circ\text{C}$

#### Recommended Maximum ratings above which performance may be degraded

Operating temperature range	
SP1000	$0^\circ\text{C}$ to $+75^\circ\text{C}$
SP1200	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
A.C. fanout* (gates and flip-flops)	15

Minimum d.c. fanout is guaranteed at 25; an a.c. fanout of 15 is recommended for high-speed operation.

# packages




# package outlines

Dimensioned outline diagrams of the packages currently available for standard products are given on this and the following pages. Whilst every effort is made to ensure that the packages offered conform to these diagrams, certain changes may occur from time to time dependent on the supplies of piece parts. However, Plessey Semiconductors will attempt to ensure that such changes, should they occur, shall be minimal.


The code used to identify package outlines is that shown on the appropriate datasheet and on the following diagrams. The Pro-Electron code (see Ordering Information) is used – with the addition of numerals indicating the number of leads.

*Note: Dimensions are shown thus: mm (inches)*




**8 LEAD TO-5**

**CM8**




**10 LEAD TO-5**

**CM10**




## 14 LEAD DILMON

DC14




## 16 LEAD DILMON

DC16




## 14 LEAD CERAMIC DIL

DG14




## 16 LEAD CERAMIC DIL

DG16




## 24 LEAD CERAMIC DIL

DG24





## 14 LEAD PLASTIC DIL

DP14




## 16 LEAD PLASTIC DIL

DP16



## 24 LEAD PLASTIC DIL

DP24



# 24 LEAD PLASTIC DIL WITH HEAT SINK STUD

DP24

# **ordering information**



# ordering information

## U.K. ORDERS

Orders for quantities up to 99 received by Plessey Semiconductors at Swindon will be referred automatically to our U.K. distributors; quantities of 1000 and over must be ordered from Plessey Semiconductors direct, at the following address:

Plessey Semiconductors  
Cheney Manor  
Swindon  
Wilts. SN2 2QW  
Tel: (0793) 36251  
Telex: 449637

## OVERSEAS ORDERS

Products contained in this Databook can be ordered from your listed Plessey Office, Agent or Distributor.

## PLESSEY SEMICONDUCTORS IC TYPE NUMBERING

Plessey Semiconductors integrated circuits are allocated type numbers which must be used when ordering. The Pro-Electron code is used to identify package outlines.

**CM** – Multilead TO-5  
**DC** – Dilmon  
**DG** – Ceramic Dual In-Line  
**DP** – Plastic Dual In-Line  
**EP** – Power Stud

This package code is for reference purposes only and need only be used when ordering where a device is offered in more than one package style. The package code does not appear on the device itself.



**Plessey  
Semiconductors  
world-wide**

## PLESSEY SALES REPRESENTATIVES:

ALABAMA:	Huntsville	(205) 883-9260	REMCO
ARIZONA:	Phoenix	(602) 997-1042	ELTRON
	Phoenix	(602) 956-5300	The Thorson Company
CALIFORNIA:	Santa Barbara	(805) 964-8751	The Thorson Company
	Los Angeles	(213) 822-1187	RELCOM
	Mountain View	(415) 965-9180	Thresum Associates, Inc.
	San Diego	(714) 455-0055	Littlefield & Smith Associates
COLORADO	Denver	(303) 759-0809	Thorson/Denver
CONNECTICUT:	Milford	(203) 878-3755	Wayland Engineering Sales
FLORIDA:	St. Petersburg	(813) 894-8240	Kirkwood Associates
ILLINOIS:	Elk Grove Village	(312) 439-9090	R-TECH
KANSAS:	Kansas City	(913) 649-4000	Engineering Services Company
MARYLAND:	Ellicott City	(301) 465-1272	Applied Engineering Consultants
		(301) 953-2808	Applied Engineering Consultants
MASSACHUSETTS:	Wayland	(617) 655-6080	Wayland Engineering Sales
MICHIGAN:	Detroit	(313) 357-0355	Luebbe Sales Company
MINNESOTA:	Minneapolis	(612) 944-3034	Technical Associates, Inc.
MISSOURI:	St. Louis	(314) 997-1515	Engineering Services Company
NEW YORK:	Plainview	(516) 681-3155	Robert Smith Associates
	Springvalley	(914) 354-6067	Robert Smith Associates
	Skaneateles	(315) 685-5731	Robtron Inc.
NORTH CAROLINA:	Raleigh	(919) 872-3843	REMCO
OHIO:	Cincinnati	(513) 871-4211	Luebbe Sales Company
	Cleveland	(216) 333-0425	Luebbe Sales Company
	Dayton	(513) 294-0426	Luebbe Sales Company
ONTARIO:	Islington	(412) 626-3805	MacKay Associates
PENNSYLVANIA:	Pittsburgh	(412) 468-4019	Luebbe Sales Company
	Huntingdon Valley	(215) 947-5641	Dick Knowles Associates
TEXAS:	Fort Worth	(817) 640-9101	W. Pat Fralia Company, Inc.
	Houston	(713) 772-1572	W. Pat Fralia Company, Inc.
VIRGINIA:	Arlington	(703) 524-6630	Applied Engineering Consultants
	Woodbridge	(703) 550-9429	Applied Engineering Consultants
WASHINGTON:	Olympia	(206) 866-2001	Bergford & Associates

## PLESSEY DISTRIBUTORS:

(Dial direct for orders under 100-pieces and faster delivery.)

CALIFORNIA:	Los Angeles	(213) 559-5780	JSH Electronics, Inc.
	Newport Beach	(714) 833-3070	SEMCOMP Corporation
	San Diego	(714) 453-9005	INTERMARK
	Sunnyvale	(408) 736-2330	SEMCOMP Corporation
ILLINOIS:	Chicago	(312) 279-1000	Semiconductor Specialists
INDIANA:	Indianapolis	(317) 243-8271	Semiconductor Specialists
MARYLAND:	Ellicott City	(301) 465-1272	Applied Engineering Consultants
MICHIGAN:	Detroit	(313) 255-0300	Semiconductor Specialists
MINNESOTA:	Minneapolis	(612) 854-8841	Semiconductor Specialists
MISSOURI:	Hazelwood	(314) 731-2400	Semiconductor Specialists
	Kansas City	(816) 452-3900	Semiconductor Specialists
NEW YORK:	Plainview	(516) 822-5357	Plainview Electronics Supply Corp.
OHIO:	Dayton	(513) 278-9455	Semiconductor Specialists
PENNSYLVANIA:	Pittsburgh	(412) 781-8120	Semiconductor Specialists
TEXAS:	Dallas	(817) 649-8981	PATCO Supply
WISCONSIN:	Milwaukee	(414) 257-1330	Semiconductor Specialists

## PLESSEY REGIONAL OFFICES:

Bill Bradford,  
Western Regional Sales Manager,  
PLESSEY SEMICONDUCTORS,  
1641 Kaiser,  
Irvine, CA 92714  
(714) 540-9979 / TWX: 910-595-1930

Louis A. Scalzo,  
Midwestern Regional Sales Manager,  
PLESSEY SEMICONDUCTORS,  
9950 W. Lawrence, Suite 119,  
Schiller Park, IL 60176  
(312) 678-3280/3281 / TWX: 910-227-3746

Bernie Erde,  
Eastern Regional Sales Manager,  
PLESSEY SEMICONDUCTORS,  
170 Finn Court,  
Farmingdale, NY 11735  
(516) 249-6446 / TWX: 510-224-6124

## **sales offices**

**FRANCE** Plessey France S.A., 16/20 Rue Petrarque, 75016 Paris. Tel: 727 43 49 Tx: 62789

**ITALY** Plessey S.p.A., Corso Sempione 73, 20149 Milan. Tel: 349 1741 Tx: 37347

**SCANDINAVIA** Svenska Plessey A.B., Alstromergatan 39, 4tr, S-112 47 Stockholm 49, (P.O. Box 49023 S-100 28 Stockholm 49) Sweden. Tel: 08 23 55 40 Tx: 10558

**SWITZERLAND** Plessey Verkaufs A.G., Glattalstrasse 18, CH-8052 Zurich. Tel: 50 36 55/50 36 82 Tx: 54824

**UNITED KINGDOM** Plessey Semiconductors, Cheney Manor, Swindon, Wilts. SN2 2QW Tel: 0793 36251 Tx: 449637

**USA** Plessey Semiconductor Products, 1641 Kaiser Avenue, Irvine, Calif. 92714, Tel: (714)540-9979 Twx: 910 595 1930

Plessey Microsystems, Semiconductor Products Divn., 4825 N. Scott Street, Suite 308 74A, Schiller Park, Ill. 60176  
Tel: (312) 671 4554 Twx: 910-227-0794

**WEST GERMANY** Plessey GmbH., 8 Munchen 40, Motorstrasse 56, Tel: (89) 351 6021/6024 Tx: 5215322

Plessey GmbH, Moselstrasse 18, Postfach 522, 4040 Neuss. Tel: (02101) 44091 Tx: 517844

# agents

**AUSTRALIA** Plessey Ducon Pty. Ltd., P.O. Box 2, Christina Road, Villawood, N.S.W. 2163. Tel: 72 0133 Tx: 20384

**AUSTRIA** Plessey GmbH., Rotenturmstrasse 25, Postfach 967, A-1011 Vienna. Tel: 63 45 75 Tx: 75 963

**BELGIUM & LUXEMBOURG** Plessey S.A., Chaussee de St. Job 638, Brussels 1180, Belgium. Tel: 74 5971. Tx: 22100

**BRAZIL** Plessey Brazil, Caixa Postal 7821, Sao Paulo. Tel: (011) 269 0211. Tx: 112338

**CANADA** Plessey Canada Ltd., 300 Supertest Road, Downsview, Toronto, Ontario. Tel: 661 3711. Tx: 065-24488

**EASTERN EUROPE** Commercial Manager, Mid and Eastern Europe, Plessey Co. Ltd., Ilford, Essex, IG1 4AQ England.

Tel: 01-478-3040. Tx: 23166

**EIRE** Plessey Ireland Ltd., Mount Brown, Old Kilmainham, Dublin 6. Tel: 75 64 51/2. Tx: 4831

**HONG KONG** Plessey Co. Ltd., Room 1002, Connaught Building, 54-46 Connaught Road C, (P.O. Box 617) Tel: 5-452145.

Tx: 74754

**JAPAN** Cornes & Co Ltd., Maruzen Building, 2 Chome Nihonbashi-Dori, C.P.O. Box 158, Chuo-ku, Tokyo 103. Tel: 272-5771.

Tx: 24874

Cornes & Co Ltd., Marden House, C.P.O. Box 239, Osaka. Tel: 532-1012/1019. Tx: 525-4496

**NETHERLANDS** Plessey Fabrieken N.V., Van de Mortelstraat 6, P.O. Box 46, Noordwijk. Tel: 01719 19207. Tx: 32008

**NEW ZEALAND** Plessey (N.Z.) Ltd., Ratanui Street, Private Bag, Henderson, Auckland 8. Tel: Henderson 64 189. Tx: 2851

**PORTUGAL** Plessey Automatica Electrica, Portuguesa S.A.R.L., Av. Infant D. Henrique 333, Apartado 1060, Lisbon 6. Tel:

313173/9 Tx: 12190

**SOUTH AFRICA** Plessey South Africa Ltd., Forum Building, Struben Street, (P.O. Box 2416) Pretoria 0001, Transvaal. Tel:

34511 Tx: 30277

**SPAIN** The Plessey Company Ltd, Calle Martires de Alcala, 4-3 Dcha., Madrid 8. Tel: 248 12 18 and 248 38 82 Tx: 42701

# distributors

**FRANCE** Scientech, 11 Avenue Ferdinand Buisson, 75016 Paris. Tel: 609 91 36 Tx: 26042

**ITALY** Melchioni, Via P. Colletta 39, 20135 Milan. Tel: 5794

**SCANDINAVIA** Scansupply A/S., Nannasgade 20, DK-2200 Copenhagen, Denmark. Tel: 93 5090 Tx: 19037

Oy Ferrado A.B. Nylandsgatan 2C, 00120 Helsinki 12, Finland. Tel: 65 60 05 Tx: 121394

Skandinavisk Elektronikk A/S., Ostre Aker Vei 99, Veitvedt, Oslo 5, Norway. Tel: (02) 15 00 90 Tx: 11963

**SWITZERLAND** Lacoray S.A., 8049 Zurich, Ackersteinstrasse 161, Tel: 56 56 70 Tx: 57653

**UNITED KINGDOM** (For all circuits except T.V.)

Farnell Electric Components Ltd., Canal Road, Leeds LS12 2TU Tel: 0532 636311 Tx: 55147

Gothic Electronic Components, Beacon House, Hampton Street, Birmingham B19 3LP. Tel: 021 236 8541 Tx: 338731

Semiconductor Specialists (UK) Ltd., Premier House, Fairfield Road, Yiewsley, West Drayton, Middlesex. Tel: 08954 46415

Tx: 21958

SDS Components Ltd., Hilsa Industrial Estate, Portsmouth, Hampshire PO3 5JW. Tel: 0705 65311 Tx: 86114

For T.V. circuits only:-

Best Electronics (Slough) Ltd., Unit 4, Farnburn Avenue, Slough, Bucks SL1 4XU Tel: (0753) 31700 Tx: 847571

C.P.C. Ltd., 194-200 North Road, Preston PR1 1YP. Tel: (0772) 55034 Tx: 677122

**USA** Semiconductor Specialists, P.O. Box 66125, O'Hare Internatl. Airport, Chicago, Ill. Tel: 312 279 1000 Twx: 910-254-0169

**WEST GERMANY**

PLZ1 Dr. Guenther Dohrenberg, 1000 Berlin 30, Bayreuther Strasse 3. Tel: (030) 21 38 043-45

PLZ2 Nordefelektronik GmbH-KG, 2085 Quickborn, Harksheiderweg 238-240. Tel: (04 106) 4031 Tx: 02 14299

PLZ6 Mansfield GmbH & Co. KG, 6000 Frankfurt, Zobelstrasse 11. Tel: (0611) 4470 20

PLZ7 Astronic GmbH & Co. KG, 7000 Stuttgart-Vaihingen, Gruendgenstrasse 7. Tel: (0711) 734918

PLZ8 Nuemuller & Co. GmbH, 8 Munchen 2, Karlstrasse 55. Tel: 089 5991 231 Tx: 0522106











**PLESSEY**  
SEMICONDUCTORS

1641 Kaiser Ave.  
Irvine, CA 92714  
Tel (714) 540-9979

