



DATA PRODUCTS INTEGRATED CIRCUIT HANDBOOK



© The Plessey Company plc 1985 Publication No.P.S.1989 September 1985

This publication is issued to provide outline information only and (unless specifically agreed to the contrary by the Company in writing) is not to be reproduced or to form part of any order or contract or to be regarded as a representation relating to the products or services concerned. Any applications of products shown in this publication are for illustration purposes only and do not give or imply any licences or rights to use the information for any purposes whatsoever. It is the responsibility of any person who wishes to use the application information to obtain any necessary licence for such use. We reserve the right to alter without notice the specification, design, price or conditions of supply of any product or service. PLESSEY and the Plessey symbol are registered trademarks of The Plessey Company plc.

Contents

	Page
Product index	5
Equivalents	6
The quality concept	7
Screening to BS9400	8
Plessey Hi-Rel screening	9
Semi-custom design	10
Circuit board design	12
Thermal design	13
Technical data	15
Package outlines	101
Ordering information	108
Plessev Semiconductors World-Wide	109

Product index

TYPE No.	DESCRIPTION	PAGE
ECL III		
SP1648	Voltage-controlled oscillator	17
SP1650	Dual A-D comparator	23
SP1658	Voltage-controlled multivibrator	33
SP1660	Dual 4-input OR/NOR gate	37
SP1662	Quad 2-input NOR gate	39
SP1664	Quad 2-input OR gate	41
SP1670	Master/Slave type D flip-flop	43
SP1672	Triple 2-input Exclusive-OR gate	49
SP1674	Triple 2-input Exclusive-NOR gate	51
SP1692	Quad line receiver	53
Very fast ECL		
SP16F60	Dual 4-input OR/NOR gate	55
SP9131	520MHz ECL dual type D flip-flop	57
SP9210	200MHz 8-bit latch	61
Data conversion	า	
SP9680	Ultra fast comparator	65
SP9685	Ultra fast comparator with latch	67
SP9687	Ultra fast dual comparator with latch	73
SP9754	High speed 4-bit expandable A-D converter	79
SP9756-6 EXP	High speed 6-bit A-D converter	85
SP9768	High speed 8-bit multiplying D-A converter	91
SP9770B	High speed 10-bit multiplying D-A converter	
	(½LSB differential linearity)	95
SP9770C	High speed 10-bit multiplying D-A converter	
	(1LSB differential linearity)	95
Miscellaneous		
SP705B	TTL crystal-controlled oscillator	99

EXP products are new designs designated 'Experimental' but which are, nevertheless, serious development projects. Details given may, therefore, change without notice and no undertaking is given or implied as to future availability. Please consult your local Plessey sales office for details of the current status

Equivalents

TYPE NO.	DESCRIPTION	PLESSEY SEMICONDUCTORS EQUIVALENT
AD9685	Ultra fast comparator with latch	SP9685
AD9687	Ultra fast dual comparator with latch	SP9687
AD9768	High speed 8-bit multiplying D-A converter	SP9768
AM685	Ultra fast comparator with latch	SP9685*
AM687	Ultra fast dual comparator with latch	SP9687*
MC1648	Voltage-controlled oscillator	SP1648
MC1650	Dual A-D comparator	SP1650
MC1658	Voltage-controlled multivibrator	SP1658
MC1660	Dual 4-input OR/NOR gate	SP1660,SP16F60*
MC1662	Quad 2-input NOR gate	SP1662
MC1664	Quad 2-input OR gate	SP1664
MC1670	Master/Slave type D flip-flop	SP1670
MC1672	Triple 2-input Exclusive-OR gate	SP1672
MC1674	Triple 2-input Exclusive-NOR gate	SP1674
MC1692	Quad line receiver	SP1692
MC10131	ECL dual type D flip-flop	SP9131*
MC102131	ECL dual type D flip-flop	SP9131*
MC105131	ECL dual type D flip-flop	SP9131*
MC10H131	ECL dual type D flip-flop	SP9131*
SP1660	Dual 4-input OR/NOR gate	SP16F60*

^{*} Higher performance pin-compatible versions

The quality concept

In common with most semiconductor manufacturers, Plessey Semiconductors perform incoming piece parts check, in-line inspections and final electrical tests. However, quality cannot be inspected into a product; it is only by careful design and evaluation of materials, parts and processes - followed by strict control and ongoing assessment to ensure that design requirements are still being met - that quality products will be produced.

In line with this philosophy, all designs conform to standard layout rules (evolved with performance and reliability in mind), all processes are thoroughly evaluated before introduction and all new piece part designs and suppliers are investigated before authorisation for production use.

The same basic system of evaluation, appraisals and checks is used on all products up to and including device packing for shipment. It is only at this stage that extra operations are performed for certain customers in terms of lot qualification or release procedure.


By working to common procedures for materials and processes for all types of customers advantages accrue to all users - the high reliability user gains the advantage of scale hence improving the confidence factor in the quality achieved whilst the large scale user gains the benefits associated with basic high reliability design concepts.

Plessey Semiconductors have the following factory approvals. **BS9300** and **BS9400** (BSI Approval No. 1053/M).

DEF-STAN 05-21 (Reg. No. 23H POD).


In addition a number of U.S., European and British customers manufacturing electronics for space have approved our facilities.

Screening to BS9400



Plessey Hi-Rel screening

The following Screening Procedures are available from Plessey Semiconductors.




^{*}Plessey Semiconductors reserve the right to change the Screening Procedure for Standard Products.

Semi-custom design

Plessey Semiconductors' advanced work in the Semi-Custom field enables us to offer our customers the opportunity to develop their own high performance circuits using our CLASSIC software. Among the many advantages are:

• CLASSIC is cost effective and user friendly • Prototypes in as little as 3 weeks • Close coordination with customer throughout design and production process • State-of-the-art high performance produces • Up to 10044 gates available



Microgate-C (Si-Gate CMOS)

CLA 2000 SERIES

- Double layer metallisation
- 5 micron channel length
- Product family: CLA 21XX 840 Gates CLA 23XX 1400 Gates CLA 25XX 2400 Gates
- 7ns max. prop delay
 (2 input NAND fanout of 2 with 2mm track 0-70° C 4.5-5.5V)
- 14MHz system clock rate
- 30MHz toggle rate
- Fully auto-routed

CLA 3000 SERIES

- Double layer metallisation
- 4 micron channel length
- Product family: CLA 31XX 840 Gates CLA 33XX 1440 Gates CLA35XX 2400 Gates CLA 37XX 4200 Gates CLA 39XX 6000 Gates
- 5ns max. prop delay
- 20MHz system clock rate
- 50MHz toggle rate
- Fully auto-routed

CLA 5000 SERIES

- Double layer metallisation
- 2 micron channel length
- Product family:
 CLA 51XX 640 Gates
 CLA 52XX 1232 Gates
 CLA 53XX 2016 Gates
 CLA 54XX 3060 Gates
 CLA 55XX 4408 Gates
 - CLA 55XX 4408 Gates CLA 56XX 5984 Gates CLA 58XX 8064 Gates CLA 59XX 10044 Gates
- 2.5ns max. prop delay
- 40MHz system clock rate
- 100MHz toggle rate
- Fully auto-routed

Circuit board design

Devices within this data book are processed on the Plessey high speed bipolar process. The resultant edge speeds obtained will not cause current spikes and voltage ringing if care and attention to layout and line termination is observed. Eurocard or vero board construction is not advised, as it is almost impossible to decouple and provide adequate grounding for the rise times these devices can achieve. This is mostly regardless of the frequency at which the application is functioning. Alternative prototyping circuitry can in most cases be constructed on Wainwright pad system, as this provides a solid ground plane that ceramic chip capacitors can be soldered to directly. Supply decoupling and tolerancing are the major cause for devices failing to meet the data sheet requirements. Most devices in this data book require a OV and -5.2V supply. The supply tolerance is $\pm 0.25V$.

Devices can fail if switch on supply transients occur. These can be of such short duration that the offending spike can only be seen using a high bandwidth scope (1GHz).

The decoupling of supplies should be performed close to the device pins. Low frequency decoupling should also be provided in most cases.

Thermal design

The temperature of any semiconductor device has an important effect upon its long term reliability. For this reason, it is important to minimise the chip temperature; and in any case, the maximum junction temperature should not be exceeded.

Electrical power dissipated in any device is a source of heat. How quickly this heat can be dissipated is directly related to the rise in chip temperature: if the heat can only escape slowly, then the chip temperature will rise further than if the heat can escape quickly. To use an electrical analogy: energy from a constant voltage source can be drawn much faster by using a low resistance load than by using a high resistance load.

The thermal resistance to the flow of heat from the semiconductor junction to the ambient temperature air surrounding the package is made up of several elements. These are the thermal resistance of the junction-to-case, case-to-heatsink and heatsink-to-ambient interfaces. Of course, where no heatsink is used, the case-to-ambient thermal resistance is used.

These thermal resistances may be represented as

```
\begin{array}{l} \theta_{ja} = \theta_{jc} + \theta_{ch} + \theta_{ha} \\ \text{where} \, \theta_{ja} \text{ is thermal resistance junction-to-ambient } ^{\circ}\text{C/W} \\ \theta_{jc} \text{ is thermal resistance junction-to-case } ^{\circ}\text{C/W} \\ \theta_{ch} \text{ is thermal resistance case-to-heatsink } ^{\circ}\text{C/W} \\ \theta_{ha} \text{ is thermal resistance heatsink-to-ambient } ^{\circ}\text{C/W} \end{array}
```

The temperature of the junction is also dependent upon the amount of power dissipated in the device — so the greater the power, the greater the temperature.

Just as Ohm's Law is applied in an electrical circuit, a similar relationship is applicable to heatsinks.

```
T_j = T_{amb} + P_D (\theta_{ja})

T_j = \text{junction temperature}

T_{amb} = \text{ambient temperature}

P_D = \text{dissipated power}
```

From this equation, junction temperature may be calculated, as in the following examples.

Example 1

An SP1650 is to be used at an ambient temperature of $+50^{\circ}$ C. θ_{ja} for the DG14 package with a chip of approximately 1mm sq is 110° C/W; from the datasheet, $P_D = 380$ mW and T_j max = 150° C.

```
T_j = T_{amb} + P_D \theta_{ja}
= 50 + (0.38 x 110)
= 91.8° C (typ.)
```

Where operation in a higher ambient temperature is necessary, the maximum junction temperature can easily be exceeded unless suitable measures are taken:

Thermal design (cont'd)

Example 2

An SP1650 (T_{amb} max. = +175° C) is to be used at an ambient temperature of +150° C. Again, $\theta_{ja} = 107^{\circ}$ C/W, $P_{D} = 330$ mW and T_{j} max. = +175° C.

$$T_j = 150 + (0.33 \times 107)$$

= +185.3° C (typ.)

This clearly exceeds the maximum permissible junction temperature and therefore some means of decreasing the junction-to-ambient thermal resistance is required.

As stated earlier, θ_{ja} is the sum of the individual thermal resistances; of these, θ_{jc} is fixed by the design of device and package and so only the case-to-ambient thermal resistance, θ_{ca} , can be reduced.

If θ_{ca} , and therefore θ_{ja} , is reduced by the use of a suitable heatsink, then the maximum T_{amb} can be increased:

Example 3

Assume that an IERC LIC14A2U dissipator and DC000080B retainer are used. This device is rated as providing a θ_{ja} of 55° C/W for the DG14 package. Using this heatsink with the SP1650 operated as in Example 2 would result in a junction temperature given by:

$$T_j = 150 + (0.33 \times 55)$$

= 168° C

Nevertheless, it should be noted that these calculations are not necessarily exact. This is because factors such as θ_{ic} may vary from device type to device type, and the efficacy of the heatsink may vary according to the air movement in the equipment.

In addition, the assumption has been made that chip temperature and junction temperature are the same thing. This is not strictly so, as not only can hot spots occur on the chip, but the thermal conductivity of silicon is a variable with temperature, and thus the θ_{jc} is in fact a function of chip temperature. Nevertheless, the method outlined above is a practical method which will give adequate answers for the design of equipment.

It is possible to improve the dissipating capability of the package by the use of heat dissipating bars under the package, and various proprietary items exist for this purpose.

Under certain circumstances, forced air cooling can become necessary, and although the simple approach outlined above is useful, more factors must be taken into account.

Technical data



SP1648

VOLTAGE-CONTROLLED OSCILLATOR

The SP1648 is an emitter-coupled oscillator, constructed on a single monolithic silicon chip. Output levels are compatible with ECL III logic levels. The oscillator requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C).

A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The device may also be used in phase locked loops and many other applications requiring a fixed or variable frequency clock source of high spectral purity.

The SP1648 may be operated from a +5.0V dc supply or a -5.2V dc supply, depending upon system requirements.

Operating temperature range:

-30°C to +85°C (Ceramic) 0°C to +75°C (Plastic)

SUPPLY VOLTAGE	GND PINS	SUPPLY PINS
+5.0V dc	7,8	1,14
-5.2V dc	1,14	7,8




Fig.1 Block diagram and pin connections (top view)

ORDERING INFORMATION

SP1648DP (Commercial - plastic package)
SP1648DG (Commercial - ceramic package)
SP1648BB DG (Plessey High Reliability Specification)




Fig.2 Circuit diagram of SP1648

Power supply voltage Output source current

ELECTRICAL CHARACTERISTICS

TES' VOLTAGE/CURRENT

TEST VOLTAGE/CURRENT APPLIED TO

PINS LISTED BELOW

Vcc

5.0

5.0

5.0

Vcc

1,14

1,14

1,14

1,14

1,14

1,14

1,14

Vcc

5.2

5.2

TEST VOLTAGE/CURRENT

Volts

VIL Min.

-3.790

-3.900

mAdc

lι

5.0

5.0

5.0

3

3

3

3

3

mAdc

5.0

5.0

VEE

(Gnd)

7,8

7,8

7.8

7,8

7,8

7,8

7,8

Volts

VIL Min.

+1.410

+1.300

+1.180

VIL Max.

12

Test

temp. -30°C

+25° C

+85°C

Unit

mAdc

Vdc

Vdc

Vdc

m۷

%

MHz

Test

-30° C

+25°C

+85°C

Тур.

Min.

4.11

3.23

1.28

Min.

Max.

4.36

3.46

1.58

Max.

V_{IH} Max.

+1.960

+1.800

+1.680

V н Мах.

12

See Fig.4

See Fig.4

See Fig.4

V_{IH} Max.

-3.240

-3.400

| Vcc - Vee| 8V <40mA

Thermal characteristics

 $\theta_{JA} = 125^{\circ} \text{C/W}$ $\theta_{JC} = 40^{\circ} \text{C/W}$

-30° C

Тур.

Max.

4.18

3.40

1.86

Max.

Min.

3.94

3.16

1.51

Min.

Pin under

test

8

3

3

10

12

3

Symbol

1E

Vон

Vol

 V_{p-p}

Voc

fmax

V_{bias}

DP14

Oscillation frequency

Supply Voltage = +5.0V

Characteristic

Logic '1' output voltage

Logic '0' output voltage

Power supply drain current

Bias voltage

Peak-to-peak

tank voltage Output duty cycle

DG14

 $\theta_{JA} = 175^{\circ} \text{ C/W}$

Supply Voltage = -5.2V

						SP16	48 Test	Limits				+85°C	-3.520	-4.020	5.2	5.0	
Characteristic	Symbol	Pin under		-30°C			+25°C			+85° C		Unit		LTAGE/CUI PINS LISTE			VEE
		test	Min.	.	Max.	Min	.	Max.	Min.	.	Max.	0	Vн Мах.	Va. Max.	Vœ	1.	(Gnd)
Power supply																	
drain current	lε	8	-		-			41	-	- 1	-	mAdc	_	-	7,8	.	1,14
Logic '1' output voltage	Vон	3	1.045	5 .	-0.815	-0.96	o l	-0.750	-0.89	o	-0.650	Vdc	١ .	12	7,8	3	1,14
Logic '0' output voltage	Vol	3	-1.89	0 .	1.650	-1.85	0	-1.620	-1.83	o i	-1.575	Vdc	12	"-	7.8	3	1,14
Bias voltage	V _{bias} *	10	-3.69	0 -	-3.340	-3.80	0	-3.500	-3.92	0	-3.620	Vdc	-	-	7,8	-	1,14
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.						
Peak-to-peak	V _{P-P}	12	-	-	-	-	500	-	-	-	-	mV	See Fig.4	_	7,8	3	1,14
tank voltage			i	l	ł	Į	l	Į	l	Į.	i	l	•	ļ		1 1	.,
Output duty cycle	VDC	3	-	-	-	-	50	-	-	-	-	%	See Fig.4	-	7.8	3	1,14
Oscillation frequency	fmax	-	-	-	-	200	225	-	1 -	- 1	-	MHz	See Fig.4	-	7,8	3	1,14

SP1648 Test Limits

+25°C

Тур.

500

50

225

Max.

40

4.25

3.43

1.70

Max.

Min.


4.04


3.20

1.40

Min.

200





*The 1200Ω resistor and the scope termination impedance constitute a 25:1 attenuator probe.


B.W. = 10kHz


Center Frequency = 100MHz

Scan Width = 50kHz/div

Vertical Scale = 10dB/div

Fig.3 Spectral purity of signal at output





- *Use high impedance probe (>1.0 $M\Omega$ must be used).
- $^{\star\,\star}$ The 1200 $\!\Omega$ resistor and the scope termination impedance constitute a 25:1 attenuator probe.
- ***Bypass only that supply opposite ground.

Fig.4 Test circuit and waveforms

OPERATING CHARACTERISTICS

Fig.1 illustrates the circuit schematic for the SP1648. The oscillator incorporates positive feedback by coupling the base of transistor TR7 to the collector of TR8. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (TR7 and TR8) and allow optimum frequency response of the oscillator.

In order to maintain the high Q of the oscillator, and provide high spectral purity at the output, a cascode transistor (TR4) is used to translate from the emitter follower (TR5) to the output differential pair TR2 and TR3. TR2 and TR3, in conjunction with output transistor TR1, provide a highly buffered output which produces a square wave. Transistors TR10 through TR14 provide this bias drive for the oscillator and output buffer. Fig.3 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Fig.5), it should be noted that the cathode of the varactor diode (D) should be biased at least 2 VBE above VEE (≈1.4V for positive supply operation).

When the SP1648 is used with a constant dc voltage to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Fig.6.

Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figs.7,8 and 9. Figs.7 and 9 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6pF typical). Fig.8 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The $1k\Omega$ resistor in Figs.7 and 8 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased.




Fig.5 The SP1648 operating in the voltage-controlled mode

The larger-valued resistor ($51k\Omega$) in Fig.9 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{\text{max}}}{f_{\text{min}}} = -\frac{\sqrt{C_D \text{ (max)} + C_S}}{\sqrt{C_D \text{ (min)} + C_S}}$$
 where $f_{\text{min}} = -\frac{1}{2\pi\sqrt{L \text{ (}C_D \text{ (max)} + C_S)}}$

Cs = shunt capacitance (input plus external capacitance).
CD = varactor capacitance as a function of bias voltage.

Good RF and low-frequency by-passing is necessary or the power supply pins (see Fig.3).

Capacitors (C1 and C2 of Fig.5) should be used to bypass the AGC point and the VCO input (varactor diode) guaranteeing only dc levels at these points.

For output frequency operation between 1MHz and 50MHz a 0.1µF capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; a lower frequencies, larger values of capacitance. At higher frequencies the value of bypass capacitors depends directly




Fig.6 Frequency deviation test circuit




Fig.7




Fig.8




Fig.9

SP1648

upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimise unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the SP1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0V supply is used, -5.2V if a negative supply is used).

At frequencies above 100MHz typ. it may be necessary to increase the tank circuit peak-to-peak voltage in order to maintain a square wave at the output of the SP1648. This is accomplished by attaching a series resistor (1k Ω minimum) from the AGC to the most positive power potential (+5.0V if a +5.0V supply is used, ground if a -5.2V supply is used).



SP1650 DUAL A/D COMPARATOR

The SP1650 is a very high speed comparator utilising differential amplifier inputs to sense analogue signals above or below a reference level. An output latch provides a unique sample-hold feature.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency measurement, sample and hold, peak voltage detection, transmitters, receivers, memory translation, sense amplifiers and more.

The clock inputs $(\overline{C_a} \text{ and } \overline{C_b})$ operate from ECL III or ECL 10,000 digital levels. When $\overline{C_a}$ is at a logic high level, Q_a will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). $\overline{Q_a}$ is the logic complement of Q_a . When the clock in to a low logic level, the outputs are latched in their present state.

FEATURES

- PD = 330mW typ/pkg (No Load)
- $t_{pd} = 3.5$ ns typ.
- Input Slew Rate = 350V/µs
- Differential Input Voltage: -5.0V to +5.0V (-30°C to +85°C)
- common Mode Range: -3.0V to +2.5V (-30°C to +85°C)
- Resolution: ≤20mV (-30°C to +85°C)
- Drives 50 Ω lines

ORDERING INFORMATION

SP1650DG (Commercial - ceramic package) SP1650BB DG (Plessey High Reliability Specification)




Fig.1(a) Pin connections (top view) Fig.1(b) Logic diagram

TRUTH TABLE

ō	V1 V2	Qn + 1	Qn + 1
Н	V1>V2	Τ	L
Н	V1 <v2< td=""><td>L</td><td>Н</td></v2<>	L	Н
L	φφ	Qn	Q _n

$$\phi = Don't Care$$




Fig.2 Circuit diagram

R ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50Ω resistor to $-2.0V~\rm dc.$

					TEST V	OLTAGE (V)					
Test temp.	Viii Max.	Vs. Min.	VIHA MIN.	VILA Max.	Van	Vaz	Vas	VM	Vas	V AG	Vcc (3)	V EE (3)
-30°C	-0.875	-1.890	-1.180	-1.515	+0.020	-0.020					+5.0	-5.2
+25°C	-0.810	-1.850	~1.095	-1.485	+0.020	-0.020		See N	ote (4)		+5.0	-5.2
+85°C	-0.700	-1.830	-1.025	-1.440	+0.020	-0.020					+5.0	-5.2

									162.€	-0.700	-1.630	-1.025	-1.440	+0.020	-0.020					+5.0	~5.2	1 .
					SP165	0 Test Li	mits (1)															
Characteristic	Symbol	Pin under	-30	°C	+2	5°C	+8	5°C	Unit				TEST VOLT	ACE ADDI 11	ED TO DIA	IC I ICTER) DEI 04	,				
Characteristic	Symbol	test	Min.	Max.	Min.	Мах.	Min.	Max.	Onn	V н Мах.	Vs. Min.	V _{IHA} Min.	VILA Max.	VA1	VA2	VAS	VM	Vas	VAG	Vcc (3)	VEE (3)	Gnd
POWER SUPPLY			ĺ	1		I												<u> </u>	-			
Drain current			1	ĺ					l		1			•				l	1			
Positive	lcc	7,10	-	-	-	25*	-	-	mAdc	-	4,13	-	-	6,12	- '	١ -	-	-	-	7,10	8	1,5,11,16
Negative	le.	8	-			55*		-	mAdc	4,13		-	l	6,12			<u> </u>	L -		7,10	8	1,5,11,16
Input current	lin	6	-			10	-		μAdc	4	_13			12		6				7,10	8	1,5,11,16
Input leakage current	la la	6	-		-	7	-	-	μAdc	4	13	-		12	-	-	-	6	-	7,10	8	1,5,11,16
Input clock current	linia .	4	-	-		350		-	μAdc	4	_13	-		6,12	-	-				7,10	8	1,5,11,16
	linu	4			0.5	-		-	μAdc		13		-	6,12	-				-	7,10	4,8	1,5,11,16
Logic '1' output voltage	Vон	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	4,13	-	-	-	6,12	-	-	-		-	7,10	8	1,5,11,16
		2	1 1		1 1	1 1	1 1		1 1		- 1	-	-	-	5,11	-	-	-	-	1 1	11	1,6,12,16
	ļ	2			1 1	1 1	! !		! !		-		-	١ -	- 1	6,12	5,11	-	١ -	1 1		1,16
	i	2				1 1				1 1	-	-	-	- 1	-	-	-	5,11	6,12	11		1,16
	l	3		1 1			1				-	-	-	-	6,12	-	-	-	-	11	11	1,5,11,16
	İ	3	1 1	1 1		1 1		1 1			-	-] -	5,11	- 1	-	-	-	-			1,6,12,16
	Į	3	1 1	1 1	!!	ll	11	1 .	1 1		-		-		-	5,11	6,12	i -	-	l l	ΙI	1,16
L		3	▼	₩	V	₹ .	V					-			<u>-</u>		<u></u> _	6,12	5,11	▼		1,16
Logic '0' output voltage	Vol	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	4,13		-	-	-	6,12	-	-	-	-	7,10	8	1,5,11,16
		2	1 1	1 1	l ı	l ı	lι	1 1	ĺ	1 1	-	- 1	-	5,11	-	-	-	-	-	11	1 1	1,6,12,16
	l	2	ll		1 1	ll	11		l I	1 1	-	[-	-	l -	l -	5,11	6,12	l -	-	H	11	1,16
		2		1 1	1 1						-	-	-	-		-	-	6,12	5,11	11		1,16
	1	3	1 1	1 1	1 1	1 1	1 1		1 1			-	-	6,12	-	-	-	۱.	-	11	11	1,5,11,16
	ł	3	li	1 1	1 1		1 1		1 1		-	-	-	-	5,11		-	-	-	11	11	1,16,12,16
	1	3	1 1	i I	1 1				1 1		-	-	-	-	-	6,12	5,11	-	-	1 1	1 1	1,16
	1	3	♥	 ▼	♦		♥.	▼ _	♥	*	-	-		-	<u> </u>	<u> </u>	١ -	5,11	6,12] ▼ _	₩	1,16
Logic '0' threshold / 1	Voha	2	-1.065		-0.980	-	-0.910	-	Vdc	-	13	4	-	6	T -	-	·	T -	-	7,10	8	1,5,16
voltage (2) 2	İ	2	1	-	1 1	-	ll	- 1	1 1	-		i -	4	-	6	-	-	-	-	11	1 1	
(2) \{2\}3	[3		-	l 1	-		-	1 1	-		4	-	-	6	-	-	-	-	1 1		1 1
(4	ì	. 3	<u> </u>	l	_ *		_ *	-			i		4	6	<u>. </u>	<u> </u>				*	Y	V
Logic '0' threshold (1	VOLA	3	-	-1.630	-	-1.600	-	-1.555	Vdc	•	13	4	-	6	-	-	-	-	-	7,10	8	1,5,16
voltage (2) 2	l	3		1 1	-	lι	-		lı	-		-	4	-	6	-	-	۱ -	-	11		
(2) 3	1	2	-		-	1	Í -			-	1	4	-	-	6	-	-	-	-		1 1	
(4	ì	2	۱ -	i ♦	-	🕴	۱ -	i 🕴 i	♦	-	1	i -	4	6	1 -	-	-	i -	-	} ♦	i 🛊	†

NOTES

- 1. All data is for ½ SP1650 except data marked (*) which refers to the entire package.
- 2. These tests done in order indicated. See Figure 6.
- 3. Maximum Power Supply Voltages (beyond which device life may be impaired): $|V_{EE}| + |V_{CC}| < 12V dc$.
- 4. At all temperatures, $V_{A3} = +3.000V$, $V_{A4} = +2.980V$, $V_{A5} = -2.500V$ and $V_{A6} = -2.480V$.

			TES	T VOLTAGE	(V)		
Test temp.	Vas	V _{R2}	V _{R3}	Vx	Vxx	V cc (1)	V EE (1)
30°C	+2.000			+1.040	+2.00	+7.00	-3.20
25°C	+2.000	See N	ote (4)	+1.110	+2.00	+7.00	-3.20
85°C	+2.000			+1.190	+2.00	+7.00	-3.20

See Figure 4

					SP16	50 Test L	imits										1		-	
Characteristic	Symbol	Pin under	-30)°C	+2!	5°C	+85	°C	Unit		TEST VO	LTAGE AP	PLIED TO P	INS LISTE	BELOW		İ			
Characteristic	Symbol	test	Min.	Max.	Min.	Max.	Min.	Max.	Onit	V _{R1}	V _{R2}	V _{R3}	Vx	Vxx	Vcc (1)	V EE (1)	P1	P2	Р3	P4
SWITCHING TIMES	t 6+2+	2	2.0	5.0	2.0	5.0	2.0	5.7	ns	5	-	-	4	1,11,16	7,10	8	6		-	-
Propagation delay	t6+2+	2			li	1 1	1 1	l 1	1	-	5	-		1 1	1 1	1 1	- 1	6	-	`-
(50% to 50%)	t6+2+	2		1 1	1 1		1 1		1	-	-	5				i i	-	-	6	-
V-input to output	t6+3-	3			l I			l .i	1	5	-	-				1	6	-	-	-
	t6+3-	3	1 1							-	5	-			i I		-	6	-	-
	t6+3-	3	1 1						1 1	-	-	5		i i	1 1		-	-	6	-
	t6-2-	2	1 1			i I			i I	5	-	-					6	-	-	-
	t6-2-	2	1 1			1 1		1		-	5				1 1		-	6	-	-
	t6-2-	2			i I	1 1	1 1		1 1	-	-	5					-	-	6	-
	t6-3+	3		11			1	i I		5	-	-	1 1				6	-	-	-
	t6-3+	3	1 1	l i	1					-	5	-		1 1	1 1		-	6	-	-
	t6-3+	3	♦	★		\ \	♥	 	♥	-	-	5	\ \	♦	*	₩	-		6	-
Clock to output (2)	t4+2+	2	2.0	4.7	2.0	4.7	2.0	5.2	ns	5	-	-	-	1,11,16	7,10	8	6	-	-	4
	t4+2-	2		l i	1 1		1 1		1 1	6	-	-	-			1	5	-	-	1 1
	t4+3+	3					1 1	H	ll	6	-	-	-		1 1	!!	5	-	-	1 1
	t4+3-	3	\	\	\	\	\	*		5	-	-	-	↓	*	*	6		-	\ ♦
Clock enable time (3)	tsetup	6	-	-	2.5		-	-	ns	5	-	-	-	1,11,16	7,10	8	6	-	-	4
Clock aperture time (3)	tap	6	-	-	1.5	-	-	-	ns	5	-	-	-	1,11,16	7,10	8	6	-	-	4
Rise time	t2+	2	1.0	3.5	1.0	3.5	1.0	3.8	ns	5	-	-	4	1,11,16	7,10	8	6	-	-	-
(10% to 90%)	t3+	3	1.0	3.5	1.0	3.5	1.0	3.8	ns	5	-	-	4	1,11,16	7,10	8	6	ا		-
Fall time	t2-	2	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	-	-	4	1,11,16	7,10	8	6	-	-	-
(10% to 90%)	t3-	3	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	- 1	-	4	1,11,16	7,10	8	6	-	-	-

NOTES AND MAXIMUM RATINGS

Thermal characteristics

 $\theta_{\rm JA} = 107^{\rm o}$ C/W $\theta_{\rm JC} = 31^{\rm o}$ C/W

1. Maximum power supply voltages (beyond which device life may be impaired): |Vcc| + |VEE| = 12VDC

- 2. Unused clock inputs may be tied to ground.
- 3. See Fig. 10.
- 4. At all temperatures, $V_{R2} = +4.9000V$ and $V_{R3} = -0.400V$.
- 5. Storage temperature: -55 °C to +150 °C
- 6. Operating junction temperature <175 °C





Fig.3 Switching time test circuit at +25°C

The pulse levels shown are used to check ac parameters over the full common-mode range.

V - INPUT TO OUTPUT



TEST PULSE LEVELS

	Pulse 1	Pulse 2	Pulse 3
Vін	+2.100V	+5.000V	-0.300V
٧ĸ	+2.000V	+4.900V	-0.400V
VIL	+1.900V	+4.800V	-0.500V




Fig.4 Switching and propagation waveforms @ 25°C




Fig.5 Propagation delay (tpd) v. input pulse amplitude and constant overdrive




Fig.5 (continued)




Fig.6 Logic threshold tests (waveform sequence diagram)




Fig.7 Transfer characteristics (Q v. Vin)




Fig.8 Output voltage swing v. frequency




Fig.9 Input current v. input voltage




Fig.10 Clock enable and aperture time test circuit and waveforms @ 25°C



SP1658

VOLTAGE-CONTROLLED MULTIVIBRATOR

The SP1658 is a voltage-controlled multivibrator which provides appropriate level shifting to produce an output compatible with ECL III and ECL 10,000 logic levels. Frequency control is accomplished through the use of voltage-variable current sources which control the slew rate of a single external capacitor.

The bias filter may be used to help eliminate ripple on the autput voltage levels at high frequencies and the input filter nay be used to decouple noise from the analog input signal.

The SP1658 is useful in frequency modulation, phase-ocked loops, frequency synthesiser and clock signal generation applications for instrumentation, communication and computer systems.

FEATURES

- Operating Temperature Range:
 -30°C to +85°C (Ceramic)
 0°C to +75°C (Plastic)
 - Supply Voltages -5.2V, 0V
- Oscillator Frequency Max. 190MHz
- Voltage Controlled

DRDERING INFORMATION

SP1658DP (Commercial - plastic package) **SP1658DG** (Commercial - ceramic package) **SP1658BB DG** (Plessey High Reliability Specification) **SP1658LC** (Under Development) (LCC)




Fig.1 Pin connections(top view)and block diagram




Fig.2 Circuit diagram

₩ ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50Ω resistor to -2.0V.

Γ	TEST VOLTAGE (V)											
Test temp.	V _{CX1}	V CX2	V _{CX3}	VEE								
-30° C	0.0	-2.0	-1.0	-5.2								
+25° C	-0.0	-2.0	-1.0	-5.2								
+85° C	-0.0	-2.0	-1.0	-5.2								

	Symbol	Pin under test	SP1658 Test Limits												
Characteristic			-30° C		+25° C			+85° C			TEST VOLTAGE APPLIED TO PINS LISTED BELOW				Vcc
			Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit	V _{CX1}	V _{CX2}	Vсхз	VEE	(GND)
POWER SUPPLY															
Drain current	lε	8*	-	-	-	-	32	-	-	mAdc	2	-	-	8	1,5
		8**	-	_		-	32		-	mAdc	2		<u> </u>	8	1,5
Input current	linh	2*		_	-	-	350	-	-	μAdc	2	-		8	1,5
Input leakage current	linl	2*	-	_	-0.5	-		-	-	μAdc	-	2	-	8	1,5
High output voltage Q	Vон	4*	-1.045	-0.875	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	-	2	8	1,5
₫		6* *	-1.045	-0.875	-0.960		-0.810	-0.890	-0.700	Vdc			2	8	1,5
Low output voltage Q	V OL	4**	-1.890	-1.650	-1.850	-	-1.620	-1.830	-1.575	Vdc	-	-	2	8	1,5
		6*	-1.890	-1.650	-1.850		-1.620	-1.830	-1.575	Vdc			2	8	1,5
AC characteristics (Fig.3)											Cx1	Cx2	Vcx +2.0V	VEE -3.2V	Vcc +2.0V
Tests shown for one out- put, but checked on both															
Rise time (10 % to 90 %)	t+	6	-	3.6	-	-	3.5	-	3.8	ns	-	11,14	2	8	1,5
Fall time (10 % to 90 %)	t-	6	-	3.1			3.0		3.3	ns		11,14	2	8	1,5
Oscillator frequency	fosct		130	-	130	155	190	110	-	MHz	-	11,14	2	8	1,5
	fosc2	-			78	90	120			MHz	11,14		2	8	1,5
Tuning ratio test †	TR	-	-	-	3.1	4.5	-	-	j - j	- "	11,14	-	-	8	1,5

⁺TD _ Output frequency at Vcx = +2.0V

Output frequency at Vcx = 42.0v

CX1 = 10pF connected from pin 11 to pin 14 CX2 = 5pF connected from pin 11 to pin 14




Fig.3 Switching time test circuit and waveforms

ABSOLUTE MAXIMUM RATINGS

Power supply	Vcc - Vcc 8V	Thermal characteristics	
Output source current	<40mA	DG16	$\theta J_A = 120^{\circ} C/W$
Vcx input	-2.5 to Vcc		$\theta J_{\rm C} = 40^{\circ} \rm C/W$
Storage temperature range	-55° C to +150° C	LC20	θ JA = 125° C/W
	(Ceramic and LC)		θ Jc = 20° C/W
	-55° C to +125° C (Plastic)	DP16	$\theta_{\rm JA} = 180^{\circ} \rm C/W$
Operating junction temperatu	re <175° C		




Fig.4 Output frequency v. capacitance for three values of input voltage




Fig.5 RMS noise deviation v. operating frequency




Fig.6 Frequency-capacitance product v. control voltage Vcx



DUAL 4-INPUT OR/NOR GATE

SP1660 provides simultaneous OR-NOR output functions with the capability of driving 50 Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (-30 $^{\circ}$ C to +85 $^{\circ}$ C). The input pulldown resistors eliminate the need to tie unused inputs to Vee.

FEATURES

- Operating Temperature Range -30°C to +85°C
- Gate Switching Speed 1 ns Typ.
- ECL 10000-Compatible
- 50 Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

ORDERING INFORMATION

SP1660DG (Commercial - Ceramic package) **SP1660BB DG** (Plessey High Reliability Specification) **SP1660LC** (under development)




Fig.1 Logic and pin connections (top view)

ABSOLUTE MAXIMUM RATINGS




Fig.2 Circuit diagram

Thermal characteristics DG16 $\theta_{\rm JA}=107^{\circ}$ C/W $\theta_{\rm JC}=31^{\circ}$ C/W LC20 $\theta_{\rm JA}=147^{\circ}$ C/W $\theta_{\rm JC}=30$ °C/W

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50Ω resistor to -2.0 V dc.

		TEST V	OLTAGE VA	LUES (V)	
€ Test Temperature	VIH max	V _{LL min}	VIHA min	VILA mex	VEE
-30°C	-0.875	-1.890	-1.180	-1.515	-5.2
+25°C	-0.810	-1.850	-1.095	-1.485	-5.2
+85°C	-0.700	-1.830	-1.025	-1.440	-5.2

j		Pin			SP16	60 Test	Limits			TEST	OLTAGE AR	PI IED TO PI	NS LISTED B	ELOW:	1
Characteristic	Symbol	Under	-30	o°c	+2	5°C	+8	5°C		1231 V	OLIAGE AI	CIED TOTT		1	Vcc
		Test	Min	Max	Min	Max	Min	Max	Units	VIH max	VIL min	VIHA min	VILA mex	VEE	(Gnd
Power Supply Drain Current	I _E	8	-	T		28	_		mA	-	-	-	-	8	1,16
Input Current	I _{in H}		-	-		350			μA		-	_		8	1,16
[l _{in} L	ļ	-	_	0.5		-	-	μΑ		•	_	_	8	1,16
NOR Logic 1 Output Voltage	V _{OH}	3	-1.045	-0.875	-0.960	-0.810	-1.890	-0.700	V	-	5	-	-	8	1,16
		↓	↓	↓		↓	↓	↓	↓	_	6 7	_			↓
NOR Logic 0 Output Voltage	VoL	3	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575 	V	4 5	-	-	-	8	1,16
		↓	;	۱ ا			↓			6	-	-	-	↓	
OR Logic 1	Voн	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	v	4				8	1,16
Output Voltage		1 1	! .]]			li	5	- 1	-	-		1
		↓	↓				↓			6 7	_ [_	_	[
OR Logic 0	Vol	2	-1.890	1.650	-1.850	-1.620	-1.830	-1.575	V	-	4			8	1,16
Output Voltage			1 1	1 1	1 1					-	5	-	ļ -	1	
			↓				↓	↓		-	6 7	-	-	↓	1 1
NOR Logic 1	VOHA	3	-1.065		-0.980	<u> </u>	-0.910	-	i i	_			4	8	1,16
Threshold Voltage	.0114	ΙĪ	1	-		-		-	l ì	-	-	-	5		\perp
			↓	-		-	↓	-		-	-	-	6 7	↓.	
NOR Logic 0	VOLA	3	-	-1.630	_	-1.600	-	-1.555	v	-		4	-	8	1,16
Threshold Voltage		l i	[-	1	-	11	-			-	-	5	-	1 1	1 1
			_	↓	_	↓	_	↓	\ ↓	-	-	6 7	_	↓	
OR Logic 1	VOHA	2	-1.065	-	-0.980	-	-0.910	-	V	-	-	4		8	1,16
Threshold Voltage				-	1 1	-	lΙ	-		-	-	5	~		
(-	{ ↓	-		-	∤ ↓	-	_	6 7	_	∤ ↓	1
OR Logic 0	VOLA	2	-	-1.630	-	-1.600	-	-1.555	V		_	-	4	8	1.16
Threshold Voltage			-	1 1	-	l 1	-	1 1	l 1	-	-	-	5	1 1	
			-		-		-			-	-	-	6 7	\	
Switching Times (50Ω Load)		 	<u> </u>	<u> </u>	 - -	<u> </u>		<u> </u>	<u> </u>	Pulse In	Puise Out		- 	-3.2V	+2.01
Propagation Delay	t4+3_	3	-	1.8	-	1.7	-	1.9	ns	4	3	-	-	8	1,16
	t _{4 - 2 -}	2	-	1.8	-	1.7	-	1.9			2	-	-	i l	
	4+2+	2 3	-	1.6	-	1.5	-	1.7	l	1 1	2	-	_	1 1	
Rise Time	t ₄₋₃₊	3		1.6	 - -	_	<u> </u>	1.7	ns ns	4	3			1 8	1,16
	t ₂₊	2	_	2.2	1 -	2.1 2.1	[]	2.3	ns	4	2	_	_	8	1,16
Fall Time	13_	3	-	2.2		2.1		2.3	ns	4	3			8	1,16
	t ₂ _	2	-	2.2	-	2.1	-	2.3	ns	4	2	_	_	8	1,16




Fig.3 Switching time test circuit and waveforms at +25° C



QUAD 2-INPUT NOR GATE

The SP1662 comprises four 2-input NOR gating function's in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0° C to $+75^{\circ}$ C). Input pulldown resistors eliminate the need to tie unused inputs to VEE.

FEATURES

- Gate Switching Speed 1ns Typ.
- ECL II and ECL 10000-Compatible
- 50 Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

ORDERING INFORMATION

SP1662DG (Commercial-ceramic package)




Fig.1 Logic diagram

ABSOLUTE MAXIMUM RATINGS

Power supply voltage Base input voltage Output source current Storage temperature range Junction operating temperature | Vcc - Vee| 8V 0V to Vee <40mA -55° C to +150° C <+175° C




Fig.2 Circuit diagram

This ECL III circuit has been designed to meet the do specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50Ω resistor to -2.0V dc.

		TES	T VOLTAGE	(V)	
Test lemp.	VH Max.	Vs. Min.	V HA Min.	VILA Max.	VEE
0°C	-0.840	-1.870	-1.350		-1.500
25° C	-0.810	-1.850	-1.095	-1.485	-5.2
+75° C	-0.720	-1.830	-1.035	-1.460	-5.2

					SP1662 T	est Limit	•								l
Characteristic	Symbol	Pin under	0°	ပ	+2	5°C	+7	5°C	Unit	TEST V	OLTAGE AP	PLIED TO PII	NS LISTED B	ELOW	
		test	Min.	Max.	Min.	Max.	Min.	Max.		V н Мах.	Vı. Min.	V HA Min.	VILA Max.	VEE	GND
POWER SUPPLY															
Drain current	lε	8	-	-	-	56	-	-	mA	i -	- '	-	-	8	1,16
Input current	linn		-	-		350	-	-	μΑ		-		-	8	1,16
	IINL			-	0.5	-		-	μΑ	-		-	-	8	1,16
Logic '1' output voltage	Vон	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	٧	-	4	-	-	8	1,16
		2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	<u> </u>	5		-	- 8	1,16
Logic '0' output voltage	Vol	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V _	4	-	-	-	8	1,16
		2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	5		-		8	1,16
Logic '0' threshold	VOHA	2	-1.020		-0.980	-	-0.920	•	V _	-	-	-	4	8	1,16
voltage		2	-1.020	-	-0.980	-	-0.920			·		-	5	8	1,16
Logic '0' threshold	VOLA	2	-	-1.615	-	-1.600		-1.575	٧	-	-	4	-	8	1,16
voltage		2	-	-1.615	-	-1.600		-1.575	V	-	<u> </u>	5		8	1,16
SWITCHING TIME (50 ohm load)			Тур.	Max.	Тур.	Max.	Тур.	Max.		Pulse in	Pulse out			-3.2V	+2.0V
Propagation delay	t4-2 -	2	1.0	1.5	1.0	1.5	1,1	1.7	ns	4	2	-	-	8	1,16
	t4 +2-	2	3.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	-	-	8	1,16
Rise time	t2 +	2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	-	-	8	1,16
Fall time	t2-	2	1.2	2.1	1.2	2.1	1.3	2.3	ns	4	2	-	-	8	1,16

^{*}Individually test each input applying ViH or ViL to input under test.

Thermal characteristics

 $\theta_{JA} = 120^{\circ} \text{ C/W}$ $\theta_{JC} = 40^{\circ} \text{ C/W}$




Fig.3 Switching time test circuit and waveforms at $\,+\,$ 25 °C



QUAD 2-INPUT OR GATE

The SP1664 comprises four 2-input OR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0° C to $+75^{\circ}$ C). Input pulldown resistors eliminate the need to tie unused inputs to VEE.

FEATURES

- Gate Switching Speed 1ns Typ.
- ECL II and ECL 10000-Compatible
- 50 Ω Line Driving Capability
- Operation with Unused I/Ps Open Circuit
- Low Supply Noise Generation




Fig.1 Logic diagram

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

ORDERING INFORMATION

SP1664DG (Commercial-ceramic package)

ABSOLUTE MAXIMUM RATINGS

Power supply voltage Base input voltage Output source current Storage temperature range Junction operating temperature | Vcc - Vee| 8V 0V to Vee <40mA -55° C to +150° C <+175° C




Fig.2 Circuit diagram

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50Ω resistor to -2.0V dc.

. [TES	T VOLTAGE	(V)	
Test temp.	Vн Мах.	Vı. Min.	VHA Min.	VILA Max.	VEE
o°c	-0.840	-1.870	-1.350	-1.500	-5.2
+25° C	-0.810	-1.850	-1.095	-1.485	-5.2
+75°C	-0.720	-1.830	-1.035	-1.460	-5.2

					P1664 T	est Limit	8								1
Observator della	A	Pin under	0°	c	+2	5°C	+7	5° C	Unit	TEST V	OLTAGE AP	PLIED TO PI	NS LISTED B	ELOW	
Characteristic	Symbol	test	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Vн Max.	Vı. Min.	VIHA Min.	VILA Max.	VEE	GND
POWER SUPPLY															
Drain current	lε	8	-	-		56	-	-	mA	-	-	-	-	8	1,16
Input current	Inn	•	-	-	-	350	-	-	μΑ		-	-	-	- 8	1,16
	lint	*	-	-	0.5	-	-	-	μΑ		•	-	-	8	1,16
Logic '1' output voltage	Vон	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	4	T	-	-	8	1,16
		2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	5		l	-	8	1,16
Logic '0' output voltage	Vol	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	4	-	-	8	1,16
		2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	5	-	L	8	1,16
Logic '0' threshold	Vона	2	-1.020	-	-0.980	-	-0.920	-	V		-	4	-	8	1,16
voltage		2	-1.020		-0.980	-	-0.920	-	V	-	-	5	-	8	1,16
Logic '0' threshold	VOLA	2	-	-1.615	-	-1.600	-	-1.575	V	-	-	-	4	- 8	1,16
voltage		2	-	-1.615	-	-1.600	-	-1.575	٧	-	-	-	5	8	1,16
SWITCHING TIME (50 ohm load)			Тур.	Max.	Тур.	Max.	Тур.	Max.		Pulse in	Pulse out			-3.2V	+2.0V
Propagation delay	ta -2 -	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	l .		8	1,16
riopagation delay	t4-2-	2	1.0	1.7	1.1	1.7	1.2	1.9	ns	4	2		1 [l å	1,16
Rise time	t2 ·	2	1.5	2.1	1.5	2.1	1.6	2.3	ns	4	2	-	<u> </u>	8	1,16
Fall time	t2-	2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	-	-	8	1,16

^{*}Individually test each input applying ViH or ViL to input under test.

Thermal characteristics θ .

 $\theta_{\text{JA}} = 120^{\circ} \text{ C/W}$ $\theta_{\text{JC}} = 40^{\circ} \text{ C/W}$




Fig.3 Switching time test circuit and waveforms at + 25 °C



MASTER/SLAVE TYPE D FLIP-FLOP

The SP1670 is a D-type Master-Slave Flip-Flop designed for use in high speed digital applications. Master-slave construction renders the SP1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the Master portion of the flip-flop. The data present in the Master is transferred to the Slave when clock inputs (C1 OR C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 OR C2 is in the high state the Master (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Input pulldown resistors eliminate the need to tie unused inputs to VEE.

FEATURES

- Operating Temperature Range -30°C to +85°C
- Toggle Frequency 300MHz
- ECL 10000-Compatible
- 50 Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

ORDERING INFORMATION

SP1670DG (Commercial - ceramic package) **SP1670LC** (Under Development)

ABSOLUTE MAXIMUM RATINGS

Power supply voltage	VCC - VEE 8V
Input voltages	Vcc to Vee
Output source current	<40mA
Storage temperature range	-55°C to +150°C
Operating junction temperature	<175° C

Vect 1 1 16 Vec2 20 15 3 14 19 Vec2 20 1 15 3 Vec2 20 1 1	13 12 CLOCK 2 11 10 VEE 9 CLOCK 1
DG16	LC20
5 S 7 C1 9 C2 11 D DG16 Q 2 11 D VCC1 = PIN 1 VCC2 = PIN 16 VCC2 = PIN 8	

Fig.1(a) DG package Fig.1(b) LC package Fig.1(c) Logic diagram

	TF	RUTH TABL	E	
R	S	D	С	Q n + 1
L	Н	Ф	Ф	Н
Н	L	Ф	Ф	L
Н	н	Ф	Ф	ND
L	L	L	L	Qn
L	L	L		L
L	L	L	Н	Qn
L	L	Н	L	Qn
L	L	Н		Н
L	L	н	н	Qn

 Φ = Don't Care ND = Not Defined C = C1 + C2

This ECL III circuit has been designed to meet the dc specifictions shown in the characteristics table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50Ω resistor to -2.0V.

		TES	T VOLTAG	E (V)	
Test temp.	Vн Мах.	Vı. Min.	VHA MEX.	VILA MRX.	Vec
-30°C	-0.875	-1.890	-1.180	-1.515	-5.2
+25°C	-0.810	-1.850	-1.095	-1.485	-5.2
+85° C	-0.700	-1.830	-1.025	-1.440	-5.2

									+85° C	-0.700	-1.830	-1.025	-1.440	-5.2				I.
		[est Limit												
Characteristic	Symbol	Pin under test	-30	°C	+2	5°C	+8	5°C	Unit	TEST VO	LTAGE AP	PLIED TO F	INS LISTED	BELOW				Vo
		16.21	Min.	Max.	Min.	Max.	Min.	Max.		V⊮ Max.	Vı∟ M i n.	VIHA Min.	VILA Max.	Vet	P1	P2	P3	Gn
POWER SUPPLY																		
Drain current	iε	8	l - I		-	48	-	- 1	mAdc	7,9	-	-	l -	8		۱.	-	1.1
input current	1 ann	4			l - I	550			μAdc	4	l -	1 -		8		Ι.	١.	1.
,		5			١	550	_ :	. '	i i	5	! -			l i	Ι.	Ι.	Ι.	. "
		9	1 - 1			250			ł I	9	i -	-	1	1 1	1	1	-	
		1 7	1 -		1 1	250	1 .	1 .	l I	7			1 :	1 1	٠.		1 -	}
		11	1 -		-		1	٠.	١ ٠			-		1 ♦		•	١.	1
			-			270	<u> </u>	<u> </u>	- : -	- 11	-					-	H÷-	+-
	Int	4	-	-	0.5	-	-	-	μAdc	9	4	-	-	8	-	-	١.	1.
		5	-	-	1 1	-	-	-	i i	9	5	-	-	1 1	1 -	-	١ -	ı
		9	-	-	1 1	-	-	-	1 1	7	9	-	-	1 1	-	-	l -	ı
		7	-		ΙI	-	-	-	l I	9	7	-	-	1 1	٠.	-	١ -	ı
		11	-		_ <u></u>	-		L	· • _	9	- 11	l	<u> </u>	.	-	-		
ogic '1' output voltage	Vон	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	-	4,7,11		-	8	9	5	-	1
		3	Ιī	1	1 1	l ï	1	1 1	1 1	11	5,9	١.		Ιi	7	4	1 -	1
		2	1 1	1 1	1 1	1 1		1 1	1 1	11	5.7	١.		Ιİ	4	9	Ι.	1
		3	۱ 🛊	†	l ♦	l †	l ♦	♦	۱ ا	l "	4,9,11		1 -	۱ ♦	5	7	1 :	
ogic '0' output voltage	Vol	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	11				8	9	4	 	1
ogic o output voltage	VOL		-1.090	-1.000	-1.650	-1.020	-1.830	-1.5/5	Vac	1	5,7						-	1 '
		3	1 1	1 1	1 1		1 1	1 1		1 -	4,9,11	-		1 1	7	5		ı
		2	1 1	1 1	1 1) .	1 1	1 1) 1	1 -	4,7,11	-	1 -	1 1	5	9	1 -	Ī
		3	<u> </u>		<u> </u>	'		'		11	5,9	-		<u> </u>	4	7		_
ogic '1' threshold	VOHA	2	-1.065	-	-0.980	-	-0.910		Vdc	4,7,11	-	-	8	9	l -	5	1,16	1
oltage		3	1 1	-		-	1 1	- 1	1 1	11	5,9	-	-	l ı	7	-	4	1
		2		-	1 1	-	11	-	1 1	11	5,7	-		1	4	-	9	1
		3	1 1	-		-	1 1	-		-	4,9,11	-	-	l I	5	-	7	1
		2	l I	١.		١.	1 1	١.	l i		5,7	11	١.	1 1	4	9		1
		3	*		🔻		 	١.	*	1 -	4.9	1	11	♦	5	7	١.	
Logic '0' threshold	VOLA	2		-1.630		1.600	-	1.555	Vdc	11	5,7	-	-	8	9	<u> </u>	4	7
voltage	*****	3	١			1.000	l	1.500	7,00	1 "	4,9,11			ĭ	7	١.	5	1 '
vonage		2	1 -		•		1		1 1	1 -		1 -	i -	1 1	5	1 -	9	1
			-	1 1	-	i I	1 -	1	1 1	1	4,7,11	-	-	l i		-		1
		3	-		-		-	1 1	1 1	11	5,9	-		1 1	4	1 :	7	
		2	-	↓	-	1	1 -	١ ↓	. ↓	-	4,7	-	11	1 1	5	9	-	
		3	<u> </u>	<u>'</u>	<u></u>	<u> </u>	1 -	<u>'</u>	<u> </u>	-	5,9	11	-	<u>'</u>	4	7	<u> </u>	┺
		1		1	1	l	i		l		Į.			-3.2		1	l	+
Switching parameters		i		l		1	ł		l		1			Vdc	1	1	l	L
Clock to output delay	t9 - 2 -	9,2	1.0	2.7	1.1	2.5	1.1	2.9	ns		-	-	-	8	1 -	١ -	۱ -	1
(See Fig.1)	t9 - 2-	9,2	l ı	lι	1 .	l ı	1 1	1 1	Li	-	_	-	-	1 1	l -	۱ -	l -	
-	t9 - 3 -	9.3	1 1	i 1			1	l 1	i I	1 -		l -	-		١.	۱.	i -	1
	t9 - 3-	9,3			l I	l I		1 1	1 1	1 .		l .		1 1	Ι.	١.	١.	1
Set to output delay	t5 · 2 ·	5.2		1 1	1 1		1 1	11	1 1	1 -	l _	l .			١.	1.	١.	1
See Fig.2)	ts - 3-	5,3		1 1	1 1	li	i I	1			_			} I			Ι.	1
Reset to output delay	14 - 2-	4,2		1 1					1 1	1 -	1 -	1 :		1 1	1 -	[1 -	1
				1	! !			1 1	1 1	-	1 -	1 -		l I	1 -	1 -	1 -	1
See Fig.2)	t4 - 3 -	4.3	↓	I .↓	1 1	↓	1 I	1 J	1 1	1 -				1 1	1 -	1 .		1
Output		l	I .".	' '	l .'.	l .'.	I ₹.	I		i		l	1		i	I	I	1
Rise time	t2 -, t3 -	2,3	0.9	2.7	1.0	2.5	1.0	2.9		-	-	١ -	-	1 [1 -	١ .	l -	i i
all time (See Fig.2)	t2-, t3-	2,3	0.5	2.1	0.6	1.9	0.6	2.3	i I	1 -	-		l -	l I	l -	١ ٠	l -	l
Set up time	ts '1'	2] -) -	۱ -	0.4	l -	١ -	1 1	1 -	l -	l -		Ιİ	-		l -	1
See Fig.3)	ts '0'	2	-	-	-	0.5	-		1	-	1 -	I -	1 -	i 1	-		-	1
Hold time	t+ '1'	2	1 -	١.	۱ .	0.3	1 -	1 -		I -	١.	Ι.	I -	1 1	1 -	١.	١.	1
See Fig.3)	t+ '0'	2	1 .	Ι.	1 .	0.5	l .	1 -	1	1 .		1 .	I .	i i	1:	1 .	1 -	1
Toggle frequency		2	270	l :	300	0.5	270	[MHz	1		1	l i	1 1	1 .		1	1
(See Fig.4)	frog	l '	270	1 -	J 300	1	2/0	1	IVITIZ	i -	1 -	1 1	1 -	, *	1	1 -	1 -	1
	1	1	1	ı	1	ı	1	1	1	•	1	1	1	ı		1	1	1

Thermal characteristics

DG16

LC20

 $\theta_{\text{JA}} = 107^{\circ} \text{ C/W}$ $\theta_{\text{JC}} = 31^{\circ} \text{ C/W}$ $\theta_{\text{JA}} = 147^{\circ} \text{ C/W}$ $\theta_{\text{JC}} = 30^{\circ} \text{ C/W}$




Fig.2 Timing diagram




Fig.3 Propagation delay test circuit




Fig.4 Clock delay waveforms at +25°C




Fig.5 Set/reset delay waveform at +25°C




Fig.6 Set-up and hold time test circuit

Set up time is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data (D) input.

Hold time is the minimum time after the positive transition of the clock (C) that information must remain unchanged at the data (D) input.




Fig.7 Toggle frequency test circuit




Fig.8 Toggle frequency waveforms




Fig.9 Minimum 'down time' to clock (Output load = 50Ω)

The maximum toggle frequency of the SP1670 has been exceed when either:

- The output peak-to-peak voltage swing falls below 600mV OR
- 2. The device ceases to toggle (divide by two). V_{Bias} is defined by the test circuit Fig.7 and by the waveform in Fig.8.

Figs.9 and 10 illustrate minimum clock pulse width recommended for reliable operation of the SP1670.

Temperature	-30° C	+25°C	+85°C
VBias	+0.660V	+0.710V	+0.765V

Table 1 Variation of VBIas with temperature




Fig.10 Minimum 'up time' to clock (Output load = 50Ω)

Operation of the Master-Slave Type D Flip-Flop

In the circuit of Fig.11 assume that initially Q, C, R, S and D are at 0 levels and that Q is at the 1 level. Since the clock is low, transistors TR3 and TR22 are conducting. In the slave section only transistors TR25 and TR26 are in series with TR22. The output of the slave section is fed back to these two transistors in order to form a latch. Thus, when the clock is low, the output state of the slave is maintained. In the master section, the current path is through TR3 and TR9.

Now assume that the data input goes high. The high-input signal on the base of TR4 causes it to conduct, and TR9 to turn off. The voltage drop across resistor RC1 causes a low-state voltage on the base and therefore on the emitter of TR11. Since there is essentially no current flow through RC2, the base of transistor TR10 is in a high state. This is reflected in the emitter, and in turn is transferred to the base of TR6. TR6 is biased for conduction but, since there is no current path, does not conduct.

Now allow the clock to go high. As the clock signal rises, transistor TR2 turns on and transistor TR3 turns off. This provides a current path for the common-emitter transistors TR5, TR6, TR7 and TR8. Since the bases of all these devices except TR6 are in the low state, current flow is through TR6. This maintains the base and emitter of TR11 low, and the base and emitter of TR10 high. The high state on TR10 is transferred to TR23 of the slave section. As the clock continues to rise TR21 begins to turn on and TR22 to turn off. (Reference voltages in the master and slave units are slightly offset to ensure prior clocking of the master section.) With transistor TR21 conducting and the base of TR23 in a high state, the current path now includes TR21, TR23, and resistor RC3. The voltage drop across the resistor places a low state voltage on the base, and therefore the emitter, of TR30. The

lack of current flow through RC4 causes a high state input to the base of TR29. These states are fed back to the latch transistors, TR25 and TR26.

As the clock voltage falls, transistor TR21 turns off and TR22 turn on. This provides a current path through the latch transistors, locking-in the slave output.

In the master section the falling clock voltage turns on transistor TR3 and turns off TR2. This enables the input transistor TR4 so that the master section will again track the D input.

The separation of thresholds between the master and slave flip-flops is caused by R8. The current through this resistor produces an offset between the thresholds of the transistor pairs TR2:TR3 and TR21:TR22. This offset disables the D input of the master flip-flop prior to the enabling of the information transfer from master to slave via transistors TR23 and TR28. This disabling operation prevents false information from being transferred directly from master to slave during the clock transition, particularly if the D input changes at this time (such as in a counting operation where the Q output is tied back to D). The offsetting resistor also allows a relatively slow-rising clock wveform to be used without the danger of losing information during the transition of the clock.

The set and reset inputs are symmetrically connected. Therefore, their action is similar although results are opposite. As a logic 1 level is applied to the S input transistor, TR2 begins to conduct because its base is now being driven through TR19 which is in turn connected to S. Transistor TR5 is now on and the feedback devices TR6 and TR7 latch this information into the master flip-flop. A similar action takes place in the slave with transistors TR21, TR24, TR25, and TR26.




Fig.11 SP1670 circuit diagram



TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate ECL array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which ensures that the threshold point remains in the centre of the transition region over the temperature range (0° C to $+75^{\circ}$ C). Input pulldown resistors eliminate the need to tie unused inputs to VEE




Fig.1 Logic diagram of SP1672

ORDERING INFORMATION

SP1672DG (Commercial-ceramic package)




Fig.2 Pin connections (top view)




Fig.3 Switching time test circuit and waveforms at +25° C

ABSOLUTE MAXIMUM RATINGS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Outputs are tested with a 50Ω resistor to -2.0V dc.

Power supply voltage Input voltages Output source current Storage temperature range VCC - VEE 8V VCC to VEE <40mA -55° C to +150° C Thermal characteristics DG16

 $\theta_{JA} = 107^{\circ} \text{ C/W}$ $\theta_{JC} = 31^{\circ} \text{ C/W}$

	TEST VOLTAGE (V)									
Test temp.	Vін Мах.	VıL Min.	V _{IHA} Min.	VILA Max.	VEE					
o°c (-0.840	-1.870	-1.350		-1.500					
+25°C	-0.810	-1.850	-1.095	-1.485	-5.2					
+75°C	-0.720	-1.830	-1.035	-1.460	-5.2					

					SP1672 T	est Limit	s								
Observato della	0	Pin under	0°	°C	+2	5°C	+7	5°C		TEST V	OLTAGE AP	PLIED TO PII	NS LISTED BE	LOW	
Characteristic	Symbol	test	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Vн Max.	VıL Min.	VIHA Min.	VILA Max.	VEE	GND
POWER SUPPLY															
Drain current	l€	8	-		-	55	- 1	-	mAdc	All inputs	-	-	i -	8	1,16
Input current	linh	3,11,13	-	-	-	350		-	μAdc	*	-	-	-	8	1,16
	0.75 Inh	5,6,7	_	-	-	270	-	-	μAdc	*		-	-	8	1,16
	linl	*	_	-	0.5	-	-	-	μAdc		*	-	-	8	1,16
Logic '1' output voltage	Vон	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	3	5	-	-	8	1,16
		2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	5	3		<u> </u>	8	1,16
Logic '0' output voltage	Vol	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	3,5	-	-	-	8	1,16
		2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	-	3.5		<u> </u>	8	1,16
Logic '0' threshold	VOHA	2	-1.020	-	-0.980	-	-0.920	-	Vdc	-	-	3	5	8	1,16
voltage		2	-1.020	-	-0.980		-0.920		_Vdc			5	3	88	1,16
Logic '0' threshold	Vola	2	-	-1.615	-	-1.600	-	-1.575	Vdc	-	-	3,5	-	8	1,16
voltage		2		-1.615		-1.600	-	-1.575	Vdc		-	<u> </u>	3,5	8	1,16
SWITCHING TIME (50 ohm load)			Тур.	Max.	Тур.	Max.	Тур.	Max.			-	Pulse in	Pulse out	-3.2V	+2.0V
Propagation delay	t3 +2 +	2	1.3	1.8	1.3	1.8	1.5	2.2	ns	-	-	3	2	8	1,16
, ,	t3-2+	2	1.3	1.8	1.3	1.8	1.5	2.2	1	-	-	1	1	1 1	1
	t3 +2-	2	1.4	1.9	1.4	1.9	1.6	2.3		-	-		1 1]]	
	t3-2-	2	1.4	1.9	1.4	1.9	1.6	2.3		-	-	i ∀			1 1
	t 5 +5 +	2	1.7	2.3	1.7	2.3	1.9	2.7	} }	} -	-	5	1 1	 	1 1
	t5-2 +	2				1 1		1		-	-	l ı			
	t5 +2-	2								l -	-				1 1
	t5-2-	2	 		₩ .	\ \	_ ♥		\ \		-	*	¥	▼	▼
Rise time	t2 +	2	1.9	2.5	1.9	2.5	2.1	2.8	ns		-	3	2	8	1,16
Fall time	t2-	2	1.6	2.2	1.6	2.2	1.8	2.5	ns	-	-	3	2	8	1,16



TRIPLE 2-INPUT EXCLUSIVE-NOR GATE

This three gate ECL array is designed to provide the positive logic Exclusive-NOR function in high speed applications. These devices contain a temperature compensated internal bias which ensures that the threshold point remains in the centre of the transition region over the temperature range (0° C to $+75^{\circ}$ C). Input pulldown resistors eliminate the need to tie unused inputs to Vee.




Fig.1 Logic diagram of SP1674

ORDERING INFORMATION

SP1674DG (Commercial-ceramic package)




Fig.2 Pin connections (top view)




Fig.3 Switching time test circuit and waveforms at +25° C

ABSOLUTE MAXIMUM RATINGS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Outputs are tested with a 50Ω resistor to -2.0V dc.

Power supply voltage Input voltages Output source current Storage temperature range

| Vcc - Vee | 8V Vcc to Vee <40mA -55° C to +150° C Thermal characteristics DG16

 $\theta_{JA} = 107^{\circ} \text{ C/W}$ $\theta_{JC} = 31^{\circ} \text{ C/W}$

TEST VOLTAGE (V) Test VIH Max. VIL Min. VIHA Min. VILA Max. VEE temp. 0°C -0.840 -1.870 -1.500 -5.2 -1.350 +25° C -0.810 -1.850 -1.095 -1.485 -5.2 +75° C -0.720-1.830 -1.035 -1.460 -5.2

				SP16	674/SP16	75 Test L	imits								
Characteristic	Complete	Pin under	0°	C	+2	5° C	+7	5° C	Unit	TEST V	OLTAGE AP	PLIED TO PI	NS LISTED BE	LOW	
Characteristic	Symbol	test	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Vін Мах.	Vı. Min.	VIHA Min.	VILA Max.	VEE	GND
POWER SUPPLY															
Drain current	le.	8	-	-	-	55	-	-	mAdc	All inputs	-	_	-	8	1,16
Input current	linh	3,11,13	-	-	-	350	-	-	μAdc	*		-	-	8	1,16
	0.75 Inh	5,6,7	-	-	-	270	-	-	μAdc	*	-	-	-	8	1,16
	linl	*	-	-	0.5	-	-	-	μAdc	_	*	-	-	8	1,16
Logic '1' output voltage	Vон	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	3,5	-	-	-	8	1,16
		2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	-5	3,5		-	8	1,16
Logic '0' output voltage	Vol	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	3,5	-	-	-	8	1,16
		2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc		<u>3.5</u>			8	1,16
Logic '0' threshold	VOHA	2	-1.020	-	-0.980	-	-0.920	-	Vdc	-	-	3,5	-	8	1,16
voltage		2	-1.020	-	-0.980		-0.920		Vdc		-	-	3,5	8	1,16
Logic '0' threshold	VOLA	2	-	-1.615	-	-1.600	-	-1.575	Vdc	-	-	3	5	8	1,16
voltage		2	-	-1.615		-1.600	<u> </u>	-1.575	Vdc	-	-	5	3	8	1,16
SWITCHING TIME			Тур.	Max.	Тур.	Max.	Тур.	Max.		,	-	Pulse in	Pulse out	-3.2V	+2.0\
(50 ohm load) Propagation delay	t _{3 +2 +}	2	1.3	1.8	1.3	1.8	1.5	2.2	ns	_	_	3	2	8	1,16
	t3-2 +	2	1.2	1.8	1.3	1.8	1.5	2.2	l ï	l <u>-</u>] _	Ĭ	l ī	lĭ	1 ,,
	t3 +2-	2	1.4	1.9	1.4	1.9	1.6	2.3		[_	- 1			1	
	t3-2-	2	1.4	1.9	1.4	1.9	1.6	2.3		_	_	J			
	ts +s +	2	1.7	2.3	1.7	2.3	1.9	2.7		-	۱ -	5	1 1	1 1	1 1
	t5-2 +	2	1 1		Li	1 1				-	-	Ī			
	t5 +2-	2								-	-				ļ
	t5-2-	2	\	\ \	\ ₩	\ ₩	\ ₩	*	₩	-	-	\	\	♥	\ \
Rise time	t ₂ +	2	1.9	2.5	1.9	2.5	2.1	2.8	ns	-	-	3	2	8	1,16
Fall time	t ₂ -	2	1.6	2.2	1.6	2.2	1.8	2.5	ns	-	-	3	2	8	1,16

^{*}Individually test each input applying Vih or Vil to input under test.



QUAD LINE RECEIVER

Four differential amplifiers with emitter follower outputs are provided.

The device can be configured as a differential line receiver or by using the internal VBB reference single ended ECL signals can be received. The SP1692 is also ideally suited for use in expanding the fan out of ECL circuits, or inverting ECL logic.

FEATURES

- ECL 10000 Compatible
- 50 Ω Line Driving Capability
- Single or Differential Operation
- Operating Temperature Range -30°C to +85°C

ORDERING INFORMATION

SP1692DG (Commercial ceramic package) SP1692BB DG (Plessey High Reliability Specification)

ABSOLUTE MAXIMUM RATINGS

Power supply voltage |Vcc - Vee| 8V Input voltage 0V to Vee Output source current < 40mA Storage temperature range -55°C to +150°C Junction operating temperature <+175°C




Fig.1 Pin connections (top view)




Fig.2 Logic diagram of SP1692




Fig.3 Circuit diagram

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0V dc.

	TEST VOLTAGE (V)								
Test temp.	Vін Ма х.	Vı. Min.	VIHA Min.	VILA Max.	V _{BB}	VEE			
-30° C	-0.875	-1.890	-1.180	-1.515	From	-5.2	1		
+25° C	-0.810	-1.850	-1.095	-1.485	Pin	-5.2	1		
+85° C	-0.700	-1.830	-1.025	-1.440	9	-5.2	7		

					SP1	692 Test	Limits									1
0		Pin under	-30	°C	+2	5°C	+8	5°C			TEST VOLTA	GE APPLIED	TO PINS LIS	STED BELOW	<u>'</u>	Vcc
Characteristic	Symbol	test	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Vін Ма х.	Vı∟ Min.	VIHA Min.	VILA Max.	Vвв	VEE	(GND)
POWER SUPPLY		-														
Drain current	lee	8	-	L		50	-	-	mAdc	-	4,7,10,13	-	-	5,6,11,12	8	1,16
Input current	INH	4		-	-	250	-		μAdc	4	7,10,13	•	-	5,6,11,12	8	1,16
Input leakage current	linl	4	-	-		100	- "	-	μAdc		7,10,13		-	5,6,11,12	8,4	1,16
Logic '1' output voltage	Vон	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	7,10,13	_4		-	5,6,11,12	8	1,16
Logic '0' output voltage	Vol	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	4	7,10,13	-	-	5,6,11,12	8	1,16
Logic '1' threshold	Voha	2	-1.065	-	-0.980	-	-0.910	-	Vdc	-	7,10,13		4	5,6,11,12	8	1,16
voltage																
Logic '0' threshold	Vola	2	-	-1.630	_	-1.600	-	-1.555	Vdc	-	7,10,13	4		5,6,11,12	8	1,16
voltage																
Reference voltage	V _{BB}	9	-1.420	-1.280	-1.350	-1.230	-1.295	-1.150	Vdc	_	-	-	-	5,6,11,12	8	1,16
SWITCHING TIMES										Puls	se in	Puls	e out		-3.2V	+2.0V
(50 ohm load)		1		1			l									
Propagation delay	t4-2 +	2	-	1.6	-	1.5	- ا	1.7	ns	Ι .	4		2	5,6,11,12	8	1,16
	t4 +2-	2	-	1.8	-	1.7	-	1.9	ns		4		2	5,6,11,12	8	1,16
Rise time	t2 +	2	-	2.2	-	2.1	-	2.3	ns		4		2	5,6,11,12	8	1,16
Fall time	t2-	2	-	2.2	-	2.1	-	2.3	ns		4		2	5,6,11,12	8	1,16

Thermal characteristics

 $\theta_{JA} = 120^{\circ} \text{ C/W}$ $\theta_{JC} = 40^{\circ} \text{ C/W}$



SP16F60

DUAL 4-INPUT OR/NOR GATE

SP16F60 provides simultaneous OR-NOR output functions with the capability of driving 50Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (-30°C to $+85^{\circ}\text{C}$). Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}

FEATURES

- Operating Temperature Range -30°C to +85°C
- Gate Switching Speed 550ps Typ.
- ECL III and ECL 10K Compatible
- 50 Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation
- Pin and Power Compatible With SP1660

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems
- Nucleonics

ORDERING INFORMATION

SP16F60DG (Commercial - ceramic package) SP16F60BB DG (Plessey High Reliability Specification) SP16F60LC (Under development) (LCC)




Fig.1(a) Logic and pin connections (top view) DG package Fig.1(b) Pin connections LC package

ABSOLUTE MAXIMUM RATINGS

Power supply voltage |Vcc - VeE| 8V Input voltages 0V to VEE
Output source current <40mA
Storage temperature range -55° C to $+150^{\circ}$ C
Junction operating temperature $<+175^{\circ}$ C




Fig.2 Circuit diagram

This ECL. III circuit has been designed to meet the do specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50Ω resistor to -2.0 V dc.

Thermal characteristics DG16

LC20

 $\theta_{JA} = 107^{\circ} \text{ C/W}$ $\theta_{JC} = 31^{\circ} \text{ C/W}$ $\theta_{JA} = 147^{\circ} \text{ C/W}$ $\theta_{JC} = 30^{\circ} \text{ C/W}$

'		TEST V	OLTAGE VA	LUES (V)	
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.875	-1.890	-1.180	-1.515	-5.2
+25°C	-0.810	-1.850	-1.095	-1.485	-5.2
+85°C	-0.700	-1.830	-1.025	-1.440	-5.2

					SP16F	60 Test	Limits								
Characteristic	Symbol	Pin Under	-30)°C	+21	5°C	+8	5°C		TEST	OLTAGE AP	PLIED TO PI	NS LISTED B	ELOW:	Vcc
Characteristic	3,111001	Test	Min	Max	Min	Max	Min	Max	Units	VIH mex	VIL min	VIHA min	VILA max	VEE	(Gnd)
Power Supply Drain Current	1 _E	8		-	-	28	-	-	mA	-	-	_	-	8	1,16
Input Current	lin H		-		-	350	-	-	μΑ	•				8	1,16
	l _{in L}	· ·			0.5			<u> </u>	μΑ		•		-	8	1,16
NOR Logic 1 Output Voltage	Voн	3	-1.045	-0.875	-0.960	-0.810	-1.890	-0.700	Ĭ	- -	4 5 6	- -	-	8	1,16
		+	. •	٠,	+	,	+	+	.	-	7			į +	
NOR Logic 0 Output Voltage	Vol	3	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Ĭ	4 5 6	-	-	-	8	1,16
				+		+	+		+	7			-	+	+
OR Logic 1 Output Voltage	V _{ОН}	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	ĭ	4 5	-	_	-	8	1,16
Į.		l	↓				ΙI	↓	↓	6 7	-	-	-	↓	i
OR Logic 0	Vol	2	-1.890	1.650	-1.850	-1.620	1 920	-1.575			4			- 8	1,16
Output Voltage	*OL		1.890	1.050		1.020			lÌ	-	5 6	-	-	Ĭ	l
		<u>'</u>	1 222		· ·	-	7		 •	-	7			<u>'</u>	V
NOR Logic 1 Threshold Voltage	VOHA	3	-1.065	-	-0.980	- - -	-0.910	- -	ľ	- -	-	-	4 5 6	8	1,16
NOR Logic 0	VOLA	3	<u>'</u>	-1.630	<u> </u>	-1.600	<u> </u>	-1.555	 '		<u>-</u> -	4	7	8	1.16
Threshold Voltage	VOLA		=	1.030	-		-	1.555	l	-	-	5 6	-		
OR Logic 1	VOHA	2	-1.065	<u> </u>	-0.980		-0.910	 _	l v	-		7 4	-	8	1,16
Threshold Voltage	VOHA		1.005	-	-0.560	-	-0.910	-	ľ	-	-	5	-		
					,			L -				7		_ +	•
OR Logic 0 Threshold Voltage	VOLA	2	-	-1.630	-	-1.600	-	-1.555	ľ	-	-	-	5	8	1,16
		\	_	١ .	_	۱ ا	-	١ ا	\	-	i - '	_	6 7	1 1	↓
Switching Times (50Ω Load)		 	Тур	Max	Тур	Max	Тур	Max	 	Pulse In	Pulse Out		 	-3.2V	+2.0V
Propagation Delay	t4+3=	3	- 194	- WIEA	0.55	0.8	-	- IVIGA	ns	4	3	_	_	8	1,16
	4-2-	2	-	-	1	l ï	-	-	1 1		2	-	-		l i
	14+2+	2	-			!	-	-	1 1		2	-	-		
	t4-3+	3		-	+	+	-		<u> </u>	_ +	3		_	+	+
Rise Time 20% to 80%	t3+	3			0.4	0.6	_		ns	4	3		-	8	1,16
	t ₂₊	2		L	0.35	0.6			ns	4	2			8	1,16
Fall Time 20% to 80%	t3_ t2_	3 2	1		0.4	0.6 0.6	-	_	ns ns	4	3 2	_	-	8	1,16 1,16

^{*} Individually test each input applying VIH or VIL to the input under test




Fig.3 Switching time test circuit and waveforms at +25° C



ADVANCE INFORMATION

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

SP9131

520MHz ECL DUAL D FLIP-FLOP

The SP9131 Dual D type flip-flop is pin compatible with 10131, but has improved dynamic performance.

FEATURES

- Guaranteed Operation at 520MHz
- Separate or Common Clock
- Independent Set and Reset Inputs
- Master Slave Operation
 - -5.2V Supply
- Operating Temperature Range -30°C to +85°C
 - ECL 10K Compatible
- Pin Compatible with MC10131/102131/105131/ 10H131-But Faster

ORDERING INFORMATION

SP9131DG (Commercial - ceramic package) SP9131BB DG (Plessey High Reliability Specification) SP9131LC (Under development) (LCC)

R-S TRUTH TABLE

R	S	Qn++ 1
L	L	Qn
	н	н
H	L	L
l H	н	אם ו

CLOCKED TRUTH TABLE

С	D	Qn + 1
ΙΓ	х	Qn
Н	L	L
н	Н	Н

X = Don't care C = CE + CC


A clock H is a clock transition from a low to a high state.


ABSOLUTE MAXIMUM RATINGS

Power supply voltage	VCC - VEE 8V
Base input voltage	0V to VEE
Output source current	<40mA
Storage temperature range	-55° C to +150° C
Junction operating temperature	<+175°C

THERMAL CHARACTERISTICS

I IEI IIIIAE OI IAIIAO	Littorioo	
DG16		$\theta_{\rm JA}=120^{\circ}~{ m C/W}$
		$\theta_{\rm JC} = 40^{\circ} \text{C/W}$
LC20		$\theta_{JA} = 125^{\circ} \text{ C/W}$
		$\theta_{\rm JC} = 20^{\circ} \text{C/W}$








Fig.2 SP9131 logic diagram

The SP9131 circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to -2 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TES	T VOLTAGE:	S (V)	
Test temp.	VIH Max.	Vs. Min.	VIHA Min.	VILA Max.	VEE
-30° C +25° C +85° C	-0.89 -0.81 -0.70	-1.89 -1.85 -1.825	-1.205 -1.105 -1.035	-1.500 -1.475 -1.440	-5.2 -5.2 -5.2

											İ					
		Pin Test limits			l			L	1							
Characteristic	Symbol	under test	-3	o.c		+25°C		+8	5°C	Unit	VO	LTAGE APPL	IED TO PINS	LISTED BEL	Vcc Vcc	Vcc
			Min.	Max.	Min.	Тур.	Max.	Min.	Max.		Vн Ма х.	Vı. Min.	VIHA Min.	VILA Max.	VEE	(GND
Power supply current	ΙE	8	-	95	-	70	87	-	95	mA	-	-	-	-	8	1.16
Input current	hinH	4	-	-	-	-	600	-		μΑ	4	-	-	-	8	1.16
		5	-	-	-	-	600		-		5	-	-	-		
		6	-	-		ļ	300		٠-		6	- !	-	-		
		7	-	-	-	-	300	-	-		7	-	-	-		
		9	-	-	-	- 1	420	-	-		9	-	-	-		
Input leakage current	linL	4,5	-	-	0.5	-	-	-	-	μΑ	[-	-	-	-	8	1.16
		(Note 1)		l							[1		
		6,7,9	-	-	0.5	-	-	-	-	μΑ	-	- 1	-	-	8	1.16
		(Note 1)			i	l			ŀ		1	l				
Logic '1' output voltage	Vон	2	-1.06	-0.89	-0.96	-	-0.81	-0.89	-0.70	٧	5	-	-	-	8	1.16
		2	-1.06	-0.89	-0.96	-	0.81	-0.89	-0.70	٧	7	-	-	- 1	8	1.16
		(Note 2)		ſ												
Logic '0' output voltage	Vol	3	-1.89	-1.675	-1.85	-	-1.65	-1.825	-1.615	٧	5	-	-	-	8	1.16
	Ì	3	-1.89	-1.675	-1.85	l -	-1.65	-1.825	-1.615	٧	7	} -	-	- 1	8	1.16
		(Note 2)		ĺ		Ì	l		İ		l					
Logic '1' threshold voltage	Voha	2	-1.08	-	-0.98	-	-	-0.91	-	٧	-	-	5	-	8	1.16
		2	-1.08	-	-0.98	-	-	-0.91	-	٧	- :	-	7	9	8	1.16
		(Note 2)		[l	ļ		ł			1		i		
Logic '0' threshold voltage	VOLA	3	} -	-1.655	- 1	i -	-1.63	١ -	-1.595	٧	-	-	5	- '	8	1.16
	}	3	-	-1.655	-	-	-1.63	-	-1.595	٧	-	-	7	9	8	1.16
		(Note 2)														
SWITCHING TIMES								ĺ			+1.11V		Pulse in	Pulse out	3.ŽV	+2.0
Clock input propagation delay	t9 +2-	2	0.5	1.8	0.5	1.0	1.8	0.6	2.1	ns	-	-	9	2	8	1.16
•	t9 +2 +	2	-	-		l		-	-		7	-	9	2		
	t6 +2 +	2	-	-		ŀ	l	-	-		7	-	6	2		
	t6 +2-	2	- 1	-			Ì	-	-		-	-	6	2		
Rise time (20 to 80 %)	t2 +	2	0.5	1.5	0.5	1.0	1:5	0.5	1.6		7	-	9	2		
Fall time (20 to 80 %)	t2-	2	0.4	1.4	0.4	ł	1.4	0.5	1.5		l -	} -	9	2		
Set input propagation delay	ts +2 +	2	0.5	2.0	0.5	1.0	2.0	0.6	2.3	ns	-	-	5	2	8	1.16
•	t12 +15 +	15	1 -	- 1		l	l	-	-		6	-	12	15		
	t5 +3-	3	-	-			l	-	- 1		-	-	5	3		
	t 12 +14-	14	-	-	ļ		l	-	-		9	-	12	14		
Reset input propagation delay	t4 +2-	2	-	١ -	1	1.0	 	-	-	ns	-	-	4	2	8	1.16
	t 13 +15-	15	-	-	l	l	l	-	-		6	i -	13	15		
	t4 +3-	3	-	-	-	l	l	-	-		-	-	4	3		
	t13 +14 +	14	-	-			I	-	-		9	-	13	14		
Setup time	teetup	7	1.0	-	1.0	-	l	1.0	-	ns	-	-	6.7	2	8	1.16
Hold time	thold	7	0.2	-	0.2	-		0.2	-	ns	-	-	6.7	2	8	1.16
Togğle frequency (max.)	fтор	2	520	-	520	600	-	500	-	MHz	l -	-	6	2	8	1.16

TEST CIRCUIT DETAILS




Fig.3 Toggle frequency test circuit




Fig.4 Switching time test circuit and waveforms at 25° C




Fig.5 Circuit schematic ($\frac{1}{2}$ of circuit shown)



ADVANCE INFORMATION

dvance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still ave 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to e representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office or details of current status.

SP9210 200MHz 8-BIT LATCH

The SP9210 is a dual 4-bit master/slave D-type flip-flop with asynchronous set and reset which override the clock input.

Data is entered into the master when the clock is low and is transferred to the slave on the positive transition of the clock, the device being edge-sensitive.

On-chip pulldown resistors eliminate the need to tie unused inputs to VEE.

FEATURES

- Dual 4-Bit Master/Slave D-Type Flip-Flop
- Clock Rate in Excess of 200MHz
 - -5.2V Supply
- Current Consumption Typically 145mA
- Input Current Less Than 330µA
- Operating Temperature Range -30°C to +85°C
- Set and Reset Inputs Provided
- ECL 10K Compatible
- Dual Clock Inputs

ORDERING INFORMATION

SP9210DG (Commercial - ceramic package) **SP9210BB DG** (Plessey High Reliability Specification) **SP9210LC** (Under development) (LCC)

PIN NAMES

S1-4 S5-8 VEE D1-8 CLK1-4 CLK5-8 Q1-8	Set input for 1-4 Set input for 5-8 Supply voltage (-VE) Data inputs 1-8 Clock latch for 1-4 Clock latch for 5-8 Outputs latches 1-8
R1-4 R5-8	Reset input latch for 1-4 Reset input latch for 5-8




Fig.1(b) Pin connections, surface mounting package (top view)




Fig.1(a) Pin connections, ceramic DIL package (top view)




Fig.2 SP9210 block diagram

Each circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to -2 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

	TEST VOLTAGES (V)													
Test temp.	Vін Мах.	Vı. Min.	VIHA Min.	VILA Max.	VEE									
-30° C	-0.89	-1.89	-1.205	-1.500	-5.2									
+25° ℃	-0.810	-1.850	-1.105	-1.475	-5.2									
+85° C	-0.70	-1.825	-1.035	-1.440	-5.2									

										100 0						ı
Characteristic	Symbol	Pin under	-30	o°C		+25°C		+8	55°C		TEST	VOLTAGE A	PPLIED TO PI	NS LISTED E	BELOW	Vcc
Characteristic	Symbol	test	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit	VIH MAX.	VIL MIN.	VIHA MIN.	VILA MAX.	VEE	(GND)
POWER SUPPLY																
Drain current	lee	2,12,16	-	200	-	145	180	-	200	mA	-	-	-	-	2,12,16	7,21,22
Input current	linn	Set/Reset	-	-	-	- 1	330	-	-	μA	Note 1	-	-	-	2,12,16	7,21,22
		Clock	-	-	-	-	310	-	-	μA	Note 1	-	-	-	2,12,16	7,21,22
		Data	-	-	-	-	310	-	-	μA	Note 1	-	-	-	2,12,16	7,21,22
Input leakage current	INL	All inputs	-	-	0.5	-	-	-	-	μA	-	Note 1	-	-	2,12,16	7,21,22
Logic '1' output voltage	Vон	All outputs (Note 2)	-1.06	-0.89	-0.96	-	-0.81	-0.89	-0.70	V	Data inputs	-	-	-	2,12,16	7,21,22
Logic '0' output voltage	Vol	All outputs (Note 2)	-1.89	-1.675	-1.85	-	-1.65	-1.825	-1.615	V	-	Data inputs	-	-	2,12,16	7,21,22
Logic '1' threshold voltage	Voha	All outputs (Note 2)	-1.08	-	-0.98	-	-	-0.91	-	v	-	-	Data inputs	-	2,12,16	7,21,22
Logic '0' threshold voltage	VOLA	All outputs (Note 2)	-	-1.655	-	~	-1.63	-	-1.595	V	-	-	`-	Data inputs		
SWITCHING TIMES											+1,11V	+0.3V	Pulse in	Pulse out	-3.2V	+2.0V
Clock input	ta+	All outputs	1.0	3.0	1.0	2.0	3.0	1.1	3.4	ns	Data	-	Clock	Outputs	2,12,16	7,21,22
propagation delay {											inputs		inputs			l
()	ta-	All outputs	1.0	3.0	1.0	2.0	3.0	1.1	3.4	ns	-	Data	Clock	Outputs	2,12,16	7,21,22
												inputs	inputs			i
Rise time (20 % - 80 %)	tr	All outputs	1.0	3.0	1.0	2.0	3.0	1.1	3.3	ns	Data inputs	-	Clock inputs	Outputs	2,12,16	7,21,22
Fall time (20 % - 80 %)	tr	All outputs	1.0	3.0	1.0	2.0	3.0	1.1	3.3	ns	-	Data inputs	Clock inputs	Outputs	2,12,16	7,21,22
Set propagation delay	tset	All outputs	1.5	4.0	1.5	2.5	4.0	1.4	4.5	ns	-	'-	Set inputs	Outputs	2,12,16	7,21,22
Reset propagation delay	trset	All outputs	1.5	4.0	1.5	2.5	4.0	1.4	4.5	ns	-	-	Reset	Outputs	2,12,16	7,21,22
Set up time	ts	Data inputs	1.5	_	1.5	_	_	1.5	_	ns	_	<u> </u>	inputs Data,Clock	Outputs	2,12,16	7,21,22
Hold time	th	Data inputs	1.0	l <u>-</u>	1.0		-	1.0	- :	ns	١ -	-	Data, Clock	Outputs	2,12,16	7,21,22
Max.clock frequency	fclk	All outputs	-	-	200	-	-	-	-	MHz	Data inputs	-	Clock	Outputs	2,12,16	7,21,22

NOTES

Each input pin tested individually.
 Output level to be measured after a clock pulse has been applied.

V⊮ max. VIL min.

Thermal characteristics

DG28

 $\theta_{JA} = 40^{\circ} \text{ C/W}$ $\theta_{JC} = 15^{\circ} \text{ C/W}$

 $\theta_{JA} = 125^{\circ} \text{ C/W}$ LC28 $\theta_{JC} = 20^{\circ} \text{ C/W}$




Fig.3 Test circuit details for dynamic test

R - S TRUTH TABLE

S	Qn + 1
Г	Qn
Η	Н
٦	L
H	ND
	L H L

R = Reset, S = Set, ND = Not defined

CLOCKED TRUTH TABLE

С	D	Qn + 1
L	Х	Qn
	L	L
1	Н	Н

C = Clock, D = Data, † = Rising edge,

X = Don't care

ABSOLUTE MAXIMUM RATINGS

Power supply voltage Input voltages Output source current Storage temperature range Junction operating temperature |Vcc - Vee | 7V Vcc to Vee <40mA -55° C to +150° C <175° C




Fig.4 ECL 4 + 4 latch with 100 Ω output termination



ULTRA FAST COMPARATOR

The SP9680 is an ultra fast comparator manufactured using a high performance bipolar process which makes possible very short propagation delays (2.4ns typ.).

The circuit has differential inputs and complementary

ECL outputs, capable of driving $50\,\Omega$ lines. The device is manufactured in a low cost mini-dip package and is intended as an alternative to the faster SP9685 in applications where performance premium and the latch facility are not required.

FEATURES

- Propagation Delay 2.4ns Typ.
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- Excellent Common Mode Rejection
- 8-Lead Plastic Package
- Supply Voltages +5, -5.2V
- Operating Temperature Range —30°C to +70°C

ORDERING INFORMATION

SP9680DP (Commercial - plastic package)




Fig. 1 Pin connections




Fig. 2 Functional diagram




Fig. 3 SP9680 circuit diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = 25^{\circ}C$

 $Vcc = 5.00V \pm 0.25V$ $Vee = -5.2V \pm 0.25V$

 $R_L = 50 \,\Omega$

 $V_T = -2.0V$ (See Fig. 2)

Characteristic	ļ.	Value		Units	O a maticio ma		
Characteristic	Min.	Тур.	Max.	Units	Conditions		
Input offset voltage Input bias current Input offset current Supply current Icc IEE Total power dissipation Input to Q output delay Input to Q output delay Common mode range Common mode rejection ratio Output logic levels Output HIGH Output LOW Input capacitance Input resistance Operating temperature range	-6 -2 -0.96 -1.85 50 -30	20 18 22 200 2.4 2.4 80	+6 40 10 25 35 300 4 4 +2 -0.81 -1.65	mV μA μA mA mW ns ns V dB V PF kΩ °C	Rs <100 Ω		

Thermal characteristics

 $\theta_{JA} = 180^{\circ} \text{ C/W}$

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage Vcc +6V

Negative supply voltage VEE —6V Output current 30mA Input voltage ±3V

Differential input voltage 3.5V

Storage temperature -55°C to +125°C Operating junction temperature <125°C



SP9685, SP9685AB

ULTRA FAST COMPARATOR

The SP9685 is an ultra-fast comparator manufactured with a high performance bipolar process which makes possible very short propagation delays (2.2ns typ.). The circuit has differential inputs and complementary outputs fully compatible with ECL logic levels. The output current capability is adequate for driving 50Ω terminated transmission lines. The high resolution available makes the device ideally suited to analog-to-digital signal processing applications.

A latch function is provided to allow the comparator to be used in a sample-hold mode. When the latch enable input is ECL high, the comparator functions normally. When the latch enable is driven low, the outputs are forced to an unambiguous ECL logic state dependent on the input conditions at the time of the latch input transition. If the latch function is not used, the latch enable may be connected to ground.

The device is pin compatible with the AM685 but operates from conventional +5V and -5.2V rails. It is pin and voltage compatible with AD9685.

FEATURES

- Propagation Delay 2.2ns Typ.
- Latch Set-up Time 1 ns Max.
- Complementary ECL Outputs
- Supply +5V, -5.2V (±0.25V)
- 50 Ω Line Driving Capability
- Excellent Common Mode Rejection
- Operating Temperature Range: SP9685 -30°C to +85°C SP9685AB 55°C to +125°C
- Pin Compatible with AD9685
- Pin Compatible with AM685 But Faster

APPLICATIONS

- Ultra High Speed A/D Converter
- Ultra High Speed Line Receivers
- Peak Detectors
- Threshold Detectors

ORDERING INFORMATION

SP9685CM (Commercial - CM package)
SP9685DG (Commercial - ceramic package)
SP9685LC (Commercial - LCC package)
SP9685AB DG (Manufactured to Plessey High |

SP9685AB DG (Manufactured to Plessey High Reliability Specification)




Fig.1 DIL pin connections (top view) and function diagram




Fig.2 Metal package (CM10/S) and surface mounting (LC20) package pin connections (top view)

ABSOLUTE MAXIMUM RATINGS

Postive supply voltage	6V	Storage temperature range	-55°C to +150°C
Negative supply voltage	-6V	Operating junction temperature	<175° C
Output current	30mA	Lead temperature (soldering 60 sec	300° C
Input voltage	±3V	Vibration	196m/s ²
Differential input voltage	3.5V	Shock 14700m/s ²	peak 0.5ms duration
Power dissipation	350mW		•

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): Vcc = 5.00V: VEE = -5.2V: RL = 50Ω : V τ = 2.0V (see Fig.1)

		Va	lue			Conditions		
Characteristic	SPS	685		85AB	Units			
	Min.	Max.	Min.	Max.	1			
Input offset voltage	-5	+5	-5	+5	mV	Rs< 100Ω 25°C		
	-7	+7	-8	+8	mV	Rs< 100Ω		
Input bias current		20		20	μΑ	25° C		
		30		40	μΑ			
Input offset current		5		5	μΑ	25° C		
	}	8		12	μΑ			
Input resistance	60		60		kΩ	25° C		
Input capacitance		Typ.3		Typ.3	pF	25° C		
Supply current IEE		34]	34	mA	25° C		
		36	1	37	mA			
Supply current Icc		23		23	mA	25° C		
		24		25	mA			
Total power dissipation *	210	350			mW	25° C		
Common mode range	-2.5	+2.5	-2.5	+2.5	v			
Output logic levels								
Output high	-0.96	-0.81	-0.96	-0.81	V	25° C		
	-1.045	-0.875	-1.060	-0.89	V	T _{amb} = Min.		
	-0.89	-0.70	-0.88	-0.69	V	T _{amb} = Max.		
Output low	-1.85	-1.65	-1.85	-1.65	v	25° C		
	-1.89	-1.65	-1.90	-1.65	V	T _{amb} = Min.		
	-1.83	-1.575	-1.82	-1.55	V	Tamb = Max.		
Min. latch set up time *		1		1	ns	Notes 1,2 25° C		
		2		2.5	ns			
Input to output delay *		3	1	3	ns	Note 1 (Q and Q) 25°C		
		4	[4.5	ns			
Latch to output delay *		3	1	3	ns	Notes 1,2 (Q and Q) 25°C		
	1	4.5	ĺ	5	ns			
Minimum latch pulse width *		3		3	ns	25° C		
Minimum hold time *		1		1	ns	25° C		
Input capacitance *		Typ.3			pF	25° C		
Input resistance *	60				kΩ	25° C		
Common mode rejection ratio * Supply voltage rejection ratio *	70 50				dB dB	25° C		
Supply voltage rejection ratio	1 50		<u> </u>		l an	23 0		

^{*} Guaranteed but not tested.

NOTES

Thermal characteristics

 $\theta_{JA} = 220^{\circ} \text{ C/W}$ CM10 $\theta_{JC} = 65^{\circ} \text{ C/W}$ $\theta_{JA} = 120^{\circ} \text{ C/W}$ **DG16** $\theta_{\rm JC} = 40^{\circ}\,{\rm C}$ LC20 $\theta_{\rm JA}=125^{\circ}$ C/W $\theta_{\rm JC} = 20^{\circ} \, \text{C/W}$

 ⁺¹⁰⁰mV pulse with -10mV overdrive.
 Switching measurements involving the latch are particularly difficult to perform and cannot be tested in production. Circuit analysis shows that at least 95% of devices will meet these specifications.




Fig.3 Timing diagram

OPERATING NOTES

Timing diagram

The timing diagram, Fig. 3, shows in graphic form a sequence of events in the SP9685. It should not be interpreted as 'typical' in that several parameters are multivalued and the worst case conditions are illustrated. The top line shows two latch enable pulses, high for 'compare', and low for latch. The first pulse is used to highlight the 'compare' function, where part of the input action takes place in the compare mode. The leading edge of the input signal, here illustrated as a large amplitude, small overdrive pulse switches the comparator over after a time tpd. Output Q and Q transitions are essentially similar in timing. The input signal must occur at a time ts before the latch falling edge, and must be maintained for a time the after the latch falling edge, in order

to be acquired. After t_h , the output ignores the input status until the latch is again strobed. A minimum latch pulse width $t_{\text{PW}(E)}$ is required for the strobe operation, and the output transitions occur after a time $t_{\text{Pd}(E)}$.

Measurement of propagation and latch delays

A simple test circuit is shown in Fig.4. The operating sequence is:

- Power up and apply input and latch signals. Input = 100mV square wave, latch ECL levels. Connect monitoring scope(s).
- Select 'offset null'.
- Adjust offset null potentiometer for an output which switches evenly between states on clock pulses.
- Measure input/outut and latch/output delays at 5mV offset, 10mV offset and 25mV offset.




Fig.4 SP9685 test circuit




Fig.5 Open loop gain as a function of frequency




Fig.7 Propagation delay, input to output as a function of overdrive




Fig.9 Set-up time as a function of input overdrive




Fig.6 Propagation delay, latch to output as a function of overdrive




Fig.8 Set-up time as a function of temperature




Fig.10 Propagation delay, input to output as a function of temperature




Fig.11 Propagation delay, latch to output as a function of temperature




Fig.13 Input bias currents as a function of temperature




Fig.15 Response to various input signal levels




Fig.12 Output rise and fall times as a function of temperature




Fig.14 Output levels as a function of temperature



SP9687, SP9687AB

ULTRA FAST COMPARATOR

The SP96857is an ultra-fast dual comparator manufactured with a high performance bipolar process which makes possible very short propagation delays (2.2ns vp.). The circuit has differential inputs and complementary outputs fully compatible with ECL logic levels. The output current capability is adequate for driving 50Ω terminated transmission lines. The high resolution available makes the device ideally suited to analog-to-digital signal processing applications.

A latch function is provided to allow the comparator to be operate in the follow-hold or sample-hold mode. The latch function inputs are intended to be driven from the complementary outputs of a standard ECL gate. If LE is high, and LE is low, the comparator function is in operation. When LE is driven low and LE high, the outputs are locked into the logical states at the time of arrival of the latch signal. If the latch function is not used, LE must be connected to ground.

The device is pin compatible with the AM687 and operates from conventional +5V and -5.2V rails.

FEATURES

- Propagation Delay 2.2ns Typ.
- Latch Set-up Time 1ns Max.
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- Excellent Common Mode Rejection
- Supply Voltages +5V, -5.2V
- Operating Temperature Range -SP9687: -30 °C to +85 °C SP9687AB: -55 ° to +125 °C
- Pin Compatible with AD9687
- Pin Compatible with AM687 But Faster
- Comparators within each SP9687 are matched as follows:

Input to Output Delay 200ps (typ) Latch to Output Delay 200ps (typ)

ORDERING INFORMATION

SP9687DG (Commercial - ceramic package) SP9687AB DG (Plessey High Reliability Specification) SP9687LC (Commercial - LCC package)

OPERATING NOTES

Timing diagram

The timing diagram, Fig. 3, shows in graphic form a sequence of events in the SP9687. It should not be interpreted as 'typical' in that several parameters are multivalued and the worst case conditions are illustrated. The top line shows two latch enable pulses, high for 'compare', and low for latch. The first pulse is used to highlight the 'compare' function, where part of the input action takes place in the compare mode. The leading edge of the input signal, here illustrated as a large amplitude, small overdrive pulse switches the comparator over after a time tpd. Output Q and Q transitions are essentially similar in timing. The input signal must occur at a time tp before the latch falling edge, and must




Fig.1 Pin connections




Fig.2 Functional diagram

be maintained for a time t_h after the latch falling edge, in order to be acquired. After t_h , the output ignores the input status until the latch is again strobed. A minimum latch pulse width $t_{pw(E)}$ is required for the strob operation, and the output transitions occur after a time $t_{pd(E)}$. The LE input is omitted for clarity.

ABSOLUTE MAXIMUM RATINGS

Postive supply voltage Negative supply voltage	6V -6V	Differential latch voltage Power dissipation	3.5V 590mW
Output current	30mA	Storage temperature range	-55° C to +150° C
Input voltage	±3V	Operating junction temperature	<175° C/W
Differential input voltage	3.5V	Lead temperature (soldering 60 sec)	300° C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

The characteristics apply over the following ambient temperature ranges.

SP9687AB -55°C to +125°C and SP9687 -30°C to +85°C. See Note 1. Supply voltage V_{CC} = +5V ± 0.25V V_{EE} = -5.2V ± 0.25V

Load resistance 50 and $V_T = -2.0V$ (see Fig. 2).

		Va	lue				
Characteristic	SPS	687	SP96	87AB	Units	Conditions	
	Min.	Min. Max.		Max.			
Input offset voltage	-5	+5	-5	+5	m۷	Rs < 100Ω 25°C	
	-7	+7	-8	+8	m۷	Rs< 100Ω	
Input bias current		20		20	μΑ	25° C	
		30		40	μΑ		
Input offset current		5		5	μΑ	25° C	
		8		12	μΑ		
Input resistance	60		60		kΩ	25° C	
Input capacitance		3		3	pF	25° C	
Supply current IEE		68		68	mA	Note 2 25° C	
	1	75		75	mA		
Supply current Icc		46		46	mA	Note 2 25° C	
	İ	50		50	mA		
Common mode range	-2.5	+2.5	-2.5	+2.5	V		
Output logic levels							
Output high	-0.96	-0.81	-0.96	-0.81	V	25° C	
	-1.045	-0.875	-1.060	-0.89	l v	T _{amb} = Min.	
	-0.89	-0.70	-0.88	-0.69	V	T _{amb} = Max.	
Output low	-1.85	-1.65	-1.85	-1.65	V	25° C	
	-1.89	-1.65	-1.90	-1.65	l V	T _{amb} = Min.	
•	-1.83	-1.575	-1.82	-1.55	V	T _{amb} = Max.	
Min. latch set up time *		1		1	ns	Notes 3,4 25° C	
•		2	i	2.5	ns	_	
Input to output delay *		3		3	ns	Note 3 (Q and Q) 25°C	
		4	ł	4.5	ns	_	
Latch to output delay *		3		3	ns	Notes 3,4 (Q and Q) 25°C	
		4.5		5	ns		
Minimum latch pulse width *		3		3	ns	25° C	
Minimum hold time *		1	İ	1	ns	25° C	

Guaranteed but not tested.

NOTES

Thermal characteristics **DG16**

 $\theta_{JA} = 107^{\circ} \text{ C/W}$ $\theta_{\text{JC}} = 31^{\circ} \text{ C/W}$ $\theta_{\rm JA}=147^{\circ}~{\rm C/W}$ LC20 $\theta_{\text{JC}} = 25^{\circ} \text{ C/W}$

74

^{1.} If the SP9687AB is to be operated with an ambient temperature in excess of 100°C it must be provided with an external heat sink or forced air cooling to ensure that the junction temperature does not exceed 175°C

Refers to entire package. Other data in this table applies to each half.
 +100mV pulse with -100mV overdrive see Figs. 6 to 8.

^{4.} Switching measurements involving the latch are particularly difficult to perform and cannot be tested in production. Circuit analysis shows that at least 95% of devices will meet these specifications.




Fig.3 Timing diagram

PERFORMANCE CURVES

Unless otherwise specified, standard conditions for all curves are $T_{amb} = 25$ °C, $V_{CC} = 5.0V$, $V_{EE} = -5.2V$




Fig.4 Open loop gain as a function of frequency




Fig.5 Propagation delay, latch to output as a function of overdrive




Fig.6 Propagation delay, input to output as a function of overdrive




Fig.8 Set-up time as a function of input overdrive




Fig.10 Propagation delay, latch to output as a function of temperature




Fig.7 Set-up time as a function of temperature




Fig.9 Propagation delay, input to output as a function of temperature




Fig.11 Output rise and fall times as a function of temperature




Fig.12 Input bias currents as a function of temperature




Fig.14 Response to various input signals levels




Fig.13 Output levels as a function of temperature



SP9754

HIGH SPEED FOUR BIT EXPANDABLE A TO D CONVERTER

The SP9754 is a fast 4 bit A-D converter, expandable up to 8 bits without additional encoding circuitry.

It can convert at sample rates from DC to 110 MHz, with analog inputs up to Nyquist frequencies. All output levels are ECL compatible

The latch function to the device provides on-chip sampling which allows the converter to operate without an external sample and hold. Data is clocked through the device in master/slave fashion, ensuring that all outputs are synchronous.

The SP9754 operates from a +5V, -7V supply.

FEATURES

- Operating Temperature Range -30°C to +85°C
- No External Components For 4-Bit Conversion
- 110MHz Conversion Rate
- On-Chip Encoding For Expansion to 8 Bits
- No External Sample and Hold Needed
- On-Chip Resistor Reference Divider
- Bit Size 10-100mV
- ECL Compatible
- Over 100MHz Full Power Bandwidth
- 10ps Aperture Uncertainty Time
- 8-Bit Accuracy (When Expanded)




Fig.2 Functional diagram




Fig.1 Pin connections (top view)

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	+5.5V
Negative supply voltage	-7.5V
Storage temperature range	-55° C to +150° C
Junction operating temperature	<175° C
Lead temperature (soldering 60 sec)	300° C

ORDERING INFORMATION

SP9754DC (Commercial - side brazed ceramic package) SP9754BB DC (Plessey High Reliability Specification)




Fig.3 8-bit all-parallel system

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{AMB} = 25^{\circ}C$ $V_{CC} = +5V \pm 0.25V$ $V_{EE} = -7V \pm 0.25V$ $R_{L} = 100 \text{ ohms to } -2V$

Characteristic	Complete		Value		11	0	
Characteristic	Symbol	Min.	n. Typ. Max.		Units	Conditions	
Analog input current	lв		30	100	μΑ	VIN = 0V	
Analog input capacitance	Cin		10		pF		
Common mode range	Vсм	-2		+2	V		
Maximum input slew rate	1		1000	1	V/µsec		
Latch input capacitance	Cin		2		pF		
Positive supply current	Icc		55	70	mA	05:44	
Negative supply current	lee		85	100	mA	See Fig.11	
Reference resistor chain			25		Ω	total	
Reference bit size	l	10		100	mV		
Comparator offset voltage	Vos	-5		+5	mV		
Total power dissipation	Poiss	1	950	1160	mW	All outputs loaded	
Input & output logic levels							
Logic high	Vон	-0.930		-0.720	V	for 100 ohm load	
Logic low	Vol	-1.90		-1.620	V	to -2V	
Min. latch set-up time	ts	İ	1.5	2	nsec	10mV overdrive	
Latch to output propagation delay:							
Latch enable to output high	tpd + (E)		6	8	nsec		
Latch enable to output low	tpd - (E)		5	8	nsec		
Carry input to MSB delay	tpd (C)		3	5	nsec		
Max. sample rate	Fc max.	100	110		MHz		
Aperture uncertainty time	ta		10		psec		

Thermal characteristics

 $\theta_{JA} = 85^{\circ} \text{ C/W}$ $\theta_{\rm JC} = 16^{\circ} \, \text{C/W}$




Fig.4 Subranging or parallel-series-parallel system

PERFORMANCE CURVES




Fig.5 Latch to output propagation delay as a function of temperature




Fig.7 Set-up time as a function of temperature




Fig.9 Output logic levels as a function of temperature




Fig.11 Supply current as a function of temperature




Fig.6 Output rise/fall times as a function of temperature




Fig.8 Set-up time as a function of overdrive




Fig.10 Carry input to MSB output delay as a function of temperature




Fig.12 Analog input current as a function of temperature




Fig.13 Network resistance as a function of temperature




Fig.14 MSB output edge speeds as a function of temperature




Fig.15 High frequency test circuit NOTE At latch frequencies below 60MHz the SP9210 can be ommitted.




Fig.16 Timing diagram

OPERATING NOTES

1. Carry output (pin 15) is high when the analog input exceeds the top reference voltage (pin 17).

Then the carry gate outputs (pins 10 to 13) go low regardless of carry input (pin 4). When the analog input is between VREF and VREF2 and the carry output is low, the carry gate output will be high if the carry input is also high. Similarly if the carry input is low then the carry gate outputs will be low.

- 2. When used in an ambient temperature in excess of 75°C the SP9754 must be provided with an external electrically isolated heatsink or forced air cooling. This will ensure that the junction temperature does not exceed 175°C.
- 3. At operating clock frequencies above 60MHz clock edges should have rise and fall no faster than 4nsec.

Semiconductors
Preliminary Information is issued to advise Customers

Preliminary Information is issued to advise Customers of potential new products which are designated 'Experimental' but are, nevertheless, serious development projects and is supplied without liability for errors or omissions. Details given may change without notice and no undertaking is given or implied as to current or future availability.

Customer's incorporating 'Experimental' product in their equipment designs do so at their own risk. Please consult your local Plessey Semiconductors sales outlet for details of the current status.

SP9756-6 EXP 6-BIT HIGH SPEED ADC

The Plessey SP9756-6 is a 6-bit flash ECL analog-to-digital converter. It incorporates 64 individual comparators, a clock driver circuit reference chain and a D-type output latch. This flash ADC is capable of sampling in excess of 100MHz, with a wide analog bandwidth and good dynamic performance.

A variety of features have been included within the device to benefit both flexibility and simplicity of system design.

FEATURES

- Monotonic over the Full Frequency Range
- 110MHz Conversion Rate (130MHz Typ)
- Full Power Bandwidth 250MHz (To -3dB) at 1V Input
- 50MHz Bandwidth to High Accuracy
- Operates on a Single -5.2V Supply
- Internal ECL 6-Bit Latched Output (7ns Minimum Valid Data at 100MHz)
- No External Latch Required
- On-Chip Band-Gap Reference for Good Temperature Stability
- No External Clock Buffer Needed (Provided Internally)
- No External Sample and Hold Needed
- On-Chip Reference Chain
- Sense Outputs for Precision Reference Voltage Setting





Fig.1 Pin connections (top view)

- Mode Input to Program Over-Range Condition
- Low Propagation Delay (3ns Typ.)



SP9756-6 EXP

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ} C$, $V_{EE} = -5.2V \pm 0.25V$

Ch ava ata viatia	Pin		Value		11-14	Conditions	
Characteristic	PIN	Min.	Тур.	Max.	Unit	Conditions	
Supply current, IEE			-220	- 270	mA	Excludes ECL O/P & ref. currents	
Supply voltage, VEE	2	- 4.5		- 5.5) v		
Dynamic range				2	V	Degrades below -30° C	
				1	V	-31° C to -55° C	
Analog input					}		
capacitance			20		pF		
Analog input							
current				0.8	mA		
Minimum reference]	1	
bit size			8		m∨	[
Power dissipation			1.4	1.8	w	Outputs loaded	
Differential linearity	'					·	
at 7kHz input				±½	LSB	1V p-p input, 100MHz clock,	
at 50MHz input				±¾	LSB	measured using histogram test.	
Integral linearity						See Figs. 5 to 8 and reference 1	
at 7kHz input	i	ļ	,	±½	LSB	measurement techniques.	
at 50MHz input				±½	LSB) model of the recommendation	
Aperture jitter	: 		25	ļ	ps		
Full power 3dB bandwidth	'	ĺ	250		MHz		
S/N ratio (RMS) at			·		ł		
50MHz analog,		1		ł			
101MHz sample rate		32			dΒ		
Data out A₀ to A₅	20-21,	l		j	ļ		
	23-26			ļ			
O/P VHIGH			-0.9		V		
O/P VLOW			-1.8		V		
RChain	3,12		25		Ω		
V _{mode} High	13	-50		+100	mV	All zero's over-range	
V _{mode} Low	13	-VEE		-0.500	V	All one's over-range	
Sample rate	10	110	130		MHz	No missing codes	
T data		7			ns		
tprop			3		ns		
t ₁				1.5	ns		
tsto		1	1.2		ns		

ABSOLUTE MAXIMUM RATINGS

Clock & Mode input	0V to -3.5V
Supply voltage	-7V
Maximum junction temperature	e 175° C
Storage temperature range	-55°C to +150°C
Thermal characteristics	
$oldsymbol{ heta}$ ja	40 deg C/W (typ)
$oldsymbol{ heta}$ JC	15 deg C/W (typ)
Tamb	-40°C to +70°C (still air)
Tamb	-55°C to +125°C
(in 500LF	PM of air across package)

OPERATING NOTES

Analog Input

The input voltage range is 0.0V to -2.0V. Optimum performance is achieved with an input of 1V p-p i.e. DC offset to -0.5V for symmetrical limiting.

The input capacitance is of the order of 20pF therefore the source impedance should be low. The device is specified using an input drive from a 50Ω generator into a 50Ω termination resistor, i.e. 25Ω looking out of the device. The 25Ω should be considered as a maximum source impedance.

Reference Voltage

For optimum performance REF +VE (pin 12) should be connected to 0V (analog GND) and REF -VE (pin 4) to a -1V supply. This supply should be decoupled with a good quality, high frequency capacitor to the analog GND. The maximum REF voltage difference is -2V for an undistorted output, although the analog bandwidth of the ADC may be adversely affected above 1V p-p reference voltage. The minimum recommended REF voltage difference is 0.5V, below this the linearity of the device will be adversely affected.

An input signal above VREF +VE will give an 'all ones' output provided that pin 13 is connected to -2V (see mode input).

Sense pins (SENS +VE, pin 11 and SENS -VE, pin 5) are available on both REF +VE and REF -VE. These allow Kelvin applied voltages to be used for precision setting of the reference chain.

The reference chain can be used dynamically for applications using AGC. When doing so a low impedance drive should be used.

Clock Input

As the SP9756 features an internal differential clock driver, a single ended ECL clock drive signal is suitable. The outputs of this drive are available on pins 8 and 9 (not ECL levels).

The aperture uncertainty of the device is in the order of 25ps, so the clock signal should have low edge jitter to be compatible.

Clock Timing

The first sample of the analog input is taken approximately 1.2ns after the rising edge of the clock. The input comparators then latch, holding their state until the falling edge.

When the SP9756 receives the first falling edge the device commences decoding and the input comparators are released. The binary data becomes available at the outputs 3.5ns after the second rising edge of the clock.

The SP9756 incorporates an output D-type latch. The data out from this latch is valid for over 70 % of the clock cycle, at 100MHz. This greatly simplifies data acquisition of the binary information, as timing is not so critical as with many ADCs.

Mode Input

The MODE input (pin 13) selects the output code when $V_{\rm IN}$ is higher than REF +VE. For normal operation this pin should be connected to -2V. The SP9756 will then give an all

ones output for any input greater than REF +VE. If the mode input is tied to GND the device will give all zeros when the input is higher than REF +VE.

CIRCUIT BOARD LAYOUT

As with most PCB layouts for analog-to-digital conversion, the best performance from the SP9756 can be achieved by separating the ground plane into two sections, analog GND, and digital GND. This aids the device performance by reducing the amount of digital switching noise fed back into the analog section of the converter.

The digital noise is produced mainly by the ECL binary outputs, which ideally should be terminated through a 100 Ω load to a -2V supply.

The device supplies are also a source of digital feedback, as they can be modulated by the digital output current. Therefore it is wise to decouple the SP9756 close to the device supply pins with good quality high frequency capacitors. It is also advisable to direct the current returned from the output load towards pin 22 and away from other digital grounds. One way of achieving this is by creating a second digital ground plane which should connect to the main digital ground at pin 22 of the device, the ground connection between the ADC and the device aquiring the data is then made to this second digital ground plane.

The following should be referred to the digital GND: VEE, REF decouple (pin 20), -2V supply for output termination, clock termination, device GND pins 1, 15 and 22.

The following should be referred to the analog GND: Ref +VE, REF -VE, input termination or buffer.

MEASUREMENT TECHNIQUES

Reference 1

Refer to: Dynamic Performance of A to D Converters, Hewlett Packard Product Note 5180A-Z.




Fig.3 Timing diagram




Fig.4 Test and applications circuit

TYPICAL LINEARITY DATA




Fig.5 Histogram (state occupancy test)




Fig.7 End point integral linearity




Fig.6 Differential linearity in LSB




Fig.8 End point integral linearity (near Nyquist input frequency)



ADVANCE INFORMATION

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

SP9768

8-BIT HIGH SPEED MULTIPLYING D-A CONVERTER

The SP9768 is an ECL 10K compatible 8-bit DAC. The 5nsec settling time allows a 150 megasample per second conversion time. An inherently low glitch design is used and the complementary current outputs are suitable for direct transmission line drive. The SP9768 design includes a high performance voltage reference and reference amplifier.

Both current and voltage multiplying modes are available.

FEATURES

- 5ns Settling Time 1 LSB Typically
- 8 Bits ±1/2 LSB Integral and Differential Linearity
- Current Output
- Operating Temperature Range -30°C to +85°C
- ECL 10K Standard Inputs
- Complementary Outputs, 20mA Full Scale
- Reference Temperature Coefficient Typically 40ppm/°C

ORDERING INFORMATION

SP9768DC (Commercial - side brazed ceramic package) SP9768BB DC (Plessey High Reliability Specification) SP9768LC (Under development) (LCC)

APPLICATIONS

- Data Conversion
- Video Graphic Displays
- Instrumentation
- Waveform Generators
- High Speed Modems
- ADC Evaluation

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage Negative supply voltage	+5.5V -5.7V
Digital input voltage	0 to -4.5V
Minimum Rset (from 0V) Maximum Rset	175Ω 2.5kΩ
Output reference supply (VL)	0 to +3V
Reference input Storage temperature range	±2V -55° C to +150° C
Operating junction temperature Lead temperature (soldering 60 sec)	<175° C <175° C 300° C




Fig.1 Pin connections - top view




Fig.2 SP9768 block diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): $T_{amb} = 25^{\circ} C$; $V_{CC} = +5.00V \pm 5$ %; $V_{EE} = -5.2V \pm 5$ %; $R_{SET} = 240\Omega$; Input voltage: High = -0.81V, Low = -1.85V

		Value			
Characteristic	Min.	Тур.	Max.	Unit	Conditions
Supply current Icc	7.0	12.0	20.0	mA	All inputs at
Supply current lee	55.0	66.0	30.0	mA	} -1.8V
Logic inputs:					
Vін	-0.96	i	-0.81	V	Standard ECL
VIL	-1.85		-1.65	V	∫ 10K compatible
lin(H)		115	200	μA	All inputs HI
Reference voltage VREF	-1.250	-1.280	-1.300	V	
Reference voltage temp. coeff.	1	40	80	ppm/°C	-30°C to +85°C
Output current - full scale	2	1	30	mA	Rset 175 - 250Ω
Output current - full scale	20.2	21.3	22.4	mA	$R_{SET} = 240\Omega$
Output compliance	-1.0		+1.0	V	Tamb = 25°C See
	-0.7	i i	+1.0	v	Tamb =85°C Note 4
Bit size (LSB)	78.9	83.2	87.5	μΑ	Current output
Resolution	8			Bits	
	0.391			%	
Integral non-linearity			0.5	LSB	
Differential non-linearity		1	0.5	LSB	
Output dynamic parameters (see Note 1)		1			
Rise time		1.2	2.0	ns	10 to 90%
Settling time - full scale		5	10	ns	To 1 LSB
Glitch energy	-	90	150	psV	Mid-point
Glitch duration	-		4	ns	fransition
Noise output		-90	-83	dBm	See Note 2
Multiplying mode - voltage (see Fig.5) (See Note 1)					
Multiplying input voltage range	-2		0	\ \v \	
Reference input resistance		10		kΩ	
Multiplying input bandwidth		200		kHz	-3dB see Note 3
Transfer function non-linearity	1	0.2	1.0	%FS	DC

Chamatadalla		Value		Unit	Conditions
Characteristic	Min.	Тур.	Max.	Unit	Conditions
Multiplying mode - current (see Fig.6) (See Note 1)					1
Multiplying input current range	0.5		8.0 m	mA	
Set current input resistance	j	400	İ	Ohms	
Multiplying input bandwidth	į	20	ĺ	MHz	-30dB
Transfer function non-linearity	- 1	1.0	3.0	%FS	DC

NOTES

- Dynamic parameters guaranteed but not 100% tested.
- 2. Noise in any 10kHz band in the range 0.1 to 500MHz, for any digital input.
- 3. Voltage-mode multiplying bandwidth is limited by the reference compensation capacitor on the loop amplifier output (pin 23). For the minimum recommended value of 3.9nF, the -3dB point is typically 200kHz. However, the loop amplifier output slew rate is asymmetrical at high frequencies; the maximum frequency at which no significant distortion is introduced is typically 35kHz.
- 4. The output positive compliance can be increased beyond +1.0V at the expense of linearity. See Fig.4 for circuit configuration.
- 5. Analog and digital grounds should be connected together at the device pins (pin 11 and pin 12).

Thermal characteristics

 $\theta_{JA} = 85^{\circ} \text{ C/W}$ $\theta_{JC} = 16^{\circ} \text{ C/W}$

OPERATION

The pinout of the device is shown in Fig.1. External components are the current setting resistor and decoupling capacitors.

The DAC has current outputs, with a nominal full-scale of 20mA, corresponding with a 1 volt drop across a 50Ω load.

The actual output current is determined by the on-chip reference voltage and an off-chip current setting resistor. Output current, $Iou\tau$, is given by

$$I_{OUT} = 4 \times \frac{V_{REF}}{R_{SET}}$$
at full scale

A complementary lour is also provided. If single output operation only is employed it must be ensured that the complementary output is terminated in an identical manner to the used output. The setting resistor, R_{SET} , is typically 240 Ω , giving a full-scale output current of 21mA, and should have a temperature coefficient similar to that of the output load resistor.

The reference voltage source is nominally -1.280 volts and is of a modified bandgap type. Samples show average




Fig.3 Conventional D/A operation using on-chip reference

temperature coefficients of $50 ppm/^{\circ} C$ over the range $-55^{\circ} C$ to $+125^{\circ} C$. This precision voltage reference can be used as an independent part.

The reference supply is internally compensated; however, to reduce the possibility of instability or noise generation, pin 21 should be decoupled as shown in Fig.4. The current loop technique has been used with a high performance loop amplifier. The current is set by an external resistor as described above. Stabilisation of the loop amplifier is achieved by a single capacitor from pin 23 to ground. Minimum value is 3900pF, although a 10nF chip ceramic is recommended.

Fig.3 shows a suggested circuit for a conventional D to A using the on-chip voltage reference.

RECOMMENDATION

For low output noise it is best to use a chip capacitor on pin 23 to the 0V (GND) plane. The use of split analog and digital ground planes for this device is not recommended. Eurocard construction is not recommended. Ringing or time skew on digital inputs should be avoided.




Fig.4 Voltage output referred to a positive voltage




Fig.5 Multiplying mode operation (voltage mode)




Fig.6 Multiplying mode operation (current mode)

OPERATING NOTES

Output Compliance

Fig.4 shows the method of using the SP9768 with a load resistor not referred to ground, allowing a larger output swing than the conventional connection of Fig.3. Connecting pin 12 and the current setting resistor Rse⊤ to the load reference supply ensures that the scale factor of the output is independent of the load reference.

As pointed out in Note 4 of the Electrical Characteristics, extending the compliance beyond +1V may cause sight degradation of linearity.

Multiplying Mode

Multiplying operation of the DAC is available in two modes: either a voltage applied in place of the internal reference, or a current supplied via the current set pin.

Voltage A circuit for using the DAC in voltage multiplying mode is shown in Fig.5. The transfer function is

approximately: Iout (Full Scale) = $4 \times V_{IN}/R_{SET}$. While this mode offers the best linearity of operation, the frequency response limitations outlined in Note 3 mean that the maximum useable bandwidth is limited to approximately 35kHz.

Current A circuit for using the DAC in current multiplying mode is shown in Fig.6. The transfer function is approximately: lour (Full Scale) = 4 x Ins. In this mode the current setting loop amplifier is not used, and any possibility of interference can be averted by turning off the amplifier by connecting Vcc to 0V as shown.

The operational bandwidth of the current input to -3dB is at least 20MHz.

A 1V output is obtained into 50 ohm when a current of approximately 5.5mA is fed into pin 17/18 and the input code is selected for full output current.



ADVANCE INFORMATION

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

SP9770B & C

10-BIT HIGH SPEED MULTIPLYING D-A CONVERTER

The SP9770 is an ECL 10K compatible 10-bit DAC. The 12nsec settling time allows a 75 megasample per second conversion time. An inherently low glitch design is used and the complementary current outputs are suitable for direct transmission line drive. The SP9770 design includes a high performance voltage reference and reference amplifier.

FEATURES

- Operating Temperature Range -30°C to +85°C
- 12ns Settling Time 1 LSB Typically
- SP9770B 10 Bits ±½ LSB Integral and ±½ LSB Differential Linearity
- **SP9770C** 10 Bits ±½ LSB Integral and ±1 LSB Differential Linearity
- Current Output
- ECL 10K Standard Inputs
- Complementary Outputs, 20mA Full Scale
- Reference Temperature Coefficient Typically 40ppm/°C

ORDERING INFORMATION

SP9770B DC (Commercial - side brazed ceramic package) SP9770C DC (Commercial - side brazed ceramic package) SP9770BB DC (Plessey High Reliability Specification)




Fig.1 Pin connections - top view

APPLICATIONS

- Data Conversion
- Video Graphic Displays
- Instrumentation
- Waveform Generators
- High Speed Modems




Fig.2 SP9770 block diagram

SP9770B,C

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	+5.5V	Output reference supply (VL) Reference input	0 to +3V
Negative supply voltage	-5.7V		±2V
Digital input voltage	0 to -4.5V	Storage temperature range	-55°C to +150°C
Minimum Rseт (from 0V)	175Ω	Junction operating temperature Lead temperature (soldering 60 sec)	<175° C
Maximum Rseт	2.5kΩ		300° C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = 25^{\circ} C$; $V_{CC} = +5.00V \pm 5\%$; $V_{EE} = -5.2V \pm 5\%$; $R_{SET} = 240\Omega$; Input voltage: High = -0.81V, Low = -1.85V

Characteristic		Value		Unit	Conditions	
Characteristic	Min.	Тур.	Max.	Unit	Conditions	
Supply current Icc	7.0	12.0	17.0	mA	All inputs at	
Supply current lee	45.0	56.0	70.0	mA	-1.8V	
Logic inputs:			1			
Vін	-0.96		-0.81	٧	Standard ECL	
VIL	-1.85		-1.65	٧	10K compatible	
lin(HI)		115	200	μΑ	All inputs HI	
Reference voltage VREF	-1.250	-1.280	-1.300	ν.		
Reference voltage temp. coeff.		40	80	ppm/°(C-30°C to +85°C	
Output current - full scale	2		30	mA	Rset 175 - 250Ω	
Output current - full scale	20.2	21.3	22.4	mA	$R_{SET} = 240\Omega$	
Output compliance	-1.0		+1.0	l v	T _{amb} = 25° C See	
	-0.7		+1.0	V	T _{amb} =85° C Note 4	
Bit size (LSB)	19.7	20.8	21.9	μA	Current output	
Resolution	10		İ	Bits		
	0.098			%		
Integral non-linearity	1		0.5	LSB		
Differential non-linearity	ļ		0.5	LSB	SP9770B	
•			1.0	LSB	SP9770C	
Output dynamic parameters (see Note 1)	j			ļ		
Rise time		2.0	3.0	ns	10 to 90 %	
Settling time - full scale	j	12	20	ns	To 1 LSB	
Glitch energy		90	150	psV	Mid-point	
Glitch duration			4	ns	transition	
Noise output		-90	-83	dBm	See Note 2	
Multiplying mode - voltage (see Fig.5)	-			ļ		
Multiplying input voltage range	-2		0	V		
Reference input resistance	1	10		kΩ		
Multiplying input bandwidth	1	200		kHz	-3dB see Note 3	
Transfer function non-linearity		0.2	1.0	%FS	DC	

NOTES

1. Dynamic parameters guaranteed but not 100% tested.

2. Noise in any 10kHz band in the range 0.1 to 500MHz, for any digital input.

Thermal characteristics $\theta_{\rm JA} = 65^{\circ} \, {\rm C/W}$ $\theta_{\rm JC} = 15^{\circ} \, {\rm C/W}$

^{3.} Voltage-mode multiplying bandwidth is limited by the reference compensation capacitor on the loop amplifier output (pin 23). For the minimum recommended value of 3.9nF, the -3dB point is typically 200kHz. However, the loop amplifier output slew rate is asymmetrical at high frequencies; the maximum frequency at which no significant distortion is introduced is typically 35kHz.

^{4.} The output positive compliance can be increased beyond +1.0V at the expense of linearity. See Fig.4 for circuit configuration.

OPERATION

The pinout of the device is shown in Fig.1. External components are the current setting resistor and decoupling capacitors.

The DAC has current outputs, with a nominal full-scale of 20mA, corresponding with a 1 volt drop across a 50Ω load.

The actual output current is determined by the on-chip reference voltage and an off-chip current setting resistor. Output current, lout, is given by

$$I_{OUT} = 4 \times \frac{V_{REF}}{R_{SET}}$$
at full scale

A complementary I_{OUT} is also provided. If single output operation only is employed it must be ensured that the complementary output is terminated in an identical manner to the used output. The setting resistor, Rset, is typically 240 Ω , giving a full-scale output current of 21mA, and should have a temperature coefficient similar to that of the output load resistor.

The reference voltage source is nominally -1.280 volts and is of a modified bandgap type. Samples show average

Fig.3 Conventional D/A operation using on-chip reference

temperature coefficients of 50ppm/° C over the range -55° C to +125° C. This precision voltage reference can be used as an independent part.

The reference supply is internally compensated; however, to reduce the possibility of instability or noise generation, pin 21 should be decoupled as shown in Fig.4. The current loop technique has been used with a high performance loop amplifier. The current is set by an external resistor as described above. Stabilisation of the loop amplifier is achieved by a single capacitor from pin 23 to ground. Minimum value is 3900pF, although a 10nF chip ceramic is recommended.

Fig.3 shows a suggested circuit for a conventional D to A using the on-chip voltage reference.

RECOMMENDATIONS

For low output noise it is best to use a chip capacitor on pin 23 to the 0V (GND) plane. The use of split analog and digital ground planes for this device is not recommended.

For low glitch output it is essential that the input time skew and ringing is minimised. The Plessey SP9210 is a suitable high speed latch for this purpose.

Eurocard construction is not recommended.




Fig.4 Voltage output referred to a positive voltage for outputs biased above ground

,

SP9770B,C

OPERATING NOTES

Output Compliance

Fig.4 shows the method of using the SP9770 with a load resistor not referred to ground, allowing a larger output swing than the conventional connection of Fig.3. Connecting pins 17 and 20, and the current setting resistor $R_{\rm SET}$ to the load reference supply ensures that the scale factor of the output is independent of the load reference.

As pointed out in Note 4 of the Electrical Characteristics, extending the compliance beyond +1V may cause slight degradation of linearity.

Voltage multiplying. A circuit for using the DAC in voltage multiplying mode is shown in Fig.5. The transfer function is approximately: lour (Full Scale) = $4 \times V_{IV}/Rssr$. While this mode offers the best linearity of operation, the frequency response limitations outlined in Note 3 mean that the maximum useable bandwidth is limited to approximately 35kHz.




Fig.5 Multiplying mode operation (voltage mode)



SP705B

TTL CRYSTAL CONTROLLED INTEGRATED CIRCUIT OSCILLATOR

The SP705B is a square wave oscillator circuit designed to operate in conjunction with an AT cut quartz crystal of effective series resistance less than 300 ohms. Four TTL outputs are provided, related in frequency to the crystal frequency f as follows: f/2, f/4, $\overline{f/2}$ and $\overline{f/4}$. The SP705B is therefore ideally suited to either single or multi-phase TTL clock applications.

FEATURES

- Operating Frequency up to 10MHz
- f/2 and f/4 Outputs
- 4 TTL Level Outputs
- Operates from +5V TTL Supply




Fig.1 Pin connections

ORDERING INFORMATION

SP705DG (Commercial - Ceramic Package) **SP705BB DG** (Plessey High Reliability Specification)




Fig.2 SP705B block diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $V_{CC} = +5V$

Characteristic	Symbol	Value		Units	Conditions
Cital acteristic	Syllibol	Min.	Max.	Units	Conditions
High state output voltage	Vон	2.6	i i	v	Vcc = 4.75V
	1	}	ì		Iон = 0.2mA
Low state output voltage	VoL	İ	0.4	V	Vcc = 5.25V
	}	1	j		IoL = 8mA
Supply current	lcc		35	mA	Vcc = 5V
'Output rise time (10 % to 90 %)	te	1	20	ns	Vcc = 5V
Output fall time (90 % to 10 %)	tr	1	20	ns	Vcc = 5V
Operating frequency (f)	j	ĺ	10	MHz	
Operating temperature range		0	70	°C	

Thermal characteristics

 $\theta_{JA} = 125^{\circ} \text{ C/W}$ $\theta_{JC} = 40^{\circ} \text{ C/W}$

ABSOLUTE MAXIMUM RATINGS

Power supply voltage | Vcc - GND | 7V Output current -16mA Storage temperature range -55° C to +150° C Junction operating temperature <175° C

CIRCUIT DESCRIPTION

The crystal maintaining circuit consists of an emittercoupled oscillator, with the emitter resistors replaced by constant-current generators. The crystal is connected, usually in series with a 20pF capacitor, between pins 5 and 6. The 20pF capacitor can be replaced with a mechanical trimmer to allow small changes in frequency to be made, as shown in Fig.3.

The circuit is designed to provide low crystal drive levelstypically, less than 0.15mW at 5MHz. This is well within crystal manufacturers' limit of 0.5mW.

The compensation point, pin 4 is made available so that the compensation capacitance can be increased if necessary. However the 14pF capacitor included on the chip is usually sufficient to prevent spurious oscillation at high frequencies.




Fig.3 Circuit diagram of SP705B oscillator








Fig.4 Deviation from nominal crystal frequency


Package Outlines














Ordering information

Plessey Semiconductor integrated circuits are allocated type numbers which take the following general form

WW XXXX Y/ZZ

where **WW** is a two-letter code identifying the product group and/or technology, **XXXX** is a three or four numeral code uniquely specifying the particular device, **Y** is a single letter which denotes the precise electrical or thermal specification for certain devices and **ZZ** is a two-letter code defining the package style. Digits **WW**, **XXXX** and **Y** must always be used when ordering; digits **ZZ** need only be used where a device is offered in more than one package style. For example, the **SP9131** is offered in **DG** (Ceramic dual-in-line) and **LC** (Leadless chip carrier) packages so the full ordering number for this device in ceramic DIL would be **SP9131/DG** and **SP9131/LC** for the leadless chip carrier version.

The Pro-Electron standard is used for package codes wherever possible. The two letters of this code have the following meanings:

FIRST LETTER (indicates general shape)

- A Pin-Grid Array
- **C** Cylindrical
- D Dual-in-Line (DIL)
- F Flat Pack (leads on two sides)
- G Flat Pack (leads on four sides)
- Q Quad-in-Line
- M Miniature (for Small Outline)
- L Leadless Chip Carrier

Not yet designated by Pro-Electron

H Leaded Chip Carrier

SECOND LETTER (indicates material)

- C Metal-Ceramic (Metal Sealed)
- G Glass-Ceramic (Glass Sealed)
- M Metal
- P Plastic
- **E** Epoxy

Please Note:

Leadless Chip Carriers

- LC Metal-Ceramic 3 Layer (Metal Sealed)
- **LG** Glass-Sealed Ceramic
- **LE** Epoxy-Sealed 1 Layer
- LP Plastic

Note: The above information refers generally to Plessey Semiconductors integrated circuit products and does not necessarily apply to all the devices contained in this handbook.

Plessey Semiconductors World Wide

Sales offices

BELGIUM, NETHERLANDS, LUXEMBOURG

FRANCE

NORTH AMERICA

Plessey Semiconductors, Avenue de Tervuren 149, Box 2, Brussels 1150, Belgium.

Tel: 02 733 9730 Tx: 22100 Plessey Semiconductors, Z.A de Courtaboeuf, Rue du Quebec, B.P. No. 142, 91944 - Les Ulis Cedex.

Tel: (6) 446-23-45 Tx: 692858F ITALY

Plessey Trading SpA, Corso Garibaldi 70, 20121 Milan. Tel: 6596081 Tx: 331347

Plessey Solid State, 3 Whatney, Irvine, California 92718, USA. Tel: 714 951 5212 Twx: 701464 See separate North American listings

UNITED KINGDOM Plessey Semiconductors Ltd., Cheney Manor, Swindon, Wiltshire SN2 2QW. Tel: (0793) 36251

Tx: 449637

WEST GERMANY, AUSTRIA, SWITZERLAND

Plessey GmbH, Altheimer Eck 10, 8000 Munchen 2, West Germany. Tel: 089 23 62-0 Tx: 0522197

Agents

Electroimpex SA. Guatemala 5991. (1425) Buenos Aires. Tel: 771-3773/722-9573 ARGENTINA

AUSTRALIA Plessey Australia Pty Ltd., P.O.Box 2, Villawood, New South Wales 2163. Tel: Sydney 72 0133

Tx: 120384

EASTERN EUROPE Plessey plc., Vicarage Lane, Ilford, Essex, England. Tel: 01 478 3040 Tx: 23166

GREECE Plessey Company Ltd., Hadjigianni Mexi 2, Athens. Tel: 21 724 3000 Tx: 219251

Mammeas, Representations & Exportations, P.O.Box 181, Piraeus. Tel: 4172597 Tx: 213835 LHGR INDIA

Semiconductors Ltd., 809 Raheja Centre, Nariman Point, Bombay 400 021. Tel: 233999

Tx: 011-5414 CITO IN

Semiconductors Ltd., Unity Buildings, J.C. Road, Bangalore 560-001, Tel: 52072 & 578739 Semiconductors Ltd., 513, Ashoka Estate, 24, Barakhamba Road, Nf w Delhi — 110001.

Tel: 44879 Tx: 31 3369

Cornes & Company Ltd., Maruzen Building, 2 Chome Nihonbachi, Chuo-Ku, C.P.O.Box 158, JAPAN

Tokyo 100-91. Tel: 010 81 3 272 5771 Tx: 24874

Cornes & Company Ltd., 1-Chome Nishihonmachi, Nishi-Ku, Osaka 550. Tel: 532 1012 Tx: 525-4496 HONG KONG

YES Products Ltd., Block E, 15/F Golden Bear Industrial Centre, 66-82 Chaiwan Kok Street,

Tsuen Wan, N.T., Hong Kong. Tel: 0-444241-6 Tx: 36590

Young O Ind Co. Ltd., Yeoevido, P.O. Box 149, Seoul. Tel: 782 1707 Tx: K25701 **KOREA** NEW ZEALAND Plessey (NZ) Ltd., Te Pai Place, Henderson, Auckland 8. Tel: 8364189 Tx: NZ2851

SCANDINAVIA

Denmark Scansupply, Nannasqade 18-20, DK-2200 Copenhagen. Tel: 45 1 83 50 90 Tx: 19037 Finland Ov Ferrado AB, P.O.Box 54, Valimontie 1, SF-00380 Helsinki 38, Tel: 90 55 00 02 Tx: 122214

Skandinavisk Elektronikk A/S, Ostre Aker Vei 99, Oslo 5. Tel: 02 64 11 50 Tx: 71963 Norway Sweden Micronet AB, Odengatan 16, 114 24 Stockholm. Tel: 08/15 0230-31 Tx: 14725

Plessey Singapore Private Ltd., 400 Orchard Road, No. 21-07 Orchard Towers, Singapore 0923. SINGAPORE

Tel: 7325000 Tx: RS22013

SOUTH AFRICA Plessey South Africa Ltd., Forum Building, Struben Street, P.O.Box 2416, Pretoria 0001, Transvaal.

Tel: (012) 3234511 Tx: 320277

SPAIN JR Trading, Apartado de Correos 8432, Madrid 8. Tel: 248 12 18/248 38 82 Tx; 42701 TAIWAN

Artistex International Inc., Express Trade Building 3rd Floor, 56 Nanking Road East, Section 4

Taipei 105, (P.O.Box 59253, Taipei 105) Taiwan, Republic of China. Tel: 7526330

Tx: 27113 ARTISTEX Fax: (8862) 721 5446

THAILAND Plessey Thailand, Rama Mansion 47, Sukhumvit Soi 12, Bangkok 11. Tel: 2526621

Tx: CHAVALIT TH2747

TURKEY Turkelek Elektronic Co. Ltd., Hatay Sokak 8, Ankara. Tel: 90-41-25 21 09, 90-41-18 94 83 Tx: 42120

Turkelek Elektronic Co. Ltd., Kemeralti Caddesi, Tophane Ishani 406, Istanbul. Tel: 90-1-143 12 68,

90-1-143 40 46 Tx: 22036

Plessey M.M.E.R., Paris Caddesi 76/4, Kavaklidere, Ankara. Tel: 263820 Tx: 42061

Distributors

DAHMS Elektronik Ges. mbH, Wiener Str. 287, A-8051 Graz **AUSTRIA**

Tel: 0316/64030 Tx: 31099

Master Chips, 4 St. Lazarus Laan, 1030 Brussels. Tel: 02 219 58 62 Tx: 62500 BELGIUM

FRANCE Mateleco, 36 Rue Guy Moquet, 92240 Malakoff, Paris. Tel: 657 70 55

Mateleco Rhône-Alpes, 2 Rue Emile Zola, 38130 Echirolles. Tel: (76) 40 38 33 Tx: 980837 ICC, 78, Chemin Lanusse, Boîte postale n° 2147, 31200 Toulouse. Tel: (61) 25-14-10 Tx: 520897 F

ICC, Z.A. du Haut Vigneau, Rue de la Source, 33170 Gradignan. Tel: (56) 31-17-17 Tx: 541539 F ICC, 9 bis, rue du Bas Champflour, 63019 Clermont Ferrand. Tel: (73) 91-70-77 Tx: 990928 F ICC, Z.A. Artizanord II. Lot 600 - bâtiment 19. Traverse de l'Oasis, 13015 Marseille, Tel: (91)-03-12-12

Tx: 441313 F

Semiconductors Ltd., 809 Reheia Centre, Nariman Point, Bombay 400 021, Tel: 233999 INDIA

Tx: 011 5415 CITO IN

ITALY Melchioni, Via P. Colletta 39, 20135 Milan. Tel: 5794 Tx: 320321

Eurelettronica, Via Mascheroni 19, 20145 Milan. Tel: 498 18 51 Tx: 332102

Eurelettronica, Via Bertoloni 27, Rome. Tel: 875394 Tx: 610358

NETHERLANDS NEW ZEALAND

Heynen B.V., Postbus 10, 6590 AA Gennep. Tel: 08851-11956 Tx: 37282 Professional Electronics Ltd., P.O.Box 31-143, Auckland. Tel: 493 029 Tx: 21084

Aumann & Co. AG, Forrlibuckstrasse 150, CH-8037 Zurich. Tel: 01/443300 Tx: 822966 **SWITZERLAND** UNITED KINGDOM Celdis Ltd., 37-39 Loverock Road, Reading, Berks RG3 1ED. Tel: 0734 585171 Tx: 848370

Gothic Crellon Ltd., 380 Bath Road, Slough, Berkshire SL1 6JE. Tel: 06286 4300 Tx: 847571 Quarndon Electronics Ltd., Slack Lane, Derby DE3 3ED. Tel: 0332 32651 Tx: 37163

Semiconductor Specialists (UK) Ltd., Carroll House, 159 High Street, Yiewsley, West Drayton, Middlesex UB7 7XB. Tel: 0895 445522 Tx: 21958

United Components Ltd., Victory Electronics Division, Unit 7, Crown Way, West Drayton,

Middlesex UB7 8PS Tel: 01-573 6622 Tx: 8952920

WEST GERMANY AS Electronic Vertriebs GmbH, Elisabethenstrasse 35, 6380 Bad Homburg

Tel: 06172/2 90 28-29 Tx: 410868

Astronic GmbH, Winzererstrasse 47D, 8000 Munchen 40. Tel: 089/309031 Tx: 5216187 Micronetics GmbH. Weil der Stadter Str. 45, 7253 Renningen 1, Tel: 07159/6019 Tx: 724708 Nordelektronik GmbH. Carl-Zeiss-Str. 6, 2085 Quickborn, Tel: 04106/72072 Tx: 214299

PLESSEY SALES REPRESENTATIVES:

MA: Huntsville (205) 837-7363 E.M.A. Phoenix (602) 252-0897 Chaparral Electronics JA:)RNIA: San Diego (619) 450-1754 CERCO Sacramento (916) 442-2558 Ross Marketing Associates Santa Clara (408) 998-8111 Ross Marketing Associates Tustin (714) 731-9206 S.C. Cubed Thousand Oaks (805) 496-7307 S.C. Cubed)A: Almonte Springs (305) 339-3855 Lawrence Associates Boca Raton Lawrence Associates (305) 368-7373 (813) 584-8110 Clearwater Lawrence Associates Melbourne (305) 724-8294 Lawrence Associates ilA: E.M.A. Atlanta (404) 448-1215 A: Fort Wayne (219) 637-5548 Corrao Marsh Carmel Corrao Marsh (317) 843-0739 Micro Sales Inc. S: Arlington Heights (312) 956-1000 Cedar Rapids (319) 377-4666 Lorenz Sales Inc. Overland Park Kebco, Inc. S: (913) 541-8431 Wichita (316) 733-1301 Kebco, Inc. AND: Owings Mills (301) 356-9500 Walker-Houck CHUSETTS: Stone Components Framingham (617) 875-3266 IAN: Southfield (313) 559-5363 Fred Gehrke & Associates SOTA: Bloomington (612) 884-8291 **Electronics Sales Agency** JRI: St. Louis (314) 576-4111 Kebco, Inc. SKA: Lincoln (402) 475-4660 Lorenz Sales Inc. (702) 322-8299 Ross Marketing Associates Reno **NEW JERSEY:** Marlton (609) 428-2440 B.G.R. Associates I NEW JERSEY: Hicksville Lorac Sales (516) 681-8746 Hicksville ORK: (516) 681-8746 Lorac Sales Skanaeteles (315) 685-5731 Robtron Inc. | CAROLINA: Raleigh (919) 847-8800 E.M.A. Greenville CAROLINA: (803) 233-4637 E.M.A. Stegman Blaine Cincinnati (513) 729-1969 Vanadalia (513) 890-7975 Stegman Blaine Westlake Steaman Blaine (216) 871-0520)N: Portland (503) 620-8320 Crown Electronics Richardson Bonser-Phihower (B-F Sales) (214) 234-8438 NGTON: Bellevue (206) 643-8100 Crown Electronic Sales Inc. Greenacres (519) 624-4410 Crown Electronic Sales Inc. Micro Sales Inc. NSIN: Brookfield (414) 781-1171 Menomonee Falls (414) 251-0151 Micro Sales Inc. A EASTERN: Rexdale (416) 674-1330 Bestec Electronics Ltd. Montreal (514) 484-2923 Eli Manis Inc. A WESTERN: (604) 291-8866 R.A.E. Industrial Electronics Burnaby

PLESSEY DISTRIBUTORS

 RNIA:
 Irvine
 (714) 951-5212
 Plessy Solid State

 A:
 Mississauga
 (416) 624-8300
 G.E.C. Canada Ltd.

PLESSEY REGIONAL SALES OFFICES

ns Memorial Hwy. NY 11722 PLESNY 70

ict

379

30

eeway, #900 5243 New England District 132 Central Street, #212 Foxborough, MA 02035 (617) 543-3855 JOHN BEARCE

Plains District Sales 1523 Towne Drive Ellisville, MO 63011 (314) 527-4100 DOUG SCHMIESKORS Southeast Region 499 Crane Roost Blvd. #235 Altamonte Springs, FL 32701 TLX 705185 PLESGA UD (305) 339-6191 FRANK ABREU

> West Region 3 Whatney Irvine, CA 92714 TWX 910-595-1930 TLX 701464 PLESSY (714) 951-5212 LARRY FRANKFURT Distribution Manager

Dixie District 1229 Johnson Terry Rd. #203 Marietta, GA 33067 (404) 973-8793 DON PAPESH

Ohio Valley District 1717 E. 116th Street, #210 Carmel, Indiana 46032 (317) 843-0561 HARI AN WOODMANSEE Chesapeake District 1932 Arlington Blvd. #217 Charlottsville, VA 22903 (804) 296-7229 AL REICHL

Northwest District 4633 Old Ironside Dr. #250 Santa Clara, CA 95054 TLX 705187 (408) 986-8911 STEVE BOLARIS Midwest Region 1919 S. Highland Ave. #120C Lombard, IL 60148 TLX 705186 (312) 953-1484 JON HILL

> Southwest District 3 Whatney Irvine, CA 92714 TWX 910-595-1930 TLX 701464 PLESSY (714) 951-5212 DAN WOLFE