

PARALLEL PROCESSING SYSTEM (PPS) **DATA SHEET**

PPS-4/2 CENTRAL PROCESSOR UNIT (CPU)

DESCRIPTION

Rockwell introduces two new microcomputer circuit devices which provide a flexible system for cost sensitive applications. The two circuits comprise a CPU chip (P/N 11660 described in this data sheet) and a combination Memory and I/O chip (P/N A17XX described in data sheet Number 29000 D28). These chips may be used as a complete two chip microprocessor or with other Rockwell circuits of the PPS-4 family to provide a broad spectrum of system functions at lower costs than previously attainable.

The PPS-4/2 System has been designed to provide a basic two circuit microcomputer which is optimized for applications requiring low cost and high performance. The two circuits provide all the computing power and applications flexibility which would require five or more of the conventional PPS-4 circuits to implement. The PPS-4/2 may be expanded to more complex applications by using any of the large family of PPS-4 circuits so that the cost of more complex systems may be reduced.


The PPS-4/2 CPU uses an identical instruction set as the PPS-4 CPU but includes the clock generator function within the CPU circuit as well. When a conventional NTSC color TV crystal (3.579545 MHz) is connected to the XTAL 1 and XTAL 0 pins and the VCLOCK pin is connected to VDD, the CPU circuit will generate the 198.864 kHz system clock signals. These signals, A and B, are used internally in the CPU and are made available to all of the PPS-4/2 and PPS-4 circuits in the system.


An additional feature in the PPS-4/2 CPU is an expanded discrete output capability. This capability is achieved by using the same instruction (DOA) as in the PPS-4 CPU but providing more 1/O control. In the PPS-4 the DOA instruction causes the contents of the accumulator (A) to be transferred to an output buffer and then retained until another DOA instruction is executed. The contents of this buffer controls the output drivers. In the PPS-4/2 CPU this same function is performed but, additionally, the contents of the X register are transferred to a similar second set of buffers and drivers (DIO) so that the DOA instruction causes 8 bits to be available to external devices. The current drive capability of all outputs are approximately twice that of the PPS-4 CPU discretes

The PPS-4/2 CPU automatically floats all output lines when power is turned on. Functionally there are no other differences between the PPS-4 and the PPS-4/2 CPU's. However, the PPS-4/2 CPU also has the capability of directly driving low-power LED display segments. Fluorescent displays can also be driven if the system includes the appropriate power supply for the higher voltage display.

FEATURES

- Self-contained Clock
- PPS-4 Instruction Set
- Expanded I/O Using Discrete I/O Commands
- Direct LED Segment or Fluorescent Display Compatibility
- PPS-4 Bus System Compatibility
- 5 Microsecond Cycle Time
- 100 pf Bus Drive Capability





PPS-4/2 CPU Simplified Block Diagram

Supply Voltage:

VDD = -17 Volts ±5% (Logic "1" = most negative voltage V_{IL} and V_{OL}.)

VSS = 0 Volts (Gnd.)

UPERALING VIIANILET -----

(Logic "0" = most positive voltage VIH and VOH.)

System Operating Frequency:

199 kHz

Device Power Consumption:

600 mw

Input Capacitance:

<5 pf

Input Leakage:

<10 ua

Operating Temperature (TA):

0°C to 70°C. (TA = 25°C unless otherwise specified.)

Storage Temperature:

-55°C to 120°C.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage

|VDD-VSS| = 27 volts maximum.

Input Voltage with respect to VSS -27 volts maximum.

Maximum positive voltage on any pin +0.3 volts.



PPS-4/2 CPU Pin Configurations

			LIMITS (VSS = 0V)			LIMITS (VSS = +5V)				TEST
FUNCTION Supply Current (Average)		SYMBOL IDD	MIN	TYP 26	MAX 35	MIN	TYP 26	MAX 35	TINU mA	CONDITIONS VDD = -17.85V VSS = 0V F = 256 kHz T _A = 25°C
			-1.5		+0.3	+3.5	······································	+5.3	v	VS5 = UV
I/D ₅₋₈	1/01-4	VIH V≀L	-6.5		-17.85	-1.5		-12.85	٧	
	A/B1.12 W/10	Voн	-1.0		+0.3	+4.0		+5.3	>	
	A/B ₁₋₁₂ W/IO	VOL	-7.5		-17.85	-2.5		-12.85		
SPO		VoH	-0.5		+0.3	+4.5		+5.3		
		VOL	-8.5		-17.85	-3.5		-12.85		
CLKA	when VCLK = VSS	VIH VIL	-0.5		+0.3	+4.5	·	+5.3	٧	OR
CLKB	when VCLK = VDD	V _{OL}	-10.0		-17.85	-5.0		-12.85	٧	
Input and O	utput Characteristics — E	kternal Inter	face							
DIO ₁₋₄	DIA ₁₋₄	VIH	-2.5		+0.3	+2.5		+5.3	<u>v</u>	
		ViL	-7.0		-17.85	-2.0		-12.85	V	
	DO ₁₋₄	VOH VOL	NOTE 1 floating (≥5M)			NOTE 1 floating (≥5M)		Ω		
PO		VIH	-2.5		+0.3	+2.5		+5.3		
		VIL	-12.0		-17.85	-8.0		-12.85	V	VDD = -12V ±5
XTALO, XTAL1		WEXCIT	9	•	11	9		11	mW	VSS = +5V <u>-</u> 5%

1. Output driven to VSS with maximum "ON" resistance (RONMAX) of 1.0K ohr NOTE: current (IMAX) of 2.7 ma.

REGIONAL SALES OFFICES

EASTERN REGIONAL MANAGER

JIM PIERCE Rt. 2 Box 825 Riverhead, N.Y. 11901 Phone: 516/979-0183

JAPAN SALES MANAGER

SHIGE MURASE Rockwell International Overseas Corp. Ichipan-cho Central Bldg. 22-1 Ichipan-cho, Chiyoda-ku Tokyo 102, Japan Phone: 265-8808

Rockwell International

Microelectronic Device Division

EUROPEAN SALES MANAGER

ANDRE KOBEL

Rockwell International Green
Microelectronic Device Chiesian
Frauenhoferstrase 11

D-8033 Munchen Martics et Germany

Phone: 8599575

S. EASTERN REGIONAL MANAGER

RON JANSSEN 3500 McCail Place Atlanta, Ga. 30340 Phone: 404/458-2263 CENTRAL REGIONAL MANAGER

JIM SMITH 2855 Coolidge Road Suite 101 Troy, Mich, 48084 Phone: 313/435-1638

MIDWEST REGIONAL MANAGER

ALLAN CAREY
2620 E. Higgins Road Suite 200-13
Elk Grove Village, II. 60007
Phone: 312/439-1713

WESTERN REGIONAL MANAGER

BILL TRELEAVEN
Box 3669
Anaheim, Ca 92803
Phone: 714/632:3698