

R6500 Microcomputer System DATA SHEET

R6500 MICROPROCESSORS (CPU's)

SYSTEM ABSTRACT

The 8-bit R6500 microcomputer system is produced with N-Channel, Silicon Gate technology. Its performance speeds are enhanced by advanced system architecture. This innovative architecture results in smaller chips — the semiconductor threshold to cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, described in this document. Rockwell also provides memory and microcomputer system . . . as well as low-cost design aids and documentation.

R6500 MICROPROCESSOR (CPU) CONCEPT

Ten CPU devices are available. All are software-compatible. They provide options of addressable memory, interrupt input, on-chip clock oscillators and drivers. All are bus-compatible with earlier generation microprocessors like the M6800 devices.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multiprocessor system applications where maximum timing control is mandatory. All R6500 microprocessors are also available in a variety of packaging (ceramic and plastic), operating frequency (1 MHz and 2 MHz) and temperature (commercial, industrial and military) versions.

MEMBERS OF THE R6500 MICROPROCESSOR (CPU) FAMILY

Microprocessors with On-Chip Clock Oscillator

Model	Addressable Memor
R6502	65K Bytes
R6503	4K Bytes
R6504	8K Bytes
R6505	4K Bytes
R6506	4K Bytes
R6507	8K Bytes


Microprocessors with External Two Phase Clock Output

Model	Addressable Memory
R6512	65K Bytes
R6513	4K Bytes
R6514	8K Bytes
R6515	4K Bytes

FEATURES

- Single +5V supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type of speed memory
- 8-bit Bidirectional Data Bus
- Addressable memory range of up to 65K bytes
- "Ready" input
- Direct Memory Access capability
- Bus compatible with M6800
- 1 MHz and 2 MHz operation
- Choice of external or on-chip clocks
- On-the-chip clock options
 - External single clock input
 - RC time base infout
 - Crystal time base input
- Commercial, industrial and military temperature versions
- Pipeline architecture

Ordering Information



NOTE: Contact your local Rockwell Representative concerning availability.

R6500 Signal Description

Clocks (ϕ_1, ϕ_2)

The R651X requires a two phase non-overlapping clock that runs at the V_{CC} voltage level.

The R650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

Address Bus (A0-A15)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (D0-D7)

Eight pins are used for the data bus. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two (ϕ_2) clock, thus allowing data output from microprocessor only during ϕ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to halt or single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (ϕ_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. If Ready is low during a write cycle, it is ignored until the following read operation. This condition will remain through a subsequent phase two (ϕ_2) in which the Ready signal is low. This feature allows microprocessor interfacing with the low speed PROMs as well as fast (max. 2 cycle) Direct Memory Access (DMA).

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3\,\mathrm{K}\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for RQ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ also requires an external 3K Ω register to V_{CC} for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines that are sampled during ϕ_2 (phase 2) and will begin the appropriate interrupt routine on the ϕ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A negative going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of ϕ_1 and must be externally synchronized.

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above

ADDRESSING MODES

ACCUMULATOR ADDRESSING - This form of addressing is represented with a one byte instruction, implying an operation on

IMMEDIATE ADDRESSING - In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING - In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING - The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING - (X, Y indexing) - This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

DEX Decrement Index X by One

DEY Decrement Index Y by One

INY Increment Index Y by One

Increment Memory by One

Increment Index X by One

INC

INX

EOR "Exclusive-or" Memory with Accumulator

IMPLIED ADDRESSING - In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING - Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING - In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING - In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT - The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program

STX Store Index X in Memory STY Store Index Y in Memory

TAX Transfer Accumulator to Index X


TAY Transfer Accumulator to Index Y TSX Transfer Stack Pointer to Index X

TXA Transfer Index X to Accumulator

TXS Transfer Index X to Stack Register

TYA Transfer Index Y to Accumulator


	INSTRUCTION SE	T – ALPHA	BETIC SEQUENCE
ADC	Add Memory to Accumulator with Carry	JMP	Jump to New Location
AND	"AND" Memory with Accumulator	JSR	Jump to New Location Saving Return Address
ASL	Shift left One Bit (Memory or Accumulator)		
		LDA	and the state of t
BCC	Branch on Carry Clear		Load Index X with Memory
BCS	Branch on Carry Set	LDY	Load Index Y with Memory
BEQ	Branch on Result Zero	LSR	Shift One Bit Right (Memory or Accumulator)
BIT	Test Bits in Memory with Accumulator	NOP	No Operation
BMI	Branch on Result Minus		
BNE	Branch on Result not Zero	ORA	"OR" Memory with Accumulator
BPL	Branch on Result Plus	PHA	Push Accumulator on Stack
BRK	Force Break	PHP	Push Processor Status on Stack
BVC	Branch on Overflow Clear	PLA	Pull Accumulator from Stack
BVS	Branch on Overflow Set	PLP	Pull Processor Status from Stack
			Tan Francisco Otolog Hom Stack
CLC	Clear Carry Flag	ROL	Rotate One Bit Left (Memory or Accumulator)
CLD	Clear Decimal Mode	ROR	Rotate One Bit Right (Memory or Accumulator)
CLI	Clear Interrupt Disable Bit	RTI	Return from Interrupt
CLV	Clear Overflow Flag	RTS	Return from Subroutine
CMP	Compare Memory and Accumulator	SBC	Subtract Memory from Accumulator with Borrow
CPX	Compare Memory and Index X	SEC	Set Carry Flag
CPY	Compare Memory and Index Y	SED	Set Decimal Mode
		SEI	Set Interrupt Disable Status
556		STA	·
DEC	Decrement Memory by One		Store Accumulator in Memory




INSTRUCTION SET

	INSTRUCTIONS	IMM	EDIA	TE .	ABS	DLIIT	E Z	ERO P	AGE	A	CCUM	T	IMF	LIED	Т	(IND	, X)	(1	ND).	·	2 PA	GE.)	T	ABS.	x	7	ABS.	٧	NE	LATIN	ıεΤ	IND	HREC	:1	2 1	PAGE	E. Y	PROCESSOR CODES	STATUS	
MNEMONIC	OPERATION	OP	n	. 0	OP	n	. 0	P n	T.	ОР	n	. 0	P		. 0	P n		ОР	'n		OP	, ,	0	Pn		OP	Ι,		ОP	٦	-+			_	-			7 6 5 4	3 2 1 0	MNEMONIC
ADC	A + M + C - A (4) (1)	69	2 :	2 6	О	4	3 6	5 3	2	Н	+	十	†	十	-	51 6	-	71	5	-	_	4 2		_	+-	+	-	3	H	_	+	+	-	-	-	-	Ŀ		Z C	ADC
AND	A ∧ M → A (1)	29	2	2 2	סי	4 :	3 2	5 3	2	П	1	.		1	2	21 6	1	31.		1 1	- 1	- 1	30	1	1	39	1	3		- [-		-						z .	AND
ASL	C -[7 0 - 0			0	E	6 :	3 O	5 5	2	OA	2	١	1	-	1	1		1			16	6 2	118	. 7	3	1			1 1		ı	- 1	1					1	z c	ASL
всс	BRANCH ON C = 0 (2)	11		-		1	1	1	1	П		1	1	1	1		ł	1					1		1	1			90	2	2	-		-						BCC
BCS	BRANCH ON C = 1 (2)	Ш		ĿL			丄								1			l	1				1		1	1	1		во	2	- 1		١		- [i		BCS
BEQ	BRANCH ON Z = 1 (2)											Т	T		Т			Π	П	П		Т	Т	T			Г		FO	2	2	7	1	\neg	7					BEQ
BIT	AAM			2	C	4 :	3 24	3	2			1	١		1	ı	1						1							ı		- 1	-		ł			м, м,	z .	ВІТ
ВМІ	BRANCH ON N = 1 (2)		I			1			1		- 1				1		1	1				-	1						30	2	2	-	- 1		١					ВМІ
BNE	BRANCH ON Z = 0 (2)			-							- 1				1			1								1			∞	2	2	1	- 1	- 1	١					BNE
BPL	BRANCH ON N = 0 (2)	\sqcup	4	+	4	4	4	1	_	\sqcup	-	4	4	4	4	4	╄	_	Ш	Ш	\perp	_	1	L	\perp	L	L	L	10	2	2									BPL
BAK	BREAK BRANCH ON V = 0 (2)				1		1				- 1	l°	0	7 1	۱,						ı					1				- 1	- 1	-						1	. 1	BRK
BVS	BRANCH ON V = 0 (2) BRANCH ON V = 1 (2)	li		-						11	- 1			ı								1			1	l		!!	1 1	2	- 1									BVC
CLC	0 → C		-	-							- 1	١.		١.															70	2	2	I		- 1	-			• • • •	• • • •	BVS
CLD	0 → D		1			- [1	1	١.		1	- 1	- 1	2 1	- 1											1						- [- 1	- 1				0	Crc
		╁┼	-+-	+	+	+	+	┥	-	\vdash	+	-	-	-	+	+-	╀	┼	\vdash	\vdash	+	+	+	+		<u> </u>	L	_	Н	-	4	4	4	4	4	4	_		0 · · ·	CLD
CLV	0 → 1 0 → V									П		- 1	- 1	2 1	- 1	l							1		1														. 0	CLI
CMP	0 - V A - M		,	,		۱.	. ا		_			۱۴	8	2 1	1	. .	_			ایا		.	L		1.										-					CLV
CPX	A - M X - M	C9 E0		2 C 2 E			3 C		2						lc	1 6	2	101	5	2	D5	1 2	Poc	1	3	D9	4	3	H					-	-			i	z c	CMP
CPY	Y - M	Co	- 1	2 C		- 1	3 C		2	1		-	1					ı				i								ı	- 1	- 1	-	-					• • Z C	CPX
DEC	M - 1 → M	1	+	_	E	_	-	5 5	+	┢	+	+	+	+	+	+	+	\vdash	H	\vdash	D6 (+	+	7	3	-	\vdash	Н	Н	+	+	+	+	+	\dashv	-	Н		• • Z C	CPY
DEX	X - 1 → X			ľ		١.	٦١٣	′	1			ا		١,	, [1	П		١	' ا '	الم	1'	3					1	ı	1	1	- 1	1				· · z ·	DEC
DEY	Y = 1 = Ý				-				l		-		- 1	2 1	- 1	-	1	1		. 1					1						- 1	1	1	- 1				i	z .	DEX
EOR		49	2	2 4	. ام	٠.	3 45	3	2			ľ		1	- 1	1 6	١,	١,,	5		55	١,	150		1	50		3		- 1	- 1	-	.	- 1						DEY
INC	M + 1 → M		-	- 1	E	- 1	- 1	5 5	1					1	Т		-		ľ	1	F6 (- 1		,	1			١		i	-	-		ı					z .	
INX	X + 1 → X	\vdash	+	+	+	+	+	+	<u> </u>	H	\dashv	− †Ε	8	2 1	+	+	+-	 	Н	\dashv	+	+	+	+-	۲	\vdash	\vdash	Н	\vdash	+	+	+	+	+	+	-	_	N · · ·		INC
INY	Y + 1 - Y								l	П	ł		8	- 1	- 1			1			-		ı		1						- 1	-		1	1				z .	INY
JMP	JUMP TO NEW LOC			4	c :	3 :	3		l		-	ı		1.	1	1		1			1		Ì			-				- 1	l,	ic.	5	3						JMP
JSR	JUMP SUB			2	0 0	5 :	3.	-	ŀ			1		ı	-		İ	•			-		ŀ							-	ľ			Ĭ	-	ļ	Ì			JSR
LDA	M → A (1)	Α9	2	2 A	0	نك	3 A	3	2		\perp	┙	L		A	1 6	2	81	5	2	B5 .	. 2	ВС	4	3	В9	4	3		- 1	-	-		-	1	İ		N · · ·	z .	LDA
LDX	M → X (1)	A2	2	2 A	E .	4 :	3 A6	3	2	П	T	T	Т	Т	T	Т	Т	T		П	T	T	T			BE		3		\neg	T	1	7	7	B6	4	2	N · · ·	· · z ·	LDX
LDY	M → Y (1)	A0	2	2 A	c .	4 :	3 A	3	2			١.	ŀ		İ			i			В4	ء a	ВС	4	3		١.				1			١				N · · ·	z .	LDY
LSR	0 → ₹ 0 C			4	E	6 :	3 46	5	2	44	2	1			1				П		56	5 2	5E	7	3					- 1		-			ı			0	z c	LSR
NOP	NO OPERATION	П		١			1		١.			E	A :	2 1	١.			1	П				Ì								-		-		ł					NOP
ORA	AVM-A	09	2	2 0	D	4	3 0	3	2	Ц	4	\perp	\perp	1	0	1 6	2	11	5	2	15	4 2	10	4	3	19	4	3			\perp		┙					N	z .	ARO
PHA	A → Ms S - 1 → S					ı						4	- 1	3 1					П				ļ		1							T	T	I						PHA
PHP	P → Ms S - 1 → S			-							1	- 1	- [3 1	1		1	1	П				ļ		'						1		-	- 1						РНР
PLA	S + 1 - S Ms - A		1	1		1		1		1		6	- 1	1	-		1		П				l							-	- 1		-	ı				N · · ·	· · z ·	PLA
PLP	S + 1 → S . Ms → P						. .					- 1	8 '	۱ ۱	1				П				1	ŀ						1	1	ı		- 1		1			ORED)	PLP
ROL		╁┼	+					5 5	+	2A		+	+	+	+	+	+-	├-	Н		36				3	\vdash	Н	Н	-	+	+	4	+	4	4	-	4		· · z c	ROL
RTI	RTRN INT			ľ	,	٠	3 60	,	2	6A	2	١.	١.	١.			1				76	5 2	75	7	3	1				-	I	1	1	- [· · z c	ROR
RTS	RTRN SUB			1			1	İ				- 1	0 0	ı	-	1	-	١					.								Ì								ORED)	RTI
SBC	_	E9	,	,			3 6		١,			ľ	۱ ا	۱'	- 1	, ,	١,	١,			F5 .	١,			١,	Eo	ا , ا										I			RTS
SEC	1 → C	"	1	۱۰	٦,	1	٦١٤	1,	'			,	اه	2 1	- 1	18	12	["		[]		1	1	1	3	F 9	1	3										N V · ·	· · Z (3)	SBC
SED	1 - 0						1						· t	2 1	- 1		1							1.												-				SEC
SEI	1-1	+	+	+	+	+	+	+	+	\vdash	+	1,	_	2 1	+	+	+	\vdash	+	+	+	+	+	+	\vdash	\vdash	Н	Н	\dashv	+	+	+	+	+	+	+	\dashv			SEI
STA	A - M			8	0	4	3 8	3	2			ľ	T	1	- 1	1 6	2	91	6	2	95	, ,	91	5	3	99	5	3												STA
STX	x → M			- 1	- 1	- 1	3 86	1	1	П					1	1	1					1	1	1	١										96	4	2			STX
STY	Y → M			- 1	- 1		3 8	1	i	П											94	4 2	-											ľ			-			STY
TAX	A - X											A	Α.	2 1	,																								z .	TAX
TAY	A - Y	\prod	1	T	T		T			П	\top	A	8	2 1	,	T	Τ		П	\Box	\top	T	T	T		П	П	П	\dashv	\uparrow	\dagger	T	7	T	+	1	\neg		· · z ·	TAY
TSX	s→x								1			В	A	2	١			1																-	-		ı	N · · ·	z .	TSX
TXA	X → A			-			1	1				8	A	2	1	1																	- 1				ı	N · · ·	· · z ·	TXA
TXS	x → S						1					9	A	2 1	۱							1															-			TXS
TYA	Y - A	Ш	\perp	\perp	\perp	\perp		L	L			9	8	2	1		L	L	Ш		\perp	\perp	L		L			Ш	Ш	\perp	\perp	\perp		\perp	┙			N · · ·	z .	TYA
1	(1) ADD 1 to															_				x	INE	EX	x				_					+	A	DD				м.	MEMORY B	HT 7
	(2) ADD 1 TO ADD 2 TO											GE								Y		Έ×										-		UBT	RAC	СТ		M.	MEMORY B	-
	(3) CARRY N											-						1		Α		CUM				c • · · ·		000				1		ND				n	NO. CYCLE	
1	(4) IF IN DEC	IMAL	MO	DE Z	Z FL	AGI	SIN	VALI	D 7		35.61	. 7								M Ms		MOF MOF							ESS			v v		A XCLI	usu	VF 4	OB	•	NO. BYTES	
L	ACCUMU	LAIO	n MI	U 3 1	ot (JHE	UNE	UFU	n Zt	no I	7E 5	L 1								** 3				3								•	•		JJ1	, , ,	J-1			


Clock Timing - R6502, 03, 04, 05, 06, 07




Timing for Reading Data from Memory or Peripherals




Clock Timing - R6512, 13, 14, 15





Timing for Writing Data to Memory or Peripherals



PROGRAMMING MODEL







Note: 1. Clock Generator is not included on R6512, 13, 14, 15

Addressing Capability and control options vary with each of the R6500 Products.