


# VIDEO RAM DATA BOOK



**1992**

**SAMSUNG**

**PRINTED IN KOREA**

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserve the right to change device specifications.

# TABLE OF CONTENTS

1. KM424C64 .....	3
2. KM424C256 .....	25
3. KM424C256A .....	47
4. KM424C257 .....	69
5. KM428C128 .....	102
6. KM428C256 .....	135

64Kx4 Bit CMOS VIDEO RAM


FEATURES

- Dual Port Architecture  
64K x 4 bits RAM port  
256 x 4 bits SAM port
- Performance range:

item	- 10	- 12
RAM access time (t <sub>RAC</sub> )	100ns	120ns
RAM access time (t <sub>CAC</sub> )	25ns	30ns
RAM cycle time (t <sub>RC</sub> )	180ns	220ns
RAM Page mode cycle (t <sub>PC</sub> )	60ns	75ns
SAM access time	25ns	35ns
SAM cycle time	30ns	40ns
RAM active current	65mA	55mA
SAM active current	40mA	35mA
RAM & SAM standby	3mA	3mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read Transfer and Write Transfer
- Real Time Read Transfer capability
- Write per Bit masking on RAM write cycles
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common data I/O using three-state RAM output control
- All inputs and outputs TTL and CMOS compatible
- Refresh: 256 cycles/4ms
- Single +5V ± 10% supply voltage.
- Plastic 24-pin 400 mil ZIP or DIP.

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The Samsung KM424C64 is a CMOS 64K x 4 bit Dual Port DRAM. It consists of a 64K x 4 dynamic random access memory (RAM) port and 256 x 4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 256 rows of 1024 bits. It operates like a conventional 64K x 4 CMOS DRAM. The RAM port has a write per bit mask capability.


The SAM port consists of four 256 bit high speed shift registers that are connected to the RAM array through a 1024 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM424C64 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
SC	Serial Clock
SDQ0-SDQ3	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row address strobe
CAS	Column address strobe
W0/DQ0-W3/DQ3	Data Write mask/Input/Output
SE	Serial Enable
A0-A7	Address Input
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	- 1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	- 1 to +7.0	V
Storage Temperature	$T_{stg}$	- 55 to +150	°C
Power Dissipation	$P_D$	1	W
Short Circuit Output Current	$I_{OS}$	50	mA

\*Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage referenced to  $V_{SS}$ ,  $T_A = 0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage	$V_{IL}$	- 1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter (Ram Port)			Sam Port	Symbol	KM424C64		Unit
					- 10	- 12	
Operating Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC} = \min$ )			Standby	$I_{CC1}$	65	55	mA
			Active	$I_{CC1A}$	100	85	mA
Standby Current	$\overline{RAS}, \overline{CAS}, \overline{DT/OE}$ $\overline{WB/WE} = V_{IH}$	$\overline{SE} = V_{IH}, SC = V_{IL}$	Standby	$I_{CC2}$	3	3	mA
		$\overline{SE} = V_{IL}, SC = \text{Cycling}$	Active	$I_{CC2A}$	40	35	mA
$\overline{RAS}$ Only Refresh Current* ( $\overline{CAS} = V_{IH}, \overline{RAS}$ Cycling @ $t_{RC} = \min$ )			Standby	$I_{CC3}$	65	55	mA
			Active	$I_{CC3A}$	100	85	mA
Fast Page Mode Current* ( $\overline{RAS} = V_{IL}, \overline{CAS}$ Cycling @ $t_{PC} = \min$ )			Standby	$I_{CC4}$	50	40	mA
			Active	$I_{CC4A}$	85	70	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC} = \min$ )			Standby	$I_{CC5}$	65	55	mA
			Active	$I_{CC5A}$	100	85	mA
Data Transfer Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC} = \min$ )			Standby	$I_{CC6}$	75	65	mA
			Active	$I_{CC6A}$	110	95	mA

\*NOTE:  $I_{CC1/A}, I_{CC3/A}, I_{CC4/A}, I_{CC5/A}$ , and  $I_{CC6/A}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as an average current.

**INPUT/OUTPUT CURRENTS** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5\text{V}$ , all other pins not under test = 0 volts.)	$I_{IL}$	- 10	10	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$ )	$I_{OL}$	- 10	10	$\mu\text{A}$
Output High Voltage Level (RAM $I_{OH} = -5\text{mA}$ , SAM $I_{OH} = -2\text{mA}$ )	$V_{OH}$	2.4	—	V
Output Low Voltage level (RAM $I_{OL} = 4.2\text{mA}$ , SAM $I_{OL} = 2\text{mA}$ )	$V_{OL}$	—	0.4	V

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_7$ )	$C_{IN1}$	—	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC)	$C_{IN2}$	—	7	pF
Input/Output Capacitance (W0/DQ0-W3/DQ3)	$C_{DQ}$	—	7	pF
Input/Output Capacitance (SDQ0-SDQ3)	$C_{SDQ}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ . See notes 1, 2)

Parameter	Symbol	KM424C64-10		KM424C64-12		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	180		220		ns	
Read-modify-write cycle time	$t_{RWC}$	245		295		ns	
Fast page mode cycle time	$t_{PC}$	60		75		ns	
Fast page mode read-modify-write	$t_{PRWC}$	125		145		ns	
Access time from RAS	$t_{RAC}$		100		120	ns	3,4
Access time from CAS	$t_{CAC}$		25		30	ns	4
Access time from column address	$t_{AA}$		50		60	ns	3,11
Access time from CAS precharge	$t_{CPA}$		55		65	ns	3
CAS to output in Low-Z	$t_{CLZ}$	5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	30	0	35	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	2
RAS precharge time	$t_{RP}$	70		90		ns	
RAS pulse width	$t_{RAS}$	100	10,000	120	10,000	ns	
RAS pulse width (Fast page mode)	$t_{RASP}$	100	100,000	120	100,000	ns	
RAS hold time	$t_{RSH}$	25		30		ns	
CAS hold time	$t_{CSH}$	100		120		ns	
CAS pulse width	$t_{CAS}$	25		30		ns	
RAS to CAS delay time	$t_{RCD}$	25	75	25	90	ns	5,6
RAS to column address delay time	$t_{RAD}$	20	50	20	60	ns	11
CAS to RAS precharge time	$t_{CRP}$	10		10		ns	
CAS precharge time	$t_{CPN}$	15		20		ns	
CAS precharge time (Fast page)	$t_{CP}$	15		20		ns	
Row address set-up time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	20		25		ns	
Column address hold time referenced to RAS	$t_{AR}$	75		85		ns	
Column address to RAS lead time	$t_{RAL}$	50		60		ns	
Read command set-up time	$t_{RCS}$	0		0		ns	
Read command hold referenced to CAS	$t_{RCH}$	0		0		ns	9
Read command hold referenced to RAS	$t_{RRH}$	10		10		ns	9
Write command hold time	$t_{WCH}$	20		25		ns	

STANDARD OPERATION (Continued)

Parameter	Symbol	KM424C64-10		KM424C64-12		Unit	Notes
		Min	Max	Min	Max		
Write command hold time referenced to RAS	t <sub>WCR</sub>	75		85		ns	
Write command pulse width	t <sub>WP</sub>	20		25		ns	
Write command to RAS lead time	t <sub>RWL</sub>	25		30		ns	
Write command to CAS lead time	t <sub>CWL</sub>	25		30		ns	
Data set-up time	t <sub>DS</sub>	0		0		ns	10
Data hold time	t <sub>DH</sub>	20		25		ns	10
Data hold referenced to RAS	t <sub>DHR</sub>	75		85		ns	
Write command set-up time	t <sub>WCS</sub>	0		0		ns	8
CAS to WE delay	t <sub>CWD</sub>	60		70		ns	8
RAS to WE delay	t <sub>RWD</sub>	135		160		ns	8
Column address to WE delay time	t <sub>AWD</sub>	85		100		ns	8
CAS set-up time (C-B-R refresh)	t <sub>CSR</sub>	10		10		ns	
CAS hold time (C-B-R refresh)	t <sub>CHR</sub>	20		25		ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	10		10		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	20		20		ns	
Access time from output enable	t <sub>OEA</sub>		25		30	ns	
Output enable to data input delay	t <sub>OED</sub>	20		25		ns	
Output buffer turnoff delay from OE	t <sub>OEZ</sub>	0	25	0	30	ns	7
Output enable command hold time	t <sub>OEH</sub>	25		30		ns	
Data to CAS delay	t <sub>DZC</sub>	0		0		ns	
Data to output enable delay	t <sub>DZO</sub>	0		0		ns	
Refresh period (256 cycles)	t <sub>REF</sub>		4		4	ms	
WB Set-up time	t <sub>WSR</sub>	0		0		ns	
WB hold time	t <sub>RWH</sub>	15		20		ns	
Write per bit mask data set-up	t <sub>MS</sub>	0		0		ns	
Write per bit mask data hold	t <sub>MH</sub>	15		20		ns	
DT high set-up time	t <sub>THS</sub>	0		0		ns	
DT high hold time	t <sub>THH</sub>	15		20		ns	
DT low set-up time	t <sub>TLS</sub>	0		0		ns	
DT low hold time	t <sub>TLH</sub>	15		20		ns	
DT low hold ref to column address (real time read transfer)	t <sub>ATH</sub>	35		40		ns	

## STANDARD OPERATION (Continued)

Parameter	Symbol	KM424C64-10		KM424C64-12		Unit	Notes
		Min	Max	Min	Max		
$\overline{DT}$ low hold ref to $\overline{RAS}$ (real time read transfer)	$t_{RTH}$	80		95		ns	
$\overline{DT}$ low hold ref to $\overline{CAS}$ (real time read transfer)	$t_{CTH}$	30		35		ns	
$\overline{SE}$ set-up referenced to $\overline{RAS}$	$t_{ESR}$	0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	$t_{REH}$	15		20		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge delay	$t_{TRD}$	10		10		ns	
$\overline{DT}$ to $\overline{CAS}$ precharge delay time	$t_{TCD}$	10		10		ns	
$\overline{DT}$ precharge time	$t_{TP}$	30		35		ns	
$\overline{RAS}$ to first SC delay (read transfer)	$t_{RSD}$	100		120		ns	
$\overline{CAS}$ to first SC delay (read transfer)	$t_{CSD}$	50		60		ns	
Last SC to $\overline{DT}$ lead time	$t_{TSL}$	0		0		ns	
$\overline{DT}$ to first SC delay (read transfer)	$t_{TSD}$	20		20		ns	
Last SC to $\overline{RAS}$ set-up (serial input)	$t_{SRS}$	30		40		ns	
$\overline{RAS}$ to serial input delay	$t_{SDD}$	50		60		ns	
Serial out buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	$t_{SDZ}$	10	50	10	60	ns	7
Serial input to first SC delay	$t_{SZS}$	0		0		ns	
SC cycle time	$t_{SCC}$	30		40		ns	
SC pulse width (SC high time)	$t_{SC}$	10		15		ns	
SC precharge (SC low time)	$t_{SCP}$	10		15		ns	
Access time from SC	$t_{SCA}$		25		35	ns	4
Serial output hold time from SC	$t_{SOH}$	5		5		ns	
Serial input set-up time	$t_{SDS}$	0		0		ns	
Serial input hold time	$t_{SDH}$	20		30		ns	
Access time from $\overline{SE}$	$t_{SEA}$		25		35	ns	4
$\overline{SE}$ pulse width	$t_{SE}$	25		35		ns	
$\overline{SE}$ precharge time	$t_{SEP}$	25		35		ns	
Serial out buffer turn-off from $\overline{SE}$	$t_{SEZ}$	0	20	0	30	ns	7
Serial input to $\overline{SE}$ delay time	$t_{SEZ}$	0		0		ns	
Serial write enable set-up	$t_{SWS}$	5		10		ns	
Serial write enable hold time	$t_{SWH}$	15		20		ns	

NOTES

1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8 SC cycles before proper device operation is achieved ( $\overline{\text{DT}}/\overline{\text{OE}} = \text{HIGH}$ ). If the internal refresh counter is used, a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
4. SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF.  $D_{OUT}$  comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAD}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
7. The parameters,  $t_{OFF}(\text{max})$ ,  $t_{OEZ}(\text{max})$ ,  $t_{SDZ}(\text{max})$  and  $t_{SEZ}(\text{max})$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} < t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{DT}}/\overline{\text{OE}}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RCD}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

DEVICE INFORMATION

All operation modes of KM424C64 are determined by  $\overline{\text{CAS}}$ ,  $\overline{\text{DT}}/\overline{\text{OE}}$ ,  $\overline{\text{WB}}/\overline{\text{WE}}$  and  $\overline{\text{SE}}$  at the falling edge of  $\overline{\text{RAS}}$ . The truth table of the operation modes is shown in table 1.

Table 1. Operation truth table

RAS	CAS	ADDRESS	DT/OE	WB/WE	SE	FUNCTION
H	H	*	*	*	*	Standby
	L	*	*	*	*	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh
	H	row/column	H→L	H	*	READ
	H	row/column	H	H→L	*	WRITE
	H	row	H	*	*	$\overline{\text{RAS}}$ -only Refresh
	H	row/column	H	L	*	WRITE-per-Bit
	H	row/tap	L	H	*	READ Transfer
	H	row/tap	L	L	L	WRITE Transfer
	H	row/tap	L	L	H	Pseudo-Write Transfer

### Device Operation

The KM424C64 contains 262,144 memory locations. sixteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C64 has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operation of the KM424C64 begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM424C64 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### RAS and CAS Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C64 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining  $\overline{\text{WB/WE}}$  high during a  $\overline{\text{RAS/CAS}}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{\text{RAS}}$ . But the access time also depends on the falling edge of  $\overline{\text{CAS}}$  and on the valid column address transition. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD}}(\text{max})$  and if the column address is valid before  $t_{\text{RAD}}(\text{max})$  then the access time to valid data is specified by  $t_{\text{RAC}}(\text{min})$ . However, if  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD}}(\text{max})$  or if the column address becomes valid after  $t_{\text{RAD}}(\text{max})$ , access is specified by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .

The KM424C64 has common data I/O pins. The  $\overline{\text{DT/OE}}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{\text{DT/OE}}$  must be low for the period of time defined by  $t_{\text{OEA}}$ .

### Write

The KM424C64 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{WB/WE}}$ ,  $\overline{\text{DT/OE}}$  and  $\overline{\text{CAS}}$ . In any type of write cycle  $\overline{\text{Data-in}}$  must be valid at or before the falling edge of  $\overline{\text{WB/WE}}$  whichever is later.

*Early Write:* An early write cycle is performed by bringing  $\overline{\text{WB/WE}}$  low before  $\overline{\text{CAS}}$ . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle  $\overline{\text{DT/OE}}$  must meet  $\overline{\text{DT/OE}}$  high set-up and hold time as  $\overline{\text{RAS}}$  falls but otherwise does not affect any circuit operation during the  $\overline{\text{CAS}}$  active period.

*Read-Modify-Write:* In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. In this cycle read operation is achieved by bringing  $\overline{\text{DT/OE}}$  low with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  low. The access time to valid data is specified by  $t_{\text{OEA}}$ . After  $\overline{\text{DT/OE}}$  goes high, the data to be written is stored by  $\overline{\text{WB/WE}}$  with set-up and hold times referenced to this signal.

*Late Write:* This cycle shows the timing flexibility of ( $\overline{\text{DT/OE}}$ ) which can be activated just after ( $\overline{\text{WB/WE}}$ ) falls, even when ( $\overline{\text{WB/WE}}$ ) is brought low after  $\overline{\text{CAS}}$ .

### Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{\text{RAS}}$  is kept low to maintain the row address,  $\overline{\text{CAS}}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{\text{WB/WE}}$  is held 'low' at the falling edge of  $\overline{\text{RAS}}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $\overline{\text{Wi/DQi}}$  pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the  $\overline{\text{Wi/DQi}}$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $\overline{\text{Wi/DQi}}$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle. The truth table of the write-per-bit function is shown in table 2.

Table 2. Truth Table for Write-per-Bit Function

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

**Data Output**

The KM424C64 has a three state output buffers which are controlled by CAS and DT/OE. When either CAS or DT/OE is high (V<sub>IH</sub>) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t<sub>CLZ</sub> after the falling edge of CAS. Invalid data may be presented at the output during the time after t<sub>CLZ</sub> and before the valid data appears at the output. The timing parameters t<sub>CAC</sub>, t<sub>TRAC</sub> and t<sub>AA</sub> specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM424C64 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Refresh**

The data in the KM424C64 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 256 rows every 4 ms. Any operation cycle performed in the RAM port refreshes the 1024 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

*RAS-Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 256 row addresses, (A<sub>0</sub>-A<sub>7</sub>).

*CAS-before-RAS Refresh:* The KM424C64 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t<sub>CSN</sub>) before RAS goes low, the on-chip refresh circuitry is enabled. An inter-

nal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C64 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM424C64 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

**Transfer Operation**

The KM424C64 features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 256 words by 4-bits of data from one port into the other. During a data transfer cycle, RAM port and SAM port can't operate independently. Data transfer cycle includes are following operations.

- i) Data is transferred between RAM memory cell on the specified row address and SAM data register (except pseudo write transfer).
- ii) Direction of data transfer is defined.
- iii) Serial read or serial write is selected.
- iv) SAM start address (the address to be accessed first after the termination of transfer cycle in the SAM data register) is specified.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by CAS, DT/OE, WB/WE and SE at the falling edge of RAS.

Table 3. Truth Table for Transfer Operation


RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	H	L	H	*	Read transfer cycle	RAM → SAM
	H	L	L	L	Write transfer cycle	SAM → RAM
	H	L	L	H	Pseudo write transfer cycle	—

### Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low and  $\overline{\text{WB/WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address selected at the falling edge of  $\overline{\text{RAS}}$  determines the RAM row to be transferred into the SAM. The actual data transfer is completed at the rising edge of  $\overline{\text{DT/OE}}$ . When the transfer is completed, the SDQ lines

are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{\text{DT/OE}}$  and becomes valid on the SDQ lines after the specified access time  $t_{\text{SCA}}$  from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{\text{CAS}}$ .

Figure 2. BLOCK diagram of RAM and SAM PORT during read transfer



### Write Transfer Cycle

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WB/WE}}$  low and  $\overline{\text{SE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address selected at the falling edge of  $\overline{\text{RAS}}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{\text{CAS}}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{\text{L}}$  or  $V_{\text{H}}$  after the SC precharge time  $t_{\text{SCP}}$  has been satisfied. A rising edge of the SC clock must not occur until after a specified delay  $t_{\text{RSD}}$  from the falling edge of  $\overline{\text{RAS}}$ .

### Pseudo Write Transfer Cycle

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is ac-


complished by holding  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WB/WE}}$  low and  $\overline{\text{SE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{\text{L}}$  or  $V_{\text{H}}$  after the  $t_{\text{SC}}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{\text{RSD}}$  from the falling edge of  $\overline{\text{RAS}}$ .

### SAM Port Operation

The KM424C64 is provided with a 256 word by 4 bit serial access memory (SAM). High speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operation. The preceding transfer operation determines the direction of data flow through the SAM registers. Data may be read out of the SAM port after a read transfer cycle (RAM  $\rightarrow$  SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 256 bit locations. This tap location corresponds to the column address selected at the falling edge of  $\overline{\text{CAS}}$

during the read transfer cycle. The SAM register is configured as a circular data register. The data is shifted sequentially starting from the selected tap location to

the most significant bit and then wraps around to the least significant bit.



Subsequent real time read transfer may be performed on the fly as many times as desired within the refresh constraint of the RAM memory array. A pseudo write transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not

transferred during a pseudo write transfer cycle. A write transfer cycle (SAM→RAM) may then be performed. The data in the SAM register is loaded into the RAM row selected by the row address at the falling edge of  $\overline{RAS}$ . The start address of SAM registers is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

Table 4. Truth Table for SAM Operation

Preceding Transfer Cycle	SAM port operation	$\overline{DT}/\overline{OE}$ (at the falling edge of $\overline{RAS}$ )	SC	$\overline{SE}$	Function
read-transfer	serial output mode	L*	—	L	Serial read enable
				H	Serial read disable
write-transfer	serial input mode		⏏	L	Serial write enable

\*When simultaneous operation is being performed on the RAM port and the SAM port,  $\overline{DT}/\overline{OE}$  must be held high at the falling edge of  $\overline{RAS}$  so as to prevent a false transfer cycle.

**Serial Clock (SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC. The serial clock SC also increments the 8 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 255), the next SC clock will be placed at the least significant address location (decimal 0).

**Serial Enable ( $\overline{SE}$ )**

The  $\overline{SE}$  input is used to enable serial access operation. In a serial read cycle,  $\overline{SE}$  is used as an output control.

When  $\overline{SE}$  is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when  $\overline{SE}$  is high.

**Serial Input/Output (SDQ0-SDQ3)**

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

**Power-up**

If  $\overline{RAS} = V_{IL}$  during power-up, the KM424C64 could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of 200  $\mu$ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured.











**TIMING DIAGRAMS** (Continued)

**CAS-BEFORE-RAS REFRESH CYCLE**



**HIDDEN REFRESH CYCLE**









**TIMING DIAGRAMS** (Continued)

**WRITE TRANSFER CYCLE**




**TIMING DIAGRAMS** (Continued)

**PSEUDO WRITE TRANSFER CYCLE**




TIMING DIAGRAMS (Continued)

SERIAL READ CYCLE ( $\overline{SE}$  CONTROLLED OUTPUTS)




SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )



 DON'T CARE

**TIMING DIAGRAMS** (Continued)


**SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )**




PACKAGE DIMENSIONS

24-PIN PLASTIC DIP

Units: Inches (millimeters)



24-PIN PLASTIC ZIP




## 256K x 4 Bit CMOS VIDEO RAM FEATURES

- **Dual Port Architecture**  
256K x 4 bits RAM port  
512 x 4 bits SAM port
- **Performance range:**

Item	- 8	- 10	- 12
RAM access time (t <sub>RAC</sub> )	80ns	100ns	120ns
RAM access time (t <sub>CAC</sub> )	25ns	25ns	30ns
RAM cycle time (t <sub>RC</sub> )	150ns	180ns	220ns
RAM page mode cycle (t <sub>PC</sub> )	50ns	60ns	75ns
SAM access time	25ns	25ns	35ns
SAM cycle time	30ns	30ns	40ns
RAM active current	80mA	65mA	55mA
SAM active current	45mA	40mA	35mA
RAM & SAM standby	3mA	3mA	3mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read and Serial Write**
- **Read Transfer and Write Transfer**
- **Real time read transfer capability**
- **Write per Bit masking on RAM write cycles**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common data I/O using three state RAM output control**
- **All inputs and outputs TTL and CMOS compatible**
- **Refresh: 512cycles/8ms**
- **Single + 5V ± 10% supply voltage**
- **Plastic 28-pin 400 mil SOJ and ZIP**

## FUNCTIONAL BLOCK DIAGRAM



## GENERAL DESCRIPTION

The Samsung KM424C256 is a CMOS 256K x 4 bit Dual Port DRAM. It consists of a 256K x 4 dynamic random access memory (RAM) port and 512 x 4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 rows of 2048 bits. It operates like a conventional 256K x 4 CMOS DRAM. The RAM port has a write per bit mask capability.


The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM424C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

## PIN CONFIGURATIONS (Top Views)



Pin Name	Pin Function
SC	Serial Clock
SDQ <sub>0</sub> -SDQ <sub>3</sub>	Serial Data Input/Output
DT/OE	Data Transfer/ Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
W <sub>0</sub> /DQ <sub>0</sub> - W <sub>3</sub> /DQ <sub>3</sub>	Data Write Mask/ Input/Output
SE	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	- 1 to + 7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	- 1 to + 7.0	V
Storage Temperature	$T_{stg}$	- 55 to + 150	°C
Power Dissipation	$P_D$	1	W
Short Circuit Output Current	$I_{OS}$	50	mA

\*Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage referenced to  $V_{SS}$ ,  $T_A = 0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage	$V_{IL}$	- 1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter (Ram Port)		Sam Port	Symbol	KM424C256			Unit
				- 8	- 10	- 12	
Operating Current* (RAS and CAS Cycling @ $t_{RC} = \text{min}$ )		Standby	$I_{CC1}$	80	65	55	mA
		Active	$I_{CC1A}$	120	100	85	mA
Standby Current	RAS, CAS, DT/OE WB/WE = $V_{IH}$			$\overline{SE} = V_{IH}, SC = V_{IL}$			
				Standby	$I_{CC2}$		
				$\overline{SE} = V_{IL}, SC = \text{Cycling}$			
				Active	$I_{CC2A}$		
RAS Only Refresh Current* (CAS = $V_{IH}$ , RAS Cycling @ $t_{RC} = \text{min}$ )		Standby	$I_{CC3}$	80	65	55	mA
		Active	$I_{CC3A}$	120	100	85	mA
Fast Page Mode Current* (RAS = $V_{IL}$ , CAS Cycling @ $t_{PC} = \text{min}$ )		Standby	$I_{CC4}$	55	50	40	mA
		Active	$I_{CC4A}$	100	85	70	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ $t_{RC} = \text{min}$ )		Standby	$I_{CC5}$	80	65	55	mA
		Active	$I_{CC5A}$	120	100	85	mA
Data Transfer Current* (RAS and CAS Cycling @ $t_{RC} = \text{min}$ )		Standby	$I_{CC6}$	90	75	65	mA
		Active	$I_{CC6A}$	130	110	95	mA

\*NOTE:  $I_{CC1/A}$ ,  $I_{CC3/A}$ ,  $I_{CC4/A}$ ,  $I_{CC5/A}$  and  $I_{CC6/A}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open,  $I_{CC}$  is specified as an average current.

**INPUT/OUTPUT CURRENTS** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test = 0 volts.)	$I_{IL}$	- 10	10	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	- 10	10	$\mu\text{A}$
Output High Voltage Level (RAM $I_{OH} = - 5\text{mA}$ , SAM $I_{OH} = - 2\text{mA}$ )	$V_{OH}$	2.4	—	V
Output Low Voltage level (RAM $I_{OL} = 4.2\text{mA}$ , SAM $I_{OL} = 2\text{mA}$ )	$V_{OL}$	—	0.4	V

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_6$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WB/WE}}$ , $\overline{\text{DT/OE}}$ , $\overline{\text{SE}}$ , $\overline{\text{SC}}$ )	$C_{IN2}$	—	7	pF
Input/Output Capacitance ( $\overline{\text{W0/DQ0}}$ - $\overline{\text{W3/DQ3}}$ )	$C_{DO}$	—	7	pF
Input/Output Capacitance ( $\overline{\text{SDQ0}}$ - $\overline{\text{SDQ3}}$ )	$C_{SDQ}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ , See notes 1,2)

Parameter	Symbol	KM424C256-8		KM424C256-10		KM424C256-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	150		180		220		ns	
Read-modify-write cycle time	$t_{RWC}$	205		245		295		ns	
Fast page mode cycle time	$t_{PC}$	50		60		75		ns	
Fast page mode read-modify-write	$t_{PRWC}$	105		125		145		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		80		100		120	ns	3,4
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		25		25		30	ns	4
Access time from column address	$t_{AA}$		45		50		60	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	$t_{CPA}$		50		55		65	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	20	0	30	0	35	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	60		70		90		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	$t_{RASP}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	25		25		30		ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80		100		120		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	25		25		30		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	25	55	25	75	25	90	ns	5,6
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	20	35	20	50	20	60	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	15		15		20		ns	
$\overline{\text{CAS}}$ precharge time (Fast page)	$t_{CP}$	10		15		20		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		25		ns	
Column address hold referenced to $\overline{\text{RAS}}$	$t_{AR}$	65		75		85		ns	
Column Address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	40		50		60		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	$t_{RRH}$	10		10		10		ns	9
Write command hold time	$t_{WCH}$	20		20		25		ns	

## STANDARD OPERATION (Continued)

Parameter	Symbol	KM424C256-8		KM424C256-10		KM424C256-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command hold referenced to $\overline{\text{RAS}}$	tWCR	65		75		85		ns	
Write command pulse width	tWP	20		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	20		25		30		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	20		20		25		ns	10
Data hold referenced to $\overline{\text{RAS}}$	tDHR	65		75		85		ns	
Write command set-up time	twCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tcWD	55		60		70		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	trWD	110		135		160		ns	8
Column address to $\overline{\text{WE}}$ delay time	tAWD	75		85		100		ns	8
$\overline{\text{CAS}}$ setup time ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ refresh)	tCHR	15		20		25		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	trPC	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	tROH	20		20		20		ns	
Access time from output enable	tOEA		25		25		30	ns	
Output enable to data input delay	toED	15		20		25		ns	
Output buffer turnoff delay from $\overline{\text{OE}}$	toEZ	0	20	0	25	0	30	ns	7
Output enable command hold time	toEH	20		25		30		ns	
Data to $\overline{\text{CAS}}$ delay	tDZC	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ns	
Refresh period (512 cycles)	tREF		8		8		8	ms	
$\overline{\text{WB}}$ set-up time	tWSR	0		0		0		ns	
$\overline{\text{WB}}$ hold time	trWH	15		15		20		ns	
Write per bit mask data set-up	tMS	0		0		0		ns	
Write per bit mask data hold	tMH	15		15		20		ns	
$\overline{\text{DT}}$ high set-up time	tTHS	0		0		0		ns	
$\overline{\text{DT}}$ high hold time	tTHH	15		15		20		ns	
$\overline{\text{DT}}$ low set-up time	tTLS	0		0		0		ns	
$\overline{\text{DT}}$ low hold time	tTLH	15		15		20		ns	
$\overline{\text{DT}}$ low hold ref to $\overline{\text{RAS}}$ (real time read transfer)	trTH	80		80		95		ns	
$\overline{\text{DT}}$ low hold ref to $\overline{\text{CAS}}$ (real time read transfer)	tCTH	30		30		35		ns	
$\overline{\text{DT}}$ low hold ref to col addr (real time read transfer)	tATH	35		35		40		ns	

STANDARD OPERATION (Continued)

Parameter	Symbol	KM424C256-8		KM424C256-10		KM424C256-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{SE}$ set-up referenced to $\overline{RAS}$	tESR	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	tREH	10		15		20		ns	
$\overline{DT}$ high to $\overline{RAS}$ high delay time	tTRD	10		10		10		ns	
$\overline{DT}$ high to $\overline{CAS}$ high delay time	tTCD	10		10		10		ns	
$\overline{DT}$ precharge time	tTP	25		30		35		ns	
$\overline{RAS}$ to first SC delay (read transfer)	tRSD	100		100		120		ns	
$\overline{CAS}$ to first SC delay (read transfer)	tCSD	40		50		60		ns	
Last SC to $\overline{DT}$ lead time	tTSL	0		0		0		ns	
$\overline{DT}$ to first SC delay (read transfer)	tTSD	15		20		20		ns	
Last SC to $\overline{RAS}$ set-up (serial input)	tSRS	25		30		40		ns	
$\overline{RAS}$ to serial input delay	tSDD	40		50		60		ns	
Serial out buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	tSDZ	10	40	10	50	10	60	ns	7
Serial input to first SC delay	tSZS	0		0		0		ns	
SC cycle time	tSCC	30		30		40		ns	
SC pulse width (SC high time)	tSC	10		10		15		ns	
SC precharge (SC low time)	tSCP	10		10		15		ns	
Access time from SC	tSCA		25		25		35	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	15		20		30		ns	
Access time from $\overline{SE}$	tSEA		25		25		35	ns	4
$\overline{SE}$ pulse width	tSE	20		25		35		ns	
$\overline{SE}$ precharge time	tSEP	25		25		35		ns	
Serial out buffer turn-off from $\overline{SE}$	tSEZ	0	15	0	20	0	30	ns	7
Serial input to $\overline{SE}$ delay time	tSZE	0		0		0		ns	
Serial write enable set-up	tSWS	5		5		10		ns	
Serial write enable hold time	tSWH	15		15		20		ns	

**NOTES**

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8 SC cycles before proper device operation is achieved ( $\overline{\text{DT/OE}} = \text{HIGH}$ ). If the internal refresh counter is used, a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
4. SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF.  $D_{OUT}$  comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAD}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
7. The parameters,  $t_{OFF}(\text{max})$ ,  $t_{OEZ}(\text{max})$ ,  $t_{SDZ}(\text{max})$  and  $t_{SEZ}(\text{max})$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWd}$ ,  $t_{CWD}$  and  $t_{AWd}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWd} < t_{RWd}(\text{min})$  and  $t_{AWd} \geq t_{AWd}(\text{min})$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{DT/OE}}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RCD}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

**DEVICE INFORMATION**

All operation modes of KM424C256 are determined by  $\overline{\text{CAS}}$ ,  $\overline{\text{DT/OE}}$ ,  $\overline{\text{WB/WE}}$  and  $\overline{\text{SE}}$  at the falling edge of  $\overline{\text{RAS}}$ . The truth table of the operation modes is shown in table 1.

**Table 1. Operation truth table**

RAS	$\overline{\text{CAS}}$	ADDRESS	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$	FUNCTION
H	H	*	*	*	*	Standby
	L	*	*	*	*	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh
	H	row/column	H $\rightarrow$ L	H	*	READ
	H	row/column	H	H $\rightarrow$ L	*	WRITE
	H	row	H	*	*	$\overline{\text{RAS}}$ -only Refresh
	H	row/column	H	L	*	WRITE-per-Bit
	H	row/tap	L	H	*	READ Transfer
	H	row/tap	L	L	L	WRITE Transfer
	H	row/tap	L	L	H	Pseudo-Write Transfer

## Device Operation

The KM424C256 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM424C256 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM424C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

## $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

## Read

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low before  $t_{RCO(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCO(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{OAC}$  or  $t_{AA}$ .

The KM424C256 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

## Write

The KM424C256 can perform early write, and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$  whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{WB}/\overline{WE}$  low before  $\overline{CAS}$ . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle  $\overline{DT}/\overline{OE}$  must meet  $\overline{DT}/\overline{OE}$  high set-up and hold time as  $\overline{RAS}$  falls but otherwise does not affect any circuit operation during the  $\overline{CAS}$  active period.

**Read-Modify-Write:** In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. In this cycle read operation is achieved by bringing  $\overline{DT}/\overline{OE}$  low with  $\overline{RAS}$  and  $\overline{CAS}$  low. The access time to valid data is specified by  $t_{OEA}$ . After  $\overline{DT}/\overline{OE}$  goes high, the data to be written is stored by  $\overline{WB}/\overline{WE}$  with set-up and hold times referenced to this signal.

**Late write:** This cycle shows the timing flexibility of ( $\overline{DT}/\overline{OE}$ ) which can be activated just after ( $\overline{WB}/\overline{WE}$ ) falls, even ( $\overline{WB}/\overline{WE}$ ) is brought low after  $\overline{CAS}$ .

## Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

## Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB}/\overline{WE}$  is held 'low' at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle. The truth table of the write-per-bit function is shown in table 2.

Table 2. Truth Table for Write-per-Bit Function

RAS	CAS	DT/OE	WB/WE	W/DQi	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

**Data Output**

The KM424C256 has a three state output buffers which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{DT/OE}}$ . When either  $\overline{\text{CAS}}$  or  $\overline{\text{DT/OE}}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be presented at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM424C256 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Refresh**

The data in the KM424C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

*RAS-Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each of the 512 row addresses, ( $A_0$ - $A_8$ ).

*CAS-before-RAS Refresh:* The KM424C256 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{\text{RAS}}$  goes low, the on-chip refresh circuitry is enabled. An inter-

nal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The KM424C256 hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM424C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

**Transfer Operation**

The KM424C256 features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a data transfer cycle, RAM port and SAM port can't operate independently. Data transfer cycle includes are following operations.

- i) Data is transferred between RAM memory cell on the specified row address and SAM data register (except pseudo write transfer).
- ii) Direction of data transfer is defined.
- iii) Serial read or serial write is selected.
- iv) SAM start address (the address to be accessed first after the termination of transfer cycle in the SAM data register) is specified.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by  $\overline{\text{CAS}}$ ,  $\overline{\text{DT/OE}}$ ,  $\overline{\text{WB/WE}}$  and  $\overline{\text{SE}}$  at the falling edge of  $\overline{\text{RAS}}$ .

Table 3. Truth Table for Transfer Operation

RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	H	L	H	*	Read transfer cycle	RAM→SAM
	H	L	L	L	Write transfer cycle	SAM→RAM
	H	L	L	H	Pseudo write transfer cycle	—


**Read-Transfer Cycle**

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT/OE}$  low and  $\overline{WB/WE}$  high at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM.

The actual data transfer is completed at the rising edge of  $\overline{DT/OE}$ . When the transfer is completed, the SDQ lines

are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{DT/OE}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

**Figure 2: BLOCK diagram of RAM and SAM PORT during read transfer**



**Write Transfer Cycle**

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied. A rising edge of the SC clock must not occur until after a specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is ac-


complished by holding  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**SAM Port Operation**

The KM424C256 is provided with a 512 word by 4 bit serial access memory (SAM). High speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operation. The preceding transfer operation determines the direction of data flow through the SAM registers. Data may be read out of the SAM port after a read transfer cycle (RAM→SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512 bit locations. This tap location cor-

responds to the column address selected at the falling edge of  $\overline{\text{CAS}}$  during the read transfer cycle. The SAM register is configured as a circular data register. The data

is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Subsequent real time read transfer may be performed on the fly as many times as desired within the refresh constraint of the RAM memory array. A pseudo write transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not

transferred during a pseudo write transfer cycle. A write transfer cycle (SAM → RAM) may then be performed. The data in the SAM register is loaded into the RAM row selected by the row address at the falling edge of  $\overline{\text{RAS}}$ . The start address of SAM registers is determined by the column address selected at the falling edge of  $\overline{\text{CAS}}$ .

Table 4. Truth Table for SAM Operation

Preceding Transfer Cycle	SAM port operation	$\overline{\text{DT/OE}}$ (at the falling edge of $\overline{\text{RAS}}$ )	SC	$\overline{\text{SE}}$	Function
read-transfer	serial output mode	L*	—	L	Serial read enable
				H	Serial read disable
write-transfer	serial input mode				L

\*When simultaneous operation is being performed on the RAM port and the SAM port,  $\overline{\text{DT/OE}}$  must be held high at the falling edge of  $\overline{\text{RAS}}$  so as to prevent a false transfer cycle.

**Serial Clock (SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{\text{SCA}}$  from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will be placed at the least significant address location (decimal 0).

**Serial Enable ( $\overline{\text{SE}}$ )**

The  $\overline{\text{SE}}$  input is used to enable serial access operation. In a serial read cycle,  $\overline{\text{SE}}$  is used as an output control.

When  $\overline{\text{SE}}$  is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when  $\overline{\text{SE}}$  is high.

**Serial Input/Output (SDQ0-SDQ3)**


Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

**Power-up**


If  $\overline{\text{RAS}} = V_{\text{IL}}$  during power-up, the KM424C256 could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{CC}}$  during power-up or be held at a valid  $V_{\text{IH}}$  in order to minimize the power-up current.

An initial pause of 200  $\mu\text{sec}$  is required after power-up followed by 8 initialization cycles before proper device operation is assured.

**TIMING DIAGRAMS**  
**READ CYCLE**




**EARLY WRITE CYCLE**




 DON'T CARE

**TIMING DIAGRAMS** (Continued)  
**WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)**




**READ-WRITE/READ-MODIFY-WRITE CYCLE**




 DON'T CARE



**TIMING DIAGRAMS (Continued)**  
**FAST PAGE MODE READ-MODIFY-WRITE CYCLE**




**RAS ONLY REFRESH CYCLE**




 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**CAS-BEFORE-RAS REFRESH CYCLE**




**HIDDEN REFRESH CYCLE**



**TIMING DIAGRAMS** (Continued)


**READ TRANSFER CYCLE**



\* 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as Read Transfer Cycle (1).


\* 2. When the previous data transfer cycle is a read transfer cycle, it is defined as Read Transfer Cycle (2).

**TIMING DIAGRAMS** (Continued)  
**REAL TIME READ TRANSFER CYCLE**




**TIMING DIAGRAMS** (Continued)

**WRITE TRANSFER CYCLE**




**TIMING DIAGRAMS** (Continued)  
**PSEUDO WRITE TRANSFER CYCLE**




**TIMING DIAGRAMS** (Continued)

**SERIAL READ CYCLE ( $\overline{SE}$  CONTROLLED OUTPUTS)**




**SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )**



 DON'T CARE

**TIMING DIAGRAMS** (Continued)


**SERIAL WRITE CYCLE** ( $\overline{SE} = V_{IL}$ )




PACKAGE DIMENSIONS

28 PIN PLASTIC SOJ

Units: Inches



28-PIN PLASTIC ZIP




## 256K x 4 Bit CMOS VIDEO RAM FEATURES

- **Dual Port Architecture**  
256K x 4 bits RAM port  
512 x 4 bits SAM port
- **Performance range:**

Item	-6	-8	-10
RAM access time (t <sub>RAC</sub> )	60ns	80ns	100ns
RAM access time (t <sub>CAC</sub> )	20ns	20ns	25ns
RAM cycle time (t <sub>RC</sub> )	125ns	150ns	180ns
RAM page mode cycle (t <sub>PC</sub> )	45ns	50ns	60ns
SAM access time	20ns	20ns	25ns
SAM cycle time	25ns	30ns	30ns
RAM active current	90mA	80mA	70mA
SAM active current	50mA	40mA	40mA
RAM & SAM standby	5mA	5mA	5mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read and Serial Write**
- **Read Transfer and Write Transfer**
- **Real time read transfer capability**
- **Write per Bit masking on RAM write cycles**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common data I/O using three state RAM output control**
- **All inputs and outputs TTL and CMOS compatible**
- **Refresh: 512cycles/8ms**
- **Single +5V ± 10% supply voltage**
- **Plastic 28-pin 400 mil SOJ and ZIP**

## FUNCTIONAL BLOCK DIAGRAM



## GENERAL DESCRIPTION

The Samsung KM424C256 is a CMOS 256K x 4 bit Dual Port DRAM. It consists of a 256K x 4 dynamic random access memory (RAM) port and 512 x 4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 rows of 2048 bits. It operates like a conventional 256K x 4 CMOS DRAM. The RAM port has a write per bit mask capability.


The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM424C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

## PIN CONFIGURATIONS (Top Views)



Pin Name	Pin Function
SC	Serial Clock
SDQ <sub>0</sub> -SDQ <sub>3</sub>	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
W <sub>0</sub> /DQ <sub>0</sub> - W <sub>3</sub> /DQ <sub>3</sub>	Data Write Mask/ Input/Output
SE	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	- 1 to +7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	- 1 to +7.0	V
Storage Temperature	$T_{stg}$	- 55 to + 150	°C
Power Dissipation	$P_D$	1	W
Short Circuit Output Current	$I_{OS}$	50	mA

\*Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage referenced to  $V_{SS}$ ,  $T_A = 0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage	$V_{IL}$	- 1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter (Ram Port)	Sam Port	Symbol	KM424C256			Unit
			- 6	- 8	- 10	
Operating Current* (RAS and CAS Cycling @ $t_{RC} = \text{min}$ )	Standby	$I_{CC1}$	90	80	70	mA
	Active	$I_{CC1A}$	140	120	110	mA
Standby Current RAS, CAS, DT/OE WB/WE = $V_{IH}$	Standby	$I_{CC2}$	5	5	5	mA
	Active	$I_{CC2A}$	50	40	40	mA
RAS Only Refresh Current* (CAS = $V_{IH}$ , RAS Cycling @ $t_{RC} = \text{min}$ )	Standby	$I_{CC3}$	90	80	70	mA
	Active	$I_{CC3A}$	140	120	110	mA
Fast Page Mode Current* (RAS = $V_{IL}$ , CAS Cycling @ $t_{PC} = \text{min}$ )	Standby	$I_{CC4}$	70	60	50	mA
	Active	$I_{CC4A}$	120	100	90	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ $t_{RC} = \text{min}$ )	Standby	$I_{CC5}$	90	80	70	mA
	Active	$I_{CC5A}$	140	120	110	mA
Data Transfer Current* (RAS and CAS Cycling @ $t_{RC} = \text{min}$ )	Standby	$I_{CC6}$	120	110	100	mA
	Active	$I_{CC6A}$	170	150	140	mA

\*NOTE:  $I_{CC1/A}$ ,  $I_{CC3/A}$ ,  $I_{CC4/A}$ ,  $I_{CC5/A}$  and  $I_{CC6/A}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open,  $I_{CC}$  is specified as an average current.

**INPUT/OUTPUT CURRENTS** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5\text{V}$ , all other pins not under test = 0 volts.)	$I_{IL}$	- 10	10	$\mu\text{A}$
Output Leakage Current (Data out is disabled, $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$ )	$I_{OL}$	- 10	10	$\mu\text{A}$
Output High Voltage Level (RAM $I_{OH} = -5\text{mA}$ , SAM $I_{OH} = -2\text{mA}$ )	$V_{OH}$	2.4	—	V
Output Low Voltage level (RAM $I_{OL} = 4.2\text{mA}$ , SAM $I_{OL} = 2\text{mA}$ )	$V_{OL}$	—	0.4	V

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_6$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WB/WE}}$ , $\overline{\text{DT/OE}}$ , $\overline{\text{SE}}$ , $\overline{\text{SC}}$ )	$C_{IN2}$	—	7	pF
Input/Output Capacitance ( $\overline{\text{W0/DQ0-W3/DQ3}}$ )	$C_{DO}$	—	7	pF
Input/Output Capacitance ( $\overline{\text{SDQ0-SDQ3}}$ )	$C_{SDQ}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ , See notes 1,2)

Parameter	Symbol	KM424C256-6		KM424C256-8		KM424C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	125		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	175		205		245		ns	
Fast page mode cycle time	$t_{PC}$	45		50		60		ns	
Fast page mode read-modify-write	$t_{PRWC}$	100		105		125		ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		60		80		100	ns	3,4
Access time from $\overline{\text{CAS}}$	$t_{CAC}$		20		20		25	ns	4
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	$t_{CPA}$		40		45		55	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	55		60		70		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ pulse width (fast page mode)	$t_{RASP}$	60	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	60		80		100		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20		20		25		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	25	60	25	75	ns	5,6
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	25	20	40	20	50	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	10		10		15		ns	
$\overline{\text{CAS}}$ precharge time (fast page mode)	$t_{CP}$	10		10		15		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	$t_{AR}$	45		60		75		ns	
Column address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	

## STANDARD OPERATION (Continued)

Parameter	Symbol	KM424C256-6		KM424C256-8		KM424C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	45		60		75		ns	
Write command pulse width	$t_{WP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	15		20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	15		20		25		ns	
Data set-up time	$t_{DS}$	0		0		0		ns	10
Data hold time	$t_{DH}$	15		15		20		ns	10
Data hold referenced to $\overline{RAS}$	$t_{DHR}$	45		60		75		ns	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ to $\overline{WE}$ delay	$t_{CWD}$	50		50		60		ns	8
$\overline{RAS}$ to $\overline{WE}$ delay	$t_{RWD}$	90		110		135		ns	8
Column address to $\overline{WE}$ delay time	$t_{AWD}$	65		70		85		ns	8
$\overline{CAS}$ setup time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CHR}$	15		15		20		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	$t_{ROH}$	20		20		20		ns	
Access time from output enable	$t_{OEA}$		20		20		25	ns	
Output enable to data input delay	$t_{OED}$	15		15		20		ns	
Output buffer turnoff delay from $\overline{OE}$	$t_{OEZ}$	0	20	0	20	0	25	ns	7
Output enable command hold time	$t_{OEH}$	20		20		25		ns	
Data to $\overline{CAS}$ delay	$t_{DZC}$	0		0		0		ns	
Data to output enable delay	$t_{DZO}$	0		0		0		ns	
Refresh period (512 cycles)	$t_{REF}$		8		8		8	ms	
$\overline{WB}$ set-up time	$t_{WSR}$	0		0		0		ns	
$\overline{WB}$ hold time	$t_{RWH}$	10		15		15		ns	
Write per bit mask data set-up	$t_{MS}$	0		0		0		ns	
Write per bit mask data hold	$t_{MH}$	10		15		15		ns	
$\overline{DT}$ high set-up time	$t_{THS}$	0		0		0		ns	
$\overline{DT}$ high hold time	$t_{THH}$	10		15		15		ns	
$\overline{DT}$ low set-up time	$t_{TLS}$	0		0		0		ns	
$\overline{DT}$ low hold time	$t_{TLH}$	10		15		15		ns	
$\overline{DT}$ low hold ref to $\overline{RAS}$ (real time read transfer)	$t_{RTH}$	50		65		80		ns	
$\overline{DT}$ low hold ref to $\overline{CAS}$ (real time read transfer)	$t_{CTH}$	25		25		30		ns	
$\overline{DT}$ low hold ref to Col. Address (real time read transfer)	$t_{ATH}$	30		30		35		ns	

## STANDARD OPERATION (Continued)

Parameter	Symbol	KM424C256-6		KM424C256-8		KM424C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{SE}$ set-up referenced to $\overline{RAS}$	$t_{ESR}$	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	$t_{REH}$	10		15		15		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	$t_{TRP}$	50		60		70		ns	
$\overline{DT}$ precharge time	$t_{TP}$	20		25		30		ns	
$\overline{RAS}$ to first SC delay (read transfer)	$t_{RSD}$	60		80		100		ns	
$\overline{CAS}$ to first SC delay (read transfer)	$t_{CSD}$	35		40		50		ns	
Last SC to $\overline{DT}$ lead time	$t_{TSL}$	5		5		5		ns	
$\overline{DT}$ to first SC delay (read transfer)	$t_{TSD}$	15		15		15		ns	
Last SC to $\overline{RAS}$ set-up (serial input)	$t_{SRS}$	30		30		30		ns	
$\overline{RAS}$ to first SC delay time (serial input)	$t_{SRD}$	25		25		25		ns	
$\overline{RAS}$ to serial input delay	$t_{SDD}$	50		50		50		ns	
Serial out buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	$t_{SDZ}$	10	50	10	50	10	50	ns	7
Serial input to first SC delay	$t_{SZS}$	0		0		0		ns	
SC cycle time	$t_{SCC}$	25		25		30		ns	
SC pulse width (SC high time)	$t_{SC}$	7		7		10		ns	
SC precharge (SC low time)	$t_{SCP}$	7		7		10		ns	
Access time from SC	$t_{SCA}$		20		20		25	ns	4
Serial output hold time from SC	$t_{SOH}$	5		5		5		ns	
Serial input sett-up time	$t_{SDS}$	0		0		0		ns	
Serial input hold time	$t_{SDH}$	15		15		20		ns	
Access time from $\overline{SE}$	$t_{SEA}$		20		20		25	ns	4
$\overline{SE}$ pulse width	$t_{SE}$	25		25		25		ns	
$\overline{SE}$ precharge time	$t_{SEP}$	25		25		25		ns	
Serial out buffer turn-off from $\overline{SE}$	$t_{SEZ}$	0	20	0	20	0	20	ns	7
Serial input to $\overline{SE}$ delay time	$t_{SZE}$	0		0		0		ns	
Serial write enable set-up time	$t_{SWS}$	5		5		5		ns	
Serial write enable hold time	$t_{SWH}$	15		15		15		ns	

NOTES

1. An initial pause of 200µs is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
4. SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF.  $D_{OUT}$  comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{RCD}(\text{max})$  limit insures the  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
7. The parameters,  $t_{OFF}(\text{max})$ ,  $t_{OEZ}(\text{max})$ ,  $t_{SDZ}(\text{max})$  and  $t_{SEZ}(\text{max})$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} < t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{DT/OE}}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RCD}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

DEVICE INFORMATION

All operation modes of KM424C256 are determined by  $\overline{\text{CAS}}$ ,  $\overline{\text{DT/OE}}$ ,  $\overline{\text{WB/WE}}$  and  $\overline{\text{SE}}$  at the falling edge of  $\overline{\text{RAS}}$ . The truth table of the operation modes is shown in table 1.

Table 1. Operation truth table

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	ADDRESS	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$	FUNCTION
H	H	*	*	*	*	Standby
	L	*	*	*	*	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh
	H	row/column	H→L	H	*	READ
	H	row/column	H	H→L	*	WRITE
	H	row	H	*	*	$\overline{\text{RAS}}$ -only Refresh
	H	row/column	H	L	*	WRITE-per-Bit
	H	row/tap	L	H	*	READ Transfer
	H	row/tap	L	L	L	WRITE Transfer
	H	row/tap	L	L	H	Pseudo-Write Transfer

## Device Operation

The KM424C256 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM424C256 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM424C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

## $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

## Read

A read cycle is achieved by maintaining  $\overline{WB/WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM424C256 has common data I/O pins. The  $\overline{DT/OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT/OE}$  must be low for the period of time defined by  $t_{OEa}$ .

## Write

The KM424C256 can perform early write, and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB/WE}$ ,  $\overline{DT/OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB/WE}$  whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{WB/WE}$  low before  $\overline{CAS}$ . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle  $\overline{DT/OE}$  must meet  $\overline{DT/OE}$  high set-up and hold time as  $\overline{RAS}$  falls but otherwise does not affect any circuit operation during the  $\overline{CAS}$  active period.

**Read-Modify-Write:** In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. In this cycle read operation is achieved by bringing  $\overline{DT/OE}$  low with  $\overline{RAS}$  and  $\overline{CAS}$  low. The access time to valid data is specified by  $t_{OEa}$ . After  $\overline{DT/OE}$  goes high, the data to be written is stored by  $\overline{WB/WE}$  with set-up and hold times referenced to this signal.

**Late write:** This cycle shows the timing flexibility of ( $\overline{DT/OE}$ ) which can be activated just after ( $\overline{WB/WE}$ ) falls, even ( $\overline{WB/WE}$ ) is brought low after  $\overline{CAS}$ .

## Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

## Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB/WE}$  is held 'low' at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle. The truth table of the write-per-bit function is shown in table 2.

Table 2. Truth Table for Write-per-Bit Function

RAS	CAS	DT/OE	WB/WE	W/DQI	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

**Data Output**

The KM424C256 has a three state output buffers which are controlled by CAS and DT/OE. When either CAS or DT/OE is high (V<sub>ih</sub>) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t<sub>CLZ</sub> after the falling edge of CAS. Invalid data may be presented at the output during the time after t<sub>CLZ</sub> and before the valid data appears at the output. The timing parameters t<sub>CAC</sub>, t<sub>TRAC</sub> and t<sub>AA</sub> specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM424C256 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Refresh**

The data in the KM424C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

*RAS-Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A<sub>0</sub>-A<sub>8</sub>).

*CAS-before-RAS Refresh:* The KM424C256 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t<sub>CSN</sub>) before RAS goes low, the on-chip refresh circuitry is enabled. An inter-

nal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM424C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM424C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

**Transfer Operation**

The KM424C256 features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a data transfer cycle, RAM port and SAM port can't operate independently. Data transfer cycle includes are following operations.

- i) Data is transferred between RAM memory cell on the specified row address and SAM data register (except pseudo write transfer).
- ii) Direction of data transfer is defined.
- iii) Serial read or serial write is selected.
- iv) SAM start address (the address to be accessed first after the termination of transfer cycle in the SAM data register) is specified.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by CAS, DT/OE, WB/WE and SE at the falling edge of RAS.

Table 3. Truth Table for Transfer Operation

RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	H	L	H	*	Read transfer cycle	RAM→SAM
	H	L	L	L	Write transfer cycle	SAM→RAM
	H	L	L	H	Pseudo write transfer cycle	—


**Read-Transfer Cycle**

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low and  $\overline{WB}/\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM.

The actual data transfer is completed at the rising edge of  $\overline{DT}/\overline{OE}$ . When the transfer is completed, the SDQ lines

are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{DT}/\overline{OE}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

**Figure 2: BLOCK diagram of RAM and SAM PORT during read transfer**



**Write Transfer Cycle**

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied. A rising edge of the SC clock must not occur until after a specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is ac-


complished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**SAM Port Operation**

The KM424C256 is provided with a 512 word by 4 bit serial access memory (SAM). High speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operation. The preceding transfer operation determines the direction of data flow through the SAM registers. Data may be read out of the SAM port after a read transfer cycle (RAM→SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512 bit locations. This tap location cor-

responds to the column address selected at the falling edge of  $\overline{\text{CAS}}$  during the read transfer cycle. The SAM register is configured as a circular data register. The data

is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Subsequent real time read transfer may be performed on the fly as many times as desired within the refresh constraint of the RAM memory array. A pseudo write transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not

transferred during a pseudo write transfer cycle. A write transfer cycle (SAM→RAM) may then be performed. The data in the SAM register is loaded into the RAM row selected by the row address at the falling edge of RAS. The start address of SAM registers is determined by the column address selected at the falling edge of  $\overline{\text{CAS}}$ .

Table 4. Truth Table for SAM Operation

Preceding Transfer Cycle	SAM port operation	$\overline{\text{DT}}/\overline{\text{OE}}$ (at the falling edge of $\overline{\text{RAS}}$ )	SC	$\overline{\text{SE}}$	Function	
read-transfer	serial output mode	L*	—	L	serial read enable	
				H	serial read disable	
write-transfer	serial input mode		L*	⏏	L	serial write enable
					H	serial write disable

\*When simultaneous operation is being performed on the RAM port and the SAM port,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be held high at the falling edge of  $\overline{\text{RAS}}$  so as to prevent a false transfer cycle.

**Serial Clock (SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{\text{SCA}}$  from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will be placed at the least significant address location (decimal 0).

**Serial Enable ( $\overline{\text{SE}}$ )**

The  $\overline{\text{SE}}$  input is used to enable serial access operation. In a serial read cycle,  $\overline{\text{SE}}$  is used as an output control.

When  $\overline{\text{SE}}$  is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when  $\overline{\text{SE}}$  is high.

**Serial Input/Output (SDQ0-SDQ3)**


Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

**Power-up**


If  $\overline{\text{RAS}} = V_{\text{IL}}$  during power-up, the KM424C256 could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{CC}}$  during power-up or be held at a valid  $V_{\text{IH}}$  in order to minimize the power-up current.

An initial pause of 200  $\mu\text{sec}$  is required after power-up followed by 8 initialization cycles before proper device operation is assured.

**TIMING DIAGRAMS**  
**READ CYCLE**



**EARLY WRITE CYCLE**



 DON'T CARE










TIMING DIAGRAMS (Continued)


READ TRANSFER CYCLE



\* 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as Read Transfer Cycle (1).


\* 2. When the previous data transfer cycle is a read transfer cycle, it is defined as Read Transfer Cycle (2).

**TIMING DIAGRAMS** (Continued)  
**REAL TIME READ TRANSFER CYCLE**




TIMING DIAGRAMS (Continued)

WRITE TRANSFER CYCLE




TIMING DIAGRAMS (Continued)

PSEUDO WRITE TRANSFER CYCLE




**TIMING DIAGRAMS** (Continued)

**SERIAL READ CYCLE ( $\overline{SE}$  CONTROLLED OUTPUTS)**




**SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )**




 DON'T CARE

TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)




PACKAGE DIMENSIONS

28 PIN PLASTIC SOJ

Units: Inches



28-PIN PLASTIC ZIP



## 256K×4 Bit CMOS Video RAM

### FEATURES

- **Dual port Architecture**  
256K × 4 bits RAM port  
512 × 4 bits SAM port
- **Performance**

Parameter	Speed		
	- 6	- 8	- 10
RAM access time ( $t_{RAC}$ )	60ns	80ns	100ns
RAM access time ( $t_{CAC}$ )	20ns	20ns	25ns
RAM cycle time ( $t_{RC}$ )	125ns	150ns	180ns
RAM page mode cycle ( $t_{PC}$ )	45ns	50ns	60ns
SAM access time ( $t_{SCA}$ )	20ns	20ns	25ns
SAM cycle time ( $t_{SCC}$ )	25ns	25ns	30ns
RAM active current	90mA	80mA	70mA
SAM active current	50mA	40mA	40mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read and Serial Write**
- **Read, Real Time Read and Split Read Transfer (RAM→SAM)**
- **Write, Split Write Transfer with Masking operation (New Mask)**
- **Block Write, Flash Write and Write per bit with Masking operation (New Mask)**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output Control**
- **All Inputs and Outputs TTL and CMOS Compatible**
- **Refresh: 512 Cycle/8ms**
- **Single +5V ± 10% Supply Voltage**
- **Plastic 28-PIN 400 mil SOJ and ZIP 44(40)-PIN 400 mil TSOP II**

### GENERAL DESCRIPTION

The Samsung KM424C257 is a CMOS 256K×4 bit Dual Port DRAM. It consists of a 256K×4 dynamic random access memory (RAM) port and 512×4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional 256K×4 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM424C257 supports  $\overline{RAS}$ -only, Hidden, and  $\overline{CAS}$ -before- $\overline{RAS}$  refresh for the RAM port. The SAM port does not require refresh.

All Inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function
SC	Serial Clock
SDQ <sub>0</sub> -SDQ <sub>3</sub>	Serial Data Input/Output
$\overline{DT}/\overline{OE}$	Data Transfer/Output Enable
$\overline{WB}/\overline{WE}$	Write Per Bit/Write Enable
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub>	Data Write Mask/Input/Output
$\overline{SE}$	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No Connection
DSF	Special Function Control
QSF	Special Flag Output

## PIN CONFIGURATION (Top Views)


### 28 Pin 400 mil SOJ




### 28 Pin 400 mil ZIP



### 28 Pin 400 mil TSOP II



FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter (Ram Port)			Sam port	Symbol	KM424C257			Unit
					- 6	- 8	- 10	
Operating Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC1</sub>	90	80	70	mA
			Active	I <sub>CC1A</sub>	140	120	110	mA
Standby Current	RAS, CAS, DT/OE DSF, WB/WE = V <sub>IH</sub>	SE = V <sub>IH</sub> SC = V <sub>IL</sub>	Standby	I <sub>CC2</sub>	5	5	5	mA
		SE = V <sub>IL</sub> SC = Cycling	Active	I <sub>CC2A</sub>	50	40	40	mA
RAS Only Refresh Current* (CAS = V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC3</sub>	90	80	70	mA
			Active	I <sub>CC3A</sub>	140	120	110	mA
Fast Page Mode Current* (RAS = V <sub>IL</sub> , CAS Cycling @ t <sub>PC</sub> = min.)			Standby	I <sub>CC4</sub>	70	60	50	mA
			Active	I <sub>CC4A</sub>	120	100	90	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC5</sub>	90	80	70	mA
			Active	I <sub>CC5A</sub>	140	120	110	mA
Data Transfer Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC6</sub>	120	110	100	mA
			Active	I <sub>CC6A</sub>	170	150	140	mA
Flash Write Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC7</sub>	90	80	70	mA
			Active	I <sub>CC7A</sub>	140	120	110	mA
Block Write Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC8</sub>	100	90	80	mA
			Active	I <sub>CC8A</sub>	150	130	120	mA
Color Register Load or Read Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC9</sub>	90	80	70	mA
			Active	I <sub>CC9A</sub>	140	120	110	mA

\*NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, I<sub>CC</sub> is specified as average current.

## INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test = 0 volts.)	$I_{IL}$	-10	10	$\mu A$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	-10	10	$\mu A$
Output High Voltage Level (RAM $I_{OH} = -5mA$ , SAM $I_{OH} = -2mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level (RAM $I_{OL} = 4.2mA$ , SAM $I_{OL} = 2mA$ )	$V_{OL}$	—	0.4	V

## CAPACITANCE ( $t_A = 25^\circ C$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0-A_8$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WB/WE}$ , $\overline{DT/OE}$ , $\overline{SE}$ , $\overline{SC}$ , $\overline{DSF}$ )	$C_{IN2}$	—	7	pF
Input/Output Capacitance ( $W_0/DQ_0-W_3/DQ_3$ )	$C_{DQ}$	—	7	pF
Input/Output Capacitance ( $SDQ_0-SDQ_3$ )	$C_{SDQ}$	—	7	pF
Output Capacitance ( $QSF$ )	$C_{QSF}$	—	7	pF

## AC CHARACTERISTICS ( $0^\circ C \leq T_A \leq 70^\circ C$ , $V_{CC} = 5.0V \pm 10\%$ , See notes 1,2)

Parameter	Symbol	KM424C257-6		KM424C257-8		KM424C257-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	125		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	175		205		245		ns	
Fast page mode cycle time	$t_{PC}$	45		50		60		ns	
Fast page mode read-modify-write	$t_{PRWC}$	100		105		125		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		60		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	4
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		40		45		55	ns	3
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	55		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ pulse width (fast page mode)	$t_{RASp}$	60	100,000	80	100,000	100	100,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20		20		25		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	40	25	60	25	75	ns	5,6
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	25	20	40	20	50	ns	11

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	KM424C257-6		KM424C257-8		KM424C257-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS to RAS precharge time	$t_{CRP}$	5		5		5		ns	
CAS precharge time	$t_{CPN}$	10		10		15		ns	
$\overline{CAS}$ precharge time (fast page mode)	$t_{CP}$	10		10		15		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	10		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		15		20		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	45		60		75		ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		50		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		20		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	45		60		75		ns	
Write command pulse width	$t_{WCP}$	15		15		20		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	15		20		25		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	15		20		25		ns	
Data set-up time	$t_{DS}$	0		0		0		ns	10
Data hold time	$t_{DH}$	15		15		20		ns	10
Data hold referenced to $\overline{RAS}$	$t_{DHR}$	45		60		75		ns	
Write command set-up time	$t_{WCS}$	0		0		0		ns	8
$\overline{CAS}$ to $\overline{WE}$ delay	$t_{CWD}$	50		50		60		ns	8
$\overline{RAS}$ to $\overline{WE}$ delay	$t_{RWD}$	90		110		135		ns	8
Column address to $\overline{WE}$ delay time	$t_{AWD}$	65		70		85		ns	8
$\overline{CAS}$ setup time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CSR}$	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{CHR}$	15		15		20		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	$t_{ROH}$	20		20		20		ns	
Access time from output enable	$t_{OEA}$		20		20		25	ns	
Output enable to data input delay	$t_{OED}$	15		15		20		ns	
Output buffer turnoff delay from $\overline{OE}$	$t_{OEZ}$	0	20	0	20	0	25	ns	7
Output enable command hold time	$t_{OEH}$	20		20		25		ns	
Data to $\overline{CAS}$ delay	$t_{DZC}$	0		0		0		ns	
Data to output enable delay	$t_{DZO}$	0		0		0		ns	
Refresh period (512 cycles)	$t_{REF}$		8		8		8	ms	
$\overline{WB}$ set-up time	$t_{WSR}$	0		0		0		ns	
$\overline{WB}$ hold time	$t_{RWH}$	10		15		15		ns	

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	KM424C257-6		KM424C257-8		KM424C257-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DSF set-up time referenced to $\overline{RAS}$ (I)	t <sub>FSR</sub>	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$ (I)	t <sub>FHR</sub>	45		60		75		ns	
DSF hold time referenced to $\overline{RAS}$ (II)	t <sub>RFH</sub>	10		15		15		ns	
DSF set-up time referenced to $\overline{CAS}$	t <sub>FSC</sub>	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	t <sub>CFH</sub>	15		15		20		ns	
Write per bit mask data set-up	t <sub>MS</sub>	0		0		0		ns	
Write per bit mask data hold	t <sub>MH</sub>	10		15		15		ns	
$\overline{DT}$ high set-up time	t <sub>THS</sub>	0		0		0		ns	
$\overline{DT}$ high hold time	t <sub>THH</sub>	10		15		15		ns	
$\overline{DT}$ low set-up time	t <sub>TLS</sub>	0		0		0		ns	
$\overline{DT}$ low hold time	t <sub>TLH</sub>	10		15		15		ns	
$\overline{DT}$ low hold ref to $\overline{RAS}$ (real time read transfer)	t <sub>RTH</sub>	50		65		80		ns	
$\overline{DT}$ low hold ref to $\overline{CAS}$ (real time read transfer)	t <sub>CTH</sub>	25		25		30		ns	
$\overline{DT}$ low hold ref to Col. Address (real time read transfer)	t <sub>Ath</sub>	30		30		35		ns	
$\overline{SE}$ set-up referenced to $\overline{RAS}$	t <sub>ESR</sub>	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	t <sub>REH</sub>	10		15		15		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	t <sub>TRP</sub>	50		60		70		ns	
$\overline{DT}$ precharge time	t <sub>TP</sub>	20		25		30		ns	
$\overline{RAS}$ to first SC delay (read transfer)	t <sub>RSD</sub>	60		80		100		ns	
$\overline{CAS}$ to first SC delay (read transfer)	t <sub>CSD</sub>	35		40		50		ns	
Col. Addr. to first SC delay (read transfer)	t <sub>ASD</sub>	40		45		55		ns	
Last SC to $\overline{DT}$ lead time	t <sub>TSL</sub>	5		5		5		ns	
$\overline{DT}$ to first SC delay (read transfer)	t <sub>TSD</sub>	15		15		15		ns	
Last SC to $\overline{RAS}$ set-up (serial input)	t <sub>SRS</sub>	30		30		30		ns	
$\overline{RAS}$ to first SC delay time (serial input)	t <sub>SRD</sub>	25		25		25		ns	
$\overline{RAS}$ to serial input delay	t <sub>SDD</sub>	50		50		50		ns	
Serial out buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	t <sub>SDZ</sub>	10	50	10	50	10	50	ns	7
Serial input to first SC delay	t <sub>SZS</sub>	0		0		0		ns	
SC cycle time	t <sub>SCC</sub>	25		25		30		ns	
SC pulse width (SC high time)	t <sub>SC</sub>	7		7		10		ns	
SC precharge (SC low time)	t <sub>SCP</sub>	7		7		10		ns	
Access time from SC	t <sub>SCA</sub>		20		20		25	ns	4
Serial output hold time from SC	t <sub>SOH</sub>	5		5		5		ns	
Serial input set-up time	t <sub>SDS</sub>	0		0		0		ns	
Serial input hold time	t <sub>SDH</sub>	15		15		20		ns	

**AC CHARACTERISTICS** (Continued)


Parameter	Symbol	KM424C257-6		KM424C257-8		KM424C257-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{SE}$	$t_{SEA}$		20		20		25	ns	4
$\overline{SE}$ pulse width	$t_{SE}$	25		25		25		ns	
$\overline{SE}$ precharge time	$t_{SEP}$	25		25		25		ns	
Serial out buffer turn-off from $\overline{SE}$	$t_{SEZ}$	0	20	0	20	0	20	ns	7
Serial input to $\overline{SE}$ delay time	$t_{SEZ}$	0		0		0		ns	
Serial write enable set-up time	$t_{SWS}$	5		5		5		ns	
Serial write enable hold time	$t_{SWH}$	15		15		15		ns	
Serial write disable set-up time	$t_{SWIS}$	5		5		5		ns	
Serial write disable hold time	$t_{SWIH}$	15		15		15		ns	
Split transfer set-up time	$t_{STS}$	25		30		30		ns	
Split transfer hold time	$t_{STH}$	25		30		30		ns	
SC-QSF delay time	$t_{SQD}$		25		25		25	ns	
$\overline{DT}$ -QSF delay time	$t_{TQD}$		25		25		25	ns	
CAS-QSF delay time	$t_{CQD}$		35		40		50	ns	
$\overline{RAS}$ -QSF delay time	$t_{ROD}$		60		80		100	ns	

**NOTES**


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$ , 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles are required instead of 8  $\overline{RAS}$  cycles.
- $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 50pF. Dout comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$ .
- Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
- The parameters,  $t_{OFF(max)}$ ,  $t_{OEZ(max)}$ ,  $t_{SDZ(max)}$  and  $t_{SEZ(max)}$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.
- Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RCD(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)




 Don't Care




TIMING DIAGRAMS (Continued)

PAGE MODE READ CYCLE



TIMING DIAGRAMS (Continued)


PAGE MODE WRITE CYCLE (EARLY WRITE)






TIMING DIAGRAMS (Continued)

RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH



 DON'T CARE

**TIMING DIAGRAMS** (Continued)

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**




DSF = DON'T CARE


 DON'T CARE



**TIMING DIAGRAMS** (Continued)  
**READ COLOR REGISTER CYCLE**



**FLASH WRITE CYCLE**




WM1 DATA	CYCLE
0	Flash write Disable
1	Flash write Enable

 Don't Care

**TIMING DIAGRAMS** (Continued)

**BLOCK WRITE CYCLE**



*1 $\overline{\text{WB/WE}}$	*2 $W_0/DQ_0 \sim W_3/DQ_3$	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable  
1: Write Enable

**COLUMN SELECT DATA**


$W_0/DQ_0$  — Column 0 ( $A_{1C}=0, A_{0C}=0$ )  
 $W_1/DQ_1$  — Column 1 ( $A_{1C}=0, A_{0C}=1$ )  
 $W_2/DQ_2$  — Column 2 ( $A_{1C}=1, A_{0C}=0$ )  
 $W_3/DQ_3$  — Column 3 ( $A_{1C}=1, A_{0C}=1$ )

$W_n/DQ_n$   
 = 0: Disable  
 = 1: Enable




TIMING DIAGRAMS (Continued)

READ TRANSFER CYCLE



**TIMING DIAGRAMS** (Continued)

**REAL TIME READ TRANSFER CYCLE**




Note:  $\overline{SE} = V_{IL}$


Don't Care

TIMING DIAGRAMS (Continued)


SPLIT READ TRANSFER CYCLE



**TIMING DIAGRAMS** (Continued)  
**PSEUDO WRITE TRANSFER CYCLE**




**TIMING DIAGRAMS** (Continued)  
**WRITE TRANSFER CYCLE**




**TIMING DIAGRAMS** (Continued)


**SPLIT WRITE TRANSFER CYCLE**



SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)



SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )



Note:  $\overline{SE} = V_{IL}$



## KM424C257

## DEVICE OPERATIONS

The KM424C257 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C257 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM424C257 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM424C257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

 **$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

**Read**

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low

before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM424C257 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

**Write**

The KM424C257 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ , whichever is later.

**Fast Page Mode**

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**Write-Per-Bit**

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB}/\overline{WE}$  is held 'low' at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register ( $WM1$ ). When a '0' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

**Table 2. Truth table for write-per-bit function**

$\overline{RAS}$	$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W_i/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

**DEVICE OPERATIONS** (Continued)**Block Write**

A block write cycle is performed by holding  $\overline{\text{CAS}}$ ,  $\overline{\text{DT}}/\overline{\text{OE}}$  "high" and DSF "Low" at the falling edge of  $\overline{\text{RAS}}$  and by holding DSF "high" at the falling edge of  $\overline{\text{CAS}}$ . The state of the  $\overline{\text{WB}}/\overline{\text{WE}}$  at the falling edge of  $\overline{\text{RAS}}$  determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of  $\overline{\text{CAS}}$ , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of  $\overline{\text{CAS}}$ .

**Flash Write**

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding  $\overline{\text{CAS}}$  "high",  $\overline{\text{WB}}/\overline{\text{WE}}$  "Low" and DSF "high" at the falling edge of  $\overline{\text{RAS}}$ . The mask data must also be provided on the W/DQI lines at the falling edge of  $\overline{\text{RAS}}$  in order to enable the flash write operation for selected I/O blocks.

**Data Output**

The KM424C257 has a three state output buffers which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$ . When either  $\overline{\text{CAS}}$  or  $\overline{\text{DT}}/\overline{\text{OE}}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM424C257 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

**Refresh**

The data in the KM424C257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are

several ways to accomplish this.

*$\overline{\text{RAS}}$ -Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each of the 512 row address, ( $A_0$ - $A_8$ ).

*$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh:* The KM424C257 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{SCR}$ ) before  $\overline{\text{RAS}}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The KM424C257 hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM424C257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

**Transfer Operation**

1. Normal Write/Read Transfer (SAM→RAM/RAM→SAM.).
2. Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
3. Real Time Read Transfer (On the fly Read Transfer operation).
4. Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

**Read-Transfer Cycle**

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{\text{CAS}}$  high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low and  $\overline{\text{WB}}/\overline{\text{WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address

**DEVICE OPERATIONS** (Continued)

selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM.

data transfer. A pseudo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if

The actual data transfer completed at the rising edge of

**Table 3. Truth table for Transfer operation**

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bits	Sam port Mode
CAS	DT/OE	WB/WE	SE	DSF				
H	L	H	*	L	Read Transfer	RAM→SAM	512×4	Input→Output
H	L	L	L	L	Masked Write Transfer	SAM→RAM	512×4	Output→Input
H	L	L	H	L	Pseudo Write Transfer	—	—	Output→Input
H	L	H	*	H	Split Read Transfer	RAM→SAM	256×4	Not Changed
H	L	L	*	H	Split Write Transfer	SAM→RAM	256×4	Not Changed

\*: Don't Care

$\overline{DT/OE}$ . When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{DT/OE}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Write Transfer Cycle**

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied, a rising edge of the SC clock until after a specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Special Function Input (DSF)**

In read transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of  $\overline{CAS}$ . If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing  $\overline{DT/OE}$  to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings  $t_{RSL}$  and  $t_{RSD}$  must be met.

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

In write transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of a Split Register mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

**DEVICE OPERATIONS** (Continued)

**Split Register Active Status Output (QSF)**

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 256 bits of the SAM.

**Serial Clock (SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.


**Serial Input/Output (SDQ<sub>0</sub>-SDQ<sub>3</sub>)**

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

**Power-up**

An initial pause of 200  $\mu$ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured.

**Table 4. SPLIT REGISTER MODE**






# KM424C257

# PRELIMINARY CMOS VIDEO RAM


## PACKAGE DIMENSIONS

### 28-PIN PLASTIC SOJ

Units Inches (millimeters)




### 28-PIN PLASTIC ZIP



**PACKAGE DIMENSIONS**

**28-PIN PLASTIC TSOP-II (Forward Type)**

Units: Inches (millimeters)



## KM428C128

## 128K×8 Bit CMOS Video RAM

## FEATURES

- **Dual port Architecture**  
128K × 8 bits RAM port  
256 × 8 bits SAM port
- **Performance**

Parameter	Speed		
	- 6	- 8	- 10
RAM access time ( $t_{RAC}$ )	60ns	80ns	100ns
RAM access time ( $t_{CAC}$ )	20ns	20ns	25ns
RAM cycle time ( $t_{RC}$ )	125ns	150ns	180ns
RAM page mode cycle ( $t_{PC}$ )	45ns	50ns	60ns
SAM access time ( $t_{SCA}$ )	20ns	20ns	25ns
SAM cycle time ( $t_{SCC}$ )	25ns	25ns	30ns
RAM active current	90mA	80mA	70mA
SAM active current	50mA	40mA	40mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read and Serial Write**
- **Read, Real Time Read and Split Read Transfer (RAM→SAM)**
- **Write, Split Write Transfer with Masking operation (New Mask)**
- **Block Write, Flash Write and Write per bit with Masking operation (New Mask)**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output Control**
- **All Inputs and Outputs TTL and CMOS Compatible**
- **Refresh: 512 Cycle/8ms**
- **Single +5V ± 10% Supply Voltage**
- **Plastic 40-PIN 400 mil SOJ and 475 mil ZIP 44(40)-PIN 400 mil TSOP II**

## GENERAL DESCRIPTION

The Samsung KM428C128 is a CMOS 128K×8 bit Dual Port DRAM. It consists of a 128K×8 dynamic random access memory (RAM) port and 256×8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional 128K×8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 256 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C128 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All Inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function
SC	Serial Clock
SDQ <sub>0</sub> -SDQ <sub>7</sub>	Serial Data Input/Output
$\overline{DT}/\overline{OE}$	Data Transfer/Output Enable
$\overline{WB}/\overline{WE}$	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
DSF	Special Function Control
W <sub>0</sub> /DQ <sub>0</sub> -W <sub>7</sub> /DQ <sub>7</sub>	Data Write Mask/Input/Output
$\overline{SE}$	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
QSF	Special Flag Output
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

## PIN CONFIGURATION (Top Views)


### 40 Pin 400 mil SOJ



### 40 Pin 475 mil ZIP




### 40/44 Pin 400 mil TSOP II



KM428C128

FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (Ram Port)			Sam port	Symbol	KM428C128			Unit
					- 6	- 8	- 10	
Operating Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC1</sub>	90	80	70	mA
			Active	I <sub>CC1A</sub>	140	120	110	mA
Standby Current	RAS, CAS, DT/OE, DSF, WB/WE = V <sub>IH</sub>	SE = V <sub>IH</sub> SC = V <sub>IL</sub>	Standby	I <sub>CC2</sub>	5	5	5	mA
		SE = V <sub>IL</sub> SC = Cycling	Active	I <sub>CC2A</sub>	50	40	40	mA
RAS Only Refresh Current* (CAS = V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC3</sub>	90	80	70	mA
			Active	I <sub>CC3A</sub>	140	120	110	mA
Fast Page Mode Current* (RAS = V <sub>IL</sub> , CAS Cycling @ t <sub>PC</sub> = min.)			Standby	I <sub>CC4</sub>	70	60	50	mA
			Active	I <sub>CC4A</sub>	120	100	90	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC5</sub>	90	80	70	mA
			Active	I <sub>CC5A</sub>	140	120	110	mA
Data Transfer Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC6</sub>	120	110	100	mA
			Active	I <sub>CC6A</sub>	170	150	140	mA
Flash Write Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC7</sub>	90	80	70	mA
			Active	I <sub>CC7A</sub>	140	120	110	mA
Block Write Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC8</sub>	100	90	80	mA
			Active	I <sub>CC8A</sub>	150	130	120	mA
Color Register Load or Read Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)			Standby	I <sub>CC9</sub>	90	80	70	mA
			Active	I <sub>CC9A</sub>	140	120	110	mA

\* NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, I<sub>CC</sub> is specified as average current.

## INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test = 0 volts.)	$I_{IL}$	-10	10	$\mu A$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 6.5V$ )	$I_{OL}$	-10	10	$\mu A$
Output High Voltage Level (RAM $I_{OH} = -2mA$ , SAM $I_{OH} = -2mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level (RAM $I_{OL} = 2mA$ , SAM $I_{OL} = 2mA$ )	$V_{OL}$	—	0.4	V

## CAPACITANCE ( $t_A = 25^\circ C$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0-A_8$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WB}/\overline{WE}$ , $\overline{DT}/\overline{OE}$ , $\overline{SE}$ , $\overline{SC}$ , $\overline{DSF}$ )	$C_{IN2}$	—	7	pF
Input/Output Capacitance ( $W_0/DQ_0-W_7/DQ_7$ )	$C_{DQ}$	—	7	pF
Input/Output Capacitance ( $SDQ_0-SDQ_7$ )	$C_{SDQ}$	—	7	pF
Output Capacitance (QSF)	$C_{QSF}$	—	7	pF

## AC CHARACTERISTICS ( $0^\circ C \leq T_A \leq 70^\circ C$ , $V_{CC} = 5.0V \pm 10\%$ , See notes 1,2)

Parameter	Symbol	KM428C128-6		KM428C128-8		KM428C128-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	125		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	175		205		245		ns	
Fast page mode cycle time	$t_{PC}$	45		50		60		ns	
Fast page mode read-modify-write	$t_{PRWC}$	100		105		125		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		60		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	4
Access time from column address	$t_{AA}$		35		40		50	ns	3,11
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		40		45		55	ns	3
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	55		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ pulse width (fast page mode)	$t_{RASP}$	60	100,000	80	100,000	100	100,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20		20		25		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	40	25	60	25	75	ns	5,6
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	25	20	40	20	50	ns	11

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	KM428C128-6		KM428C128-8		KM428C128-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS to RAS precharge time	t <sub>CRP</sub>	5		5		5		ns	
CAS precharge time	t <sub>CPN</sub>	10		10		15		ns	
CAS precharge time (fast page mode)	t <sub>CP</sub>	10		10		15		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	45		60		75		ns	
Column address to RAS lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to RAS	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	45		60		75		ns	
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	15		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	15		20		25		ns	
Data set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data hold time	t <sub>DH</sub>	15		15		20		ns	10
Data hold referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	45		60		75		ns	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t <sub>CWD</sub>	50		50		60		ns	8
RAS to $\overline{\text{WE}}$ delay	t <sub>RWD</sub>	90		110		135		ns	8
Column address to $\overline{\text{WE}}$ delay time	t <sub>AWD</sub>	65		70		85		ns	8
$\overline{\text{CAS}}$ setup time ( $\overline{\text{C-B-R}}$ refresh)	t <sub>CSR</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	t <sub>CHR</sub>	15		15		20		ns	
RAS precharge to $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	10		10		10		ns	
RAS hold time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	20		20		20		ns	
Access time from output enable	t <sub>OEA</sub>		20		20		25	ns	
Output enable to data input delay	t <sub>OED</sub>	15		15		20		ns	
Output buffer turnoff delay from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	7
Output enable command hold time	t <sub>OEH</sub>	20		20		25		ns	
Data to $\overline{\text{CAS}}$ delay	t <sub>DZC</sub>	0		0		0		ns	
Data to output enable delay	t <sub>DZO</sub>	0		0		0		ns	
Refresh period (512 cycles)	t <sub>REF</sub>		8		8		8	ms	
$\overline{\text{WB}}$ set-up time	t <sub>WSR</sub>	0		0		0		ns	
$\overline{\text{WB}}$ hold time	t <sub>RWH</sub>	10		15		15		ns	

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	KM428C128-6		KM428C128-8		KM428C128-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DSF set-up time referenced to $\overline{RAS}$ (I)	$t_{FSR}$	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$ (I)	$t_{FHR}$	45		60		75		ns	
DSF hold time referenced to $\overline{RAS}$ (II)	$t_{RFH}$	10		15		15		ns	
DSF set-up time referenced to $\overline{CAS}$	$t_{FSC}$	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	$t_{CFH}$	15		15		20		ns	
Write per bit mask data set-up	$t_{MS}$	0		0		0		ns	
Write per bit mask data hold	$t_{MH}$	10		15		15		ns	
$\overline{DT}$ high set-up time	$t_{THS}$	0		0		0		ns	
$\overline{DT}$ high hold time	$t_{THH}$	10		15		15		ns	
$\overline{DT}$ low set-up time	$t_{TLS}$	0		0		0		ns	
$\overline{DT}$ low hold time	$t_{TLH}$	10		15		15		ns	
$\overline{DT}$ low hold ref to $\overline{RAS}$ (real time read transfer)	$t_{RTH}$	50		65		80		ns	
$\overline{DT}$ low hold ref to $\overline{CAS}$ (real time read transfer)	$t_{CTH}$	25		25		30		ns	
$\overline{DT}$ low hold ref to Col. Address (real time read transfer)	$t_{ATH}$	30		30		35		ns	
$\overline{SE}$ set-up referenced to $\overline{RAS}$	$t_{ESR}$	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	$t_{REH}$	10		15		15		ns	
$\overline{DT}$ high to $\overline{RAS}$ precharge time	$t_{TRP}$	50		60		70		ns	
$\overline{DT}$ precharge time	$t_{TP}$	20		25		30		ns	
$\overline{RAS}$ to first SC delay (read transfer)	$t_{RSD}$	60		80		100		ns	
$\overline{CAS}$ to first SC delay (read transfer)	$t_{CSD}$	35		40		50		ns	
Col. Addr. to first SC delay (read transfer)	$t_{ASD}$	40		45		55		ns	
Last SC to $\overline{DT}$ lead time	$t_{RSL}$	5		5		5		ns	
$\overline{DT}$ to first SC delay (read transfer)	$t_{TSD}$	15		15		15		ns	
Last SC to $\overline{RAS}$ set-up (serial input)	$t_{SRS}$	30		30		30		ns	
$\overline{RAS}$ to first SC delay time (serial input)	$t_{SRD}$	25		25		25		ns	
$\overline{RAS}$ to serial input delay	$t_{SDD}$	50		50		50		ns	
Serial out buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	$t_{SDZ}$	10	50	10	50	10	50	ns	7
Serial input to first SC delay	$t_{SZS}$	0		0		0		ns	
SC cycle time	$t_{SCC}$	25		25		30		ns	
SC pulse width (SC high time)	$t_{SC}$	7		7		10		ns	
SC precharge (SC low time)	$t_{SCP}$	7		7		10		ns	
Access time from SC	$t_{SCA}$		20		20		25	ns	4
Serial output hold time from SC	$t_{SOH}$	5		5		5		ns	
Serial input sett-up time	$t_{SDS}$	0		0		0		ns	
Serial input hold time	$t_{SDH}$	15		15		20		ns	

**AC CHARACTERISTICS** (Continued)


Parameter	Symbol	KM428C128-6		KM428C128-8		KM428C128-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{SE}$	$t_{SEA}$		20		20		25	ns	4
$\overline{SE}$ pulse width	$t_{SE}$	25		25		25		ns	
$\overline{SE}$ precharge time	$t_{SEP}$	25		25		25		ns	
Serial out buffer turn-off from $\overline{SE}$	$t_{SEZ}$	0	20	0	20	0	20	ns	7
Serial input to $\overline{SE}$ delay time	$t_{SZE}$	0		0		0		ns	
Serial write enable set-up time	$t_{SWS}$	5		5		5		ns	
Serial write enable hold time	$t_{SWH}$	15		15		15		ns	
Serial write disable set-up time	$t_{SWIS}$	5		5		5		ns	
Serial write disable hold time	$t_{SWIH}$	15		15		15		ns	
Split transfer set-up time	$t_{STS}$	25		30		30		ns	
Split transfer hold time	$t_{STH}$	25		30		30		ns	
SC-QSF delay time	$t_{SQD}$		25		25		25	ns	
DT-QSF delay time	$t_{TDQ}$		25		25		25	ns	
CAS-QSF delay time	$t_{CQD}$		35		40		50	ns	
RAS-QSF delay time	$t_{RQD}$		60		80		100	ns	

**NOTES**


- An initial pause of 200 $\mu$ s is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
- RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
- SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF. Dout comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$ .
- Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
- The parameters,  $t_{OFF(max)}$ ,  $t_{OEZ(max)}$ ,  $t_{SDZ(max)}$  and  $t_{SEZ(max)}$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{AWD(min)}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.
- Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RCD(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)




 Don't Care



TIMING DIAGRAMS (Continued)

PAGE MODE READ CYCLE




 Don't Care






TIMING DIAGRAMS (Continued)

RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH



 DONT CARE

**TIMING DIAGRAMS** (Continued)


**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**




DSF = DON'T CARE

 DON'T CARE

**TIMING DIAGRAMS** (Continued)  
**HIDDEN REFRESH CYCLE**




**LOAD COLOR REGISTER CYCLE**




**KM428C128**

**TIMING DIAGRAMS (Continued)**

**READ COLOR REGISTER CYCLE**



**FLASH WRITE CYCLE**



WM1 DATA	CYCLE
O	Flash write Disable
I	Flash write Enable


 Don't Care





**TIMING DIAGRAMS** (Continued)


**READ TRANSFER CYCLE**



**KM428C128**

**TIMING DIAGRAMS** (Continued)

**REAL TIME READ TRANSFER CYCLE**




Note:  $\overline{SE} = V_{IL}$

 Don't Care


## TIMING DIAGRAMS (Continued)

### SPLIT READ TRANSFER CYCLE




**KM428C128**

**TIMING DIAGRAMS (Continued)**  
**PSEUDO WRITE TRANSFER CYCLE**




TIMING DIAGRAMS (Continued)

WRITE TRANSFER CYCLE






SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




**TIMING DIAGRAMS** (Continued)

**SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)**



**SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )**



Note:  $\overline{SE} = V_{IL}$

 Don't Care

## DEVICE OPERATIONS

The KM428C128 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM428C128 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM428C128 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM428C128 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C128 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low

before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM428C128 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OE}$ .

### Write

The KM428C128 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ , whichever is later.

### Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB}/\overline{WE}$  is held 'low' at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register ( $WM1$ ). When a '0' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

**Table 2. Truth table for write-per-bit function**

$\overline{RAS}$	$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W_i/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

## KM428C128

### DEVICE OPERATIONS (Continued)

#### Block Write

A block write cycle is performed by holding  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$  "high" and DSF "Low" at the falling edge of  $\overline{RAS}$  and by holding DSF "high" at the falling edge of  $\overline{CAS}$ . The state of the  $\overline{WB}/\overline{WE}$  at the falling edge of  $\overline{RAS}$  determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of  $\overline{CAS}$ , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of  $\overline{CAS}$ .

#### Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding  $\overline{CAS}$  "high",  $\overline{WB}/\overline{WE}$  "low" and DSF "high" at the falling edge of  $\overline{RAS}$ . The mask data must also be provided on the  $\overline{Wi}/\overline{DQi}$  lines at the falling edge of  $\overline{RAS}$  in order to enable the flash write operation for selected I/O blocks.

#### Data Output

The KM428C128 has a three-state output buffers which are controlled by  $\overline{CAS}$  and  $\overline{DT}/\overline{OE}$ . When either  $\overline{CAS}$  or  $\overline{DT}/\overline{OE}$  is high ( $V_{IH}$ ) the output is in the high impedance ( $Hi-Z$ ) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM428C128 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

#### Refresh

The data in the KM428C128 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst

refresh or distributed refresh may be used. There are several ways to accomplish this.

*$\overline{RAS}$ -Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address, (A<sub>0</sub>-A<sub>8</sub>).

*$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:* The KM428C128 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{SCR}$ ) before  $\overline{RAS}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM428C128 hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM428C128 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only refresh or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

#### Transfer Operation

1. Normal Write/Read Transfer (SAM→RAM/RAM→SAM.).
2. Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
3. Real Time Read Transfer (On the fly Read Transfer operation).
4. Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

#### Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low and  $\overline{WB}/\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address

**DEVICE OPERATIONS** (Continued)

selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM.

The actual data transfer completed at the rising edge of  $\overline{DT}/\overline{OE}$ . When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is com-

pleted at the rising edge of  $\overline{DT}/\overline{OE}$  and becomes valid on the  $\overline{SDQ}$  lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

data transfer. A pseudo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. Dur-

**Table 3. Truth table for Transfer operation**

$\overline{RAS}$ Falling Edge					Function	Transfer Direction	Transfer Data Bits	Sam port Mode
$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$\overline{SE}$	DSF				
H	L	H	*	L	Read Transfer	RAM→SAM	256×8	Input→Output
H	L	L	L	L	Masked Write Transfer	SAM→RAM	256×8	Output→Input
H	L	L	H	L	Pseudo Write Transfer	—	—	Output→Input
H	L	H	*	H	Split Read Transfer	RAM→SAM	128×8	Not Changed
H	L	L	*	H	Split Write Transfer	SAM→RAM	128×8	Not Changed

\*: Don't Care

pleted at the rising edge of  $\overline{DT}/\overline{OE}$  and becomes valid on the  $\overline{SDQ}$  lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

**Write Transfer Cycle**

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied, a rising edge of the SC clock until after a specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

ing this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Special Function Input (DSF)**

In read transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of  $\overline{CAS}$ . If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing  $\overline{DT}/\overline{OE}$  to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings  $t_{rsl}$  and  $t_{rpd}$  must be met.

In write transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of a Split Register mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

**KM428C128**

**DEVICE OPERATIONS** (Continued)

**Split Register Active Status Output (QSF)**

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low (least significant) 128 bits of the SAM. If QSF is high, then the pointer is accessing the higher (most significant) 128 bits of the SAM.

**Serial Clock (SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC. The serial clock SC also increments the 9 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.


**Serial Input/Output (SDQ<sub>0</sub>-SDQ<sub>3</sub>)**

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

**Power-up**

An initial pause of 200  $\mu$ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured.


**Table 4. SPLIT REGISTER MODE**




PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units Inches (millimeters)




40-PIN PLASTIC ZIP



**PACKAGE DIMENSIONS**

**40/44-PIN PLASTIC TSOP-II (Forward Type)**

Units Inches (millimeters)



*256K × 8 Bit CMOS Video RAM*

**FEATURES**

- **Dual Port Architecture**  
256K × 8 bits RAM port  
512 × 8 bits SAM port
- **Performance range:**

Parameter	Speed		
	- 6	- 8	- 10
RAM access time (t <sub>RAC</sub> )	60ns	80ns	100ns
RAM access time (t <sub>CAC</sub> )	20ns	20ns	25ns
RAM cycle time (t <sub>RC</sub> )	120ns	150ns	180ns
RAM page mode cycle (t <sub>PC</sub> )	40ns	50ns	60ns
SAM access time (t <sub>SCA</sub> )	15ns	20ns	25ns
SAM cycle time (t <sub>SCC</sub> )	18ns	25ns	30ns
RAM active current	100mA	80mA	70mA
SAM active current	50mA	40mA	35mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read and Serial Write**
- **Read Real Time Read and Split Read Transfer (RAM → SAM)**
- **Write, Split Write Transfer with Masking operation (NEW MASK)**
- **Block Write, Flash Write and Write per bit with Masking operation (NEW MASK)**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output Control**
- **All Inputs and Outputs TTL and CMOS Compatible**
- **Refresh: 512 Cycles/8ms**
- **Single +5V ± 10% Supply Voltage**
- **Plastic 40-Pin 400 mil SOJ and 475 mil ZIP  
40/44-Pin Plastic TSOP (Type II)**

**GENERAL DESCRIPTION**

The Samsung KM428C256 is a CMOS 256K × 8 bit Dual Port DRAM. It consists of a 256K × 8 dynamic random access memory (RAM) port and 512 × 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K × 8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL and CMOS level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function
SC	Serial Clock
SDQ <sub>0</sub> -SDQ <sub>7</sub>	Serial Data Input/Output
DT/OE	Data Transfer/Output Enable
WB/WE	Write Per Bit/Write Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
DSF	Special Function Control
W <sub>0</sub> /DQ <sub>0</sub> - W <sub>7</sub> /DQ <sub>7</sub>	Data Write Mask/Input/Output
SE	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
QSF	Special Flag Output
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground
N.C.	No Connection

PIN CONFIGURATION (Top Views)


40 Pin 400 mil SOJ




40 Pin 475 mil ZIP



40/44 Pin 400 mil TSOP II



FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	- 1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	- 55 to + 150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V
Input Low Voltage	V <sub>IL</sub>	- 1.0	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter (RAM Port)	SAM Port	Symbol	KM428C256			Unit
			- 6	- 8	- 10	
Operating Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC1</sub>	100	80	70	mA
	Active	I <sub>CC1</sub> A	130	120	110	mA
Standby Current (RAS = CAS = V <sub>IH</sub> )	Standby	I <sub>CC2</sub>	10	10	10	mA
	Active	I <sub>CC2</sub> A	50	40	35	mA
RAS Only Refresh Current* (CAS = V <sub>IH</sub> , RAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC3</sub>	90	80	70	mA
	Active	I <sub>CC3</sub> A	130	120	110	mA
Fast Page Mode Current* (RAS = V <sub>IL</sub> , CAS Cycling @ t <sub>PC</sub> = min.)	Standby	I <sub>CC4</sub>	70	60	50	mA
	Active	I <sub>CC4</sub> A	110	100	90	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC5</sub>	90	80	70	mA
	Active	I <sub>CC5</sub> A	130	120	110	mA
Data Transfer Current* (RAS and CAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC6</sub>	120	110	100	mA
	Active	I <sub>CC6</sub> A	160	150	140	mA
Flash Write Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC7</sub>	90	80	70	mA
	Active	I <sub>CC7</sub> A	130	120	110	mA
Block Write Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC8</sub>	100	90	80	mA
	Active	I <sub>CC8</sub> A	140	130	120	mA
Color Register Load or Read Cycle (RAS and CAS Cycling @ t <sub>RC</sub> = min.)	Standby	I <sub>CC9</sub>	90	80	70	mA
	Active	I <sub>CC9</sub> A	130	120	110	mA

\* NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as average current.

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \leq V_{IN} \leq 6.5V$ , all other pins not under test = 0 volts.)	$I_{IL}$	- 10	10	$\mu A$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 6.5V$ )	$I_{OL}$	- 10	10	$\mu A$
Output High Voltage Level (RAM $I_{OH} = -2mA$ , SAM $I_{OH} = -2mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level (RAM $I_{OL} = 2mA$ , SAM $I_{OL} = 2mA$ )	$V_{OL}$	—	0.4	V

**CAPACITANCE** ( $T_A = 25^\circ C$ )

Item	Symbol	Min	Max	Unit
Input Capacitance ( $A_0-A_8$ )	$C_{IN1}$	—	6	pF
Input Capacitance ( $RAS, CAS, WB/WE, DT/OE, SE, SC, DSF$ )	$C_{IN2}$	—	7	pF
Input/Output Capacitance ( $W_0/DQ_0-W_7/DQ_7$ )	$C_{DQ}$	—	7	pF
Input/Output Capacitance ( $SDQ_0-SDQ_7$ )	$C_{SDQ}$	—	7	pF
Output Capacitance (QSF)	$C_{OSF}$	—	7	pF

**AC CHARACTERISTICS** ( $0^\circ C \leq T_A \leq 70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$ . See notes 1, 2)

Parameter	Symbol	KM428C256-6		KM428C256-8		KM428C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	120		150		180		ns	
Read-modify-write cycle time	$t_{RWC}$	170		205		245		ns	
Fast page mode cycle time	$t_{PC}$	40		50		60		ns	
Fast page mode read-modify-write	$t_{PRWC}$	95		105		125		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		60		80		100	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20		25	ns	4
Access time from column address	$t_{AA}$		30		40		50	ns	3,11
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		35		45		55	ns	3
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	5		5		5		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	25	0	25	0	30	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		70		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10,000	80	10,000	100	10,000	ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASp}$	60	100,000	80	100,000	100	100,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		25		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60		80		100		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	25	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	40	25	55	25	75	ns	5,6
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	30	20	40	20	50	ns	11

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	KM428C256-6		KM428C256-8		KM428C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS to RAS precharge time	t <sub>CRP</sub>	5		5		5		ns	
CAS precharge time	t <sub>CPN</sub>	10		10		15		ns	
CAS precharge time (Fast page)	t <sub>CP</sub>	10		10		15		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		15		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold referenced to RAS	t <sub>AR</sub>	55		65		75		ns	
Column address to RAS lead time	t <sub>RAL</sub>	30		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to RAS	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		20		ns	
Write command hold referenced to RAS	t <sub>WCR</sub>	55		65		75		ns	
Write command pulse width	t <sub>WP</sub>	15		15		20		ns	
Write command to RAS lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		20		25		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data hold time	t <sub>DH</sub>	15		15		20		ns	10
Data hold referenced to RAS	t <sub>DHR</sub>	55		65		75		ns	
Write command set-up time	t <sub>WCS</sub>	0		0		0		ns	8
CAS to WE delay	t <sub>CWD</sub>	50		50		60		ns	8
RAS to WE delay	t <sub>RWD</sub>	90		110		135		ns	8
Column address to WE delay time	t <sub>AWD</sub>	60		70		85		ns	8
CAS set-up time (C-B-R refresh)	t <sub>CSR</sub>	10		10		10		ns	
CAS hold time (C-B-R refresh)	t <sub>CHR</sub>	15		15		20		ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	0		0		0		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	20		20		20		ns	
Access time from output enable	t <sub>OEA</sub>		20		20		25	ns	
Output enable to data input delay	t <sub>OED</sub>	15		15		20		ns	
Output buffer turnoff delay from OE	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	7
Output enable command hold time	t <sub>OEH</sub>	20		20		25		ns	
Data to CAS delay	t <sub>DZC</sub>	0		0		0		ns	
Data to output enable delay	t <sub>DZO</sub>	0		0		0		ns	
Refresh period (512 cycles)	t <sub>REF</sub>		8		8		8	ms	
WB Set-up time	t <sub>WSR</sub>	0		0		0		ns	
WB hold time	t <sub>RWH</sub>	15		15		20		ns	
DSF set-up time referenced to RAS (I)	t <sub>FSR</sub>	0		0		0		ns	

## AC CHARACTERISTICS (Continued)

Parameter	Symbol	KM428C256-6		KM428C256-8		KM428C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DSF hold time referenced to $\overline{\text{RAS}}$ (II)	$t_{\text{FHR}}$	55		65		75		ns	
DSF hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RFH}}$	15		15		15		ns	
DSF set-up time referenced to $\overline{\text{CAS}}$	$t_{\text{FSC}}$	10		10		10		ns	
DSF hold time referenced to $\overline{\text{CAS}}$	$t_{\text{CFH}}$	15		15		15		ns	
Write per bit mask data set-up	$t_{\text{MS}}$	0		0		0		ns	
Write per bit mask data hold	$t_{\text{MH}}$	15		15		20		ns	
$\overline{\text{DT}}$ high set-up time	$t_{\text{THS}}$	0		0		0		ns	
$\overline{\text{DT}}$ high hold time	$t_{\text{THH}}$	15		15		15		ns	
$\overline{\text{DT}}$ low set-up time	$t_{\text{TLS}}$	0		0		0		ns	
$\overline{\text{DT}}$ low hold time	$t_{\text{TLH}}$	15		15		15		ns	
$\overline{\text{DT}}$ low hold ref to $\overline{\text{RAS}}$ (real time read transfer)	$t_{\text{RTH}}$	60		70		80		ns	
$\overline{\text{DT}}$ low hold ref to $\overline{\text{CAS}}$ (real time read transfer)	$t_{\text{CTH}}$	18		25		30		ns	
$\overline{\text{DT}}$ low hold ref to Col. Address (Real time read transfer)	$t_{\text{ATH}}$	25		30		35		ns	
$\overline{\text{SE}}$ set-up referenced to $\overline{\text{RAS}}$	$t_{\text{ESR}}$	0		0		0		ns	
$\overline{\text{SE}}$ hold time referenced to $\overline{\text{RAS}}$	$t_{\text{REH}}$	10		10		15		ns	
$\overline{\text{DT}}$ precharge time	$t_{\text{TP}}$	18		25		30		ns	
$\overline{\text{RAS}}$ to first SC delay (read transfer)	$t_{\text{RSD}}$	60		80		100		ns	
$\overline{\text{CAS}}$ to first SC delay (read transfer)	$t_{\text{CSD}}$	30		40		50		ns	
Col. Addr. to first SC delay (read transfer)	$t_{\text{ASD}}$	35		45		55		ns	
Last SC to $\overline{\text{DT}}$ lead time	$t_{\text{TSL}}$	5		5		5		ns	
$\overline{\text{DT}}$ to first SC delay (read transfer)	$t_{\text{TSD}}$	10		10		15		ns	
Last SC to $\overline{\text{RAS}}$ set-up (serial input)	$t_{\text{SRS}}$	18		25		30		ns	
$\overline{\text{RAS}}$ to first SC delay time (serial input)	$t_{\text{SRD}}$	18		25		30		ns	
$\overline{\text{RAS}}$ to serial input delay	$t_{\text{SDD}}$	30		40		50		ns	
Serial out buffer turn-off delay from $\overline{\text{RAS}}$ (pseudo write transfer)	$t_{\text{SDZ}}$	10	30	10	40	10	50	ns	7
Serial input to first SC delay	$t_{\text{SZS}}$	0		0		0		ns	
SC cycle time	$t_{\text{SCC}}$	18		25		30		ns	
SC pulse width (SC high time)	$t_{\text{SC}}$	7		10		10		ns	
SC precharge (SC low time)	$t_{\text{SCP}}$	7		10		10		ns	
Access time from SC	$t_{\text{SCA}}$		15		20		25	ns	4
Serial output hold time from SC	$t_{\text{SOH}}$	5		5		5		ns	
Serial input set-up time	$t_{\text{SDS}}$	0		0		0		ns	
Serial input hold time	$t_{\text{SDH}}$	15		15		20		ns	
Access time from $\overline{\text{SE}}$	$t_{\text{SEA}}$		15		20		25	ns	4
$\overline{\text{DT}}$ High to $\overline{\text{RAS}}$ Precharge Time	$t_{\text{TRP}}$	50		60		70		ns	

AC CHARACTERISTICS (Continued)


Parameter	Symbol	KM428C256-6		KM428C256-8		KM428C256-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{SE}$ pulse width	$t_{SE}$	15		20		25		ns	
$\overline{SE}$ precharge time	$t_{SEP}$	15		20		25		ns	
Serial out buffer turn-off from $\overline{SE}$	$t_{SEZ}$	0	15	0	15	0	20	ns	7
Serial input to $\overline{SE}$ delay time	$t_{SZE}$	0		0		0		ns	
Serial write enable set-up	$t_{SWS}$	5		5		5		ns	
Serial write enable hold time	$t_{SWH}$	15		15		15		ns	
Serial write disable set-up time	$t_{SWIS}$	5		5		5		ns	
Serial write disable hold time	$t_{SWIH}$	15		15		15		ns	
Split transfer set-up time	$t_{STS}$	18		25		30		ns	
Split transfer hold time	$t_{STH}$	18		25		30		ns	
SC-QSF delay time	$t_{SQD}$		16		20		25	ns	
$\overline{DT}$ -QSF delay time	$t_{TQD}$		16		20		25	ns	
$\overline{CAS}$ -QSF delay time	$t_{COD}$		35		40		50	ns	
$\overline{RAS}$ -QSF delay time	$t_{ROD}$		60		80		100	ns	

NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$ , 8 SC cycles before proper device operation is achieved ( $\overline{DT}/\overline{OE}$  = HIGH). If the internal refresh counter is used a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles are required instead of 8  $\overline{RAS}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
4. SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF.  $D_{OUT}$  comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
7. The parameters,  $t_{OFF}(\text{max})$ ,  $t_{OEZ}(\text{max})$ ,  $t_{SDZ}(\text{max})$  and  $t_{SEZ}(\text{max})$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min})$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{RWD} \geq t_{RWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RCD}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)



 Don't Care











**TIMING DIAGRAMS** (Continued)

**RAS ONLY REFRESH CYCLE**




**CAS BEFORE RAS REFRESH**




 DON'T CARE



**TIMING DIAGRAMS (Continued)**  
**HIDDEN REFRESH CYCLE**



**LOAD COLOR REGISTER CYCLE**











**TIMING DIAGRAMS** (Continued)

**READ TRANSFER CYCLE**




TIMING DIAGRAMS (Continued)

REAL TIME READ TRANSFER CYCLE



TIMING DIAGRAMS (Continued)


SPLIT READ TRANSFER CYCLE



Note:  $\overline{SE} = V_{IL}$




**TIMING DIAGRAMS** (Continued)  
**WRITE TRANSFER CYCLE**



TIMING DIAGRAMS (Continued)


SPLIT WRITE TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$



SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)



SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )



Note:  $\overline{SE} = V_{IL}$



**DEVICE OPERATIONS**

The KM428C256 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM428C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operation of the KM428C256 begins by strobing in a valid row address with RAS while  $\overline{\text{CAS}}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM428C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time ( $t_{RP}$ ) requirement.

**RAS and CAS Timing**

The minimum RAS and CAS pulse widths are specified by  $t_{RAS}(\text{min})$  and  $t_{CAS}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

**Read**

A read cycle is achieved by maintaining  $\overline{\text{WB/WE}}$  high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes

low before  $t_{RC}(\text{max})$  and if the column address is valid before  $t_{RAD}(\text{max})$  then the access time to valid data is specified by  $t_{RAC}(\text{min})$ . However, if  $\overline{\text{CAS}}$  goes low after  $t_{RC}(\text{max})$  or if the column address becomes valid after  $t_{RAD}(\text{max})$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM428C256 has common data I/O pins. The  $\overline{\text{DT/OE}}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{\text{DT/OE}}$  must be low for the period of time defined by  $t_{OE}$ .

**Write**

The KM428C256 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{WB/WE}}$ ,  $\overline{\text{DT/OE}}$  and CAS. In any type of write cycle Data-in must be valid at or before the falling edge of  $\overline{\text{WB/WE}}$  whichever is later.

**Fast Page Mode**

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{\text{RAS}}$  is kept low to maintain the row address,  $\overline{\text{CAS}}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**Write-Per-Bit**

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{\text{WB/WE}}$  is held 'low' at the falling edge of  $\overline{\text{RAS}}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $\text{Wi/DQi}$  pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the  $\text{Wi/DQi}$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $\text{Wi/DQi}$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 2.

**Table 2. Truth Table for Write-per-bit Function**

RAS	CAS	DT/OE	WB/WE	Wi/DQi	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

**DEVICE OPERATIONS** (Continued)**Block Write**

A block write cycle is performed by holding  $\overline{\text{CAS}}$ ,  $\overline{\text{DT}}$ ,  $\overline{\text{OE}}$  "high" and DSF "Low" at the falling edge of  $\overline{\text{RAS}}$  and by holding DSF "high" at the falling edge of  $\overline{\text{CAS}}$ . The state of the  $\overline{\text{WB/WE}}$  at the falling edge of  $\overline{\text{RAS}}$  determines whether or not the I/O data mask is enabled as write perbit function. At the falling edge of  $\overline{\text{CAS}}$ , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address (A0 and A1) are internally controlled and only the seven most significant column address (A2-A8) are latched at the falling edge of  $\overline{\text{CAS}}$ .

**Flash Write**

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding  $\overline{\text{CAS}}$  "high,"  $\overline{\text{WB/WE}}$  "low" and DSF "high" at the falling edge of  $\overline{\text{RAS}}$ . The mask data must also be provided on the  $\overline{\text{Wi/DQi}}$  lines at the falling edge of  $\overline{\text{RAS}}$  in order to enable the flash write operation for selected I/O blocks.

**Data Output**

The KM428C256 has a three-state output buffers which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{DT/OE}}$ . When either  $\overline{\text{CAS}}$  or  $\overline{\text{DT/OE}}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be presented at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM428C256 operating cycles is listed below after the corresponding output state produced by the cycle.

*Valid Output Data:* Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

**Refresh**

The data in the KM428C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

*$\overline{\text{RAS}}$ -Only Refresh:* This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each of the 512 row addresses, ( $A_0$ - $A_8$ ).

*$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh:* The KM428C256 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{CSN}$ ) before  $\overline{\text{RAS}}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

*Hidden Refresh:* A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The KM428C256 hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

*Other Refresh Methods:* It is also possible to refresh the KM428C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

**Transfer Operation**

1. Normal Write/Read Transfer (SAM → RAM/RAM → SAM.)
2. Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.)
3. Real Time Read Transfer (On the fly Read Transfer operation).
4. Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from to the SAM while the other half is write to/read from the SDQ pins.)

**Read-Transfer Cycle**

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low and  $\overline{\text{WB/WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address selected at the falling edge of  $\overline{\text{RAS}}$  determines the RAM row to be transferred into the SAM.

**DEVICE OPERATIONS** (Continued)

The actual data transfer completed at the rising edge of  $\overline{DT/OE}$ . When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{DT/OE}$  and becomes valid

and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial

**Table 3. Truth Table for Transfer Operation**

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bits	SAM Port Mode
CAS	$\overline{DT/OE}$	WB/WE	SE	DSF				
H	L	H	*	L	Read Transfer	RAM→SAM	512 × 8	Input→Output
H	L	L	L	L	Masked Write Transfer	SAM→RAM	512 × 8	Output→Input
H	L	L	H	L	Pseudo Write Transfer	—	—	Output→Input
H	L	H	*	H	Split Read Transfer	RAM→SAM	256 × 8	Not Changed
H	L	L	*	H	Split Write Transfer	SAM→RAM	256 × 8	Not Changed

\*: Don't Care

on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock(SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

**Write Transfer Cycle**

A write transfer cycle consists of loading the content of the SAM data register into a selected row or RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied, a rising edge of the SC clock until after a specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low

input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{RSD}$  from the falling edge of  $\overline{RAS}$ .

**Special Function Input (DSF)**


In read transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half, one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit (A8) that is strobed in on the falling edge of  $\overline{CAS}$ . If A8 is high, the transfer is to the high half of the register. If A8 is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing  $\overline{DT/OE}$  to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings  $t_{RSL}$  and  $t_{RSD}$  must be met.

In write transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of a Split Register mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.


PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units: Inches (millimeters)




40-PIN PLASTIC ZIP



**PACKAGE DIMENSIONS**

40/44-PIN PLASTIC TSOP-II (Forward Type)

Units: Inches (millimeters)





**Electronics**

**Semiconductor Business**

**HEAD OFFICE:**

8/10FL., SAMSUNG MAIN BLDG.  
250, 2-KA, TAEPYUNG-RO,  
CHUNG-KU, SEOUL, KOREA  
C.P.O. BOX 8780

TELEX: KORSST K27970  
TEL: (SEOUL) 727-7114  
FAX: 753-0967