




1130 - 4051



# MOS Memory

1994



- Video RAM

**ALL AMERICAN**  
230 Devcon Dr.  
San Jose, CA 95112  
408 441-1300 800-222-6001



## **PRINTED IN KOREA**

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.

Certified ISO 9001



Certificate No FM 24651

# TABLE OF CONTENTS

I. FUNCTION GUIDE .....	11
-------------------------	----

## II. VIDEO RAM DATA SHEETS

1. KM428C64 .....	M/F, 64Kx8 .....	17
2. KM424C257 .....	E/F, 256Kx4 .....	44
3. KM428C128 .....	E/F, 128Kx8 .....	79
4. KM428C/V256 .....	E/F, 256Kx8 .....	114
5. KM428C/V257 .....	F/F(EDO), 256Kx8 .....	155
6. KM428C/V258 .....	F/F(EDO, $2\overline{WE}$ ), 256x8 .....	199
7. KM4216C/V255 .....	F/F( $2\overline{WE}$ ), 256Kx16 .....	244
8. KM4216C/V256 .....	F/F(EDO, $2\overline{WE}$ ), 256Kx16 .....	284
9. KM4216C/V257 .....	F/F( $2\overline{CAS}$ ), 256Kx16 .....	326
10. KM4216C/V258 .....	F/F(EDO, $2\overline{CAS}$ ), 256Kx16 .....	367

III. SALES OFFICES and MANUFACTURER'S REPRESENTATIVES .....	411
---	-----

**Function Guide**

**1**

**Video RAM Data Sheets**


**2**

**Sales Offices and Manufacturer's  
Representatives**


**3**



# ***FUNCTION GUIDE 1***



Video RAM



†† Under Development



## Video RAM

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Package	Remark
256K	KM424C64	64K × 4	100/120	CMOS	M/F	24Pin DIP/ZIP	NOW
512K	KM428C64	64K × 8	70/80/100	CMOS	M/F	40PIN SOJ	NOW
1M	KM424C256A	256K × 4	60/70/80	CMOS	M/F	28Pin ZIP/SOJ	NOW
	KM424C257	256K × 4	60/70/80	CMOS	E/F	28Pin ZIP/SOJ	NOW
	KM428C128	128K × 8	60/70/80	CMOS	E/F	40Pin SOJ/TSOP- I	NOW
2M	KM428C256	256K × 8	60/70/80	CMOS	E/F	40Pin SOJ/TSOP- I	NOW
	KM428V256	256K × 8	70/80	CMOS	E/F(3.3V)	40Pin SOJ/TSOP- I	NOW
	KM428C257	256K × 8	60/70/80	CMOS	F/F	40Pin SOJ/TSOP- I	NOW
	KM428C258	256K × 8	60/70/80	CMOS	F/F	40Pin SOJ/TSOP- I	NOW
4M	† KM4216C256	256K × 16	60/70/80	CMOS	F/F	64Pin SSOP/TSOP- I	2Q '94


\* : New Product    † : Under Development

## Video RAM

Density	Feature	Organization	Samsung	Micron	Toshiba	NEC	Hitachi	Ti
256K	Minimum	64K × 4	KM424C64	MT42C4064		μPD41264 μPD42264	HM53461(2)	TMS4461
512K	Minimum	64K × 8	KM428C64					
1M	Minimum	256K × 4	KM424C256 KM424C256A		TC524256	μPD42273	HM534251	TMS44C250
					TC524256A		HM534251A	SMJ44C250
	128K × 8			TC528126A		HM538121	TMS48C121	
				TC528126B		HM538121A		
Extended	256K × 4	KM424C257	KM424C257	MT42C4256	TC524258A	μPD42274	HM534253A	TMS44C251
				MT42C4255	TC524258B			SMJ44C251
128K × 8		KM428C128	KM428C128	MT42C8128	TC528128A	μPD42275	HM538123A	
				MT42C8128	TC528128B			
2M	Extended	256K × 8	KM428C256	MT42C8255				
	Full	256K × 8	KM428C257 KM428C258	MT42C8256 MT42C8254	TC528267	μPD482234 μPD482235	HM538253	
4M	Full	256K × 32	KM4216C256	MT42C256K16A1				

1

## VRAM



# VRAM DATA SHEETS 2



64K X 8 Bit CMOS Video RAM

FEATURES

- Dual port Architecture  
64K x 8 bits RAM port  
256 x 8 bits SAM port
- Performance range :

Parameter	Speed		
	-7	-8	-10
RAM access time (t <sub>RAC</sub> )	70ns	80ns	100ns
RAM access time (t <sub>CAC</sub> )	20ns	20ns	25ns
RAM cycle time (t <sub>RC</sub> )	130ns	150ns	180ns
RAM page mode cycle (t <sub>PC</sub> )	45ns	50ns	60ns
SAM access time (t <sub>SAC</sub> )	20ns	20ns	25ns
SAM cycle time (t <sub>SCC</sub> )	25ns	25ns	30ns
RAM active current	85mA	80mA	70mA
SAM active current	45mA	40mA	40mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read Transfer and Write Transfer
- Real time read transfer capability
- Write per bit masking on RAM write cycles
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- Refresh: 256 Cycle/4ms
- Single +5V ± 10% Supply Voltage
- Plastic 40-Pin 400 mil SOJ

GENERAL DESCRIPTION

The Samsung KM428C64 is a CMOS 64K x 8 bit Dual Port DRAM. It consists of a 64K x 8 dynamic random access memory (RAM) port and 256 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 256 bit rows of 2048 bits. It operates like a conventional 64K x 8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 256 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C64 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.



PIN CONFIGURATION (TOP VIEWS)


40 Pin 400 mil SOJ



## PIN DESCRIPTION

Symbol	Type	Description
$\overline{RAS}$	IN	Row Address Strobe. $\overline{RAS}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{RAS}$ control is held "High"
$\overline{CAS}$	IN	Column Address Strobe. $\overline{CAS}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe( $\overline{CAS}$ ).
$\overline{WB}/\overline{WE}$	IN	The $\overline{WB}/\overline{WE}$ input is a multifunction pin. when $\overline{WB}/\overline{WE}$ is "High" at the falling edge of $\overline{RAS}$ , during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB}/\overline{WE}$ is "Low" at the falling edge of $\overline{RAS}$ , during RAM port operation, the W-P-B function is enabled.
$\overline{DT}/\overline{OE}$	IN	The $\overline{DT}/\overline{OE}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of $\overline{RAS}$ when Transfer enable.
$\overline{SE}$	IN	In a serial read cycle, $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", Serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when $\overline{SE}$ is "High"
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground
NC	—	No Connection

FUNCTIONAL BLOCK DIAGRAM



2

FUNCTION TRUTH TABLE

Mnemonic Code	RAS				Address*1		DQi Input*2		Write Mask	Function
	CAS	DT/OE	WE	SE	RAS	CAS	RAS	CAS/WE		
CBR	0	X	X	X	X	X	X	-	-	CBR Refresh
ROR	1	1	X	X	Row	-	X	-	-	RAS-Only Refresh
RW	1	1	1	X	Row	Col.	X	Data	No	Normal DRAM R/W(No Mask)
RW/NM	1	1	0	X	Row	Col.	WMI	Data	Use	Masked DRAM Write(New Mask)
RT	1	0	1	X	Row	Tap	X	X	-	Read Transfer
PWT	1	0	0	1	Row*3	Tap	x	X	-	Pesudo Write Transfer

X: Don't Care, -: Not Applicable, Tap: SAM Start(column)Address

Note

\*1 : These column show what must be present on the A0-A7 inputs at the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ .

\*2 : These column show what must be present on the DQ0-DQ7 outputs at the falling edge of  $\overline{RAS}$ ,  $\overline{CAS}$  or  $\overline{WB/WE}$ , whichever is later.

\*3 : The Row that is addressed will be refreshed.

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> ,V <sub>OUT</sub>	-1 to + 7.0	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to + 7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to + 150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub>=0 to 70° C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1V	V
Input Low Voltage	V <sub>IL</sub>	- 1.0	-	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter (RAM Port)	SAM port	Symbol	KM428C64			Unit
			-7	-8	-10	
Operating Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ t <sub>RC</sub> =min)	Standby	I <sub>CC1</sub>	85	80	70	mA
	Active	I <sub>CC1A</sub>	130	120	110	mA
Standby Current $\overline{RAS}$ , $\overline{CAS}$ , $\overline{DT}/\overline{OE}$ , $\overline{SE} = V_{IH}$ , SC= V <sub>IL</sub> $\overline{WB}/\overline{WE} = V_{IH}$ $\overline{SE} = V_{IL}$ , SC= Cycling	Standby	I <sub>CC2</sub>	5	5	5	mA
	Active	I <sub>CC2A</sub>	45	40	40	mA
$\overline{RAS}$ Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ t <sub>RC</sub> =min)	Standby	I <sub>CC3</sub>	85	80	70	mA
	Active	I <sub>CC3A</sub>	130	120	110	mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @ t <sub>PC</sub> =min)	Standby	I <sub>CC4</sub>	65	60	50	mA
	Active	I <sub>CC4A</sub>	110	100	90	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ t <sub>RC</sub> =min)	Standby	I <sub>CC5</sub>	85	80	70	mA
	Active	I <sub>CC5A</sub>	130	120	110	mA
Data Transfer Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ t <sub>RC</sub> =min)	Standby	I <sub>CC6</sub>	115	110	100	mA
	Active	I <sub>CC6A</sub>	160	150	140	mA

\*NOTE: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open.

I<sub>CC</sub> is specified as average current.

In I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, address transition should be changed only while  $\overline{RAS}=V_{IL}$

In I<sub>CC4</sub> address transition should be changed only once while  $\overline{CAS} = V_{IH}$ .

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input $0 \leq V_{IN} \leq V_{CC} + 0.5V$ , all other pins not under test=0 volts)	I <sub>IL</sub>	-10	10	μ A
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	I <sub>oL</sub>	-10	10	μ A
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>oL</sub> =2mA, SAM I <sub>oL</sub> =2mA)	V <sub>oL</sub>	-	0.4	V

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> ~A <sub>7</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WB}/\overline{WE}$ , $\overline{DT}/\overline{OE}$ , SE, SC)	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> ~W <sub>7</sub> /DQ <sub>7</sub> )	C <sub>DQ</sub>	2	7	pF
Input/Output Capacitance (SDQ <sub>0</sub> ~SDQ <sub>7</sub> )	C <sub>SDQ</sub>	2	7	pF

**AC CHARACTERISTICS** (0 °C ≤ T<sub>A</sub> ≤ 70 °C, V<sub>CC</sub>=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	70ns		80ns		100ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	175		200		240		ns	
Fast page mode cycle time	t <sub>PC</sub>	45		50		60		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	85		90		115		ns	
Access time from $\overline{RAS}$	t <sub>RAC</sub>		70		80		100	ns	3
Access time from $\overline{CAS}$	t <sub>CAC</sub>		20		20		25	ns	3
Access time from column address	t <sub>AA</sub>		35		40		50	ns	3,11
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		40		45		55	ns	3
$\overline{CAS}$ to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	3	15	3	15	ns	7
Transition time (rise and fall)	t <sub>r</sub>	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	t <sub>RP</sub>	50		60		70		ns	
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	70	10K	80	10K	100	10K	ns	
$\overline{RAS}$ pulse width (fast page mode)	t <sub>RASP</sub>	70	100K	80	100K	100	100K	ns	
$\overline{RAS}$ hold time	t <sub>RSH</sub>	20		20		25		ns	
$\overline{CAS}$ hold time	t <sub>CSH</sub>	70		80		100		ns	
$\overline{CAS}$ pulse width	t <sub>CAS</sub>	20	10K	20	10K	25	10K	ns	

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	70ns		80ns		100ns		Units	Notes
		Min	Max	Min	Max	Min	Max		
RAS to CAS delay time	tRCD	20	50	25	60	25	75	ns	5,6
RAS to column address delay time	tRAD	15	35	20	40	20	50	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time (CBR Counter Test)	tCPT	10		10		15		ns	
CAS precharge time (fast page mode)	tCP	10		10		15		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		15		15		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	15		15		25		ns	
Column address hold time referenced to RAS	tAR	55		60		75		ns	
Column address to RAS lead time	tRAL	35		40		50		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to CAS	tRCH	0		0		0		ns	9
Read command hold referenced to RAS	tRRH	0		0		0		ns	9
Write command hold time	tWCH	15		15		20		ns	
Write command referenced to RAS	tWCR	55		60		75		ns	
Write command pulse width	tWP	15		15		20		ns	
Write command to RAS lead time	tRWL	15		20		25		ns	
Write command to CAS lead time	tCWL	15		20		25		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		20		ns	10
Data hold referenced to RAS	tDHR	55		60		75		ns	
Write command set-up time	tWCS	0		0		0		ns	8
CAS to WE delay	tCWD	45		45		50		ns	8
CAS precharge to WE delay(Fast Page mode)	tCPWD	65		70		85		ns	
RAS to WE delay	tRWD	95		105		130		ns	8
Column address to WE delay time	tAWD	60		65		80		ns	8
CAS set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time(C-B-R refresh)	tCHR	10		10		20		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	
Access time from output enable	tOEA		20		20		25	ns	
Output enable to data input delay	tOED	15		15		20		ns	
Output buffer turn-off delay from OE	tOEZ	0	15	3	15	3	20	ns	7
Output enable command hold time	tOEH	15		15		20		ns	
Data to CAS delay	tdZC	0		0		0		ns	
Data to output enable delay	tdZO	0		0		0		ns	
Refresh period(256 cycle)	tREF		4		4		4	ms	

**2**

AC CHARACTERISTICS (Continued)

Parameter	Symbol	70ns		80ns		100ns		Units	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{WB}$ set-up time	tWSR	0		0		0		ns	
$\overline{WB}$ hold time	trWH	10		10		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	10		15		15		ns	
$\overline{DT}$ high set-up time	tTHS	0		0		0		ns	
$\overline{DT}$ high hold time	tTHH	10		15		15		ns	
$\overline{DT}$ low set-up time	tTLS	0		0		0		ns	
$\overline{DT}$ low hold time	tTLH	10		15		15		ns	
$\overline{DT}$ low hold ref. to $\overline{RAS}$ (real time read transfer)	trTH	60		65		80		ns	
$\overline{DT}$ low hold ref. to $\overline{CAS}$ (real time read transfer)	tCTH	20		25		30		ns	
$\overline{DT}$ low hold ref. to col.addr.(real time read transfer)	tATH	25		30		35		ns	
$\overline{SE}$ set-up time referenced to $\overline{RAS}$	tESR	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	tREH	10		15		15		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	50		60		70		ns	
$\overline{DT}$ precharge time	tTP	20		25		30		ns	
$\overline{RAS}$ to first SC delay(read transfer)	trSD	70		80		100		ns	
$\overline{CAS}$ to first SC delay(read transfer)	tCSD	30		35		50		ns	
Col. Addr.to first SC delay(read transfer)	tASD	40		40		55		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time(read transfer)	tTSD	10		15		15		ns	
Last SC to $\overline{RAS}$ set-up time(serial input)	tsRS	30		30		30		ns	
$\overline{RAS}$ to first SC delay time(serial input)	tsRD	20		25		25		ns	
$\overline{RAS}$ to serial input delay time	tsDD	40		50		50		ns	
Serial output buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	tsDZ	10	30	10	35	10	50	ns	7
Serial Input to first SC delay time	tsZS	0		0		0		ns	
SC cycle time	tSCC	25		25		30		ns	
SC pulse width(SC high time)	tSC	7		7		10		ns	
SC precharge(SC low time)	tSCP	7		7		10		ns	
Access time from SC	tSCA		20		20		25	ns	4
Serial output hold time from SC	tsOH	5		5		5		ns	
Serial input set-up time	tsDS	0		0		0		ns	
Serial input hold time	tsDH	15		15		20		ns	
Access time from $\overline{SE}$	tSEA		20		20		25	ns	4
$\overline{SE}$ pulse width	tSE	20		25		25		ns	
$\overline{SE}$ precharge time	tSEP	20		25		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	3	15	3	15	3	15	ns	7
Serial input to $\overline{SE}$ delay time	tsZE	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	70ns		80ns		100ns		Units	Notes
		Min	Max	Min	Max	Min	Max		
Serial write enable set-up time	tsws	5		5		5		ns	
Serial write enable hold time	tswH	15		15		20		ns	
Serial write disable set-up time	tswis	5		5		5		ns	
Serial write disable hold time	tswiH	15		15		20		ns	


NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ , and are assumed to be 5ns for all inputs.
3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.  
DOUT comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$
4. SAM port outputs are measured with a load equivalent to 1TTL load and 30pF  
DOUT comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$
5. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met. The  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only: If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
6. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
7. The parameters,  $t_{\text{OFF}}(\text{max})$ ,  $t_{\text{OEZ}}(\text{max})$ ,  $t_{\text{SDZ}}(\text{max})$  and  $t_{\text{SEZ}}(\text{max})$ , define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
8. The  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$  and  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{WE}}$  leading edge in read-write cycle.
11. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RCD}}(\text{max})$  can be met. The  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If the  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12. During power-up  $\overline{\text{RAS}}$ ,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be held High or track with  $V_{CC}$ . After power-up, initial status of chip is described below.

PIN	STATUS
Tap Pointer	Invalid
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. Input pulse levels are from 0.0V to 3.0Volts.  
All timing measurements are referenced from  $V_{IL}(\text{max})$  and  $V_{IH}(\text{min})$  with transition time=3.0ns



14.  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}}(\text{max})$ .

**DEVICE OPERATION**

The KM428C64 contains 524,288 memory locations. Sixteen address bits are required to address a particular 8bit word in the memory array. Since the KM428C64 has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM428C64 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM428C64 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS}$  (min) and  $t_{CAS}$  (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths.

In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C64 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

**Read**

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}$  /  $\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before  $t_{RCD}$  (max) and if the column

address is valid before  $t_{RAD}$  (max) then the access time to valid data is specified by  $t_{RAC}$  (min). However, if  $\overline{CAS}$  goes low after  $t_{RCD}$  (max) or the column address becomes valid after  $t_{RAD}$  (max), access is specified by  $t_{CAC}$  or  $t_{CAA}$ .

The KM428C64 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

**Write**

The KM428C64 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ , whichever is later.

**Fast Page Mode**

Fast page mode provides high speed read,write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**Writer-Per-Bit**

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB}/\overline{WE}$  is held "low" at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register (WM1). When a "0" is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a "1" is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in table 1.

**Table 1. Truth table for write-per-bit function**

$\overline{RAS}$	$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W_i/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK

## DEVICE OPERATION (Continued)

### Data Output

The KM428C64 has a three-state output buffer which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{DT/OE}}$ . When either  $\overline{\text{CAS}}$  or  $\overline{\text{DT/OE}}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameter  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM428C64 operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden refresh, Fast page mode Read, Fast Page Mode Read-Modify-Write.

### Refresh

The data in the KM428C64 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 256 rows every 4 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter.

Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**$\overline{\text{RAS}}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each of the 256 row address, ( $A_0 - A_7$ ).

**$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh:** The KM428C64 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{\text{RAS}}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ .

The KM428C64, hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is the preferred method.

### Transfer Operation

1. Normal Write/Read Transfer.  
(SAM  $\rightarrow$  RAM / RAM  $\rightarrow$  SAM)
2. Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM).
3. Real Time Read Transfer (On the fly Read Transfer Operation).

### Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register.

A read-transfer is accomplished by holding  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low and  $\overline{\text{WB/WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address selected at the falling edge of  $\overline{\text{RAS}}$  determines the RAM row to be transferred into the SAM.

The actual data transfer completed at the rising edge of  $\overline{\text{DT/OE}}$ . When the transfer is completed, the SDQ lines are set into the output mode.

In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{\text{DT/OE}}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{\text{CAS}}$ .

### Write Transfer Cycle

A write transfer cycle consist of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WB/WE}}$  low and  $\overline{\text{SE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . The row address selected at the falling edge of  $\overline{\text{RAS}}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{\text{CAS}}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied. A rising edge of the SC clock must not occur until after a specified delay  $t_{SRD}$  from the falling edge of  $\overline{\text{RAS}}$ .

**DEVICE OPERATION** (Continued)

**Table 2. Truth table for Transfer operation**

RAS	CAS	DT/OE	WB/WE	SE	FUNCTION	TRANSFER DIRECTION
	H	L	H	*	Read transfer cycle	RAM → SAM
	H	L	L	L	Write transfer cycle	SAM → RAM
	H	L	L	H	Pseudo write transfer cycle	—

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is accomplished by holding CAS high, DT/OE low, WB/WE low and SE high at the falling edge of RAS. The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{sc}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{SRD}$  from the falling edge of RAS.

**Serial Clock (SC)**

All operation of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC. The serial clock SC also increments the 8 bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.

**Serial Input / Output (SDQ0 ~ SDQ7)**

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write transfer is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.

**Power - up**

An initial pause of 200  $\mu$ sec is required, after power-up followed by 8 initialization cycles before proper device operation is assured.













**TIMING DIAGRAMS** (Continued)

**RAS ONLY REFRESH CYCLE**




**CAS BEFORE RAS REFRESH**




**TIMING DIAGRAMS** (Continued)


**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**




**READ CYCLE**



**WRITE CYCLE**



**READ-MODIFY-WRITE CYCLE**




 DON'T CARE

2


TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE



TIMING DIAGRAMS (Continued)

READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$

 Don't Care

2


TIMING DIAGRAMS (Continued)

REAL TIME READ TRANSFER CYCLE




TIMING DIAGRAMS (Continued)

PSEUDO WRITE TRANSFER CYCLE




TIMING DIAGRAMS (Continued)

WRITE TRANSFER CYCLE




TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)



2


SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )




Note:  $\overline{SE} = V_{IL}$

 Don't Care

SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)



PACKAGES DIMENSION

40 LEAD PLASTIC SMALL OUT LINE J FORM PACKAGE

Unit : Inches (millimeters)



2

## 256KX4 Bit CMOS Video RAM

### FEATURES

- **Dual port Architecture**  
256K x 4 bits RAM port  
512 x 4 bits SAM port
- **Performance**

Parameter \ Speed	-6	-7	-8
RAM access time (t <sub>TRAC</sub> )	60ns	70ns	80ns
RAM access time (t <sub>TCAC</sub> )	20ns	20ns	20ns
RAM cycle time (t <sub>TRC</sub> )	110ns	130ns	150ns
RAM page mode cycle (t <sub>TPC</sub> )	40ns	45ns	50ns
SAM access time (t <sub>TSCA</sub> )	18ns	20ns	20ns
SAM cycle time (t <sub>TSCC</sub> )	20ns	25ns	25ns
RAM active current	90mA	85mA	80mA
SAM active current	50mA	45mA	40mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read and Serial Write**
- **Read, Real Time Read and Split Read Transfer (RAM→SAM)**
- **Write, Split Write Transfer with Masking operation (New Mask)**
- **Block Write, Flash Write and Write per bit with Masking operation (New Mask)**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output Control**
- **All Inputs and outputs TTL compatible**
- **Refresh: 512 Cycle/8ms**  
Single +5V±10% Supply Voltage
- **Plastic 28-PIN 400 mil SOJ and ZIP**

### GENERAL DESCRIPTION

The Samsung KM424C257 is a CMOS 256Kx4 bit Dual Port DRAM. It consists of a 256Kx4 dynamic random access memory (RAM) port and 512x4 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional 256Kx4 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of four 512 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM424C257 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

### PIN CONFIGURATION (Top Views)

28 Pin 400 mil SOJ

28 Pin 400 mil ZIP




PIN DESCRIPTION

Symbol	Type	Description
$\overline{RAS}$	IN	Row Address Strobe. $\overline{RAS}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{RAS}$ control is held "High"
$\overline{CAS}$	IN	Column Address Strobe. $\overline{CAS}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe( $\overline{CAS}$ ).
$\overline{WB}/\overline{WE}$	IN	The $\overline{WB}/\overline{WE}$ input is a multifunction pin. when $\overline{WB}/\overline{WE}$ is "High" at the falling edge of $\overline{RAS}$ , during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB}/\overline{WE}$ is "Low" at the falling edge of $\overline{RAS}$ , during RAM port operation, the W-P-B function is enabled.
$\overline{DT}/\overline{OE}$	IN	The $\overline{DT}/\overline{OE}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of $\overline{RAS}$ when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
SE	IN	In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

2

FUNCTIONAL BLOCK DIAGRAM



FUNCTION TRUTH TABLE

Mnemonic Code	RAS					CAS	Address*1		DQi Input*2		Write Mask	Color Register	Function
	CAS	DT/OE	WE	DSF	SE	DSF	RAS	CAS	RAS	CAS/WE			
CBR	0	X	X	X	X	—	X	X	X	—	—	—	CBR Refresh
ROR	1	1	X	0	X	—	Row	X	X	—	—	—	RAS-only Refresh
RW	1	1	1	0	X	0	Row	Col.	X	Data	—	—	Normal DRAM Read/Write(No. Mask)
RW/NM	1	1	0	0	X	0	Row	Col.	WMi	Data	Use	—	Masked DRAM Write (New Mask)
MFLW	1	1	0	1	X	X	Row	X	WMi	X	Use	Use	Masked Flash Write (New Mask)
BW	1	1	1	0	X	1	Row	Col. (A2-A8)	X	Col. Mask	—	Use	Block Write (No Mask)
BW/NW	1	1	0	0	X	1	Row	Col. (A2-A8)	WMi	Col. Mask	Use	Use	Masked Block Write (New Mask)
LCR	1	1	1	1	X	1	Row <sup>3</sup>	•X	X	Coor Mask	—	Load	Load Color Register
RT	1	0	1	0	X	X	Row	Tap	X	X	—	—	Read Transfer
SRT	1	0	1	1	X	X	Row	Tap	X	X	—	—	Split Read Transfer
PWT	1	0	0	0	1	X	Row	Tap	X	X	—	—	Pseudo Write Transfer
MWT	1	0	0	0	0	X	Row <sup>3</sup>	Tap	WMi	X	—	—	Masked Write Transfer(New Mask)
MSWT	1	0	0	1	X	X	Row	Tap	WMi	X	—	—	Masked Split Write Transfer(New Mask)

X: Don't Care, -: Not Applicable

Note

- \*1 : These column show what must be present on the A0-A8 outputs at the falling edge of RAS and CAS.
- \*2 : These column show what must be present on the DQ0-DQ3 outputs at the falling edge of RAS, CAS or WE/WE, whichever is later.
- \*3 : The Row that is addressed will be refreshed.

2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1V	V
Input Low Voltage	V <sub>IL</sub>	-1.5	—	0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V, all other pins not under test=0 volts)	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> = -5mA, SAM I <sub>OH</sub> = -2mA)	V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (RAM I <sub>OL</sub> = 4.2mA, SAM I <sub>OL</sub> = 2mA)	V <sub>OL</sub>	—	0.4	V

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance ( <u>RAS</u> , <u>CAS</u> , <u>WB/WE</u> , <u>DT/OE</u> , <u>SE</u> , SC, DSF)	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub> )	C <sub>DQ</sub>	2	7	pF
Input/Output Capacitance (SDQ <sub>0</sub> -SDQ <sub>3</sub> )	C <sub>SDQ</sub>	2	7	pF
Output Capacitance (QSF)	C <sub>QSF</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter(RAM Port)	SAM Port	Symbol	KM424C257			Unit
			-6	-7	-8	
Operating Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc1	90	85	80	mA
	Active	Icc1A	140	130	120	mA
Standby Current*1 (RAS=CAS=DT/OE=WB/WE=VIH,DSF=VIL)	Standby	Icc2	5	5	5	mA
	Active	Icc2A	50	45	40	mA
RAS Only Refresh Current*1 (CAS=VIH, RAS Cycling @trc=min.)	Standby	Icc3	90	85	80	mA
	Active	Icc3A	140	130	120	mA
Fast Page Mode Current*1 (RAS=VIL, CAS Cycling @tPC=min.)	Standby	Icc4	70	65	60	mA
	Active	Icc4A	120	110	100	mA
CAS-Before-RAS Refresh Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc5	90	85	80	mA
	Active	Icc5A	140	130	120	mA
Data Transfer Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc6	120	115	110	mA
	Active	Icc6A	170	160	150	mA
Flash Write Cycle (RAS and CAS Cycling @trc=min.)	Standby	Icc7	90	85	80	mA
	Active	Icc7A	140	130	120	mA
Block Write Cycle (RAS and CAS Cycling @trc=min.)	Standby	Icc8	100	95	90	mA
	Active	Icc8A	150	140	130	mA
Color Register Load or Read Cycle (RAS and CAS Cycling @trc=min.)	Standby	Icc9	90	85	80	mA
	Active	Icc9A	140	130	120	mA

NOTE\*1: Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is Specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only while RAS=VIL

In Icc4, address transition should be changed only once while CAS=VIH.

2

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%, see notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110		130		150		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		175		20		ns	
Fast page mode cycle time	t <sub>PC</sub>	40		45		50		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	3,4
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		20		20		20	ns	4
Access time from column address	t <sub>AA</sub>		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width(fast page mode)	t <sub>RASP</sub>	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20		20		20		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	40	20	50	25	60	ns	5,6
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	30	15	35	20	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time (CBR Counter Test)	t <sub>CPCT</sub>	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time(fast page mode)	t <sub>CP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		15		ns	
Column address hold referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	50		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	15		15		15		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	45		55		60		ns	
Write command pulse width	t <sub>WP</sub>	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	15		15		20		ns	

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC=3.3V ± 0.3V, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to $\overline{RAS}$	tDHR	45		55		60		ns	
Write command set-up time	twCS	0		0		0		ns	8
$\overline{CAS}$ to $\overline{WE}$ delay	tcWD	40		45		45		ns	8
$\overline{CAS}$ precharge to $\overline{WE}$ delay(Fast Page mode)	tcpWD	60		65		70		ns	
$\overline{RAS}$ to $\overline{WE}$ delay	trWD	85		95		105		ns	8
Column address to $\overline{WE}$ delay time	tawD	55		60		65		ns	8
$\overline{CAS}$ set-up time ( $\overline{C}$ -B- $\overline{R}$ refresh)	tCSR	10		10		10		ns	
$\overline{CAS}$ hold time( $\overline{C}$ -B- $\overline{R}$ refresh)	tCHR	10		10		10		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	trPC	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	tROH	15		20		20		ns	
Access time from output enable	toEA		20		20		20	ns	7
Output enable to data input delay	toED	15		15		15		ns	
Output buffer turn-off delay time from $\overline{OE}$	toEZ	0	15	0	15	0	15	ns	
Output enable command hold time	toEH	15		15		15		ns	
Data to $\overline{CAS}$ delay	tdZC	0		0		0		ns	
Data to output enable delay	tdZO	0		0		0		ns	
Refresh period(512 cycle)	tREF		8		8		8	ms	
$\overline{WB}$ set-up time	tWSR	0		0		0		ns	
$\overline{WB}$ hold time	trWH	10		10		15		ns	
DSF set-up time referenced to $\overline{RAS}$ (I)	tfHR	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$ (I)	tFSR	45		55		60		ns	
DSF hold time referenced to $\overline{RAS}$ (II)	trFH	10		10		15		ns	
DSF set-p time referenced to $\overline{CAS}$	tfSC	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	tcFH	10		15		15		ns	
Write per bit mask data set-up	tMS	0		0		0		ns	
Write per bit mask data hold	tMH	10		10		15		ns	
$\overline{DT}$ high set-up time	tHS	0		0		0		ns	
$\overline{DT}$ high hold time	tHH	10		10		15		ns	
$\overline{DT}$ high set-up time	trLS	0		0		0		ns	
$\overline{DT}$ low hold time	trLH	10		10		15		ns	
$\overline{DT}$ low hold ref. to $\overline{RAS}$ (real time read transfer)	trTH	50		60		65		ns	
$\overline{DT}$ low hold ref. to $\overline{CAS}$ (real time read transfer)	trCH	15		20		25		ns	
$\overline{DT}$ low hold ref. to col.addr.(real time read transfer)	trAH	20		25		30		ns	
$\overline{SE}$ setup referenced to $\overline{RAS}$	tesR	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	treH	10		10		15		ns	

2

## AC CHARACTERISTICS (Continued)


Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	40		50		60		ns	
$\overline{DT}$ precharge time	tTp	20		20		25		ns	
$\overline{RAS}$ to first SC delay(read transfer)	tRSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col.Addr.to first SC delay(read transfer)	tASD	35		40		40		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time(read transfer)	tTSD	10		10		15		ns	
Last SC to $\overline{RAS}$ set-up time(serial input)	tSRS	30		30		30		ns	
$\overline{RAS}$ to first SC delay time(serial input)	tSRD	20		20		25		ns	
$\overline{RAS}$ to serial input delay time	tSDD	30		40		50		ns	
Serial output buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	tSDZ	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tszs	0		0		0		ns	
SC cycle time	tSCC	20		25		25		ns	12
SC pulse width(SC high time)	tSC	6		7		7		ns	
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tSCA		18		20		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	10		15		15		ns	
Access time from $\overline{SE}$	tSEA		15		20		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Serial input to $\overline{SE}$ delay time	tsZE	0		0		0		ns	
Serial write enable set-up time	tSWS	5		5		5		ns	
Serial write enable hold time	tSWH	10		15		15		ns	
Serial write disable set-up time	tSWIS	5		5		5		ns	
Serial write disable hold time	tSWIH	15		15		15		ns	
Split transfer set-up time	tSTS	25		25		25		ns	
Split transfer hold time	tSTH	25		25		25		ns	
SC-QSF delay time	tSQD		25		25		25	ns	
$\overline{DT}$ -QSF delay time	tTQD		25		25		25	ns	
$\overline{CAS}$ -QSF delay time	tCQD		30		35		40	ns	
$\overline{RAS}$ -QSF delay time	tRQD		60		70		80	ns	

NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8 SC cycles before proper device operation is achieved. If the internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$ , and are assumed to be 5ns for all inputs. Inputs signal transition from 0 to 3V for AC Testing.
3. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF. Dout comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$
4. SAM port outputs are measured with a load equivalent to 1 TTL loads and 50pF. Dout comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$ .
5. Operation within the  $t_{\text{RCD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RCD}(\text{max})}$  is specified as a reference point only: If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\text{max})}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
6. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$ .
7. The parameters,  $t_{\text{OFF}(\text{max})}$ ,  $t_{\text{OEZ}(\text{max})}$ ,  $t_{\text{SDZ}(\text{max})}$  and  $t_{\text{SEZ}(\text{max})}$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{min})}$  the cycle is an early write cycle and

the data out pin will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}(\text{min})}$  and  $t_{\text{RWD}} \geq t_{\text{RWD}(\text{min})}$  and  $t_{\text{AWD}} \geq t_{\text{AWD}(\text{min})}$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{WE}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}(\text{max})}$  limit insures that  $t_{\text{RCD}(\text{max})}$  can be met.  $t_{\text{RAD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}(\text{max})}$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12. Assume  $t_{\text{r}}=3\text{ns}$
13. Recommended operating input condition.



- Input pulse levels are from 0.0V to 3.0Volts.  
 All timing measurements are referenced from  $V_{IL(\text{max})}$  and  $V_{IH(\text{min})}$  with transition time = 3.0ns
14.  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}(\text{max})}$

2

## DEVICE OPERATION

The KM424C257 contains 1,048,576 memory locations. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM424C257 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM424C257 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM424C257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### RAS and CAS Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM424C257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low

before  $t_{RCO(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCO(max)}$  or if the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM424C257 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

### Write

The KM424C257 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ , whichever is later.

### Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### Write-Per-Bit

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB}/\overline{WE}$  is held 'low' at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 1.

**Table 1. Truth table for write-per-bit function**

RAS	CAS	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W_i/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	INHIBIT WRITE

## DEVICE OPERATION (Continued)

### Block Write

A block write cycle is performed by holding  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$  "high" and DSF "Low" at the falling edge of  $\overline{RAS}$  and by holding DSF "high" at the falling edge of  $\overline{CAS}$ . The state of the  $\overline{WB}/\overline{WE}$  at the falling edge of  $\overline{RAS}$  determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of  $\overline{CAS}$ , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address ( $A_0$  and  $A_1$ ) are internally controlled and only the seven most significant column address ( $A_2\sim A_8$ ) are latched at the falling edge of  $\overline{CAS}$ .

### Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding  $\overline{CAS}$  "high",  $\overline{WB}/\overline{WE}$  "Low" and DSF "high" at the falling edge of  $\overline{RAS}$ . The mask data must also be provided on the  $W_i/DQ_i$  lines at the falling edge of  $\overline{RAS}$  in order to enable the flash write operation for selected I/O blocks.

### Data Output

The KM424C257 has a three state output buffers which are controlled by  $\overline{CAS}$  and  $\overline{DT}/\overline{OE}$ . When either  $\overline{CAS}$  or  $\overline{DT}/\overline{OE}$  is high ( $V_{IH}$ ) the output is in the high impedance ( $Hi-Z$ ) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM424C257 operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

### Refresh

The data in the KM424C257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are

several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address, ( $A_0\sim A_8$ ).

**$\overline{CAS}$ -before- $\overline{RAS}$  Refresh:** The KM424C257 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSN}$ ) before  $\overline{RAS}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM424C257 hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM424C257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only refresh or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Transfer Operation

1. Normal Write/Read Transfer (SAM $\rightarrow$ RAM/RAM $\rightarrow$  SAM.)
2. Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.)
3. Real Time Read Transfer (On the fly Read Transfer operation).
4. Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.)

### Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low and  $\overline{WB}/\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address

**DEVICE OPERATION** (Continued)

selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM.

data transfer. A psuedo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if

The actual data transfer completed at the rising edge of

**Table 2. Truth table for Transfer operation**

RAS Falling-Edge					Function	Transfer Direction	Transfer Data Bits	Sam port Mode
CAS	DT/OE	WB/WE	SE	DSF				
H	L	H	*	L	Read Transfer	RAM→SAM	512×4	Input→Output
H	L	L	L	L	Masked Write Transfer	SAM→RAM	512×4	Output→Input
H	L	L	H	L	Pseudo Write Transfer	—	—	Output→Input

\*: Don't Care

$\overline{DT/OE}$ . When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{DT/OE}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{SRD}$  from the falling edge of  $\overline{RAS}$ .

**Write Transfer Cycle**

**Special Function Input (DSF)**

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WB/WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied. A rising edge of the SC clock until must not occur after a specified delay  $t_{SRD}$  from the falling edge of  $\overline{RAS}$ .

In read transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit ( $A_8$ ) that is strobed in on the falling edge of  $\overline{CAS}$ . If  $A_8$  is high, the transfer is to the high half of the register. If  $A_8$  is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing  $\overline{DT/OE}$  to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings  $t_{TSL}$  and  $t_{TSD}$  must be met.

**Pseudo Write Transfer Cycle**

In write tranfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of a Split Register mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

**DEVICE OPERATION**(Continued)**Masked Write Transfer(MWT)**

Masked write transfer is initiated if  $\overline{DT}/\overline{OE}$ ,  $\overline{WB}/\overline{WE}$  and DSF are low when  $\overline{RAS}$  goes low. This enables data of SAM register(512bit)to be transferred to the selected row in the DRAM array. masking is selected by latching  $\overline{Wi}/\overline{DQi}$ (9i-0~7)inputs when  $\overline{RAS}$  goes low.

The Column address defines the start address of serial input and its MSB( $A_8$ )defines QSF level.

If  $A_8$  is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM.(For  $A_8$ =high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed. SAM ports is set to input mode.

**Split Read Transfer(SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{DT}/\overline{OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ )because the transfer has to occur at the first rising edge of  $\overline{DT}/\overline{OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT}/\overline{OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state QSF.

A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WE}/\overline{WB}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$

**Address:** The row address is latched on the falling edge of  $\overline{RAS}$ . The column address defined by( $A_0$ ~ $A_7$ ) defines the starting address of the SAM port from which data will begin shifting out. column address pin  $A_8$  is a "Don't Care".

The QSF pin indicates which SAM half is shifting out serial data(0=Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 255th or 511th bit).

**Masked Split Write Transfer(MSWT)**

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, and DSF high when  $\overline{RAS}$  goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB( $A_8$ )is a "Don't Care". The opening cycle of either MWT or PWT is needed before MSWT can be performed.

**Split Register Active status Output(QSF)**

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low(least significant) 256 bits of the SAM. If QSF is high, then the pointer is accessing the higher(most significant)256 bits of the SAM.

**Serial clock(SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC. The serial clock SC also increments the 9bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.

**DEVICE OPERATIONS** (Continued)

**Serial Input/Output(SDQ0~SDQ3)**

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.


**Tap Address Limitation**

The Tap Address of non-split transfer cycle preceding split transfer cycle should be between 0 and 253 or between 256 and 509.

**Power-up**

During Power-up  $\overline{RAS}$ ,  $\overline{DT/OE}$ , must be held High or track with  $V_{cc}$ .

**Table 3. SPLIT REGISTER MODE**















RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH




 DON'T CARE


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE CYCLE




DSF = DON'T CARE




2



READ COLOR REGISTER CYCLE



FLASH WRITE CYCLE




WM1 DATA	CYCLE
0	Flash write Disable
1	Flash write Enable

 Don't Care

2

BLOCK WRITE CYCLE



*1 WB/WE	*2 W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub>	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable  
1: Write Enable


COLUMN SELECT DATA

W <sub>0</sub> /DQ <sub>0</sub> — Column 0 (A <sub>1C</sub> =0, A <sub>0C</sub> =0)	} W <sub>n</sub> /DQ <sub>n</sub> = 0: Disable = 1: Enable
W <sub>1</sub> /DQ <sub>1</sub> — Column 1 (A <sub>1C</sub> =0, A <sub>0C</sub> =1)	
W <sub>2</sub> /DQ <sub>2</sub> — Column 2 (A <sub>1C</sub> =1, A <sub>0C</sub> =0)	
W <sub>3</sub> /DQ <sub>3</sub> — Column 3 (A <sub>1C</sub> =1, A <sub>0C</sub> =1)	





REAL TIME READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$


 Don't Care

2

SPLIT READ TRANSFER CYCLE




PSEUDO WRITE TRANSFER CYCLE




2




SPLIT WRITE TRANSFER CYCLE




SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)



SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)



SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )




Note:  $\overline{SE} = V_{IL}$




**PACKAGE DIMENSIONS**

**28-PIN PLASTIC SOJ**

Units Inches (millimeters)



**28-PIN PLASTIC ZIP**



## 128K×8 Bit CMOS Video RAM

### FEATURES

- Dual port Architecture  
128K × 8 bits RAM port  
256 × 8 bits SAM port
- Performance

Parameter \ Speed	-6	-7	-8
RAM access time (t <sub>TRAC</sub> )	60ns	70ns	80ns
RAM access time (t <sub>CAC</sub> )	20ns	20ns	20ns
RAM cycle time (t <sub>TRC</sub> )	110ns	130ns	150ns
RAM page mode cycle (t <sub>PC</sub> )	40ns	45ns	50ns
SAM access time	18ns	20ns	20ns
SAM cycle time	20ns	25ns	25ns
RAM active current	90mA	85mA	80mA
SAM active current	50mA	45mA	40mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read and Serial Write
- Read, Real Time Read and Split Read Transfer (RAM→SAM)
- Write, Split Write Transfer with Masking operation (New Mask)
- Block Write, Flash Write and Write per bit with Masking operation (New Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single +5V ± 10% Supply Voltage
- Plastic 40-PIN 400 mil SOJ

### GENERAL DESCRIPTION

The Samsung KM428C128 is a CMOS 128K×8 bit Dual Port DRAM. It consists of a 128K×8 dynamic random access memory (RAM) port and 256×8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 2048 bits. It operates like a conventional 128K×8 CMOS DRAM. The RAM port has a write per bit mask capability.

The SAM port consists of eight 256 bit high speed shift registers that are connected to the RAM array through a 2048 bit data transfer gate. The SAM port has serial read and write capabilities.


Data may be internally transferred bi-directionally between the RAM and SAM ports using read or write transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C128 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

### PIN CONFIGURATION (Top Views)


40 Pin 400 mil SOJ



## PIN DESCRIPTION

Symbol	Type	Description
$\overline{RAS}$	IN	Row Address Strobe. $\overline{RAS}$ is used to clock in the 8 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{RAS}$ control is held "High"
$\overline{CAS}$	IN	Column Address Strobe. $\overline{CAS}$ is used to clock in the 8 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe( $\overline{CAS}$ ).
$\overline{WB}/\overline{WE}$	IN	The $\overline{WB}/\overline{WE}$ input is a multifunction pin. when $\overline{WB}/\overline{WE}$ is "High" at the falling edge of $\overline{RAS}$ , during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB}/\overline{WE}$ is "Low" at the falling edge of $\overline{RAS}$ , during RAM port operation, the W-P-B function is enabled.
$\overline{DT}/\overline{OE}$	IN	The $\overline{DT}/\overline{OE}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of $\overline{RAS}$ when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
$\overline{SE}$	IN	In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

FUNCTIONAL BLOCK DIAGRAM



2

FUNCTION TRUTH TABLE

Mnemonic Code	RAS					CAS	Address <sup>*1</sup>		DQi Input <sup>*2</sup>		Write Mask	Color Register	Function
	CAS	DT/OE	WE	DSF	SE	DSF	RAS	CAS	RAS	CAS/WE			
CBR	0	X	X	X	X	—	X	X	X	—	—	—	CBR Refresh
ROR	1	1	X	0	X	—	Row	X	X	—	—	—	RAS-only Refresh
RW	1	1	1	0	X	0	Row	Col.	X	Data	—	—	Normal DRAM Read/Write(No. Mask)
RW/NM	1	1	0	0	X	0	Row	Col.	WMi	Data	Use	—	Masked DRAM Write (New Mask)
MFLW	1	1	0	1	X	X	Row	X	WMi	X	Use	Use	Masked Flash Write (New Mask)
BW	1	1	1	0	X	1	Row	Col. (A2-A7)	X	Col. Mask	—	Use	Block Write (No Mask)
BW/NW	1	1	0	0	X	1	Row	Col. (A2-A7)	WMi	Col. Mask	Use	Use	Masked Block Write (New Mask)
LCR	1	1	1	1	X	1	Row <sup>*3</sup>	X	X	Coor Mask	—	Load	Load Color Register
RT	1	0	1	0	X	X	Row	Tap	X	X	—	—	Read Transfer
SRT	1	0	1	1	X	X	Row	Tap	X	X	—	—	Split Read Transfer
PWT	1	0	0	0	1	X	Row <sup>*3</sup>	Tap	X	X	—	—	Pseudo Write Transfer
MWT	1	0	0	0	0	X	Row	Tap	WMi	X	Use	—	Masked Write Transfer(New Mask)
MSWT	1	0	0	1	X	X	Row	Tap	WMi	X	Use	—	Masked Split Write Transfer(New Mask)

X: Don't Care, -: Not Applicable

Note

- \*1 : These column show what must be present on the A0~A8 outputs at the falling edge of RAS and CAS.
- \*2 : These column show what must be present on the DQ0~DQ3 outputs at the falling edge of RAS, CAS or WB/WE, whichever is later.
- \*3 : The Row that is addressed will be refreshed.

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1V	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V all other pins not under test=0 volts)	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> = -5mA, SAM I <sub>OH</sub> = -2mA)	V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (RAM I <sub>OL</sub> = 4.2mA, SAM I <sub>OL</sub> = 2mA)	V <sub>OL</sub>	—	0.4	V

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W <sub>B</sub> /W <sub>E</sub> , D <sub>T</sub> /O <sub>E</sub> , S <sub>E</sub> , S <sub>C</sub> , D <sub>SF</sub> )	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> -W <sub>3</sub> /DQ <sub>3</sub> )	C <sub>DQ</sub>	2	7	pF
Input/Output Capacitance (SDQ <sub>0</sub> -SDQ <sub>3</sub> )	C <sub>SDQ</sub>	2	7	pF
Output Capacitance (Q <sub>SF</sub> )	C <sub>QSF</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter(RAM Port)	SAM Port	Symbol	KM428C128			Unit
			-6	-7	-8	
Operating Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @trc=min.)	Standby	Icc1	90	85	80	mA
	Active	Icc1A	140	130	120	mA
Standby Current*1 ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{DT}/\overline{OE}$ , $\overline{WB}/\overline{WE}=V_{IH}$ , $DSF=V_{IL}$ )	Standby	Icc2	5	5	5	mA
	Active	Icc2A	50	45	40	mA
$\overline{RAS}$ Only Refresh Current*1 ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @trc=min.)	Standby	Icc3	90	85	80	mA
	Active	Icc3A	140	130	120	mA
Fast Page Mode Current*1 ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @tpc=min.)	Standby	Icc4	70	65	60	mA
	Active	Icc4A	120	110	100	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @trc=min.)	Standby	Icc5	90	85	80	mA
	Active	Icc5A	140	130	120	mA
Data Transfer Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @trc=min.)	Standby	Icc6	120	115	110	mA
	Active	Icc6A	170	160	150	mA
Flash Write Cycle ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @trc=min.)	Standby	Icc7	90	85	80	mA
	Active	Icc7A	140	130	120	mA
Block Write Cycle ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @trc=min.)	Standby	Icc8	100	95	90	mA
	Active	Icc8A	150	140	130	mA
Color Register Load or Read Cycle ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @trc=min.)	Standby	Icc9	90	85	80	mA
	Active	Icc9A	140	130	120	mA

Note\*1 : Real values are dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as a average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9, address transition should be changed only while  $\overline{RAS}=V_{IL}$

In Icc4, address transition should be changed only once while  $\overline{CAS}=V_{IH}$

**AC CHARACTERISTICS** (0°C ≤ TA ≤ 70°C, Vcc=5.0V ± 10%, see notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		175		200		ns	
Fast page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4
Access time from $\overline{\text{CAS}}$	tCAC		20		20		20	ns	4
Access time from column address	tAA		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ Precharge	tCPA		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ Precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width(fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	20		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	20	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	40	20	50	25	60	ns	5,6
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	20	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time (CBR Counter Test)	tCPT	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time(fast page mode)	tCP	10		10		10		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		15		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	15		15		15		ns	
Column address hold referenced to $\overline{\text{RAS}}$	tAR	50		55		60		ns	
Column address hold to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command hold time	tWCH	15		15		15		ns	
Write command hold referenced to $\overline{\text{RAS}}$	tWCR	45		55		60		ns	
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tds	0		0		0		ns	10
Data hold time	tdh	15		15		15		ns	10
Data hold referenced to $\overline{RAS}$	tdhr	45		55		60		ns	
Write command set-up time	twcs	0		0		0		ns	8
$\overline{CAS}$ to $\overline{WE}$ delay	tcwd	40		45		45		ns	8
$\overline{CAS}$ precharge to $\overline{WE}$ delay(Fast Page mode)	tcpwd	60		65		70		ns	
$\overline{RAS}$ to $\overline{WE}$ delay	trwd	85		95		105		ns	8
Column address to $\overline{WE}$ delay time	tawd	55		60		65		ns	8
$\overline{CAS}$ set-up time ( $\overline{C-B-R}$ refresh)	tcsr	10		10		10		ns	
$\overline{CAS}$ hold time( $\overline{C-B-R}$ refresh)	tchr	10		10		10		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	trpc	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	troh	15		20		20		ns	
Access time from output enable	toea		20		20		20	ns	
Output enable to data input delay	toed	15		15		15		ns	
Output buffer turn-off delay from $\overline{OE}$	toez	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to $\overline{CAS}$ delay	tdzc	0		0		0		ns	
Data to output enable delay	tdzo	0		0		0		ns	
Refresh period(512 cycle)	tref		8		8		8	ms	
$\overline{WB}$ set-up time	twsr	0		0		0		ns	
$\overline{WB}$ hold time	trwh	10		10		15		ns	
DSF set-up time referenced to $\overline{RAS}$ (I)	tfhr	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$ (I)	tfsr	45		55		60		ns	
DSF hold time referenced to $\overline{RAS}$ (II)	trfh	10		10		15		ns	
DSF set-up time referenced to $\overline{CAS}$	tfsc	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	tcfh	10		15		15		ns	
Write per bit mask data set-up time	tms	0		0		0		ns	
Write per bit mask data hold time	tmh	10		10		15		ns	
$\overline{DT}$ high set-up time	tths	0		0		0		ns	
$\overline{DT}$ high hold time	tthh	10		10		15		ns	
$\overline{DT}$ high set-up time	ttls	0		0		0		ns	
$\overline{DT}$ low hold time	ttlh	10		10		15		ns	
$\overline{DT}$ low hold ref. to $\overline{RAS}$ (real time read transfer)	trth	50		60		65		ns	
$\overline{DT}$ low hold ref. to $\overline{CAS}$ (real time read transfer)	tcth	15		20		25		ns	
$\overline{DT}$ low hold ref. to col.addr.(real time read transfer)	tath	20		25		30		ns	
$\overline{SE}$ setup referenced to $\overline{RAS}$	tesr	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	treh	10		10		15		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	40		50		60		ns	
$\overline{DT}$ precharge time	t <sub>rp</sub>	20		20		25		ns	
$\overline{RAS}$ to first SC delay(read transfer)	tRSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col.Addr.to first SC delay(read transfer)	tASD	35		40		40		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay(read transfer)	tRSD	10		10		15		ns	
Last SC to $\overline{RAS}$ set-up(serial input)	tSRS	30		30		30		ns	
$\overline{RAS}$ to first SC delay time(serial input)	tSRD	20		20		25		ns	
$\overline{RAS}$ to serial input delay time	tSDD	30		40		50		ns	
Serial output buffer turn-off delay from $\overline{RAS}$ (pseudo write transfer)	tSDZ	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tSZS	0		0		0		ns	
SC cycle time	tSCC	20		25		25		ns	12
SC pulse width(SC high time)	tSC	6		7		7		ns	
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tSCA		18		20		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	10		15		15		ns	
Access time from $\overline{SE}$	tSEA		15		20		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial out butter turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Serial input to $\overline{SE}$ delay time	tSZE	0		0		0		ns	
Serial write enable set-up time	tSWS	5		5		5		ns	
Serial write enable hold time	tSWH	10		15		15		ns	
Serial write disable set-up time	tSWIS	5		5		5		ns	
Serial write disable hold time	tSWIH	15		15		15		ns	
Split transfer set-up time	tSTS	25		25		25		ns	
Split transfer hold time	tSTH	25		25		25		ns	
SC-QSF delay time	tSQD		25		25		25	ns	
$\overline{DT}$ -QSF delay time	tDQD		25		25		25	ns	
$\overline{CAS}$ -QSF delay time	tCQD		30		35		40	ns	
$\overline{RAS}$ -QSF delay time	tRQD		60		70		80	ns	


2

NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8 SC cycles before proper device operation is achieved. If the Internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs. Inputs signal transition from 0V to 3V for AC Testing.
3. RAM port outputs are measured with a load equivalent to 1 TTL loads and 50pF. DOUT comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$
4. SAM port outputs are measured with a load equivalent to 1 TTL loads and 30pF. DOUT comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$
5. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures the  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
6. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
7. The parameters,  $t_{\text{OFF}}(\text{max})$ ,  $t_{\text{OEZ}}(\text{max})$ ,  $t_{\text{SDZ}}(\text{max})$  and  $t_{\text{SEZ}}(\text{max})$ , define the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the

duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ , and  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{WE}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RCD}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12. Assume  $t_{\text{r}}=3\text{ns}$ .
13. Recommended operating input condition. Input pulse levels are from 0.0V to 3.0 Volts. All timing measurements are referenced from  $V_{IL}(\text{max})$  and  $V_{IH}(\text{min})$  with transition=3.0ns



14.  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}}(\text{max})$ .

**DEVICE OPERATION**

The KM428C128 contains 1,048,576 memory locations. Seventeen address bits are required to address a particular 8-bit word in the memory array. Since the KM428C128 has only 0 address input pins, time multiplexed addressing is used to input 9 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe( $\overline{RAS}$ ), the column address strobe( $\overline{CAS}$ )and the valid row and column address inputs.

Operation of the KM428C128 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM428C128 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS}(min)$  and  $t_{CAS}(min)$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C128 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

**Read**

A read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low

before  $t_{RCD}(max)$  and if the column address is valid before  $t_{RAD}(max)$  then the access time to valid data is specified by  $t_{RAC}(min)$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD}(max)$  or if the column address becomes valid after  $t_{RAD}(max)$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM428C128 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

**Write**

The KM428C128 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ , whichever is later.

**Fast Page Mode**

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**Write-Per-Bit**

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When  $\overline{WB}/\overline{WE}$  is held 'low' at the falling edge of  $\overline{RAS}$ , during a random access operation, the write-mask is enabled. At the same time, the mask data on the  $W_i/DQ_i$  pins is latched onto the write-mask register (WM1). When a '0' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the  $W_i/DQ_i$  pins, their corresponding write circuits will remain enabled so that new data is written. The write mask data is valid for only one cycle the truth table of the write-per-bit function are shown in Table 1.

**Table 1. Truth table for write-per-bit function**

$\overline{RAS}$	$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W_i/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	INHIBIT WRITE

## DEVICE OPERATION (Continued)

### Block Write

A block write cycle is performed by holding  $\overline{\text{CAS}}$ ,  $\overline{\text{DT}}/\overline{\text{OE}}$  "high" and DSF "Low" at the falling edge of  $\overline{\text{RAS}}$  and by holding DSF "high" at the falling edge of  $\overline{\text{CAS}}$ . The state of the  $\overline{\text{WB}}/\overline{\text{WE}}$  at the falling edge of  $\overline{\text{RAS}}$  determines whether or not the I/O data mask is enabled as write per bit function. At the falling edge of  $\overline{\text{CAS}}$ , the starting column address pointer and column mask data must be provided. During a block write cycle, the 2 least significant column address ( $A_0$  and  $A_1$ ) are internally controlled and only the six most significant column address ( $A_2$ - $A_7$ ) are latched at the falling edge of  $\overline{\text{CAS}}$ .

### Flash Write

Flash write is mainly used for fast clear operations in frame buffer applications. A flash write cycle is performed by holding  $\overline{\text{CAS}}$  "high",  $\overline{\text{WB}}/\overline{\text{WE}}$  "low" and DSF "high" at the falling edge of  $\overline{\text{RAS}}$ . The mask data must also be provided on the  $\overline{\text{Wi}}/\overline{\text{DQi}}$  lines at the falling edge of  $\overline{\text{RAS}}$  in order to enable the flash write operation for selected I/O blocks.

### Data Output

The KM428C128 has a three-state output buffers which are controlled by  $\overline{\text{CAS}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$ . When either  $\overline{\text{CAS}}$  or  $\overline{\text{DT}}/\overline{\text{OE}}$  is high ( $V_{IH}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{\text{CAS}}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new  $\overline{\text{RAS}}$  cycle occurs (as in hidden refresh). Each of the KM428C128 operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write, Read Color Register.

### Refresh

The data in the KM428C128 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 2048 bits selected by the row addresses or an on-chip refresh address counter. Either a burst

refresh or distributed refresh may be used. There are several ways to accomplish this.

**$\overline{\text{RAS}}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each of the 512 row address, ( $A_0$ - $A_8$ ).

**$\overline{\text{CAS}}$  before- $\overline{\text{RAS}}$  Refresh:** The KM428C128 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{\text{RAS}}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The KM428C128 hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM428C128 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

### Transfer Operation

1. Normal Write/Read Transfer (SAM→RAM/RAM→SAM.).
2. Pseudo Write Transfer (Switches serial port from serial Read to serial Write. No actual data transfer takes place between the RAM and the SAM.).
3. Real Time Read Transfer (On the fly Read Transfer operation).
4. Split Write/Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred from/to the SAM while the other half is write to/read from the SDQ pins.).

### Read-Transfer Cycle

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding  $\overline{\text{CAS}}$  high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low and  $\overline{\text{WB}}/\overline{\text{WE}}$  high at the falling edge of  $\overline{\text{RAS}}$ . The row address

**DEVICE OPERATION** (Continued)

selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM.

The actual data transfer completed at the rising edge of  $\overline{DT}/\overline{OE}$ . When the transfer is completed, the SDQ lines are set into the output mode. In a read/real-time read-transfer cycle, the transfer of a new row of data is com-

pleted at the rising edge of  $\overline{DT}/\overline{OE}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

data transfer. A pseudo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. Dur-

**Table 2. Truth table for Transfer operation**

$\overline{RAS}$ Falling Edge					Function	Transfer Direction	Transfer Data Bits	Sam port Mode
$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$\overline{SE}$	DSF				
H	L	H	*	L	Read Transfer	RAM→SAM	256×8	Input→Output
H	L	L	L	L	Masked Write Transfer	SAM→RAM	256×8	Output→Input
H	L	L	H	L	Pseudo Write Transfer	—	—	Output→Input

\*: Don't Care

pleted at the rising edge of  $\overline{DT}/\overline{OE}$  and becomes valid on the SDQ lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ .

**Write Transfer Cycle**

A write transfer cycle consists of loading the content of the SAM data register into a selected row of RAM array. A write transfer is accomplished by  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SDQ lines are in the input mode so that serial data synchronized with SC can be loaded. When two consecutive write transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the SC precharge time  $t_{SCP}$  has been satisfied. A rising edge of the SC clock until must not occur after a specified delay  $t_{SRD}$  from the falling edge of  $\overline{RAS}$ .

**Pseudo Write Transfer Cycle**

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform

ing this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the  $t_{SC}$  precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{SRD}$  from the falling edge of  $\overline{RAS}$ .

**Special Function Input (DSF)**

In read transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  selects the split register mode read transfer operation. This mode divides the serial data register into a high order half and a low order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high half or the low half register, depending on the state of most significant column address bit ( $A_7$ ) that is strobed in on the falling edge of  $\overline{CAS}$ . If  $A_7$  is high, the transfer is to the high half of the register. If  $A_7$  is low, the transfer is to the low half of the register. Use of the split register mode read transfer feature allows on-the-fly read transfer operation without synchronizing  $\overline{DT}/\overline{OE}$  to the serial clock. The transfer can be to either the active half or the inactive half register. If the transfer is to the active register, with an uninterrupted serial data stream, then the timings  $t_{RSL}$  and  $t_{RSD}$  must be met.

In write transfer mode, holding DSF high on the falling edge of  $\overline{RAS}$  permits use of a Split Register mode of transfer write. This mode allows  $\overline{SE}$  to be high on the falling edge of  $\overline{RAS}$  without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

**DEVICE OPERATION**(Continued)**Masked Write Transfer(MWT)**

Masked write transfer is initiated if  $\overline{DT}/\overline{OE}$ ,  $\overline{WB}/\overline{WE}$  and DSF are low when  $\overline{RAS}$  goes low. This enables data of SAM register(256bit)to be transferred to the selected row in the DRAM array. masking is selected by latching  $\overline{Wi}/\overline{DQi}(i=0-7)$  inputs when  $\overline{RAS}$  goes low.

The Column address defines the start address of serial input and its MSB( $A_8$ )defines QSF level.

If  $A_8$  is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM.(For  $A_8$ =high, the QSF will be high and indicates that the start address will be positioned in the upper half of(SAM) After write transfer cycle is completed. SAM ports is set to input mode.

**Split Read Transfer(SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{DT}/\overline{OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ )because the transfer has to occur at the first rising edge of  $\overline{DT}/\overline{OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 128 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT}/\overline{OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state QSF.

A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WE}/\overline{WB}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$

**Address:** The row address is latched on the falling edge of  $\overline{RAS}$ . The column address defined by ( $A_0-A_8$ ) defines the starting address of the SAM port from which data will begin shifting out. column address pin  $A_7$ ,  $A_8$  are " Don't Care".

The QSF pin indicates which SAM half is shifting out serial data(0=Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 127th or 255th bit).

**Masked Split Write Transfer(MSWT)**

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, and DSF high when  $\overline{RAS}$  goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB( $A_8$ )is a "Don't Care". The opening cycle of either MWT or PWT is needed before MSWT can be performed.

**Split Register Active status Output(QSF)**

QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, then the serial address pointer is accessing the low(least significant) 128 bits of the SAM. If QSF is high, then the pointer is accessing the higher(most significant)128 bits of the SAM.

**Serial clock(SC)**

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SDQ pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC. The serial clock SC also increments the 9bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle.

**DEVICE OPERATION**(Continued)

**Serial Input/Output(SDQ0~SDQ7)**

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a pseudo write is performed, the SAM port operation is switched from output mode to input mode. During subsequent write transfer cycle, the SAM port remains in the input mode.


**Tap Address Limitation**

The Tap Address of non-split transfer cycle preceding split transfer cycle should be between 0 and 126 or between 128 and 254.

**Power-up**

During Power-up  $\overline{RAS}$ ,  $\overline{DT/OE}$ , must be held High or track with Vcc.

**Table 3. SPLIT REGISTER MODE**




Active SAM	QSF Level
LOWER SAM	LOW
UPPER SAM	HIGH


2

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)



 Don't Care











RAS ONLY REFRESH CYCLE




2

CAS BEFORE RAS REFRESH




 DONT CARE


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




READ CYCLE



WRITE CYCLE




READ-MODIFY-WRITE CYCLE




DSF = DON'T CARE



HIDDEN REFRESH CYCLE




LOAD COLOR REGISTER CYCLE




Don't Care

READ COLOR REGISTER CYCLE




FLASH WRITE CYCLE





PAGE MODE BLOCK WRITE CYCLE



*1 WB/WE	*2 W0/DQ0~W7/DQ7	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 Data: 0: Write Disable  
1: Write Enable


COLUMN SELECT DATA

W0/DQ0 - Column 0 (A1C=0, A0C=0)  
 W1/DQ1 - Column 1 (A1C=0, A0C=1)  
 W2/DQ2 - Column 2 (A1C=1, A0C=0)  
 W3/DQ3 - Column 3 (A1C=1, A0C=1)

Wn/DQn  
 = 0: Disable  
 = 1: Enable



REAL TIME READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$


 Don't Care

SPLIT READ TRANSFER CYCLE


2



PSEUDO WRITE TRANSFER CYCLE




WRITE TRANSFER CYCLE




2

SPLIT WRITE TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$

SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




2

SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)



SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )




Note:  $\overline{SE} = V_{IL}$



PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units Inches (millimeters)



2

## 256K X 8 Bit CMOS Video RAM

### FEATURES

- Dual port Architecture  
256K x 8 bits RAM port  
512 x 8 bits SAM port
- Performance range :

Parameter		Speed		
		-6	-7	-8
RAM access time (t <sub>RAC</sub> )		60ns	70ns	80ns
RAM access time (t <sub>CAC</sub> )		15ns	20ns	20ns
RAM cycle time (t <sub>RC</sub> )		110ns	130ns	150ns
RAM page mode cycle (t <sub>PC</sub> )		40ns	45ns	50ns
SAM access time (t <sub>SCA</sub> )		15ns	17ns	20ns
SAM cycle time (t <sub>SCC</sub> )		18ns	22ns	25ns
RAM active current	KM428C256	110mA	100mA	90mA
	KM428V256	-	60mA	55mA
SAM active current	KM428C256	55mA	50mA	45mA
	KM428V256	-	30mA	25mA

- Fast Page Mode
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR) and Serial Write (SW)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer (SRT)
- Pseudo Write Transfer (PWT)
- Write and Split Write Transfer with Masking Operation (New Mask), (WT, SWT)
- Block Write (BW) Flash Write (FLW) and Write-per-Bit with Masking Operation (New Mask)
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ,  $\overline{\text{RAS}}$ -only and Hidden Refresh
- Common Data I/O Using three state  $\overline{\text{RAM}}$  Output control
- All inputs and Outputs TTL(5.0V) or LVTTTL(3.3V) Compatible
- Refresh: 512 Cycle/8ms
- Single +5V  $\pm$  10% Supply Voltage
- Single +3.3V  $\pm$  10% Supply Voltage
- Low V<sub>CC</sub>(3.3V) Part Name: KM428V256
- KM428C256: 60, 70, 80ns
- KM428V256: 70, 80ns
- Plastic 40-Pin 400mil SOJ
- Plastic 40/44-Pin 400mil TSOP II (Forward and Reverse Type)

### GENERAL DESCRIPTION

The Samsung KM428C/V256 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New Mask. The RAM port has Fast Page mode access, Block Write and Flash Write Capabilities.

The SAM part consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write Split Transfers or normal Read, Write Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C/V256 supports  $\overline{\text{RAS}}$ -only, Hidden, and  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh for the RAM port. The SAM port does not require refresh.




All inputs and I/O's are TTL(5.0V) or LVTTTL(3.3V) level compatible. All address lines and data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

PIN DESCRIPTION


Symbol	Type	Description
$\overline{RAS}$	IN	Row Address Strobe. $\overline{RAS}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{RAS}$ control is held "High"
$\overline{CAS}$	IN	Column Address Strobe. $\overline{CAS}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe( $\overline{CAS}$ ).
$\overline{WB}/\overline{WE}$	IN	The $\overline{WB}/\overline{WE}$ input is a multifunction pin. when $\overline{WB}/\overline{WE}$ is "High" at the falling edge of $\overline{RAS}$ , during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB}/\overline{WE}$ is "Low" at the falling edge of $\overline{RAS}$ , during RAM port operation, the W-P-B function is enabled.
$\overline{DT}/\overline{OE}$	IN	The $\overline{DT}/\overline{OE}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of $\overline{RAS}$ when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
$\overline{SE}$	IN	In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

2

PIN CONFIGURATION (TOP VIEWS)



BLOCK DIAGRAM



2

FUNCTION TRUTH TABLE

Mnemonic Code	RAS falling edge					CAS	Address*1		DQi Input*2		Write Mask	Color Register	Function
	CAS	DT/OE	WE	DSF	SE	DSF	RAS	CAS	RAS	CAS/WE			
CBR	0	X	X	X	X	-	X	X	X	-	-	-	CBR Refresh
ROR	1	1	X	0	X	-	Row	X	X	-	-	-	$\overline{\text{RAS}}$ - only Refresh
RW	1	1	1	0	X	0	Row	Col.	X	Data	No	-	Normal DRAM Read/Write (No. Mask)
RWNM	1	1	0	0	X	0	Row	Col.	WMi	Data	Use	-	Masked DRAM Write (New Mask)
MFLW	1	1	0	1	X	X	Row	X	WMi	X	Use	Use	Masked Flash Write (New Mask)
BW	1	1	1	0	X	1	Row	Col. (A2-A8)	X	Col. Mask	No	Use	Block Write (No Mask)
BWNW	1	1	0	0	X	1	Row	Col. (A2-A8)	WMi	Col. Mask	Use	Use	Masked Block Write (New Mask)
LCR	1	1	1	1	X	X	Row <sup>*3</sup>	X	X	Color Data	-	Load	Load Color Register
RT	1	0	1	0	X	X	Row	Tap	X	X	-	-	Read Transfer
SRT	1	0	1	1	X	X	Row	Tap	X	X	-	-	Split Read Transfer
PWT	1	0	0	0	1	X	Row <sup>*3</sup>	Tap	X	X	-	-	Pseudo Write Transfer
MWT	1	0	0	0	0	X	Row	Tap	WMi	X	Use	-	Masked Write Transfer (New Mask)
MSWT	1	0	0	1	X	X	Row	Tap	WMi	X	Use	-	Masked Split Write Transfer (New Mask)

X : Don't Care, - : Not Applicable , Tap: SAM Start(column)Address

Notes :

- \*1 : These columns show what must be present on the A0-A8 inputs at the falling edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .
- \*2 : These columns show what must be present on the DQ0-DQ7 outputs at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  or  $\overline{\text{WB/WE}}$ , whichever is later.
- \*3. The Row that is addressed will be refreshed.

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM428C256	KM428V256	
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to + 7.0	-0.5 to V <sub>CC</sub> + 0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to + 7.0	-0.5 to + 4.6	V
Storage Temperature	T <sub>sig</sub>	-55 to + 150	-55 to + 150	°C
Power Dissipation	P <sub>D</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub> = 0 to 70 °C)

Item	Symbol	KM428C256			KM428V256			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1V	2.0	-	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	- 1.0	-	0.8	-0.3	-	0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V*1, all other pins not under test=0 volts, SE ≥ V <sub>CC</sub> -0.2V)	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

Note) \*1: 3.6V in KM428V256

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>6</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W <sub>B</sub> /W <sub>E</sub> , D <sub>T</sub> /O <sub>E</sub> , S <sub>E</sub> , S <sub>C</sub> , D <sub>SF</sub> )	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /D <sub>Q0</sub> -W <sub>7</sub> /D <sub>Q7</sub> )	C <sub>DQ</sub>	2	7	pF
Input/Output Capacitance (S <sub>DQ0</sub> -S <sub>DQ7</sub> )	C <sub>SDQ</sub>	2	7	pF
Output Capacitance (Q <sub>SF</sub> )	C <sub>QSF</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter(RAM Port)	SAM Port	Symbol	KM428C256			KM428V256		Unit
			-6	-7	-8	-7	-8	
Operating Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc1	110	100	90	60	55	mA
	Active	Icc1A	155	140	125	85	75	mA
Standby Current (RAS, CAS, DT/OE, WB/WE=VIH,DSF=VIL)	Standby	Icc2	10	10	10	5	5	mA
	Active	Icc2A	55	50	45	30	25	mA
RAS Only Refresh Current*1 (CAS=VIH, RAS Cycling @trc=min.)	Standby	Icc3	100	90	80	55	50	mA
	Active	Icc3A	145	130	115	80	70	mA
Fast Page Mode Current*1 (RAS=VIL, CAS Cycling @tpc=min.)	Standby	Icc4	80	75	70	45	40	mA
	Active	Icc4A	125	115	105	70	65	mA
CAS-Before-RAS Refresh Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc5	90	85	80	50	45	mA
	Active	Icc5A	135	125	115	75	70	mA
Data Transfer Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc6	140	125	110	75	70	mA
	Active	Icc6A	185	165	145	100	90	mA
Flash Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc7	90	85	80	50	45	mA
	Active	Icc7A	135	125	115	75	70	mA
Block Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc8	110	105	100	65	60	mA
	Active	Icc8A	155	145	135	90	80	mA
Color Register Load or Read Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc9	90	85	80	50	45	mA
	Active	Icc9A	135	125	115	75	70	mA

Note \*1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only once while RAS=VIL. In Icc4 address transition should be changed only once while CAS=VIH

AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, KM428C256: V<sub>CC</sub>=5.0V ± 10%, KM428V256: V<sub>CC</sub>=3.3V ± 10%, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110		130		150		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		175		200		ns	
Fast page mode cycle time	t <sub>PC</sub>	40		45		50		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	3,5,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	3,5,6
Access time from column address	t <sub>AA</sub>		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width(fast page mode)	t <sub>RASP</sub>	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RC<sub>D</sub></sub>	20	45	20	50	20	60	ns	5,6
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPT</sub>	20		25		30		ns	
$\overline{\text{CAS}}$ precharge time(fast page mode)	t <sub>CP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	50		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	10		15		15		ns	
Write command time referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	45		55		60		ns	
Write command pulse width	t <sub>WP</sub>	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	15		15		20		ns	
Data set-up time	t <sub>DS</sub>	0		0		0		ns	10

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data hold time	tdH	15		15		15		ns	10
Data hold referenced to $\overline{RAS}$	tdHR	50		55		60		ns	
Write command set-up time	twCS	0		0		0		ns	8
$\overline{CAS}$ to $\overline{WE}$ delay	tcWD	40		45		45		ns	8
$\overline{CAS}$ precharge to $\overline{WE}$ delay(Fast Page mode)	tcpWD	60		65		70		ns	
$\overline{RAS}$ to $\overline{WE}$ delay	trWD	85		95		105		ns	8
Column address to $\overline{WE}$ delay time	tawD	55		60		65		ns	8
$\overline{CAS}$ set-up time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	tCSR	10		10		10		ns	
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	tCHR	10		10		10		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	trPC	10		10		10		ns	
Access time from output enable	toEA		15		20		20	ns	
Output enable to data input delay	toED	15		15		15		ns	
Output buffer turn-off delay from $\overline{OE}$	toEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toEH	15		15		15		ns	
Data to $\overline{CAS}$ delay	tdZC	0		0		0		ns	
Data to output enable delay	tdZO	0		0		0		ns	
Refresh period(512 cycle)	tREF		8		8		8	ms	
$\overline{WB}$ set-up time	tWSR	0		0		0		ns	
$\overline{WB}$ hold time	trWH	10		10		15		ns	
DSF hold time(at $\overline{CAS}$ Low)referenced to $\overline{RAS}$	tfHR	45		55		60		ns	
DSF set-up time referenced to $\overline{RAS}$	tfSR	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$	trFH	10		10		15		ns	
DSF set-up time referenced to $\overline{CAS}$	tfSC	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	trFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	15		15		15		ns	
$\overline{DT}$ high set-up time	tTHS	0		0		0		ns	
$\overline{DT}$ high hold time	tTHH	10		10		15		ns	
$\overline{DT}$ high set-up time	tTLS	0		0		0		ns	
$\overline{DT}$ low hold time	tTLH	10		10		15		ns	
$\overline{DT}$ low hold ref. to $\overline{RAS}$ (real time read transfer)	trTH	50		60		65		ns	
$\overline{DT}$ low hold ref. to $\overline{CAS}$ (real time read transfer)	tCTH	15		20		25		ns	
$\overline{DT}$ low hold ref. to col.addr.(real time read transfer)	tATH	20		25		30		ns	
$\overline{SE}$ setup referenced to $\overline{RAS}$	tesR	0		0		0		ns	
$\overline{SE}$ hold time referenced to $\overline{RAS}$	treH	10		10		15		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	40		50		60		ns	
$\overline{DT}$ precharge time	tTP	20		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{RAS}$ to first SC delay(read transfer)	trSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay(read transfer)	tcSD	25		30		35		ns	
Col. Addr.to first SC delay(read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{DT}$ lead time	ttSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time(read transfer)	ttSD	10		10		15		ns	
Last SC to $\overline{RAS}$ set-up time(serial input)	tsRS	30		30		30		ns	
$\overline{RAS}$ to first SC delay time(serial input)	tsRD	20		20		25		ns	
$\overline{RAS}$ to serial input delay time	tsDD	30		40		50		ns	
Serial output buffer turn-off delay from $\overline{RAS}$	tsDZ	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tsZS	0		0		0		ns	
SC cycle time	tsCC	18		22		25		ns	15
SC pulse width(SC high time)	tsC	6		7		7		ns	
SC precharge(SC low time)	tsCP	6		7		7		ns	
Access time from SC	tsCA		15		17		20	ns	4
Serial output hold time from SC	tsOH	5		5		5		ns	
Serial input set-up time	tsDS	0		0		0		ns	
Serial input hold time	tsDH	10		15		15		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Serial input to $\overline{SE}$ delay time	tsZE	0		0		0		ns	
Serial write enable set-up time	tsWS	0		0		0		ns	
Serial write enable hold time	tsWH	10		15		15		ns	
Serial write disable set-up time	tsWIS	0		0		0		ns	
Serial write disable hold time	tsWIH	10		15		15		ns	
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tsQD		20		25		25	ns	
$\overline{DT}$ -QSF delay time	ttQD		20		25		25	ns	
$\overline{RAS}$ -QSF delay time	trQD		60		70		80	ns	
$\overline{CAS}$ -QSF delay time	tcQD		20		35		40	ns	

2


NOTES

1. An initial pause of 200µs is required after power-up followed by any 8  $\overline{RAS}$ , 8-SC cycles before proper device operation is achieved. ( $\overline{DT}/\overline{OE}$  = High) If the internal refresh counter is used a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles are required instead of 8  $\overline{RAS}$  cycles.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$ , and are assumed to be 5ns for all input signals.  
Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.  
Dout comparator level:  $V_{OH}/V_{OL} = 2.0V / 0.8V$
4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.  
Dout comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{ACD}(\max)$  limit insures that  $t_{AC}(\max)$  can be met. The  $t_{ACD}(\max)$  is specified as a reference point only: If  $t_{ACD}$  is greater than the specified  $t_{ACD}(\max)$  limit, then access time is controlled exclusively by  $t_{AC}$ .
6. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
7. The parameters,  $t_{OFF}(\max)$ ,  $t_{OEZ}(\max)$ , and  $t_{SDZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
8. The  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
12. Power must be applied to the  $\overline{RAS}$  and  $\overline{DT}/\overline{OE}$  input signals to pull them high before or at the same time as the  $V_{CC}$  supply is turned on.  
After power-up, initial status of chip is described below.

SAM PORT	INPUT MODE
QSF	Hi-Z
Color Register	Don't Care
Tap Pointer	Invalid
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. Recommended operating input condition:



- Input pulse levels are from 0.0V to 3.0Volts.  
All timing measurements are referenced from  $V_{IL}(\max)$  and  $V_{IH}(\min)$  with transition time=3.0ns.
14. Assume  $t_r=3ns$ .
  15.  $t_{DHR}$ ,  $t_{WCR}$  are referenced to  $t_{RAD}(\max)$ .

**DEVICE OPERATION**

The KM428C/V256 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 8-bit word in the memory array. Since the KM428C/V256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM428C/V256 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by  $\overline{CAS}$ . This is the beginning of any KM428C/V256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS}$  (min) and  $t_{CAS}$  (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C/V256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

**RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}$  /  $\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before  $t_{RCD}(\max)$  and if the column address is valid before  $t_{RAD}(\max)$  then the access time to valid data is specified by  $t_{RAC}(\min)$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD}(\max)$  or the column address becomes valid after  $t_{RAD}(\max)$ , access time is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM428C/V256 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

**RAM Write**

The KM428C/V256 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle Data-in must be valid at or before the falling edge of  $\overline{WB}/\overline{WE}$ .

**New Mask Write Per Bit**

The New Mask Write cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WB}/\overline{WE}$  and DSF low at the falling edge of  $\overline{RAS}$ . The mask data on the  $W_0/DQ_0\sim W_7/DQ_7$  pins are latched into the write mask register at the falling edge of  $\overline{RAS}$ . When the mask data is low, writing is inhibited into the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active  $\overline{RAS}$  period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low before  $\overline{CAS}$  falling and Late Write cycle is achieved by  $\overline{WB}/\overline{WE}$  high at the falling edge of  $\overline{CAS}$ . During the Early or Late Write cycle, input data through  $W_0/DQ_0\sim W_7/DQ_7$  must meet the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ . When  $\overline{WB}/\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ , no masking operation is performed.



**Table 1. Truth table for write-per-bit function**

$\overline{RAS}$	$\overline{CAS}$	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	INHIBIT WRITE

DEVICE OPERATION (Continued)




Figure 1. New Mask Write Cycle Example 1. (Early Write & Late Write)




Figure 2. New Mask Write Cycle Example 2.

**Fast Page Mode**

Fast page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. In this cycle, read, write, read-modify write, and Block Write cycles can be mixed.

In one  $\overline{RAS}$  cycle, 512 word memory cells of the same row address can be accessed. Masking data stored at the  $\overline{RAS}$  falling edge of the first Fast page write cycle remains valid for subsequent Fast page write cycles.

**DEVICE OPERATION** (Continued)

**Load Color Register(LCR)**

A Load Color Register cycle is performed by keeping DSF high on the falling edges of RAS. Color data is loaded on the falling edge of CAS (early write) or WE (delayed write) via the W<sub>0</sub>/DQ<sub>0</sub>~W<sub>7</sub>/DQ<sub>7</sub> pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

**Block Write**

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of RAS and high on the falling edge of CAS.

**Address Lines:** The row address is latched on the falling edge of RAS.

Since four bits are being written at a time, when the minimum increment required for the column address is four. Therefore, when the column address is latched on the falling edge of CAS, the 2LSBs, A<sub>0</sub> and A<sub>1</sub> are ignored and only bits(A<sub>2</sub>~A<sub>8</sub>) are used to define the location of the first bit out of the four to be written.

**Data Lines:** On the falling edge of CAS, the data on the W<sub>0</sub>/DQ<sub>0</sub>~W<sub>3</sub>/DQ<sub>3</sub> pins provides column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if W<sub>0</sub>/DQ<sub>0</sub> = 1 and W<sub>1</sub>/DQ<sub>1</sub> = 0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig. 3 shows the correspondence of each data line to the column mask bits.

**Masked Block Write(BWNM)**

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high on the falling edge of CAS. Mask data is latched into the device via the W<sub>0</sub>/DQ<sub>0</sub>~W<sub>7</sub>/DQ<sub>7</sub> pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle.




Figure 3. Block Write Scheme

DEVICE OPERATION (Continued)




Figure 4. Block Write Example and Timing

Flash Write

The Flash Write cycle is a way of writing each bit of the Color Register into the whole row(512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits(512×8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If  $\overline{WB/WE}$  is low and DSF is high on the falling edge of  $\overline{RAS}$ , a Flash Write cycle is performed. Also on this edge, the data present on the W<sub>i</sub>/DQ<sub>i</sub> pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

Data Output

The KM428C/V256 has three state output buffers controlled by  $\overline{DT/OE}$ ,  $\overline{CAS}$  and  $\overline{RAS}$ . If  $\overline{DT/OE}$  is high when  $\overline{CAS}$  and  $\overline{RAS}$  are high, the output state is in high impedance(High-z). In any cycle, the output goes low impedance state from the first  $\overline{CAS}$  falling edge. Invalid data may be present at the output during the time after tCLZ and before the valid data appears at the output. The timing parameters tCAC, tRAC, and tAA specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs(as in hidden refresh). Each of the KM428C/V256 operating cycles is listed below after the corresponding output state produced by the cycle.

DEVICE OPERATION (Continued)

**Refresh**

The data in the KM428C/V256 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses (A0-A8).

**CAS-before-RAS Refresh:** The KM428C/V256 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tCSR) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C/V256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM428C/V256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain

applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

**Transfer Operation**

Transfer operation is initiated when DT/OE is low at the falling edge of RAS. The state of WB/WE when RAS goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designate the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation.(Table2.)

**Read Transfer(RT)**

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low when RAS goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of the SAM register is present at the lower half of the SAM port.(If A8 is high, QSF will be high meaning that the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, both SAM Read and Read transfer operation is possible simultaneously. The completion of transfer operation is determined by the timing relationship of first SC rising, RAS/CAS falling edge and DT/OE rising edge of transfer cycle. This is usually called "Real Time Read Transfer". The completion of Real time Read transfer is accomplished at the rising edge of DT/OE. Note that the rising edge of DT/OE must be synchronized with the rising edge of SC to retain the continuity of serial read data output.



Table 2. Truth Table for Transfer Operation

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bit	SAM Port Mode
CAS	DT/OE	WB/WE	DSF	SE				
H	L	H	L	*	Read Transfer	RAM → SAM	512 × 8	Input → Output
H	L	L	L	L	Masked Write Transfer	SAM → RAM	512 × 8	Output → Input
H	L	L	L	H	Pseudo Write Transfer	—	—	Output → Input
H	L	H	H	*	Split Read Transfer	RAM → SAM	256 × 8	Not Changed
H	L	L	H	*	Masked Split Write Transfer	SAM → RAM	256 × 8	Not Changed

## DEVICE OPERATION (Continued)

### Masked Write Transfer(MWT)

Masked write transfer is initiated if  $\overline{DT}/\overline{OE}$ ,  $\overline{WB}/\overline{WE}$  and DSF are low when  $\overline{RAS}$  goes low. This enables data of SAM register(512bit) to be transferred to the selected row in the DRAM array. Masking is selected by latching  $W_i/DQ_i(i=0\sim7)$  inputs when  $\overline{RAS}$  goes low.

The column address defines the start address of serial input and its MSB( $A_8$ ) defines QSF level.

If  $A_8$  is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM. (For  $A_8$ =high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

### Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{DT}/\overline{OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to occur at the first rising edge of  $\overline{DT}/\overline{OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT}/\overline{OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB}/\overline{WE}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ .

**Address:** The row address is latched on the falling edge of  $\overline{RAS}$ . The column address defined by ( $A_0\sim A_7$ ) defines the starting address of the SAM port from which data will begin shifting out. column address pin  $A_8$  is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data(0=Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 255th or 511th bit).

Example of SRT applications are shown in Fig. 5 through Fig.9.

The normal usage of Split Read Transfer cycle is described in Fig 5. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred

to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255 SC. Note that in this case "0+256" Tap address instead of "0" is loaded.

The another example of SRT cycle is described in Fig. 6. When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 7 and 8 are the example of abnormal SRT cycle. If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 7, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 8. indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that the SRT limitation period during QSF transition designated as "Not Allowed Period" in which SRT is prohibit as shown in Fig. 9 due to uncertainty of which half SAM the data is transferred. This is also true in Masked Split Write Transfer.

A Split Read Transfer does not change the direction of the SAM I/O port.

### Masked Split Write Transfer(MSWT)

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, and DSF high when  $\overline{RAS}$  goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer) and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB( $A_8$ ) is a "don't care". The example of MSWT is described in Fig.10. The opening cycle of either MWT or PWT is needed before MSWT can be performed.

### A pseudo write transfer Cycle(PWT)

The pseudo write transfer cycle switches SDQ lines from serial read mode to serial write mode. It doesn't perform data transfer. A pseudo write transfer is accomplished by holding  $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, DSF low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . The pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a serial write cycle. There is a timing delay associated with the switching of the SDQ lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  after the tsc precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{SDP}$  from the rising edge of  $\overline{RAS}$ .

DEVICE OPERATION (Continued)




Figure 5. Split Read Transfer Normal Usage




Figure 6. Split Read Transfer Normal Usage

DEVICE OPERATION (Continued)




Figure 7. Split Read Transfer Abnormal Usage (Case 1)




Figure 8. Split Read Transfer Abnormal Usage (Case 2)

DEVICE OPERATION (Continued)




Figure 9. Split Transfer Cycle Limitation Period

2






Figure 10. Masked Split Write Transfer Normal Usage

**TIMING DIAGRAMS**  
**READ CYCLE**




READ COLOR REGISTER CYCLE



2

FAST PAGE MODE READ CYCLE



TRUTH TABLE FOR WRITE CYCLE<sup>(1)</sup>

Function	RAS			CAS <sub>(2/3)</sub> or WB/WE (Early Write)(Late Write)	
	*1 WB/WE	*2 DSF	*3 Wi/DQi (New Mask)	*4 DSF	*5 Wi/DQi
Normal Write	1	0	X	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) <sup>(3)</sup>	1	0	X	1	Column Mask
Masked Block Write <sup>(3)</sup>	0	0	Write Mask	1	Column Mask
Masked Flash Write	0	1	Write Mask	X	X
Load Color Register	1	1	X	X	Color Data


2

- \*NOTE: (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4 and \*5 for the Write cycle timing diagram
- (2) On the masked flash write cycle, all the signal inputs are don't care condition except  $\overline{RAS}$  at the falling edge of  $\overline{CAS}$ .  
On the Block Write cycle, Column Mask is latched only at the falling edge of  $\overline{CAS}$  and  $\overline{WB/WE}$  is "Don't Care" at the falling edge of  $\overline{CAS}$ .  
Lately Block Write and Read Modify Block Write are not allowed.
- (3) Function Table for Block Write Column Address A<sub>0</sub>, A<sub>1</sub> are "Don't Care" during Block Write.

Column Address		*5	If	
A <sub>1</sub>	A <sub>0</sub>	Wi/DQi	Wi/DQi=0	Wi/DQi=1
0	0	W <sub>0</sub> /DQ <sub>0</sub>	No Change the Internal Data	Color Register Data Are Written to The Corresponding Column Address Location
0	1	W <sub>1</sub> /DQ <sub>1</sub>		
1	0	W <sub>2</sub> /DQ <sub>2</sub>		
1	1	W <sub>3</sub> /DQ <sub>3</sub>		




LATE WRITE CYCLE




2

READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE EARLY WRITE CYCLE






**RAS ONLY REFRESH CYCLE**




**CAS BEFORE RAS REFRESH**



 DON'T CARE


HIDDEN REFRESH CYCLE



2

 Don't Care

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




DSF = DON'T CARE

 DON'T CARE



REAL TIME READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$

Don't Care




**MASKED WRITE TRANSFER CYCLE (Output Mode to Input Mode Switch)**



*1(WMi)	Transfer
0	Disable
1	Enable

MASKED WRITE TRANSFER CYCLE




2


*1(WMi)	Transfer
0	Disable
1	Enable




MASKED SPLIT WRITE TRANSFER CYCLE



**SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )**




**SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)**




SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)

2



SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )




Note:  $\overline{SE} = V_{IL}$

 Don't Care


PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units: Inches (millimeters)



40/44-PIN PLASTIC TSOP-II (Forward Type)



## 256K X 8 Bit CMOS Video RAM

### FEATURES

- Dual port Architecture  
256K x 8 bits RAM port  
512 x 8 bits SAM port
- Performance range :

Parameter		Speed		
		-6	-7	-8
RAM access time(trac)		60ns	70ns	80ns
RAM access time(tcac)		15ns	20ns	20ns
RAM cycle time(trc)		110ns	130ns	150ns
RAM page mode cycle(tpc)		30ns	35ns	40ns
SAM access time(tsca)		15ns	17ns	20ns
SAM cycle time(tsc)		18ns	22ns	25ns
SAM active current	KM428C257	110mA	100mA	90mA
	KM428V257	—	60mA	55mA
SAM active current	KM428C257	55mA	50mA	45mA
	KM428V257	—	30mA	25mA

- Fast Page Mode with Extended Data Out
  - RAM Read, Write, Read-Modify-Write
  - Serial Read (SR) and Serial Write (SW)
  - Read / Real time read transfer (RT, RRT)
  - Split Read Transfer with Stop Register(SRT)
  - Write and Split Write Transfer with Stop Register (New and Old Mask), (WT,SWT)
  - Block Write (BW), Flash Write (FLW) and Write-per-Bit with Masking Operation (New and Old Mask)
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ,  $\overline{\text{RAS}}$ -only and Hidden Refresh
  - Common Data I/O Using three state RAM Output control
  - All Inputs and Outputs TTL Compatible
  - Refresh: 512 Cycle/8ms
  - Single +5V  $\pm$  10% Supply Voltage
  - Single +3.3V  $\pm$  10% Supply Voltage
- Low Vcc (3.3V) Part Name: KM428V257  
 KM428C257: 60, 70, 80ns  
 KM428V257: 70, 80ns  
 Plastic 40-Pin 400mil SOJ  
 Plastic 40/44Pin 400mil TSOP II  
 (Forward and Reverse Type)

### GENERAL DESCRIPTION

The Samsung KM428C/V257 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Block Write and Flash Write capability.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write and programmable (Stop Register) Split Transfers or normal Read/Write Transfer.

Refresh is accomplished by familiar DRAM refresh modes. The KM428C/V257 supports  $\overline{\text{RAS}}$ -only, Hidden, and  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.




**PIN DESCRIPTION**

Symbol	Type	Description
$\overline{RAS}$	IN	Row Address Strobe. $\overline{RAS}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{RAS}$ control is held "High"
$\overline{CAS}$	IN	Column Address Strobe. $\overline{CAS}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe( $\overline{CAS}$ ).
$\overline{WB/WE}$	IN	The $\overline{WB/WE}$ input is a multifunction pin. when $\overline{WB/WE}$ is "High" at the falling edge of $\overline{RAS}$ , during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB/WE}$ is "Low" at the falling edge of $\overline{RAS}$ , during RAM port operation, the W-P-B function is enabled.
$\overline{DT/OE}$	IN	The $\overline{DT/OE}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of $\overline{RAS}$ when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
SDQi	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0-255, High if address is 256-511.
$\overline{SE}$	IN	In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground


PIN CONFIGURATION (TOP VIEWS)

40 Pin 400 mil SOJ




2


40/44 Pin 400 mil TSOP II



40/44 Pin 400 mil TSOP II



BLOCK DAIGRAM



FUNCTION TRUTH TABLE

Mnemonic Code	RAS				CAS	Address		DQi Input		Write Mask	Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE		Mask	Color	
CBRS (Note 1,3)	0	X	0	1	-	Stop (note4)	-	X	-	-	-	-	CBR Refresh/Stop (Register set)
CBRN (Note 1)	0	X	1	1	-	X	-	X	-	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	X	X	0	-	X	-	X	-	-	-	-	CBR Refresh (Option reset)
ROR	1	1	X	0	-	Row	-	X	-	-	-	-	RAS Only Refresh
MWT	1	0	0	0	X	Row	Tap	WMI	-	Yes	Use	-	Masked Write Transfer (New/Old)
MSWT	1	0	0	1	X	Row	Tap	WMI	-	Yes	Use	-	Masked Split Write Transfer(New/Old)
RT	1	0	1	0	X	Row	Tap	-	-	-	-	-	Read Transfer
SRT	1	0	1	1	X	Row	Tap	-	-	-	-	-	Split Read Transfer
RWM	1	1	0	0	0	Row	Col.	WMI	Data	Yes	Use	-	Read Write (New/Old Mask)
BWM	1	1	0	0	1	Row	Col. Mask	WMI	Col.	Yes	Use	Use	Block Write (New/Old Mask)
FWM	1	1	0	1	X	Row	X	WMI	X	Yes	Use	Use	Flash Write(New/Old mask)
RW	1	1	1	0	0	Row	Col	X	Data	No	-	-	Read Write (No Mask)
BW	1	1	1	0	1	Row	Col	X	Col Mask	No	-	Use	Block Write (No Mask)
LMR (Note 2)	1	1	1	1	0	Row (note6)	X	X	WMI	-	Load (Note5)	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	Row (note6)	X	X	Color	-	-	Load	Load Color Register

X: Don't Care, -: Not Applicable, Tap: SAM Start(column)Address, WMI: Write Mask Data (i=0-7)  
RAS only refresh does not reset Stop or LMR functions.

Notes :

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, FLW, MWT, MSWT, RWM and BWM use old mask. (CBRR reset to new mask. Use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask)
- (3) With CBRS, split transfer operation uses stop Register as a boundary address
- (4) Stop defines the column on which Shift out moves to the other half of the SAM.
- (5) After LMR, WMI is only changed by the another LMR or CBRR cycle.
- (6) The Row that is addressed will be refreshed, but a Row address is not required.



2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM428C257	KM428V257	
Voltage on Any Pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to + 7.0	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to + 7.0	-0.5 to + 4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to + 150	-55 to + 150	°C
Power Dissipation	P <sub>D</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub> = 0 to 70 °C)

Item	Symbol	KM428C257			KM428V257			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1V	2.0	—	V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	-0.3	—	0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V <sup>-1</sup> all other pins not under test=0 volts, SE ≥ V <sub>CC</sub> -0.2V)	I <sub>IL</sub>	-10	10	μ A
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ) <sup>-1</sup>	I <sub>OL</sub>	-10	10	μ A
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

Note) \*1: 3.6V in KM428V257

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	MIN	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> -W <sub>7</sub> /DQ <sub>7</sub> )	C <sub>DQ</sub>	2	7	pF
Input/Output Capacitance (SDQ <sub>0</sub> -SDQ <sub>7</sub> )	C <sub>SDQ</sub>	2	7	pF
Output Capacitance (QSF)	C <sub>QSF</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter(RAM Port)	SAM Port	Symbol	KM428C257			KM428V257		Unit
			-6	-7	-8	-7	-8	
Operating current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc1	110	100	90	60	55	mA
	Active	Icc1A	155	140	125	85	75	mA
Standby Current (RAS, CAS, DT/OE, WB/WE=VIH, DSF=VIL)	Standby	Icc2	10	10	10	5	5	mA
	Active	Icc2A	55	50	45	30	25	mA
RAS Only Refresh Current*1 (CAS=VIH, RAS Cycling @trc=min.)	Standby	Icc3	100	90	80	55	50	mA
	Active	Icc3A	145	130	115	80	70	mA
Fast Page Mode Current*1 (RAS=VIL, CAS Cycling @tPC=min.)	Standby	Icc4	80	75	70	45	40	mA
	Active	Icc4A	125	115	105	70	65	mA
CAS-Before-RAS Refresh Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc5	90	85	80	50	45	mA
	Active	Icc5A	135	125	115	75	70	mA
Data Transfer Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc6	140	125	110	75	70	mA
	Active	Icc6A	185	165	145	100	90	mA
Flash Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc7	90	85	80	50	45	mA
	Active	Icc7A	135	125	115	75	70	mA
Block Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc8	110	105	100	65	60	mA
	Active	Icc8A	155	145	135	90	80	mA
Color Register Load or Read Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc9	90	85	80	50	45	mA
	Active	Icc9A	135	125	115	75	70	mA

Note \*1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only once while RAS=VIL. In Icc4 address transition should be changed only once while CAS=VIH

**AC CHARACTERISTICS**

(0°C ≤ TA ≤ 70°C, KM428C257: Vcc=5.0V ± 10%, KM428V257: Vcc=3.3V ± 10%, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		175		200		ns	
Fast page mode cycle time	tPC	30		35		40		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from RAS	tRAC		60		70		80	ns	3,5,11
Access time from CAS	tCAC		12		15		20	ns	3,5,6
Access time from column address	tAA		30		35		40	ns	3,11
Access time from CAS precharge	tCPA		35		40		45	ns	3
Write command pulse width	tWPZ	10		10		10		ns	
Write command output buffer turn-off delay	tWEZ		10		15		15	ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	12	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	45	20	50	20	60	ns	5,6
$\overline{\text{RAS}}$ to column addr. delay time	tRAD	15	30	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time(CBR counter test cycle)	tCPT	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time (fast page mode)	tCP	10		10		10		ns	
Output hold time from $\overline{\text{CAS}}$	tDOH	5		5		5		ns	
Row addr. set-up time	tASR	0		0		0		ns	
Row Addr. hold time	tRAH	10		10		10		ns	
Column addr. set-up time	tASC	0		0		0		ns	
Column addr. hold time	tCAH	15		15		15		ns	
Column addr. hold referenced to $\overline{\text{RAS}}$	tAR	50		55		60		ns	
Column addr. to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	
Write command hold referenced to $\overline{\text{RAS}}$	tWCR	45		55		60		ns	15
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to $\overline{\text{RAS}}$	tDHR	50		55		60		ns	15
Write command set-up time	tWCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tCWD	40		45		45		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	tRWD	85		95		105		ns	8
Column addr. to $\overline{\text{WE}}$ delay time	tAWD	55		60		65		ns	8
$\overline{\text{CAS}}$ set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time (C-B-R refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	tRPC	10		10		10		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
RAS hold time referenced to $\overline{OE}$	tROH	15		20		20		ns	
Access time from output enable	toEA		15		20		20	ns	
Output enable to data input delay	toED	15		15		15		ns	
Output buffer turn-off delay time from $\overline{OE}$	toEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toEH	15		15		15		ns	
Data to $\overline{CAS}$ delay	tdZC	0		0		0		ns	
Data to output enable delay	tdZO	0		0		0		ns	
Refresh period(512 cycle)	tREF		8		8		8	ms	
$\overline{WB}$ set-up time	tWSR	0		0		0		ns	
$\overline{WB}$ hold time	trWH	10		10		15		ns	
DSF set-up time referenced to $\overline{RAS}$	tFSR	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$	trFH	10		10		15		ns	
DSF set-up time referenced to $\overline{CAS}$	tFSC	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	trFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	15		15		15		ns	
$\overline{DT}$ high set-up time	tTHS	0		0		0		ns	
$\overline{DT}$ high hold time	tTHH	10		10		15		ns	
$\overline{DT}$ low set-up time	tTLS	0		0		0		ns	
$\overline{DT}$ low hold time	tTLH	10		10		15		ns	
$\overline{DT}$ low hold ref. to $\overline{RAS}$ (real time read transfer)	trTH	50		60		65		ns	
$\overline{DT}$ low hold ref. to $\overline{CAS}$ (real time read transfer)	tCTH	15		20		25		ns	
$\overline{DT}$ low hold ref. to col.addr.(real time read transfer)	tATH	20		25		30		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	40		50		60		ns	
$\overline{DT}$ precharge time	tTP	20		20		20		ns	
$\overline{RAS}$ to first SC delay(read transfer)	trSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay(read transfer)	trSD	25		30		35		ns	
Col. Addr.to first SC delay(read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time(read transfer)	trSD	10		10		15		ns	
Last SC to $\overline{RAS}$ set-up time(serial input)	tsRS	30		30		30		ns	
$\overline{RAS}$ to first SC delay time(serial input)	tsRD	20		20		25		ns	
$\overline{RAS}$ to serial input delay time	tsDD	30		40		50		ns	
Serial output buffer turn-off delay from $\overline{RAS}$	tsDZ	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tsZS	0		0		0		ns	
SC cycle time	tSCC	18		22		25		ns	
SC pulse width(SC high time)	tSC	6		7		7		ns	14

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	
Serial output hold time from SC	tSOH	5		5		5		ns	4
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	10		15		10		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	
$\overline{SE}$ pulse width	tSE	20		20		25		ns	4
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	
Serial input to $\overline{SE}$ delay time	tSEZ	0		0		0		ns	7
Serial write enable set-up time	tSWS	0		0		0		ns	
Serial write enable hold time	tSWH	10		15		15		ns	
Serial write disable set-up time	tSWIS	0		0		0		ns	
Serial write disable hold time	tSWIH	10		15		15		ns	
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tSQD		20		25		25	ns	
$\overline{DT}$ -QSF delay time	tRQD		20		25		25	ns	
$\overline{RAS}$ -QSF delay time	tRQD		60		70		80	ns	
$\overline{CAS}$ -QSF delay time	tCQD		20		35		40	ns	
$\overline{DT}/\overline{OE}$ high pulse width	tOEP	10		10		10		ns	
$\overline{DT}/\overline{OE}$ high hold time from $\overline{CAS}$ high	tOEHC	10		10		10		ns	


**NOTES**

1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{RAS}$ , 8  $\overline{SC}$  cycles before proper device operation is achieved. ( $\overline{DT}/\overline{OE}$  = High) If the internal refresh counter is used a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles are required instead of 8  $\overline{RAS}$  cycles.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$ , and are assumed to be 5ns for all input signals.  
Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.  
Dout comparator level:  $V_{OH}/V_{OL} = 2.0V / 0.8V$
4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.  
Dout comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met. The  $t_{RCD}(\max)$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
7. The parameters,  $t_{OFF}(\max)$ ,  $t_{OEZ}(\max)$ , and  $t_{SDZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{wCS}$ ,  $t_{rWD}$ ,  $t_{cWD}$  and  $t_{aWD}$  are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{wCS} \geq t_{wCS}(\min)$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{cWD} \geq t_{cWD}(\min)$  and  $t_{rWD} \geq t_{rWD}(\min)$  and  $t_{aWD} \geq t_{aWD}(\min)$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.

10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\max)$  limit insured that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
12. During power-up  $\overline{RAS}$  and  $\overline{DT}/\overline{OE}$  must be held High or track with  $V_{CC}$ . After power-up, initial status of chip is described below.

PIN or REGISTER	STATUS
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
$W_i/DQ_i$	Hi-Z
SAM Port	Input Mode
$SDQ_i$	Hi-Z
QSF	Hi-Z

13. Recommended operating input condition:



Input pulse levels are from 0.0V to 3.0Volts.  
All timing measurements are referenced from  $V_{IL}(\max)$  and  $V_{IH}(\min)$  with transition time = 3.0ns

14. Assume  $t_r = 3ns$ .
15.  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .



**DEVICE OPERATION** (Continued)

**New Mask Write Per Bit**

The New Mask Write cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WB/WE}$  and DSF low at the falling edge of RAS. The mask data on the  $W_0/DQ_0$ - $W_7/DQ_7$  pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active RAS period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB/WE}$  low before  $\overline{CAS}$  falling and late Write cycle is achieved by  $\overline{WB/WE}$  low after the falling edge of  $\overline{CAS}$ . During the Early or Late Write, cycle, input data through  $W_0/DQ_0$ - $W_7/DQ_7$  must meet the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WB/WE}$ . When  $\overline{WB/WE}$  is high at the falling edge of RAS, no masking operation is performed.

**Load Mask Register(LMR)**

The Load Mask Register operation loads the data present on the  $w/DQ_i$  pins into the Mask data Register at the falling edge of  $\overline{CAS}$  or  $\overline{WB/WE}$ . The LMR cycle is performed if DSF high,  $\overline{WB/WE}$  high at the falling edge of RAS and DSF Low at the  $\overline{CAS}$  falling edge. If an LMR is done the KM428C/V257 is set to old masked

write mode.

**Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register (LMR)cycle. If an LMR is done, all Masked Write are Old Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register(See Figure3). The mask data is applied in the same manner as in New Masked write-Per-Bit mode. Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After Power up, the KM428C/V257 initialized in the New Masked Write mode.

**Fast Page Mode**

Fast page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. In this cycle, read, write, read-modify write, and block write cycles can be mixed. In one RAS cycle, 512 word memory cells of the same row address can be accessed. While  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column address.

This eliminates the time required to set up and strobe sequential row address for the same page

**Table 1. Truth table for write-per-bit function**

RAS	$\overline{CAS}$	$\overline{DT/OE}$	$\overline{WB/WE}$	W <sub>i</sub> /DQ <sub>i</sub>	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
	H	H	L	0	INHIBIT WRITE




Figure 2. New Mask Write Cycle Example 1 (Early Write & Late Write)

DEVICE OPERATION (Continued)




Figure 3. New Mask Write Cycle and Old Mask Write Cycle Example 2.

**Load Color Register(LCR)**

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of RAS and CAS. Color data is loaded on the falling edge of CAS (early write) or WE (delayed write) via the W0/DQ0-W7/DQ7 pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

**Block Write**

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of RAS and high on the falling edge of CAS.

**Address Lines:** The row address is latched on the falling edge of RAS.

Since four bits are being written at a time, when the mini-

um increment required for the column address is four. Therefore, when the column address is latched on the falling edge of CAS, the 2LSBs, A0 and A1 are ignored and only bits(A2-Ae) are used to define the location of the first bit out of the four to be written.

**Data Lines:** On the falling edge of CAS, the data on the W0/DQ0-W3/DQ3 pins provides column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if W0/DQ0=1 and W1/DQ1=0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

**Masked Block Write(MBW)**

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high on the falling edge of CAS. Mask data is latched into the device via the W0/DQ0-W7/DQ7 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle.

DEVICE OPERATION (Continued)




Figure 4. Block Write Scheme




Figure 5. Block Write Example and Timing

## DEVICE OPERATION (Continued)

### Flash Write

The Flash Write cycle is a way of writing each bit of the Color Register into the whole row (512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits (512 × 8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If  $\overline{WB}/\overline{WE}$  is low and DSF is high on the falling edge of  $\overline{RAS}$ , a Flash Write cycle is performed. Also on this edge, the data present on the  $W/DQ_i$  pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

### Data Output

The KM428C/V257 has three state output buffers controlled by  $\overline{DT}/\overline{OE}$ ,  $\overline{CAS}$  and  $\overline{RAS}$ ,  $\overline{WB}/\overline{WE}$ . If  $\overline{DT}/\overline{OE}$  is high when  $\overline{CAS}$  and  $\overline{RAS}$  are Low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state from the first  $\overline{CAS}$  falling edge. Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$ , and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh).

Each of the KM428C/V257 operating cycles is listed below after the corresponding output state produced by the cycle.

### Refresh

The data in the KM428C/V257 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row addresses ( $A_0$ – $A_8$ ).

**$\overline{CAS}$ -Before- $\overline{RAS}$  Refresh:** The KM428C/V257 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSN}$ ) before  $\overline{RAS}$  goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

The KM428C257 has 3 type  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation; CBRR, CBRN, CBRS. CBRR (CBR Refresh with option reset) is set if DSF low at the  $\overline{RAS}$  falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default value. CBRN (CBR Refresh without Reset) is set if DSF high when  $\overline{WB}/\overline{WE}$  is high at the  $\overline{RAS}$  falling edge and simply do only refresh operation. CBRS (CBR Refresh with stop register set) cycle is set if DSF high when  $\overline{WB}/\overline{WE}$  is low and this mode is to set stop register's value.

**Hidden Refresh:** a hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM428C/V257 hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM428C/V257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

### Transfer Operation

Transfer operation is initiated when  $\overline{DT}/\overline{OE}$  is low at the falling edge of  $\overline{RAS}$ . The state of  $\overline{WB}/\overline{WE}$  when  $\overline{RAS}$  goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designate the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation. (Table 2.)

DEVICE OPERATION (Continued)

Table 2. Truth Table for Transfer Operation

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bit	SAM Port Mode
CAS	DT/OE	WB/WE	DSF	SE				
H	L	H	L	*	Read Transfer	RAM → SAM	512 x 8	Input → Output
H	L	L	L	*	Masked Write Transfer	SAM → RAM	512 x 8	Output → Input
H	L	H	H	*	Split Read Transfer	RAM → SAM	256 x 8	Not Changed
H	L	L	H	*	Masked Split Write Transfer	SAM → RAM	256 x 8	Not Changed

**Read Transfer(RT)**

The Read Transfer operation is set if  $\overline{DT/OE}$  is low,  $\overline{WB/WE}$  is high, and DSF is low when  $\overline{RAS}$  goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of the SAM register is present at the lower half of the SAM port.(If  $A_8$  is high, QSF will be high meaning that the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC,  $\overline{DT/OE}$  is taken high after  $\overline{CAS}$  goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of  $\overline{DT/OE}$  must be synchronized with the rising edge of SC( $trsl/trsd$ )to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC,  $\overline{DT/OE}$  may go high before  $\overline{CAS}$  goes low and the actual data transfer will be timed internally.

**Masked Write Transfer(MWT)**

Masked write transfer is initiated if  $\overline{DT/OE}$ ,  $\overline{WB/WE}$  and DSF are low when  $\overline{RAS}$  goes low. This enables data of SAM register(512bit) to be transferred to the selected row in the DRAM array. Masking is selected by latching  $W/DQ_i(i=0-7)$ inputs when  $\overline{RAS}$  goes low. The column address defines the start address of serial input and its MSB( $A_8$ )defines QSF level. If  $A_8$  is low, the QSF will be low level to designate that the start address is in positioned in the lower half of SAM. (For  $A_8$ =high, the QSF will be high and indicates that the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

**Split Read Transfer(SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{DT/OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to be occurred at the first rising edge of  $\overline{DT/OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT/OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is begun by keeping DSF and  $\overline{WB/WE}$  high and  $\overline{DT/OE}$  low at the falling edge of  $\overline{RAS}$ .

**Address:** The row address is latched on the falling edge of  $\overline{RAS}$ . The column address defined by( $A_0-A_7$ )defines the starting address of the SAM port from which data will begin shifting out. Column address pin  $A_8$  is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data(0-Lower, 1=Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary(e.g. 255th or 511th bit).

Example of SRT applications are shown in Fig. 6 through Fig 10.

The normal usage of Split Read Transfer cycle is described in Fig 6. When Read Transfer is executed,



**DEVICE OPERATIONS** (Continued)

data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "0+256" Tap address instead of "0" is loaded.

The another example of SRT cycle is described in Fig. 7. When Serial Read is performed after executing RT and SRT in succession the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 9 are the example of abnormal SRT cycle.

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9. indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In

this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. since a SRT cycle must be ended before  $t_{STH}$  and started after  $t_{STS}$ , a split transfer is not allowed during  $t_{STH}+t_{STS}$  (See Figure 10). This is also true in Masked Split Write Transfer.

A Split Read Transfer does not change the direction of the SAM I/O port.

**Masked Split Write Transfer(MSWT)**

This transfer function is very similiar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, and DSF high when RAS goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(A8)is a "don't care". The example of MSWT is described in Fig. 11. The opening cycle MWT is needed before MSWT can be performed.

DEVICE OPERATION (Continued)




Figure 6. Split Read Transfer Normal Usage






Figure 7. Split Read Transfer Normal Usage

**DEVICE OPERATION** (Continued)



**Figure 8. Split Read Transfer Abnormal Usage (Case 1)**



**Figure 9. Split Read Transfer Abnormal Usage (Case 2)**

DEVICE OPERATION (Continued)




Figure 10. Split Transfer Cycle Limitation Period

2




Figure 11. Masked Split Write Transfer Normal Usage

Programmable Split SAM

In split SAM mode, SAM is divided into the lower half and the upper half. After the last address of each half SAM (255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address). This last address is called stop point.

The KM428C/V257 offers user-programmable Stop

Point. The stop Points and size of the resulting partitions are shown in Table 3. The stop Points are set by performing CBRs cycle. The CBRs cycle's condition is  $\overline{WB}/\overline{WE}$  low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle


**DEVICE OPERATION** (Continued)

is done. The Stop Point do not effect to SAM in normal RT, RRT cycle. a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle. In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary(383), the access will jump to the TAP address (70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary(255,511). Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR will take effect immediately; it does not require a SRT to become active valid.

**Table 3. Stop Point Setting Address**

Stop Register= Store the Address of Serial Access  
Use on the Split Transfer Cycle  
Stop Pointer Set → CBRS Cycle


Number of Stop Points /Half	Partition	Stop Point Setting Address					
		A8	A7	A6	A5	A4	A3-A3
1	$(1 \times 256) \times 2$	×	1	1	1	1	×
2	$(2 \times 128) \times 2$	×	0	1	1	1	×
4	$(4 \times 64) \times 2$	×	0	0	1	1	×
8	$(8 \times 32) \times 2$	×	0	0	0	1	×
16	$(16 \times 16) \times 2$	×	0	0	0	0	×
T	$(T \times \text{Width}) \times 2$	Other Case=Inhibit					



**Figure 12. Stop Register Timing**

TIMING DIAGRAMS


READ CYCLE



 Don't Care

2

READ MASK/COLOR REGISTER CYCLE



*1	*2	Function
0	Mask data	Read Mask Register Cycle
1	Color data	Read Color Register Cycle



TRUTH TABLE FOR WRITE CYCLE<sup>(1)</sup>

FUNCTION	RAS			CAS	CAS or WB/WE
	*1 WB/WE	*2 DSF	*3 Wi/DQi <sup>(4)</sup> (New Mask)	*4 DSF	*5 Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) <sup>(5)</sup>	1	0	×	1	Column Mask
Masked Block Write <sup>(5)</sup>	0	0	Write Mask	1	Column Mask
Masked Flash Write	0	1	Write Mask	×	×
Load Mask Data Register <sup>(2)</sup>	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

Note:

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram, on the following page.
- (2) Old Mask data load
- (3) On the masked flash write cycle, all the signal inputs are don't care condition except RAS at the falling edge of CAS.
- (4) Function table for Old Mask and New Mask

IF		*1	*3	Note
		WB/WB	Wi/DQi	
LMR Cycle Executed	Yes	0	×	Write using mask register data (Old Mask Data)
		1	×	Non Masked Write
	No	0	Mask	Write using New Mask Data Wi/DQi=0      Write Disable Wi/DQi=1      Write Enable
		1	×	Non Masked Write


× : Don't Care

(5) Function Table for Block Write Column Mask

Column Address	
A <sub>1</sub>	A <sub>0</sub>
0	0
0	1
1	0
1	1

*5	IF	
Wi/DQi	Wi/DQi=0	Wi/DQi=1
W <sub>0</sub> /DQ <sub>0</sub>	No Change the Internal Data	Color Register Data
W <sub>1</sub> /DQ <sub>1</sub>		Are Write to the
W <sub>2</sub> /DQ <sub>2</sub>		Corresponding Column
W <sub>3</sub> /DQ <sub>3</sub>		Address Location

EARLY WRITE CYCLE




2

Don't Care


Note: In Block Write cycle, only column address A<sub>2</sub>-A<sub>8</sub> are used.

LATE WRITE CYCLE



Note: In Block Write cycle, only column address A<sub>2</sub>-A<sub>8</sub> are used.

READ-WRITE/READ-MODIFY-WRITE CYCLE




⊗ Don't Care


Note: In Block Write cycle, only column address A2~A8 are used.

2

FAST PAGE MODE READ/WRITE CYCLE (Extended Data Out)



FAST PAGE MODE EARLY WRITE CYCLE




Don't Care

Note: In Block Write cycle, only column address A2~A8 are used.

FAST PAGE MODE READ-MODIFY-WRITE CYCLE


2



Note : In Block write cycle, only column address A3-A8 are used.



RAS ONLY REFRESH CYCLE




 DON'T CARE

2



CAS BEFORE RAS REFRESH CYCLE




2

CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE


FUNCTION	CODE	LOGIC STATES		
		A	B	C
CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options)	CBRR	X	0	X
CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set)	CBRS	0	1	Stop Address
CAS-BEFORE-RAS REFRESH CYCLE (No Reset)	CBRN	1	1	X

READ TRANSFER CYCLE






**MASKED WRITE TRANSFER CYCLE (Output Mode to Input Mode Switch)**



Mask Mode	*1
New Mask Mode	WMI Data
Old Mask Mode	Don't care

WMI Data 0: Transfer Disable  
1: Transfer Enable


MASKED WRITE TRANSFER CYCLE



Mask Mode	*1
New Mask Mode	WMI Data
Old Mask Mode	Don't care


WMI Data 0: Transfer Disable  
1: Transfer Enable

SPLIT READ TRANSFER CYCLE




MASKED SPLIT WRITE TRANSFER CYCLE


2



SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)

2



SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )




Note:  $\overline{SE} = V_{IL}$

 Don't Care


**PACKAGE DIMENSIONS**

**40-PIN PLASTIC SOJ**

Units: Inches (millimeters)



**40/44-PIN PLASTIC TSOP-II (Forward Type)**



**256K X 8 Bit CMOS Video RAM  
FEATURES**

- Dual port Architecture
- 256K x 8 bits RAM port
- 512 x 8 bits SAM port
- Performance range :

Parameter \ Speed		Speed		
		-6	-7	-8
RAM access time(trAC)		60ns	70ns	80ns
RAM access time(tcAC)		15ns	20ns	20ns
RAM cycle time(trC)		110ns	130ns	150ns
RAM page mode cycle(tpC)		30ns	35ns	40ns
SAM access time(tsCA)		15ns	17ns	20ns
SAM cycle time(tscc)		18ns	22ns	25ns
SAM active current	KM428C258	110mA	100mA	90mA
	KM428V258	—	60mA	55mA
SAM active current	KM428C258	55mA	50mA	45mA
	KM428V258	—	30mA	25mA

- Fast Page Mode with Extended Data Out
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR) and Serial Write (SW)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- Write and Split Write Transfer with Stop Register (New and Old Mask), (WT,SWT)
- Nibble Write Operation
- Block Write (BW), Flash Write (FLW) and Write-per-Bit with Masking Operation (New and Old Mask)
- $\overline{CAS}$ -before- $\overline{RAS}$ ,  $\overline{RAS}$ -only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single +5V ± 10% Supply Voltage
- Single +3.3V ± 10% Supply Voltage
- Low Vcc (3.3V) Part Name: KM428V258
- KM428C258: 60, 70, 80ns
- KM428V258: 70, 80ns
- Plastic 40-Pin 400mil SOJ
- Plastic 40/44Pin 400mil TSOP II (Forward and Reverse Type)

**GENERAL DESCRIPTION**

The Samsung KM428C/V258 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory(RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Block Write and Flash Write capability. Nibble write control can be applied in write, Block Write, Flash Write, Load Mask Register and Load Color Register cycles.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write and programmable (Stop Register) Split Transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM428C/V258 supports  $\overline{RAS}$ -only, Hidden, and  $\overline{CAS}$ -before- $\overline{RAS}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.




PIN CONFIGURATION (TOP VIEWS)


40 Pin 400 mil SOJ



40/44 Pin 400 mil TSOP II



40/44 Pin 400 mil TSOP II





**PIN DESCRIPTION**

Symbol	Type	Description
$\overline{RAS}$	IN	Row Address Strobe. $\overline{RAS}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{RAS}$ control is held "High"
$\overline{CAS}$	IN	Column Address Strobe. $\overline{CAS}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs
ADDRESS	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe( $\overline{CAS}$ ).
$\overline{WBL/WEL}$ , $\overline{WBU/WEU}$ (Lower /Upper)	IN	The $\overline{WBL/WEL}$ input is a multifunction pin. when $\overline{WBX/WEX}$ is "High" at the falling edge of $\overline{RAS}$ , during RAM port operation, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WBX/WEX}$ is "Low" at the falling edge of $\overline{RAS}$ , during RAM port operation, the W-P-B function is enabled.
$\overline{DT/OE}$	IN	The $\overline{DT/OE}$ input is also a multifunction pin. Enables an internal Transfer operation at the falling edge of $\overline{RAS}$ when Transfer enable.
DSF	IN	DSF is used to indicate which special functions(BW, FW, Split Transfer, etc)are used for a particular access cycle.
$\overline{Wi/DQi}$	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register
$\overline{SDQi}$	IN/OUT	Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle.
$\overline{SE}$	IN	In a serial read cycle. $\overline{SE}$ is used as an output control. When $\overline{SE}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

FUNCTION TRUTH TABLE

Mnemonic Code	RAS				CAS	Address		DQi Input		Write Mask	Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE		Mask	Color	
CBRS (Note 1,3)	0	X	0	1	-	Stop (note4)	-	X	-	-	-	-	CBR Refresh/Stop (Register set)
CBRN (Note 1)	0	X	1	1	-	X	-	X	-	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	X	X	0	-	X	-	X	-	-	-	-	CBR Refresh (Option reset)
ROR	1	1	X	0	-	Row	-	X	-	-	-	-	RAS Only Refresh
MWT	1	0	0	0	X	Row	Tap	WMI	-	Yes	Use	-	Masked Write Transfer (New/Old)
MSWT	1	0	0	1	X	Row	Tap	WMI	-	Yes	Use	-	Masked Split Write Transfer(New/Old)
RT	1	0	1	0	X	Row	Tap	-	-	-	-	-	Read Transfer
SRT	1	0	1	1	X	Row	Tap	-	-	-	-	-	Split Read Transfer
RWM	1	1	0	0	0	Row	Col.	WMI	Data	Yes	Use	-	Read Write (New/Old Mask)
BWM	1	1	0	0	1	Row	Col. Mask	WMI	Col.	Yes	Use	Use	Block Write (New/Old Mask)
FWM	1	1	0	1	X	Row	X	WMI	X	Yes	Use	Use	Flash Write(New/Old mask)
RW	1	1	1	0	0	Row	Col.	X	Data	No	-	-	Read Write (No Mask)
BW	1	1	1	0	1	Row	Col.	X	Col. Mask	No	-	Use	Block Write (No Mask)
LMR (Note 2)	1	1	1	1	0	Row (note6)	X	X	WMI	-	Load (Note5)	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	Row (note6)	X	X	Color	-	-	Load	Load Color Register

X: Don't Care, -: Not Applicable, Tap: SAM Start (column) Address, WMI: Write Mask Data (i=0~7)  
RAS only refresh does not reset Stop or LMR functions.

Notes :

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, FLW, MWT, MSWT, RWM and BWM use old mask. (CBRR reset to new mask. Use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask).
- (3) With CBRS, split transfer operation uses stop Register as a boundary address.
- (4) Stop defines the column on which Shift out moves to the otehr half of the SAM.
- (5) Ater LMR, WMI is only changed by the another LMR or CBRR cycle.
- (6) The Row that is addressed will be refreshed, but a Row address is not required.

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM428C258	KM428V258	
Voltage on Any Pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to + 7.0	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to + 7.0	-0.5 to + 4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to + 150	-55 to + 150	°C
Power Dissipation	P <sub>D</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub> = 0 to 70 °C)

Item	Symbol	KM428C258			KM428V258			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1V	2.0	—	V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	-0.3	—	0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5V <sup>*1</sup> , all other pins not under test=0 volts, SE ≥ V <sub>CC</sub> -0.2V)	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ) <sup>*1</sup>	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

\*1: 3.6V in KM428V258

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25° C)

Item	Symbol	MIN	Max	Unit
Input Capacitance (A0-A8)	C <sub>IN1</sub>	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W0/DQ0~W7/DQ7)	C <sub>DQ</sub>	2	7	pF
Input/Output Capacitance (SDQ0~SDQ7)	C <sub>SDQ</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter(RAM Port)	SAM Port	Symbol	KM428C258			KM428V258		Unit
			-6	-7	-8	-7	-8	
Operating current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc1	110	100	90	60	55	mA
	Active	Icc1A	155	140	125	85	75	mA
Standby Current (RAS, CAS, DT/OE, WB/WE=VIH, DSF=VIL)	Standby	Icc2	10	10	10	5	5	mA
	Active	Icc2A	55	50	45	30	25	mA
RAS Only Refresh Current*1 (CAS=VIH, RAS Cycling @trc=min.)	Standby	Icc3	100	90	80	55	50	mA
	Active	Icc3A	145	130	115	80	70	mA
Fast Page Mode Current*1 (RAS=VIL, CAS Cycling @tPC=min.)	Standby	Icc4	80	75	70	45	40	mA
	Active	Icc4A	125	115	105	70	65	mA
CAS-Before-RAS Refresh Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc5	90	85	80	50	45	mA
	Active	Icc5A	135	125	115	75	70	mA
Data Transfer Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc6	140	125	110	75	70	mA
	Active	Icc6A	185	165	145	100	90	mA
Flash Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc7	90	85	80	50	45	mA
	Active	Icc7A	135	125	115	75	70	mA
Block Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc8	110	105	100	65	60	mA
	Active	Icc8A	155	145	135	90	80	mA
Color Register Load or Read Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc9	90	85	80	50	45	mA
	Active	Icc9A	135	125	115	75	70	mA

**2**

Note \*1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. In Icc1, Icc3, Icc6, Icc7, Icc8, Icc9 address transition should be changed only once while RAS=VIL. In Icc4 address transition should be changed only once while CAS=VIH

**AC CHARACTERISTICS**

(0°C ≤ TA ≤ 70°C, KM428C258: Vcc=5.0V ± 10%, KM428V258: Vcc=3.3V ± 10%, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trWC	155		175		200		ns	
Fast page mode cycle time	tPC	30		35		40		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from RAS	trAC		60		70		80	ns	3,5,11
Access time from CAS	tcAC		12		15		20	ns	3,5,6
Access time from column address	tAA		30		35		40	ns	3,11
Access time from CAS precharge	tCPA		35		40		45	ns	3
Write command pulse width	tWPZ	10		10		10		ns	
Write command output buffer turn-off delay	tWEZ		10		15		15	ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS to output in Low-Z	tCLZ	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tRAS	60	10K	70	10K	80	10K	ns	
RAS pulse width (fast page mode)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time	tRSH	15		20		20		ns	
CAS hold time	tCSH	60		70		80		ns	
CAS pulse width	tCAS	12	10K	15	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	5,6
RAS to column addr. delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time (CBR counter test cycle)	tCPT	10		10		10		ns	
CAS precharge time (fast page mode)	tCP	10		10		10		ns	
Output hold time from CAS	tDOH	5		5		5		ns	
Row addr. set-up time	tASR	0		0		0		ns	
Row Addr. hold time	tRAH	10		10		10		ns	
Column addr. set-up time	tASC	0		0		0		ns	
Column addr. hold time	tCAH	15		15		15		ns	
Column addr. hold referenced to RAS	tAR	50		55		60		ns	
Column addr. to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold referenced to CAS	tRCH	0		0		0		ns	9
Read command hold referenced to RAS	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	
Write command hold referenced to RAS	tWCR	45		55		60		ns	15
Write command pulse width	tWP	10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tCWL	15		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold referenced to RAS	tDHR	50		55		60		ns	15
Write command set-up time	tWCS	0		0		0		ns	8
CAS to WE delay	tCWD	40		45		45		ns	8
RAS to WE delay	tRWD	85		95		105		ns	8
Column addr. to WE delay time	tAWD	55		60		65		ns	8
CAS set-up time (C-B-R refresh)	tCSR	10		10		10		ns	
CAS hold time (C-B-R refresh)	tCHR	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	10		10		10		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
RAS hold time referenced to $\overline{OE}$	tROH	15		20		20		ns	
Access time from output enable	tOEA		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay time from $\overline{OE}$	tOEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	tOEH	15		15		15		ns	
Data to $\overline{CAS}$ delay	tDZC	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ms	
Refresh period(512 cycle)	tREF		8		8		8	ns	
$\overline{WB}$ set-up time	tWSR	0		0		0		ns	
$\overline{WB}$ hold time	tRWH	10		10		15		ns	
DSF set-up time referenced to $\overline{RAS}$	tFSR	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$	tRFH	10		10		15		ns	
DSF set-up time referenced to $\overline{CAS}$	tFSC	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	tCFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	15		15		15		ns	
$\overline{DT}$ high set-up time	tTHS	0		0		0		ns	
$\overline{DT}$ high hold time	tTHH	10		10		15		ns	
$\overline{DT}$ low set-up time	tTLS	0		0		0		ns	
$\overline{DT}$ low hold time	tTLH	10		10		15		ns	
$\overline{DT}$ low hold ref. to $\overline{RAS}$ (real time read transfer)	tRTH	50		60		65		ns	
$\overline{DT}$ low hold ref. to $\overline{CAS}$ (real time read transfer)	tCTH	15		20		25		ns	
$\overline{DT}$ low hold ref. to col.addr.(real time read transfer)	tATH	20		25		30		ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	40		50		60		ns	
$\overline{DT}$ precharge time	tTP	20		20		20		ns	
$\overline{RAS}$ to first SC delay(read transfer)	tRSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col. Addr.to first SC delay(read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time(read transfer)	tTSD	10		10		15		ns	
Last SC to $\overline{RAS}$ set-up time(serial input)	tSRS	30		30		30		ns	
$\overline{RAS}$ to first SC delay time(serial input)	tSRD	20		20		25		ns	
$\overline{RAS}$ to serial input delay time	tSDD	30		40		50		ns	
Serial output buffer turn-off delay from $\overline{RAS}$	tSDZ	10	30	10	30	10	35	ns	7
Serial Input to first SC delay time	tSZS	0		0		0		ns	
SC cycle time	tSCC	18		22		25		ns	
SC pulse width(SC high time)	tSC	6		7		7		ns	14

2

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
SC precharge(SC low time)	tSCP	6		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	
Serial output hold time from SC	tSOH	5		5		5		ns	4
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	10		15		10		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	
$\overline{SE}$ pulse width	tSE	20		20		25		ns	4
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	
Serial input to $\overline{SE}$ delay time	tsZE	0		0		0		ns	7
Serial write enable set-up time	tSWS	0		0		0		ns	
Serial write enable hold time	tSWH	10		15		15		ns	
Serial write disable set-up time	tSWIS	0		0		0		ns	
Serial write disable hold time	tSWIH	10		10		15		ns	
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
$\overline{DT}/\overline{OE}$ high pulse width	toEP	10		10		10		ns	
$\overline{DT}/\overline{OE}$ high hold time $\overline{CAS}$ high	toEHC	10		10		10		ns	


**NOTES**

1. An initial pause of 200µs is required after power-up followed by any 8  $\overline{\text{RAS}}$ , 8 SC cycles before proper device operation is achieved. ( $\overline{\text{DT}}/\overline{\text{OE}} = \text{High}$ ) If the internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required instead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ , and are assumed to be 5ns for all input signals.  
Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.  
Dout comparator level:  $V_{OH}/V_{OL} = 2.0V / 0.8V$
4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.  
Dout comparator level:  $V_{OH}/V_{OL} = 2.0/0.8V$ .
5. Operation within the  $t_{rCD}(\text{max})$  limit insures that  $t_{rAC}(\text{max})$  can be met. The  $t_{rCD}(\text{max})$  is specified as a reference point only: If  $t_{rCD}$  is greater than the specified  $t_{rCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{rCD} \geq t_{rCD}(\text{max})$ .
7. The parameters,  $t_{OFF}(\text{max})$ ,  $t_{OEZ}(\text{max})$ , and  $t_{SDZ}(\text{max})$  define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
8. The  $t_{wCS}$ ,  $t_{rWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{wCS} \geq t_{wCS}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\text{min})$  and  $t_{rWD} \geq t_{rWD}(\text{min})$  and  $t_{AWD} \geq t_{AWD}(\text{min})$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either  $t_{rCH}$  or  $t_{rRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{WE}}$  leading edge in read-write cycles.
11. Operation within the  $t_{rAD}(\text{max})$  limit insured that  $t_{rAC}(\text{max})$  can be met.  $t_{rAD}(\text{max})$  is specified as a reference point only. If  $t_{rAD}$  is greater than the specified  $t_{rAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
12. During power-up  $\overline{\text{RAS}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$  must be held High or track with  $V_{CC}$ . After power-up, initial status of chip is described below.

PIN or REGISTER	STATUS
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. Recommended operating input condition:



Input pulse levels are from 0.0V to 3.0Volts.  
All timing measurements are referenced from  $V_{IL}(\text{max})$  and  $V_{IH}(\text{min})$  with transition time = 3.0ns

14. Assume  $t_r = 3.0\text{ns}$
15.  $t_{wCR}$ ,  $t_{DHR}$  are referenced to  $t_{rAD}(\text{max})$ .

**DEVICE OPERATION**

The KM428C/V258 contains 2,097,152 memory locations. Eighteen address bits are required to address a particular 18bit word in the memory array. Since the KM428C/V258 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe( $\overline{RAS}$ ), the column address strobe( $\overline{CAS}$ )and the valid row and column address inputs.

Operation of the KM428C/V258, begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by  $\overline{CAS}$ . This is the beginning of any KM428C/V258 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM428C/V258 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

**RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}$  /  $\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD(max)}$  or the column address becomes valid after  $t_{RAD(max)}$ , access time is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM428C/V258 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

**Extended Data Out**

In the conventional RAM read cycle,  $D_{OUT}$  buffer is designed to make turn-off by the rising edge of  $\overline{CAS}$  even though  $\overline{OE}$  is to be low. The KM428C/V258 offers an accelerated Fast Page Mode cycle by eliminating output disable from  $\overline{CAS}$  high.

This is called "Extended Data Out (or Hyper Page) mode". Data outputs are disabled at  $\overline{WB}/\overline{WE}$ =low,  $\overline{DT}/\overline{OE}$ =high and toff time after  $\overline{RAS}$  and  $\overline{CAS}$  are high. The  $t_{OFF}$  time is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs later(see Figure 1). What the output buffer is disabled during  $\overline{DT}/\overline{OE}$ =high is to use Bank selection in the frame buffer memory using common I/O line. Read, write and read-modify write cycles are available during the Extended data out mode.




Figure 1. Extended Data Output Example

DEVICE OPERATION (Continued)

Nibble Write Operation

The KM428C/V258 has 2 write control Pin,  $\overline{WBL/WEL}$ ,  $\overline{WBU/WEU}$ , and offers asynchronous write operation with Lower nibble( $W_0/DQ_0-W_3/DQ_3$ )and upper nibble ( $W_4/DQ_4-W_7/DQ_7$ ). This is called Nibble write operation. This operation can be performed in RAM write, Block Write, Load Mask Register and Load color Register.

New Mask Write Per Bit

The New Mask Write cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WBX/WEX}$  and  $\overline{DSF}$  low at the falling edge of  $\overline{RAS}$ . The mask data on the  $W_0/DQ_0-W_7/DQ_7$  pins are latched into the write mask register at the falling edge of  $\overline{RAS}$ . When the mask data a low, writing is inhibited into

the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active  $\overline{RAS}$  period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WBX/WEX}$  low before  $\overline{CAS}$  falling and Late Write cycle is achieved by  $\overline{WBX/WEX}$  Low after the falling edge of  $\overline{CAS}$ . During the Early or Late Write cycle, input data through  $W_0/DQ_0-W_7/DQ_7$  must meet the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WBX/WEX}$ . When  $\overline{WBX/WEX}$  is high at the falling edge of  $\overline{RAS}$  no masking operation is performed.



Table 1. Truth table for write-per-bit function

RAS	CAS	$\overline{DT/OE}$	$\overline{WB/WE}$	$W_i/DQ_i$	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
	H	H	L	0	WRITE MASK




Figure 2. Nibble Write and New Masked Write Cycle Example 1 (Early Write & Late Write)

**DEVICE OPERATION** (Continued)

**Load Mask register(LMR)**

The Load Mask Register operation loads the data present on the  $w_i/DQ_i$  pins into the Mask data Register at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ . The LMR cycle is performed if  $DSF$  high,  $\overline{WB}/\overline{WE}$  high at the falling edge of  $\overline{RAS}$  and  $DSF$  Low at the  $\overline{CAS}$  falling edge. If an LMR is done, the KM428C/V258 is set to old masked write mode.

**Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register

(LMR)cycle. If an LMR is done, all Masked Writes are Old Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register(See Figure3). The mask data is applied in the same manner as in New Masked write-Per-Bit mode. Mask Data Registers content is changed by the another LMR. To reset the device back to the New Masked write mode,  $CBRR$  (CBR refresh with option reset) cycle must be performed. After Power up, the KM428C/V258 initialized in the New Masked Write mode.




Figure 3. Nibble Write and New Mask Write Cycle Example 2

DEVICE OPERATION (Continued)




Figure 4. New Mask Write Cycle and Old Mask Write Cycle Example

Fast Page Mode

Fast page mode cycle reads/writes the data of the same row address at high speed by toggging  $\overline{\text{CAS}}$  while  $\overline{\text{RAS}}$  is low. In this cycle, read, write, read-modify write, and block write cycles can be mixed. In one  $\overline{\text{RAS}}$  cycle, 512 word memory cells of the same row address can be accessed. While  $\overline{\text{RAS}}$  is held low to maintain the row address,  $\overline{\text{CAS}}$  is cycled to strobe in additional column address.

This eliminates the time required to set up and strobe sequential row address for the same page

Load Color Register(LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . Color data is loaded on the falling edge of  $\overline{\text{CAS}}$ (early write) or  $\overline{\text{WE}}$ (delayed write) via the  $\text{W}_0/\text{DQ}_0\text{--}\text{W}_7/\text{DQ}_7$  pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

Block Write

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of  $\overline{\text{RAS}}$  and high on the falling edge of  $\overline{\text{CAS}}$ .

**Address Lines:** The row address is latched on the falling edge of  $\overline{\text{RAS}}$ .

DEVICE OPERATION (Continued)




Figure 5. Block Write Scheme

Since four bits are being written at a time, when the minimum increment required for the column address is four. Therefore, when the column address is latched on the falling edge of  $\overline{\text{CAS}}$ , the 2LSBs, A0 and A1 are ignored and only bits(A2~A8) are used to define the location of the first bit out of the four to be written.

**Data Lines:** On the falling edge of  $\overline{\text{CAS}}$ , the data on the W0/DQ0~W3/DQ3 pins provides column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if W0/DQ0=1 and W0/DQ1=0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig 5 shows the correspondence of each data line to the column mask bits.

**Masked Block Write(MBW)**

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and  $\overline{\text{WB/WE}}$  must be low at the falling edge of  $\overline{\text{RAS}}$ . DSF must be high on the falling edge of  $\overline{\text{CAS}}$ . Mask data is latched into the device via the W0/DQ0~W7/DQ7 pins on the falling edge of RAS and needs to be re-entered for every new  $\overline{\text{RAS}}$  cycle.



**DEVICE OPERATION** (Continued)

**Refresh**

The data in the KM428C/V258 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses. (A<sub>0</sub>-A<sub>8</sub>).

**CAS-Before-RAS Refresh:** The KM428C/V258 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time(t<sub>CSR</sub>) before RAS goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM428C258 has 3 type CAS-before-RAS refresh operation; CBRR, CBRN, CBRs. CBRR(CBR Refresh with option reset)is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default value. CBRN(CBR Refresh without Reset)is set if DSF high when WB/WE is high at the RAS falling edge and simply do only refresh operation. CBRs(CBR Refresh with stop register set)cycle is set if DSF high when WB/WE is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM428C/V258 hidden refresh cycle is actually a CAS before-RAS refresh cycle within an extended read cycle.

The refresh row address is the provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM428C/V258 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

**Transfer Operation**

Transfer operation is initiated when DT/OE is low at the falling edge of RAS. The state of WB/WE when RAS goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designate the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation.(Table2.)

**Read Transfer(RT)**

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low when RAS goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the QSF state will be set low and this indicates the start address of the SAM register is present at the lower half of the SAM port.(If A<sub>8</sub> is high, QSF will be high meaning that the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer".

Note that the rising edge of DT/OE must be synchronized with the rising edge of SC(trsl/trsp)to retain the continuity of serial read data output.

If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

**Table.2 Truth Table for Transfer Operation**

\* : Don't care

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bit	SAM Port Mode
CAS	DT/OE	WB/WE	DSF	SE				
H	L	H	L	*	Read Transfer	RAM → SAM	512 x 8	Input → Output
H	L	L	L	*	Masked Write Transfer	SAM → RAM	512 x 8	Output → Input
H	L	H	H	*	Split Read Transfer	RAM → SAM	256 x 8	Not Changed
H	L	L	H	*	Masked Split Write Transfer	SAM → RAM	256 x 8	Not Changed

**DEVICE OPERATION** (Continued)

**Masked Write Transfer(MWT)**

Masked write transfer is initiated if  $\overline{DT}/\overline{OE}$ ,  $\overline{WB}/\overline{WE}$  and DSF are low when  $\overline{RAS}$  goes low. This enables data of SAM register(512bit) to be transferred to the selected ROW in the DRAM array. Masking is selected by latching  $Wi/DQi(i=0\sim7)$  inputs when  $\overline{RAS}$  goes low.

The column address defines the start address of serial input .

If  $A_8$  is low, the start address is positioned in the lower half of SAM.(For  $A_8$ =high, the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

**Split Read Transfer(SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC,  $\overline{DT}/\overline{OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to occur at the first clock of the new data.

The Split Read Transfer cycle eliminates the need for this critical transfer timing, there by simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. The transfer is not synchronized with a  $1\mu$  s period while the other half is accessing data. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT}/\overline{OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer. A Split Read Transfer cycle is begun by keeping DSF and  $\overline{WB}/\overline{WE}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ .

Address: The row address is latched on the falling edge of  $\overline{RAS}$ . The column address defined by ( $A_0\sim A_7$ ) defines the starting address of the SAM port from which data will begin shifting out. Address pin  $A_8$  is a "Don't care".

A Split Read Transfer will load data into the other half. Example of SRT applications are shown in Fig. 7 through Fig 11.

The normal usage of Split Read Transfer cycle is described in Fig. 7. When Read Transfer is executed,

data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed.

The another example of SRT cycle is described in Fig. 8. When Serial Read is performed after executing RT and SRT in succession the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle. If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig.10, indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. since a SRT cycle must be ended before  $t_{STH}$  and started after  $t_{STS}$ , a split transfer is not allowed during  $t_{STH}+t_{STS}$  (See Figure 11). This is also true in Masked Split Write Transfer.

A Split Read Transfer does not change the direction of the SAM I/O port.

**Masked Split Write Transfer(MSWT)**

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if  $\overline{DT}/\overline{OE}$  low,  $\overline{WB}/\overline{WE}$  low, and DSF high when  $\overline{RAS}$  goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB( $A_8$ )is a "Don't Care". The example of MSWT is described in fig. 10. The opening cycle MWT is needed before MSWT can be performed.



DEVICE OPERATION (Continued)




Figure 7. Split Read Transfer Normal Usage




Figure 8. Split Read Transfer Normal Usage

DEVICE OPERATION (Continued)




Figure 9. Split Read Transfer Abnormal Usage (Case 1)






Figure 10. Split Read Transfer Abnormal Usage (Case 2)

**DEVICE OPERATION** (Continued)



**Figure 11. Split Transfer Cycle Limitation Period**



**Figure 12. Masked Split Write Transfer Normal Usage**

**DEVICE OPERATION** (Continued)

**Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half. After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half(at the loaded TAP address). This last address is called Stop Point.

The KM428C/V258 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 3. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is  $\overline{WBL}/\overline{WEL}$  or  $\overline{WBU}/\overline{WEU}$  low, DSF high at the falling edge of  $\overline{RAS}$  in CBR cycle and the Stop Point is determined by row address entering at this time.


The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12, programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary(383), the access will jump to the TAP address (70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary(255,511). Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is

performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR will take effect immediately; it does not require a SRT to become active valid.

**Table 3. Stop Point Setting Address**


Stop Register = Store the Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set → CBRS Cycle							
Number Stop Points / Half	Partition	Stop Point Setting Address					
		A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub> ~ A <sub>0</sub>
1	(1x256)x2	X	1	1	1	1	X
2	(2x128)x2	X	0	1	1	1	X
4	(4x64)x2	X	0	0	1	1	X
8	(8x32)x2	X	0	0	0	1	X
16	(16x16)x2	X	0	0	0	0	X
T	(TxWidth)x2	Other Case = Inhibit					



**Figure 13. Stop Register Timing Example**



READ MASK/COLOR REGISTER CYCLE



2

*1	*2	Fuction
0	Mask data	Read Mask Register Cycle
1	Color data	Read Color Register Cycle



TRUTH TABLE FOR WRITE CYCLE(1)

FUNCTION	RAS			CAS	CAS or WB/WE
	*1	*2	*3	*4	*5
	$\overline{\text{WBL/WEL}}$ ( $\overline{\text{WBU/WEU}}$ )	DSF	Wi/DQi <sup>(4)</sup> (New Mask)	DSF	Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) <sup>(5)</sup>	1	0	×	1	Column Mask
Masked Block Write <sup>(5)</sup>	0	0	Write Mask	1	Column Mask
Masked Flash Write	0	1	Write Mask	×	×
Load Mask Data Register <sup>(2)</sup>	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

Note:

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram, on the following page.
- (2) Old Mask data load
- (3) On the masked flash write cycle, all the signal inputs are don't care condition except  $\overline{\text{RAS}}$  at the falling edge of  $\overline{\text{CAS}}$ .
- (4) Function table for Old Mask and New Mask

IF		*1		*3	Note	
		$\overline{\text{WBL/WBL}}$	$\overline{\text{WBU/WBU}}$	Wi/DQi		
LMR Cycle Executed	Yes	0	0	×	Write using mask register data (Old Mask Data)	
		1	1	×	Non Masked Write	
LMR Cycle Executed	No	0	0	Write Mask	Write using New Mask Data	
		0	1		Wi/DQi=0	Write Disable
		1	0		Wi/DQi=1	Write Enable
		1	1	×	Non Masked Write	


× : Don't Care

(5) Function Table for Block Write Column Mask

Column Address	
A <sub>1</sub>	A <sub>0</sub>
0	0
0	1
1	0
1	1

*5		IF	
Lower Nibble	Upper Nibble	Wi/DQi=0	Wi/DQi=1
W <sub>0</sub> /DQ <sub>0</sub>	W <sub>4</sub> /DQ <sub>4</sub>	No Change the Internal Data	Color Register Data
W <sub>1</sub> /DQ <sub>1</sub>	W <sub>5</sub> /DQ <sub>5</sub>		Are Write to the
W <sub>2</sub> /DQ <sub>2</sub>	W <sub>6</sub> /DQ <sub>6</sub>		Corresponding Column
W <sub>3</sub> /DQ <sub>3</sub>	W <sub>7</sub> /DQ <sub>7</sub>		Address Location


EARLY WRITE CYCLE



 Don't Care


Note: In Block Write cycle, only column address A2-A8 are used.

LATE WRITE CYCLE



Note: In Block Write cycle, only column address A2~A8 are used.


READ-WRITE/READ-MODIFY-WRITE CYCLE



Note: In Block Write cycle, only column address A<sub>2</sub>~A<sub>8</sub> are used.




FAST PAGE MODE READ-MODIFY-WRITE CYCLE



Note: In Block Write cycle, only column address A<sub>2</sub>-A<sub>8</sub> are used.




RAS ONLY REFRESH CYCLE



 DON'T CARE



**CAS BEFORE RAS REFRESH CYCLE**




**CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE**


FUNCTION	CODE	LOGIC STATES		
		A	B	C
CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options)	CBRR	X	0	X
CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set)	CBRS	0	1	Stop Address
CAS-BEFORE-RAS REFRESH CYCLE (No Reset)	CBRN	1	1	X



REAL TIME READ TRANSFER CYCLE



**MASKED WRITE TRANSFER CYCLE (Output Mode to Input Mode Switch)**



Note:  $\overline{SE} = V_{IL}$

 Don't Care


Mask Mode	*1
New Mask Mode	WMI Data
Old Mask Mode	Don't care

WMI Data 0: Transfer Disable  
1: Transfer Enable



SPLIT READ TRANSFER CYCLE


2



Note:  $\overline{SE} = V_{IL}$



MASKED SPLIT WRITE TRANSFER CYCLE




$\overline{SE} = V_{IL}$




Don't Care

SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




2

**SERIAL WRITE CYCLE ( $\overline{SE}$  Controlled Inputs)**



**SERIAL WRITE CYCLE ( $\overline{SE} = V_{IL}$ )**




Note:  $\overline{SE} = V_{IL}$



**PACKAGE DIMENSIONS**


**40-PIN PLASTIC SOJ**

Units: Inches (millimeters)



**2**


**40/44-PIN PLASTIC TSOP-II (Forward Type)**






## PIN CONFIGURATION (TOP VIEWS)


### • KM4216C/V255G/GL/GF




### • KM4216C/V255T/TL/TF



### • KM4216C/V255R/RL/RF



FUNCTIONAL BLOCK DIAGRAM



**FUNCTION TRUTH TABLE**

Mnemonic Code	RAS				CAS	Address		DQi Input		Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Color	
CBRS (Note 1.3)	0	×	0	1	-	Stop (Note4)	-	×	-	-	-	CBR Refresh/ Stop (No reset)
CBRN (Note 1)	0	×	1	1	-	×	-	×	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	×	×	0	-	×	-	×	-	-	-	CBR Refresh (Option reset)
ROR	1	1	×	0	-	ROW	-	×	-	-	-	RAS-only Refresh
RT	1	0	1	0	×	ROW	Tap	×	×	-	-	Read Transfer
SRT	1	0	1	1	×	ROW	Tap	×	×	-	-	Split Read Transfer
RWM	1	1	0	0	0	ROW	Col.	WMi	Data	Use	-	Masked write (New/Old Mask)
BWM	1	1	0	0	1	ROW	Col.	WMi	Column Mask	Use	Use	Masked Block Write (New/Old Mask)
RW	1	1	1	0	0 (Note6)	ROW	Col.	×	Data	-	-	Read or Write
BW	1	1	1	0	1	ROW	Col.	×	Column Mask	-	Use	Block Write
LMR (Note 2)	1	1	1	1	0	ROW (Note7)	×	×	WMi	Load (Note5)	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	ROW (Note7)	×	×	Color		Load	Load Color Register

X: Don't Care, - : Not Applicable, Tap: SAM Start (Column) Address, WMi : Write Mask Data (i=0~15)  
RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform  $\overline{\text{CAS}}$ -before-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not required.

2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM4216C255	KM4216V255	
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to + 7.0	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to + 7.0	-0.5 to +4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to + 150	55 to +150	° C
Power Dissipation	P <sub>d</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub>=0 to 70°C)

Item	Symbol	KM4216C255			KM4216V255			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1V	2.0		V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-1.0	-	0.8	-0.3		0.8	V

**INPUT/OUTPUT CURRENT**(Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5(0.3*1) all other pins not under test=0 volts).	I <sub>IL</sub>	-10	10	μ A
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μ A
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

Note) \*1 : KM4216V255

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25° C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W <sub>B</sub> /W <sub>E</sub> , D <sub>T</sub> /O <sub>E</sub> , S <sub>E</sub> , S <sub>C</sub> , D <sub>SF</sub> )	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /D <sub>Q0</sub> -W <sub>15</sub> /D <sub>Q15</sub> )	C <sub>DQ</sub>	2	7	pF
Output Capacitance (S <sub>Q0</sub> -S <sub>Q15</sub> , Q <sub>SF</sub> )	C <sub>sq</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless other wise noted)

Parameter (RAM Port)	SAM port	Symbol	KM4216C255			KM4216V255			Unit
			-6	-7	-8	-6	-7	-8	
Operating Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ cycling @ $t_{RC}=\text{min}$ )	Standby *4	Icc1	120	110	100	110	100	90	mA
	Active	Icc1A	160	145	130	140	125	110	mA
Standby Current ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{DT/OE}$ , $\overline{WB/WE}=V_{IH}$ DSF= $V_{IL}$ )	Standby *4	Icc2	10	10	10	10	10	10	mA
	Active	Icc2A	50	45	40	40	35	30	mA
	Standby *4	Icc2C*2	200	200	200	200	200	200	$\mu A$
	Standby *4	Icc2C*3	150	150	150	150	150	150	$\mu A$
$\overline{RAS}$ Only Refresh Current*1 ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ cycling @ $t_{RC}=\text{min}$ )	Standby *4	Icc3	120	110	100	110	100	90	mA
	Active	Icc3A	160	145	130	140	125	110	mA
Fast Page Mode Current*1 ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @ $t_{PC}=\text{min}$ )	Standby *4	Icc4	110	100	90	100	90	80	mA
	Active	Icc4A	150	135	120	130	115	110	mA
$\overline{CAS}$ Before- $\overline{RAS}$ Refresh Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ )	Standby *4	Icc5	120	110	100	110	100	90	mA
	Active	Icc5A	160	145	130	140	125	110	mA
Data Transfer Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ )	Standby *4	Icc6	140	130	120	130	120	110	mA
	Active	Icc6A	180	165	150	160	145	130	mA
Block Write Cycle Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ )	Standby *4	Icc7	120	110	100	110	100	90	mA
	Active	Icc7A	160	145	130	140	125	110	mA
Color Register Load Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min}$ )	Standby *4	Icc8	110	90	80	90	80	70	mA
	Active	Icc8A	140	125	110	120	105	90	mA
Battery Back Up Current *2 $\overline{CAS}=\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycling or $\leq V_{IL}$ $\overline{RAS}=t_{RAS}(\text{min})$ to $1\mu s$ $t_{RC}=125\mu s$ (64ms for 512 rows) $\overline{DT/OE}$ , $\overline{WB/WE}$ , DSF $\geq V_{IH}$ or $\leq V_{IL}$	Standby *4	Icc9	300	300	300	300	300	300	$\mu A$
Self Refresh Current *3 $\overline{RAS}, \overline{CAS} \leq 0.2V$ (128ms for 512 rows) $\overline{DT/OE}$ , $\overline{WB/WE}$ , $A_0-A_8$ , DSF $\geq V_{CC} - 0.2v$ or $\leq 0.2V$ DQ0-15= $V_{CC}-0.2V$ , $0.2V$ or OPEN	Standby *4	Icc10	250	250	250	250	250	250	$\mu A$

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, adress transition should be changed only once while  $\overline{RAS}=V_{IL}$ .

In Icc4, Address transition should be changed only once while  $\overline{CAS}=V_{IH}$

\*2 KM4216C255L only :  $V_{IH} \geq V_{CC}-0.2V$ ,  $V_{IL} \leq 0.2V$

\*3 KM4216C255F only :  $V_{IH} \geq V_{CC} -0.2V$ ,  $V_{IL} \leq 0.2V$ ,

\*4 SAM Standby Condition :  $\overline{SE} \geq V_{IH}$ ,  $SC \leq V_{IL}$  or  $\geq V_{IH}$

2

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , KM4216C255 :  $V_{CC}=5.0\text{V} \pm 10\%$ , KM4216V255 :  $3.3\text{V} \pm 10\%$ )

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110		130		150		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		185		200		ns	
Fast page mode cycle time	t <sub>PC</sub>	40		45		50		ns	
Fast page mode read-modify-write cycle time	t <sub>PRWC</sub>	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	3,5,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	3,5,6
Access time from column address	t <sub>AA</sub>		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	t <sub>T</sub>	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (fast page mode)	t <sub>RASP</sub>	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time( $\overline{\text{C}}\text{-B}\text{-}\overline{\text{R}}$ counter test cycle)	t <sub>CPT</sub>	20		25		30		ns	
$\overline{\text{CAS}}$ precharge time (fast page mode)	t <sub>CP</sub>	10		10		10		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	10		12		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	10		10		15		ns	
Write command pulse width	t <sub>WP</sub>	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	15		20		20		ns	
Data set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data hold time	t <sub>DH</sub>	10		12		15		ns	10

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command set-up time	twcs	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tcwd	40		45		45		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	trwd	85		95		105		ns	8
Column address to $\overline{\text{WE}}$ delay time	tawd	50		55		60		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C-B-R}}$ refresh)	tcsr	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	tchr	10		10		10		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	trpc	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to OE	troh	15		20		20		ns	
Access time from output enable	toea		15		20		20	ns	
Output enable to data input delay	toed	15		15		15		ns	
Output Buffer turn-off delay from $\overline{\text{OE}}$	toez	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to $\overline{\text{CAS}}$ delay	tdzc	0		0		0		ns	
Data to output enable delay	tdzo	0		0		0		ns	
Refresh period (512 cycle)	tref		8		8		8	ms	
$\overline{\text{WB}}$ set-up time	twsr	0		0		0		ns	
$\overline{\text{WB}}$ hold time	trwh	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{RAS}}$	tfsr	0		0		0		ns	
DSF hold time referenced to $\overline{\text{RAS}}$	trfh	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{CAS}}$	tfsc	0		0		0		ns	
DSF hold time referenced to $\overline{\text{CAS}}$	tcfh	10		15		15		ns	
Write per bit mask data set-up time	tms	0		0		0		ns	
Write per bit mask data hold time	tmh	10		10		15		ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{C-B-R}}$ self refresh)	trass	100		100		100		$\mu\text{s}$	15
$\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ self refresh)	trps	110		130		150		ns	15
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ self refresh)	tchs	0		0		0		ns	15
$\overline{\text{DT}}$ high set-up time	tths	0		0		0		ns	
$\overline{\text{DT}}$ high hold time	tthh	10		10		15		ns	
$\overline{\text{DT}}$ low set-up time	ttls	0		0		0		ns	
$\overline{\text{DT}}$ low hold time	ttlh	10		10		15		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{RAS}}$ (real time read transfer)	trth	50		60		65		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{CAS}}$ (real time read transfer)	tcth	15		20		25		ns	
$\overline{\text{DT}}$ low hold referenced to column address (real time read transfer)	tath	20		25		30		ns	
$\overline{\text{DT}}$ precharge time	ttp	20		20		20		ns	
$\overline{\text{RAS}}$ to first SC delay (read transfer)	trsd	60		70		80		ns	

2

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ to first SC delay (read transfer)	tcSD	25		30		35		ns	
Col. Address to first SC delay (read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{\text{DT}}$ lead time	tTSL	5		5		5		ns	
$\overline{\text{DT}}$ to first SC delay time (read transfer)	tTSD	10		10		15		ns	
LAST SC to $\overline{\text{RAS}}$ set-up time	tSRS	20		20		20		ns	
SC cycle time	tSCC	18		20		25		ns	14
SC pulse width (SC high time)	tSC	5		7		7		ns	
SC precharge (SC low time)	tSCP	5		7		7	20	ns	
Access time from SC	tSCA		15		17			ns	4
Serial output hold time from SC	tSOH	5		5		5	20	ns	
Access time from $\overline{\text{SE}}$	tSEA		15		17			ns	4
$\overline{\text{SE}}$ pulse width	tSE	20		20		25		ns	
$\overline{\text{SE}}$ precharge time	tSEP	20		20		25	15	ns	
Serial output turn-off from $\overline{\text{SE}}$	tSEZ	0	15	0	15	0		ns	7
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25	25	ns	
SC-QSF delay time	tSQD		20		25		25	ns	
$\overline{\text{DT}}$ -QSF delay time	tTQD		20		25		80	ns	
$\overline{\text{RAS}}$ -QSF delay time	tRQD		70		75		40	ns	
$\overline{\text{CAS}}$ -QSF delay time	tCQD		35		35			ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Precharge time	tTRP	40		50		60		ns	


**NOTES**

1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{\text{RAS}}$  8 SC cycles before proper device operation is achieved.( $\overline{\text{DT}}/\overline{\text{OE}}=\text{High}$ ) if the internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required in stead of 8  $\overline{\text{RAS}}$  cycles.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ , and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.  
DOUT Comparator level :  $V_{OH}/V_{OL}=2.0\text{V}/0.8\text{V}$ .
4. SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.  
DOUT comparator level: $V_{OH}/V_{OL}=2.0/0.8\text{V}$ .
5. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met. The  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
6. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
7. This parameters define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{\text{wCS}}$ ,  $t_{\text{rWD}}$ ,  $t_{\text{cWD}}$  and  $t_{\text{aWD}}$  are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{wCS}} \geq t_{\text{wCS}}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{\text{cWD}} \geq t_{\text{cWD}}(\text{min})$  and  $t_{\text{rWD}} \geq t_{\text{rWD}}(\text{min})$  and  $t_{\text{aWD}} \geq t_{\text{aWD}}(\text{min})$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{WE}}$  leading edge in read-write cycles.

11. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12. Power must be applied to the  $\overline{\text{RAS}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$  input signals to pull them high before or at the same time as the  $V_{\text{CC}}$  supply is turned on. After power-up, initial status of chip is described below

Pin or REGISTER	STATUS
QSF	Hi-Z
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Hi-Z
SDQi	Hi-Z

13. Recommended operating input condition.



Input pulse levels are from 0.0V to 3.0Volts.  
All timing measurements are referenced from  $V_{IL}(\text{max})$  and  $V_{IH}(\text{min})$  with transition time=5.0ns

14. Assume  $t_{\text{r}}=3\text{ns}$ .
15. Self refresh parameter (KM4216C/V255F)  
512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.

**DEVICE OPERATION**

The KM4216C/V255 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V255 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM4216C/V255 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by  $\overline{CAS}$ . This the beginning of any KM4216C/V255 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS}(min)$  and  $t_{CAS}(min)$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V255 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

**RAM Read**

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}, \overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition. If  $\overline{CAS}$  goes low before  $t_{RCO}(max)$  and if the column address is valid before  $t_{RAD}(max)$  then the access time to valid data is specified by  $t_{RAC}(min)$ . However, if  $\overline{CAS}$  goes low after  $t_{RCO}(max)$  or the column address becomes valid after  $t_{RAD}(max)$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . The KM4216C/V255 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be

precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OEA}$ .

**Byte Write Operation**

The KM4216C/V255 has 2 write control pin,  $\overline{WBL}/\overline{WEL}$  and  $\overline{WBU}/\overline{WEU}$ , and offers asynchronous write operation with lower byte ( $W_0/DQ_0 \sim W_7/DQ_7$ ) and upper byte ( $W_8/DQ_8 \sim W_{15}/DQ_{15}$ ). This is called Byte Write operation. This operation can be performed in RAM write, Block write, Load Mask register, and Load Color register.

**Fast Page Mode**

The KM4216C/V255 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order. In one  $\overline{RAS}$  cycle, 512 word memory cells of the same row address can be accessed. While  $\overline{RAS}$  is held low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential addresses for the same page.

**New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WB}/\overline{WE}$  and DSF low at the falling edge of  $\overline{RAS}$ . The mask data on the  $W_0/DQ_0 \sim W_{15}/DQ_{15}$  pins are latched into the write mask register at the falling edge of  $\overline{RAS}$ . When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM. The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low before  $\overline{CAS}$  falling and the Late Write cycle is achieved by  $\overline{WB}/\overline{WE}$  low after  $\overline{CAS}$  falling. During the Early or Late Write cycle, input data through  $W_0/DQ_0 \sim W_{15}/DQ_{15}$  must keep the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ .

If  $\overline{WBL}/\overline{WEL}$  and  $\overline{WBU}/\overline{WEU}$  is high at the falling edge of  $\overline{RAS}$ , no masking operation is performed (see Figure1, 2). And if  $\overline{WBL}/\overline{WEL}$  is high during  $\overline{CAS}$  low, write operation of lower byte do not perform and if  $\overline{WBU}/\overline{WEU}$  is high, write operation of upper byte do not execute.




Figure 1. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)




Figure 2. Byte Write and New Masked Write Cycle Example 2.

**DEVICE OPERATION** (continued)

**Load Mask Register(LMR)**

The Load Mask Register operation loads the data present on the  $W_i/DQ_i$  pins into the Mask Data Register at the falling edge of  $CAS$  or  $WB/WE$ . The LMR cycle is performed if  $DSF$  high,  $WB/WE$  high at the  $RAS$  falling edge and  $DSF$  low at the  $CAS$  falling edge. If an LMR is done, the KM4216C/V255 are set to old masked write mode.

**Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register

(LMR) cycle. If an LMR is done, all Masked write are Old Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 3.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode,  $CBRR$  (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V255 initializes in the New Masked write mode.




Figure 3. New Masked Write Cycle and Old Masked Write Cycle Example

DEVICE OPERATION (continued)

Load Color Register(LCR)

A Load Color register cycle is performed by keeping DSF high on the both falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Color data is loaded in the falling edge of  $\overline{CAS}$ (early write) or  $\overline{WE}$ (late write) via the  $W_0/DQ_0\sim w_7/DQ_7$ (Lower Byte),  $W_8/DQ_8\sim W_{15}/DQ_{15}$  (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.


Block Write

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting

in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This results in a total of 128-bits being written in a single Block write cycle compared to 16-bits in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of  $\overline{RAS}$  and high at the falling edge of  $\overline{CAS}$ .



RAS	
$W_0/DQ_0\sim 7$	Lower Block I/O Mask
$W_8/DQ_8\sim 15$	Upper Block I/O Mask

CAS	
$A_0\sim A_2$	Don't Care
$W_0/DQ_0\sim 7$	Lower Block Column Select
$W_8/DQ_8\sim 15$	Upper Block Column Select

$A_2\sim A_0$	Lower	Upper	Column Mask	
0 0 0	$W_0/DQ_0$	$W_8/DQ_8$	DQi=1	Column Enable
0 0 1	$W_1/DQ_1$	$W_9/DQ_9$		
0 1 0	$W_2/DQ_2$	$W_{10}/DQ_{10}$		
0 1 1	$W_3/DQ_3$	$W_{11}/DQ_{11}$		
1 0 0	$W_4/DQ_4$	$W_{12}/DQ_{12}$	DQi=0	Column Disable
1 0 1	$W_5/DQ_5$	$W_{13}/DQ_{13}$		
1 1 0	$W_6/DQ_6$	$W_{14}/DQ_{14}$		
1 1 1	$W_7/DQ_7$	$W_{15}/DQ_{15}$		

Figure 4. Block Write Scheme

DEVICE OPERATION (continued)

**Address Lines:** The row address is latched on the falling edge of  $\overline{RAS}$ .

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs,  $A_0$ ,  $A_1$ , and  $A_2$  are ignored and only bits ( $A_3$ - $A_8$ ) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the  $W_0/DQ_0$ - $W_{15}/DQ_{15}$  pins provide column mask data. That is, for each of the eight bits in all 16 -bits-planes, writing of Color Register contents can be inhibited. For example, if  $W_0/DQ_0=1$  and  $W_1/DQ_1=0$ , then the Color Register contents will be written into the first bit out of the eight, but the second remains

unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both  $DSF$  and  $\overline{WB}/\overline{WE}$  must be low at the falling edge of  $\overline{RAS}$ . And  $DSF$  must be high on the falling edge of  $\overline{CAS}$ . In new mask mode, Mask data is latched into the device via the  $W_0/DQ_0$ - $W_{15}/DQ_{15}$  pins on the falling edge of  $\overline{RAS}$  and needs to be re-entered for every new  $\overline{RAS}$  cycle. In old mask mode, I/O mask data will be provided by the Mask Data Register.




Figure 5. Block Write Example and Timing

**DEVICE OPERATIONS** (Continued)**Data Output**

The KM4216C/V255 has three state output buffer Controlled by  $\overline{DT}/OE$  and  $\overline{CAS}, \overline{RAS}$ . If  $\overline{DT}/OE$  is high when  $\overline{CAS}$  and  $\overline{RAS}$  low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tCLZ of the first  $\overline{CAS}$  falling edge. Invalid data may be present at the output during the time after tCLZ and the valid data appears at the output. The timing parameter tRAC, tCAC and tAA specify when the valid data will be present at the output.

**Refresh**

The data in the KM4216C/V255 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address(A0-A8).

**$\overline{CAS}$ -Before- $\overline{RAS}$  Refresh:** The KM4216C/V255 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time (tCSR) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled.

An internal refresh operation occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

The KM4216C/V255 has 3 type  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the  $\overline{RAS}$  falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default value.

CBRN (CBR refresh without reset) is set if DSF high when  $\overline{WBL}/\overline{WEL}$  and  $\overline{WBU}/\overline{WEU}$  is high at the falling edge of  $\overline{RAS}$  and simply do only refresh operation.

CBRS (CBR Refresh with stop register set) cycle is set if DSF high when  $\overline{WBL}/\overline{WEL}$  or  $\overline{WBU}/\overline{WEU}$  is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM4216C/V255 hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Self Refresh (Only KM4216C/V255F):** The Self Refresh is  $\overline{CAS}$ -before- $\overline{RAS}$  refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If  $\overline{RAS}$  is low more than 100 $\mu$ s at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when  $\overline{RAS}$  and  $\overline{CAS}$  is high and tRPS of Self Refresh is the time requiring to complete the last refresh of Self Refresh.

**Other Refresh Methods :** It is also possible to refresh the KM4216C/V255 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**DEVICE OPERATIONS** (Continued)

**Table 1. Truth Table for Transfer Operation**

\*: Don't care

RAS Falling Edgd					Function	Transfer Direction	Transfer Data Bit
CAS	DT/OE	WB/WE	DSF	SE			
H	L	H	L	*	Read Transfer	RAM→SAM	512 × 16
H	L	H	H	*	Split Read Transfer	RAM→SAM	256 × 16

**Transfer Operation**

Transfer operation is initiated when  $\overline{DT/OE}$  is low at the falling edge of  $\overline{RAS}$ . The state of DSF when  $\overline{RAS}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

**Read Transfer (RT)**

The Read Transfer operation is set if  $\overline{DT/OE}$  is low,  $\overline{WB/WE}$  is high, and DSF is low at the falling edge of  $\overline{RAS}$ . The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC,  $\overline{DT/OE}$  is taken high after  $\overline{CAS}$  goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of  $\overline{DT/OE}$  must be Synchronized with the rising edge of SC (t<sub>SL</sub>/t<sub>SD</sub>) to retain the continuity of Serial read data output. If the transfer does not have to be synchronized with SC,  $\overline{DT/OE}$  may go high before  $\overline{CAS}$  goes low and the actual data transfer will be timed internally.

**Split Read Transfer (SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{DT/OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to occur at the first rising edge of  $\overline{DT/OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT/OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB/WE}$  high and  $\overline{DT/OE}$  low at the falling edge of  $\overline{RAS}$ .

DEVICE OPERATIONS (Continued)

**Address:** The row address is latched in the falling edge of  $\overline{RAS}$ . The column address defined by (A<sub>0</sub>-A<sub>7</sub>) defines the starting address of the SAM port from which data will begin shifting out. column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit).

Example of SRT applications are shown in Fig.6 through Fig. 9

The normal usage of Split Read Transfer cycle is described in Fig.6. When Read Transfer is executed, data from X<sub>1</sub> row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap

address). If SRT is performed while data is being serially read from lower half SAM, data from X<sub>2</sub> row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y<sub>0</sub>" Tap address instead of "Y<sub>0</sub>" is loaded.

The another example of SRT cycle is described in Fig.7 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 10 are the example of abnormal SRT cycle.

2





Figure 6. Split Read Transfer Normal Usage (Case1)

**DEVICE OPERATIONS** (Continued)

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9 indicates that SRT cycle is not performed until Serial Read is completed to the boundary

511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before  $t_{STH}$  and started after  $t_{STS}$ , a split transfer is not allowed during  $t_{STH} + t_{STS}$  (See Figure 10.)

A split Read Transfer does not change the direction of the SAM I/O port.



**Figure 7. Split Read Transfer Normal Usage (Case 2)**

DEVICE OPERATIONS (Continued)




Figure 8. Split Read Transfer Abnormal Usage (Case 1)





Figure 9. Split Read Transfer Abnormal Usage (Case 2)

**DEVICE OPERATIONS** (Continued)



**Figure 10. Split Transfer Cycle Limitation Period**

**Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address).

This last address is called Stop Point.

The KM4216C/V255 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is WBL/WEL or WBU/WEU low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 11. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the axcess will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will

not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. DBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR will take effect immediately; it does not require a SRT to become active valid.


**Table 2. Stop Point Setting Address**

Stop Register= Store Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set → CBRS Cycle							
Number of Stop Points/Half	Partition	Stop Point Setting Address					
		A8	A7	A6	A5	A4	A3-A0
1	$(1 \times 256) \times 2$	x	1	1	1	1	x
2	$(2 \times 128) \times 2$	x	0	1	1	1	x
4	$(4 \times 64) \times 2$	x	0	0	1	1	x
8	$(8 \times 32) \times 2$	x	0	0	0	1	x
16	$(16 \times 16) \times 2$	x	0	0	0	0	x

\*Other Case=Inhibit  
X=Don't Care

**DEVICE OPERATIONS** (Continued)


2



**Figure 11. Programmable Split SAM operation**

**TIMING DIAGRAMS**

**READ CYCLE**



 Don't Care



Truth Table for Write Cycle(1)

FUNCTION	RAS			CAS	CAS or WBL(U)/WEL(U)
	*1 WBL/WEL (WBU/WEU)	*2 DSF	*3 Wi/DQi (3) (New Mask)	*4 DSF	*5 Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) (4)	1	0	×	1	Column Mask
Masked Block Write (4)	0	0	Write Mask	1	Column Mask
Load Mask Data Register (2)	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

Note:

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages
- (2) Old Mask data load
- (3) Function table for Old Mask and New Mask


IF		*1		*3	Note
		WBL/WEL	WBU/WEU	Wi/DQi	
LMR Cycle Executed	Yes	0	0	×	Write using mask register data (Old Mask Data)
		0	1	×	
		1	0	×	
	No	1	1	×	Non Masked Write
		0	0	Write	Write using New Mask Data
		0	1	Mask	Wi/DQi=0 Write Disable
	1	0		Wi/DQi=1 Write Enable	
	1	1	×	Non Masked Write	

× : Don't Care

(4) Function Table for Block Write Column Mask

Column Address			*5		IF	
			Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1
A2	A1	A0	W0/DQ0	W8/DQ8	No Change the Internal Data	Color Register Data are Write to the Corresponding Column Address Location
0	0	0	W1/DQ1	W9/DQ9		
0	0	1	W2/DQ2	W10/DQ10		
0	1	0	W3/DQ3	W11/DQ11		
0	1	1	W4/DQ4	W12/DQ12		
1	0	0	W5/DQ5	W13/DQ13		
1	0	1	W6/DQ6	W14/DQ14		
1	1	0	W7/DQ7	W15/DQ15		
1	1	1				


EARLY WRITE CYCLE



2


Note : In Block write cycle, only column address A3-A8 are used.

LATE WRITE CYCLE



Note : In Block write cycle, only column address A3-A8 are used.

READ-WRITE/READ-MODIFY-WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.




FAST PAGE MODE READ-MODIFY-WRITE CYCLE

2




Note : In Block write cycle, only column address A3-A8 are used.

**RAS ONLY REFRESH CYCLE**



 DON'T CARE


HIDDEN REFRESH CYCLE



 Don't Care

2


**CAS BEFORE RAS REFRESH CYCLE**



**CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE**

FUNCTION	CODE	LOGIC STATES		
		A	B	C
CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options)	CBRR	X	0	X
CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set)	CBRS	0	1	STOP Address
CAS-BEFORE-RAS REFRESH CYCLE (No Reset)	CBRN	1	1	X


**CAS-BEFORE-RAS SELF REFRESH CYCLE**




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE

2


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




READ CYCLE



WRITE CYCLE




READ-MODIFY-WRITE CYCLE




 DON'T CARE

READ TRANSFER CYCLE



2

REAL TIME READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$






SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)



**PACKAGE DIMENSIONS**


**64 Pin Plastic Shrink Small Out Line Package**

Units: Millimeters



2

**70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)**



## 256K × 16 Bit CMOS Video RAM

### FEATURES

- **Dual port Architecture**  
**256K × 16 bits RAM port**  
**512 × 16 bits SAM port**
- **Performance range:**

Parameter	Speed	-60	-70	-80
RAM access time (t <sub>RA</sub> C)		60ns	70ns	80ns
RAM access time (t <sub>CA</sub> C)		15ns	20ns	20ns
RAM cycle time (t <sub>RC</sub> )		110ns	130ns	150ns
RAM page	KM4216C256	24ns	28ns	33ns
cycle (t <sub>HPC</sub> )	KM4216V256	24ns	28ns	33ns
SAM access time (t <sub>SCA</sub> )		15ns	17ns	20ns
SAM cycle time (t <sub>SCC</sub> )		18ns	20ns	25ns
RAM active current	KM4216C256	120mA	110mA	100mA
	KM4216V256	110mA	100mA	90mA
SAM active current	KM4216C256	50mA	45mA	40mA
	KM4216V256	40mA	35mA	30mA

- **Fast Page Mode with Extended Data out**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read (SR)**
- **Read / Real time read transfer (RT, RRT)**
- **Split Read Transfer with Stop Operation (SRT)**
- **Byte/Word Write Operation**
- **8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output control**
- **All Inputs and Outputs TTL Compatible**
- **Refresh: 512 Cycle/8ms**
- **Single + 5V ± 10% Supply Voltage (KM4216C256)**
- **Single + 3.3V ± 10% Supply Voltage (KM4216V256)**
- **Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)**
- **Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)**
- **Device Options**
  - **Low Power Dissipation**
  - **Low Low Power Dissipation**
  - **Self Refresh (128ms)**
- **Part Marking**
  - Extended CBR Refresh (64ms)** L
  - Self Refresh (128ms)** F
- **Low V<sub>CC</sub>(3.3V) Part Name: KM4216V256**

### GENERAL DESCRIPTION

The Samsung KM4216C/V256 is a CMOS 256K × 16 bit Dual Port DRAM. It consists of a 256K × 16 dynamic random access memory (RAM) port and 512 × 16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional 256K × 16 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Byte/word write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate. The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function
SC	Serial Clock
SQ <sub>0</sub> -SQ <sub>15</sub>	Serial Data Output
DT/OE	Data Transfer/Output Enable
WBL/WEL, WBU/WEU	Write Per Bit/Write Enable (Lower /Upper)
RAS	Row Address Strobe
CAS	Column Address Strobe
W <sub>0</sub> /DQ <sub>0</sub> -W <sub>15</sub> /DQ <sub>15</sub>	Data Write Mask/Input/Output
SE	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
DSF	Special Function Control
V <sub>CC</sub>	Power (+5V)
	Power (+3.3V)
V <sub>SS</sub>	Ground
QSF	Special Flag Out
N.C	No Connection

# KM4216C256/L/F, KM4216V256/L/F

# PRELIMINARY CMOS VIDEO RAM


## PIN CONFIGURATION (TOP VIEWS)

### • KM4216C/V256G/GL/GF




2


### • KM4216C/V256T/TL/TF



### • KM4216C/V256R/RL/RF



**FUNCTIONAL BLOCK DIAGRAM**



FUNCTION TRUTH TABLE

Mnemonic Code	RAS				CAS	Address		DQi Input		Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Color	
CBRS (Note 1.3)	0	×	0	1	-	Stop (Note4)	-	×	-	-	-	CBR Refresh/ Stop (No reset)
CBRN (Note 1)	0	×	1	1	-	×	-	×	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	×	×	0	-	×	-	×	-	-	-	CBR Refresh (Option reset)
ROR	1	1	×	0	-	ROW	-	×	-	-	-	RAS-only Refresh
RT	1	0	1	0	×	ROW	Tap	×	×	-	-	Read Transfer
SRT	1	0	1	1	×	ROW	Tap	×	×	-	-	Split Read Transfer
RWM	1	1	0	0	0	ROW	Col.	WMi	Data	Use	-	Masked write (New/Old Mask)
BWM	1	1	0	0	1	ROW	Col.	WMi	Column Mask	Use	Use	Masked Block Write (New/Old Mask)
RW	1	1	1	0	0 (Note6)	ROW	Col.	×	Data	-	-	Read or Write
BW	1	1	1	0	1	ROW	Col.	×	Column Mask	-	Use	Block Write
LMR (Note 2)	1	1	1	1	0	ROW (Note7)	×	×	WMi	Load (Note5)	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	ROW (Note7)	×	×	Color		Load	Load Color Register

X: Don't Care, - : Not Applicable, Tap:SAM Start (Column) Address, WMi : Write Mask Data (i=0-15)  
RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not required.

2

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM4216C256	KM4216V256	
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to +7.0	-0.5 to +4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub>=0 to 70°C)

Item	Symbol	KM4216C256			KM4216V256			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1V	2.0		V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-1.0	-	0.8	-0.3		0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5(0.3*1) all other pins not under test=0 volts).	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

Note) \*1 : KM4216V256

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (R <sub>A</sub> S, C <sub>A</sub> S, W <sub>B</sub> /W <sub>E</sub> , D <sub>T</sub> /O <sub>E</sub> , S <sub>E</sub> , S <sub>C</sub> , D <sub>S</sub> F)	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /D <sub>Q</sub> 0-W <sub>15</sub> /D <sub>Q</sub> 15)	C <sub>DQ</sub>	2	7	pF
Output Capacitance (S <sub>Q</sub> 0-S <sub>Q</sub> 15, Q <sub>S</sub> F)	C <sub>SO</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless other wise noted)

Parameter (RAM Port)	SAM port	Symbol	KM4216C256			KM4216V256			Unit
			-6	-7	-8	-6	-7	-8	
Operating Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ cycling @ $t_{RC}=\min$ )	Standby*4	ICC1	120	110	100	110	100	90	mA
	Active	ICC1A	160	145	130	140	125	110	mA
Standby Current ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{DT}/\overline{OE}$ , $\overline{WB}/\overline{WE}=\overline{VIH}$ $DSF=\overline{VIL}$ )	Standby*4	ICC2	10	10	10	10	10	10	mA
	Active	ICC2A	50	45	40	40	35	30	mA
	Standby*4	ICC2C*2	200	200	200	200	200	200	$\mu A$
	Standby*4	ICC2C*3	150	150	150	150	150	150	$\mu A$
$\overline{RAS}$ Only Refresh Current*1 ( $\overline{CAS}=\overline{VIH}$ , $\overline{RAS}$ cycling @ $t_{RC}=\min$ )	Standby*4	ICC3	120	110	100	110	100	90	mA
	Active	ICC3A	160	145	130	140	125	110	mA
Extended Fast Page Mode Current*1 ( $\overline{RAS}=\overline{VIL}$ , $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	ICC4	110	100	90	100	90	80	mA
	Active	ICC4A	150	135	120	130	115	110	mA
$\overline{CAS}$ Before- $\overline{RAS}$ Refresh Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	ICC5	120	110	100	110	100	90	mA
	Active	ICC5A	160	145	130	140	125	110	mA
Data Transfer Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	ICC6	140	130	120	130	120	110	mA
	Active	ICC6A	180	165	150	160	145	130	mA
Block Write Cycle Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	ICC7	120	110	100	110	100	90	mA
	Active	ICC7A	160	145	130	140	125	110	mA
Color Register Load Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	ICC8	110	90	80	90	80	70	mA
	Active	ICC8A	140	125	110	120	105	90	mA
Battery Back Up Current *2 $\overline{CAS}=\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycling or $\leq \overline{VIL}$ $\overline{RAS}=\overline{t_{RAS}(\min)}$ to $1\mu s$ $t_{RC}=125\mu s$ (64ms for 512 rows) $\overline{DT}/\overline{OE}$ , $\overline{WB}/\overline{WE}$ , $DSF \geq \overline{VIH}$ or $\leq \overline{VIL}$	Standby*4	ICC9	300	300	300	300	300	300	$\mu A$
Self Refresh Current *3 $\overline{RAS}, \overline{CAS} \leq 0.2V$ (128ms for 512 rows) $\overline{DT}/\overline{OE}$ , $\overline{WB}/\overline{WE}$ , $DSF \geq V_{CC} - 0.2V$ or $\leq 0.2V$ $DQ0 \sim 15 = V_{CC} - 0.2V, 0.2V$ or OPEN	Standby*4	ICC10	250	250	250	250	250	250	$\mu A$

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, ICC is specified as average current.

In ICC1, ICC3, ICC6, ICC7, ICC8, address transition should be changed only once while  $\overline{RAS}=\overline{VIL}$ .

In ICC4, Address transition should be changed only once while  $\overline{CAS}=\overline{VIH}$

\*2 KM4216C/V256L only :  $\overline{VIH} \geq V_{CC} - 0.2V, \overline{VIL} \leq 0.2V$

\*3 KM4216C256F only :  $\overline{VIH} \geq V_{CC} - 0.2V, \overline{VIL} \leq 0.2V$

\*4 SAM standby condition :  $\overline{SE} \geq \overline{VIH}, \overline{SC} \leq \overline{VIL}$  or  $\geq \overline{VIH}$

2

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , KM4216C256 :  $V_{CC} = 5.0V \pm 10\%$ , KM4216V256 :  $3.3V \pm 10\%$ .)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110		130		150		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		185		200		ns	
Hyper page cycle time	t <sub>HPC</sub>	30		35		40		ns	17
		24		28		33		ns	16
Hyper page read-modify-write cycle time	t <sub>HPRWC</sub>	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	3,5,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	3,5,6
Access time from column address	t <sub>AA</sub>		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	t <sub>T</sub>	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RS</sub>	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (Hyper page mode)	t <sub>RSP</sub>	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	45		55		65		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	15		15		20		ns	17
		10	10K	10	10K	12	10K	ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	t <sub>CPT</sub>	20		25		30		ns	
$\overline{\text{CAS}}$ precharge time (Hyper page mode)	t <sub>CP</sub>	10		10		10		ns	
Output hold time from $\overline{\text{CAS}}$	t <sub>DOH</sub>	5		5		5		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	10		12		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Output buffer turn off delay from $\overline{\text{WBX}}/\overline{\text{WEX}}$	t <sub>WEZ</sub>	0	15	0	15	0	15	ns	7
Write command pulse width	t <sub>WPZ</sub>	10		10		10		ns	7
Write command hold time	t <sub>WCH</sub>	10		10		15		ns	
Write command pulse width	t <sub>WP</sub>	10		10		15		ns	

AC CHARACTERISTICS (Continued)

2

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{RAS}}$ lead time	trWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	15		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		12		15		ns	10
Write command set-up time	twCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tcWD	40		45		45		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	trWD	85		95		105		ns	8
Column address to $\overline{\text{WE}}$ delay time	tAWD	50		55		60		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C-B-R}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	trPC	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	tROH	15		20		20		ns	
Access time from output enable	toEA		15		20		20	ns	
Output enable to data input delay	toED	15		15		15		ns	
Output Buffer turn-off delay from $\overline{\text{OE}}$	toEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toEH	15		15		15		ns	
Data to $\overline{\text{CAS}}$ delay	tdZC	0		0		0		ns	
Data to output enable delay	tdZO	0		0		0		ns	
Refresh period (512 cycle)	tREF		8		8		8	ms	
$\overline{\text{WB}}$ set-up time	tWSR	0		0		0		ns	
$\overline{\text{WB}}$ hold time	trWH	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{RAS}}$	tFSR	0		0		0		ns	
DSF hold time referenced to $\overline{\text{RAS}}$	trFH	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{CAS}}$	tFSC	0		0		0		ns	
DSF hold time referenced to $\overline{\text{CAS}}$	trFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	10		10		15		ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{C-B-R}}$ self refresh)	trASS	100		100		100		$\mu\text{s}$	15
$\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ self refresh)	trPS	110		130		150		ns	15
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C-B-R}}$ self refresh)	tCHS	0		0		0		ns	15
$\overline{\text{DT}}$ high set-up time	tTHS	0		0		0		ns	
$\overline{\text{DT}}$ high hold time	tTHH	10		10		15		ns	
$\overline{\text{DT}}$ low set-up time	tTLS	0		0		0		ns	
$\overline{\text{DT}}$ low hold time	tTLH	10		10		15		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{RAS}}$ (real time read transfer)	trTH	50		60		65		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{CAS}}$ (real time read transfer)	tCTH	15		20		25		ns	

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{DT}$ low hold referenced to column address (real time read transfer)	tATH	20		25		30		ns	
$\overline{DT}$ precharge time	tTP	20		20		20		ns	
$\overline{RAS}$ to first SC delay (read transfer)	tRSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay (read transfer)	tCSD	25		30		35		ns	
Col. Address to first SC delay (read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time (read transfer)	tTSD	10		10		15		ns	
LAST SC to $\overline{RAS}$ set-up time	tSRS	20		20		20		ns	
SC cycle time	tSCC	18		20		25		ns	14
SC pulse width (SC high time)	tSC	5		7		7		ns	
SC precharge (SC low time)	tSCP	5		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tSQD		20		25		25	ns	
$\overline{DT}$ -QSF delay time	tTQD		20		25		25	ns	
$\overline{RAS}$ -QSF delay time	tRQD		70		75		80	ns	
$\overline{CAS}$ -QSF delay time	tCQD		35		35		40	ns	
$\overline{DT}$ to $\overline{RAS}$ Precharge time	tTRP	40		50		60		ns	
OE high pulse width	tOEP	10		10		10		ns	
OE high hold time from $\overline{CAS}$ high	tOEHC	10		10		10		ns	
OE to $\overline{CAS}$ high set-up time	tOCH	5		5		5		ns	

NOTES


1. An initial pause of 200µs is required after power-up followed by any 8  $\overline{RAS}$ , 8 SC cycles before proper device operation is achieved. ( $\overline{DT}/\overline{OE}$ =High) if the internal refresh counter is used a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles are required in stead of 8  $\overline{RAS}$  cycles.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$ , and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.  
DOUT Comparator level :  $V_{OH}/V_{OL}=2.0V/0.8V$ .
4. SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.  
DOUT comparator level:  $V_{OH}/V_{OL}=2.0/0.8V$ .
5. Operation within the  $t_{RCDB}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met. The  $t_{RCDB}(\max)$  is specified as a reference point only. If  $t_{RCDB}$  is greater than the specified  $t_{RCDB}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Assumes that  $t_{RCDB} \geq t_{RCDB}(\max)$ .
7. This parameters define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\max)$  limit insured that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the

specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .

12. Power must be applied to the  $\overline{RAS}$  and  $\overline{DT}/\overline{OE}$  input signals to pull them high before or at the same time as the  $V_{CC}$  supply is turned on. After power-up, initial status of chip is described below

Pin or REGISTER	STATUS
QSF	Hi-Z
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Hi-Z
SQi	Hi-Z

13. Recommended operating input condition.



Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from  $V_{IL}(\max)$  and  $V_{IH}(\min)$  with transition time=5.0ns

14. Assume  $t_T=3ns$ .
15. Self refresh parameter (KM4216C/V256F) 512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
16.  $t_{ASC} \geq t_{CP}(\min)$  at normal cycle assume  $t_T=2ns$ .
17.  $t_{ASC} < t_{CP}(\min)$  at normal cycle or any condition at Block write cycle assume  $t_T=2ns$ .

## DEVICE OPERATION

The KM4216C/V256 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid row and column address inputs.

Operation of the KM4216C/V256 begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by  $\overline{\text{CAS}}$ . This the beginning of any KM4216C/V256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time ( $t_{\text{RP}}$ ) requirement.

### RAS and CAS Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

### RAM Read

A RAM read cycle is achieved by maintaining  $\overline{\text{WB/WE}}$  high during a  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{\text{RAS}}$ . But the access time also depends on the falling edge of  $\overline{\text{CAS}}$  and on the valid column address transition. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{rCD}}(\text{max})$  and if the column address is valid before  $t_{\text{rAD}}(\text{max})$  then the access time to valid data is specified by  $t_{\text{rAC}}$ . However, if  $\overline{\text{CAS}}$  goes low after  $t_{\text{rCD}}(\text{max})$  or the column address becomes valid after  $t_{\text{rAD}}(\text{max})$ , access is specified by  $t_{\text{CAC}}$  or  $t_{\text{TAA}}$ . The KM4216C/V256 has common data I/O pins. The  $\overline{\text{DT/OE}}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{\text{DT/OE}}$  must be low for the period of time defined by  $t_{\text{OEA}}$ .

### Extended Data Out

In the conventional RAM Read cycle,  $\overline{\text{DOUT}}$  buffer is designed to make turn-off by the rising edge of  $\overline{\text{CAS}}$ . The KM4216C/V256 offers an accelerated Fast Page Mode Cycle by eliminating output disable from  $\overline{\text{CAS}}$  high.

This is called Extended Data Output (or Hyper Page mode)

Data output are disabled at  $\overline{\text{WB/WE}}=\text{low}$ ,  $\overline{\text{DT/OE}}=\text{high}$  and  $t_{\text{OFF}}$  time after  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are high. The  $t_{\text{OFF}}$  time is referenced from the rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ , whichever occurs later (See Figure 1). What the output buffer is disabling during  $\overline{\text{DT/OE}} = \text{high}$  is to use bank selection in the frame buffer memory using common I/O line. Read, write and read-modify-write cycles are available during the extended data out mode.




Figure 1. Extended Data Output Example

**DEVICE OPERATION** (continued)

**Byte Write Operation**

The KM4216C/V256 has 2 write control pin,  $\overline{WBL/WEL}$  and  $\overline{WBU/WEU}$ , and offers asynchronous write operation with lower byte ( $W_0/DQ_0 \sim W_7/DQ_7$ ) and upper byte ( $W_8/DQ_8 \sim W_{15}/DQ_{15}$ ). This is called Byte Write operation. This operation can be performed in RAM write, Block write, Load Mask register, and Load Color register.

**New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining  $\overline{CAS}$  high and  $\overline{WB/WE}$  and  $\overline{DSF}$  low at the falling edge of  $\overline{RAS}$ . The mask data on the  $W_0/DQ_0 \sim W_{15}/DQ_{15}$  pins are latched into the write mask register at the falling edge of  $\overline{RAS}$ . When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by  $\overline{WB/WE}$  low before  $\overline{CAS}$  falling and the Late Write cycle is achieved by  $\overline{WB/WE}$  low after  $\overline{CAS}$  falling. During the Early or Late Write cycle, input data through  $W_0/DQ_0 \sim W_{15}/DQ_{15}$  must keep the set-up and hold time at the falling edge of  $\overline{CAS}$  or  $\overline{WB/WE}$ .

If  $\overline{WBL/WEL}$  and  $\overline{WBU/WEU}$  is high at the falling edge of  $\overline{RAS}$ , no masking operation is performed (see Figure2, 3). And if  $\overline{WBL/WEL}$  is high during  $\overline{CAS}$  low, write operation of lower byte do not perform and if  $\overline{WBU/WEU}$  is high, write operation of upper byte do not execute.




Figure 2. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)

**DEVICE OPERATION** (continued)

**Load Mask Register(LMR)**

The Load Mask Register operation loads the data present on the  $W_i/DQ_i$  pins into the Mask Data Register at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ .

The LMR cycle is performed if  $DSF$  high,  $\overline{WB}/\overline{WE}$  high at the  $\overline{RAS}$  falling edge and  $DSF$  low at the  $\overline{CAS}$  falling edge. If an LMR is done, the KM4216C/V256 are set to old masked write mode.

**Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode,  $CBRR$  (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V256 initializes in the New Masked write mode.




Figure 3. Byte Write and New Masked Write Cycle Example 2.

**DEVICE OPERATION** (continued)




Figure 4. New Masked Write Cycle and Old Masked Write Cycle Example

**Fast Page Mode**

The KM4216C/V256 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order. In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**DEVICE OPERATION** (continued)

**Load Color Register(LCR)**

A Load Color register cycle is performed by keeping DSF high on the both falling edges of RAS and CAS. Color data is loaded in the falling edge of CAS(early write) or WE(late write) via the W<sub>0</sub>/DQ<sub>0</sub>-W<sub>7</sub>/DQ<sub>7</sub>(Lower Byte), W<sub>8</sub>/DQ<sub>8</sub>-W<sub>15</sub>/DQ<sub>15</sub> (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.

**Block Write**

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting

be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This result in a total of 128-bits being written in a single Block write cycle compared to 16-bits in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of RAS and high at the falling edge of CAS.




Figure 5. Block Write Scheme

DEVICE OPERATION (continued)

**Address Lines:** The row address is latched on the falling edge of  $\overline{RAS}$ .

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs,  $A_0, A_1,$  and  $A_2$  are ignored and only bits ( $A_3\sim A_8$ ) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the  $W_0/DQ_0\sim W_{15}/DQ_{15}$  pins provide column mask data. That is, for each of the eight bits in all 16 -bits-planes, writing of Color Register contents can be inhibited. For example, if  $W_0/DQ_0=1$  and  $W_1/DQ_1=0$ , then the Color Register contents will be written into the first bit out of the eight, but the second remains

unchanged. Fig. 5 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both  $DSF$  and  $\overline{WB}/\overline{WE}$  must be low at the falling edge of  $\overline{RAS}$ .  $DSF$  must be high on the falling edge of  $\overline{CAS}$ . In new mask mode, Mask data is latched into the device via the  $W_0/DQ_0\sim W_{15}/DQ_{15}$  pins on the falling edge of  $\overline{RAS}$  and needs to be re-entered for every new  $\overline{RAS}$  cycle. In old mask mode, I/O mask data will be provided by the Mask Data Register.




Figure 6. Block Write Example and Timing

**DEVICE OPERATIONS** (Continued)**Data Output**

The KM4216C/V256 has three state output buffer Controlled by  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}/\overline{RAS}$ . If  $\overline{DT}/\overline{OE}$  is high when  $\overline{CAS}$  and  $\overline{RAS}$  low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tCLZ of the first  $\overline{CAS}$  falling edge. Invalid data may be present at the output during the time after tCLZ and the valid data appears at the output. The timing parameter tRAC, tCAC and tAA specify when the valid data will be present at the output.

**Refresh**

The data in the KM4216C/V256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**$\overline{RAS}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address(A0-A8).

**$\overline{CAS}$ -Before- $\overline{RAS}$  Refresh:** The KM4216C/V256 has  $\overline{CAS}$ -before- $\overline{RAS}$  on chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time (tCSR) before  $\overline{RAS}$  goes low, the on chip refresh circuitry is enabled. An internal refresh operation occurs automatically. The refresh address is supplied by the on chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

The KM4216C/V256 has 3 type  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the  $\overline{RAS}$  falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values

CBRN (CBR refresh without reset) is set if DSF high when  $\overline{WBL}/\overline{WEL}$  and  $\overline{WBU}/\overline{WEU}$  is high at the falling edge of  $\overline{RAS}$  and simply do only refresh operation.

CBRS(CBR Refresh with stop register set) cycle is set if DSF high when  $\overline{WBL}/\overline{WEL}$  or  $\overline{WBU}/\overline{WEU}$  is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM4216C/V256 hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Self Refresh (Only KM4216C/V256F):** The Self Refresh is  $\overline{CAS}$ -before- $\overline{RAS}$  refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, if  $\overline{RAS}$  is low more than 100 $\mu$ s at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on chip because the refresh counter on chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when  $\overline{RAS}$  and  $\overline{CAS}$  is high and tRPS of Self Refresh is the time requiring to complete the last refresh of Self Refresh.

**Other Refresh Methods :** It is also possible to refresh the KM4216C/V256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**DEVICE OPERATIONS** (Continued)

**Table 1. Truth Table for Transfer Operation**

\*: Don't care

RAS Falling Edgd					Function	Transfer Direction	Transfer Data Bit
CAS	DT/OE	WB/WE	DSF	SE			
H	L	H	L	*	Read Transfer	RAM→SAM	512 × 16
H	L	H	H	*	Split Read Transfer	RAM→SAM	256 × 16

**Transfer Operation**

Transfer operation is initiated when  $\overline{DT/OE}$  is low at the falling edge of  $\overline{RAS}$ . The state of DSF when  $\overline{RAS}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

**Read Transfer (RT)**

The Read Transfer operation is set if  $\overline{DT/OE}$  is low,  $\overline{WB/WE}$  is high, and DSF is low at the falling edge of  $\overline{RAS}$ . The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC,  $\overline{DT/OE}$  is taken high after  $\overline{CAS}$  goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of  $\overline{DT/OE}$  must be Synchronized with the rising edge of SC ( $t_{rSL}/t_{rSD}$ ) to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC,  $\overline{DT/OE}$  may go high before  $\overline{CAS}$  goes low and the actual data transfer will be timed internally.

**Split Read Transfer (SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{DT/OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to occur at the first rising edge of  $\overline{DT/OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT/OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB/WE}$  high and  $\overline{DT/OE}$  low at the falling edge of  $\overline{RAS}$ .



**DEVICE OPERATIONS** (Continued)

**Address:** The row address is latched in the falling edge of RAS. The column address defined by (A<sub>0</sub>-A<sub>7</sub>) defines the starting address of the SAM port from which data will begin shifting out. Column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit). Example of SRT applications are shown in Fig.7 through Fig. 10

The normal usage of Split Read Transfer cycle is described in Fig.7. When Read Transfer is executed, data from X<sub>1</sub> row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap

address). If SRT is performed while data is being serially read from lower half SAM, data from X<sub>2</sub> row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y<sub>0</sub>" Tap address instead of "Y<sub>0</sub>" is loaded.

The another example of SRT cycle is described in Fig.8 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle.




Figure 7. Split Read Transfer Normal Usage (Case1)

DEVICE OPERATIONS (Continued)

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 10 indicates that SRT cycle is not performed until Serial Read is completed to the boundary

511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before  $t_{STH}$  and started after  $t_{STS}$ , a split transfer is not allowed during  $t_{STH} + t_{STS}$  (See Figure 11.)

A split Read Transfer does not change the direction of the SAM I/O port.

2




Figure 8. Split Read Transfer Normal Usage (Case 2)

**DEVICE OPERATION** (Continued)




Figure 9. Split Read Transfer Abnormal Usage (Case 1)




Figure 10. Split Read Transfer Abnormal Usage (Case 2)

**DEVICE OPERATION** (Continued)




Figure 11. Split Transfer Cycle Limitation Period

**Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address).

This last address is called Stop Point.

The KM4216C/V256 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is  $\overline{WBL}/\overline{WEL}$  or  $\overline{WBU}/\overline{WEU}$  low, DSF high at the falling edge of  $\overline{RAS}$  in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will


not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of  $\overline{RAS}$ . The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

Stop Register= Store Address of Serial Access							
Use on the Split Transfer Cycle							
Stop Pointer Set → CBRS Cycle							
Number of stop Points/Half	Partition	Stop Point Setting Address					
		A8	A7	A6	A5	A4	A3-A0
1	$(1 \times 256) \times 2$	x	1	1	1	1	x
2	$(2 \times 128) \times 2$	x	0	1	1	1	x
4	$(4 \times 64) \times 2$	x	0	0	1	1	x
8	$(8 \times 32) \times 2$	x	0	0	0	1	x
16	$(16 \times 16) \times 2$	x	0	0	0	0	x

\*Other Case=Inhibit  
X=Don't Care


**DEVICE OPERATION** (Continued)



**Figure 12. Programmable Split SAM operation**

**TIMING DIAGRAMS**

**READ CYCLE**



2

Don't Care



**Truth Table for Write Cycle(1)**

FUNCTION	RAS			CAS	CAS or WBL(U)/WEL(U)
	*1	*2	*3	*4	*5
	$\overline{\text{WBL/WEL}}$ $(\overline{\text{WBU/WEU}})$	DSF	Wi/DQi (3) (New Mask)	DSF	Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) (4)	1	0	×	1	Column Mask
Masked Block Write (4)	0	0	Write Mask	1	Column Mask
Load Mask Data Register (2)	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

**2**

**Note:**

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages
- (2) Old Mask data load
- (3) Function table for Old Mask and New Mask


IF		*1		*3	Note
		WBL/WEL	WBU/WEU	Wi/DQi	
LMR Cycle Executed	Yes	0	0	×	Write using mask register data (Old Mask Data)
		0	1	×	
		1	0	×	
	No	1	1	×	Non Masked Write
		0	0	Write	Write using New Mask Data Wi/DQi=0 Write Disable Wi/DQi=1 Write Enable
		0	1	Mask	
1	0	×	Non Masked Write		

× : Don't Care

(4) Function Table for Block Write Column Mask


Column Address			*5		IF	
A2	A1	A0	Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1
0	0	0	W0/DQ0	W8/DQ8	No Change the Internal Data	Color Register Data are Write to the Corresponding Column Address Location
0	0	1	W1/DQ1	W9/DQ9		
0	1	0	W2/DQ2	W10/DQ10		
0	1	1	W3/DQ3	W11/DQ11		
1	0	0	W4/DQ4	W12/DQ12		
1	0	1	W5/DQ5	W13/DQ13		
1	1	0	W6/DQ6	W14/DQ14		
1	1	1	W7/DQ7	W15/DQ15		

**EARLY WRITE CYCLE**




Note : In Block write cycle, only column address A<sub>3</sub>~A<sub>8</sub> are used.

LATE WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.

READ-WRITE/READ-MODIFY-WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.






FAST PAGE MODE READ-MODIFY-WRITE CYCLE

2




Note : In Block write cycle, only column address A3~A8 are used.

**RAS ONLY REFRESH CYCLE**



 DON'T CARE

HIDDEN REFRESH CYCLE




 Don't Care

2



CAS-BEFORE-RAS SELF REFRESH CYCLE




 Don't Care


\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE

2


**CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE**



**READ TRANSFER CYCLE**




REAL TIME READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$

Don't Care


SPLIT READ TRANSFER CYCLE



**SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )**




**SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)**



**PACKAGE DIMENSIONS**


Units: Millimeters

**64 Pin Plastic Shrink Small Out Line Package**



2

**70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)**



*256K × 16 Bit CMOS Video RAM*

**FEATURES**

- **Dual port Architecture**  
**256K × 16 bits RAM port**  
**512 × 16 bits SAM port**
- **Performance range:**

Parameter		Speed	-6	-70	-80
RAM access time (t <sub>TRAC</sub> )			60ns	70ns	80ns
RAM access time (t <sub>TCAC</sub> )			15ns	20ns	20ns
RAM cycle time (trc)			110ns	130ns	150ns
RAM page cycle (tpc)	KM4216C257		40ns	45ns	50ns
	KM4216V257		40ns	45ns	50ns
SAM access time (t <sub>SCA</sub> )			15ns	17ns	20ns
SAM cycle time (t <sub>SCC</sub> )			18ns	20ns	25ns
RAM active current	KM4216C257		120mA	110mA	100mA
	KM4216V257		110mA	100mA	90mA
SAM active current	KM4216C257		50mA	45mA	40mA
	KM4216V257		40mA	35mA	30mA

- **Fast Page Mode**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read (SR)**
- **Read / Real time read transfer (RT, RRT)**
- **Split Read Transfer with Stop Operation (SRT)**
- **2  $\overline{CAS}$  Byte/Word Read/Write Operation**
- **8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)**
- **$\overline{CAS}$ -before- $\overline{RAS}$ ,  $\overline{RAS}$ -only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output control**
- **All Inputs and Outputs TTL Compatible**
- **Refresh: 512 Cycle/8ms**
- **Single + 5V ± 10% Supply Voltage (KM4216C257)**
- **Single + 3.3V ± 10% Supply Voltage (KM4216V257)**
- **Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)**
- **Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)**
- **Device Options**
  - **Low Power Dissipation**      **Part Marking**  
**Extended CBR Refresh (64ms)**      **L**
  - **Low Low Power Dissipation**  
**Self Refresh (128ms)**      **F**
- **Low V<sub>cc</sub>(3.3V) Part Name: KM4216V257**

**GENERAL DESCRIPTION**

The Samsung KM4216C/V257 is a CMOS 256K × 16 bit Dual Port DRAM. It consists of a 256K × 16 dynamic random access memory (RAM) port and 512 × 16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional 256K × 16 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access, 2  $\overline{CAS}$  Byte/word Read/write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate. The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V257 supports  $\overline{RAS}$ -only, Hidden, and  $\overline{CAS}$ -before- $\overline{RAS}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name		Pin Function
SC		Serial Clock
SQ0-SQ15		Serial Data Output
$\overline{DT}/\overline{OE}$		Data Transfer/Output Enable
$\overline{CAS}_L$		Column Address Strobe (Lower /Upper)
$\overline{CAS}_U$		
$\overline{RAS}$		Row Address Strobe
$\overline{WB}/\overline{WE}$		Write Per Bit/Write Enable
W0/DQ0-W15/DQ15		Data Write Mask/Input/Output
$\overline{SE}$		Serial Enable
A0-A8		Address Inputs
DSF		Special Function Control
V <sub>cc</sub>	KM4216C257	Power (+5V)
	KM4216V257	Power (+3.3V)
V <sub>ss</sub>		Ground
QSF		Special Flag Out
N.C		No Connection

# KM4216C257/L/F, KM4216V257/L/F

# PRELIMINARY CMOS VIDEO RAM


## PIN CONFIGURATION (TOP VIEWS)

### • KM4216C/V257G/GL/GF




2


### • KM4216C/V257T/TL/TF



### • KM4216C/V257R/RL/RF



**FUNCTIONAL BLOCK DIAGRAM**



**FUNCTION TRUTH TABLE**

Mnemonic Code	RAS				CAS		Address		DQi Input		Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Color		
CBRS (Note 1.3)	0	x	0	1	-	Stop (Note4)	-	x	-	-	-	-	CBR Refresh/ Stop (No reset)
CBRN (Note 1)	0	x	1	1	-	x	-	x	-	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	x	x	0	-	x	-	x	-	-	-	-	CBR Refresh (Option reset)
ROR	1	1	x	0	-	ROW	-	x	-	-	-	-	RAS-only Refresh
RT	1	0	1	0	x	ROW	Tap	x	x	-	-	-	Read Transfer
SRT	1	0	1	1	x	ROW	Tap	x	x	-	-	-	Split Read Transfer
RWM	1	1	0	0	0	ROW	Col.	Wmi	Data	Use	-	-	Masked write (New/Old Mask)
BWM	1	1	0	0	1	ROW	Col.	Wmi	Column Mask	Use	Use	-	Masked Block Write (New/Old Mask)
RW	1	1	1	0	0 (Note6)	ROW	Col.	x	Data	-	-	-	Read or Write
BW	1	1	1	0	1	ROW	Col.	x	Column Mask	-	Use	-	Block Write
LMR (Note 2)	1	1	1	1	0	ROW (Note7)	x	x	Wmi	Load (Note5)	-	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	ROW (Note7)	x	x	Color	-	Load	-	Load Color Register

X: Don't Care, - : Not Applicable, Tap: SAM Start (Column) Address, Wmi : Write Mask Data (i=0-15)  
RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform  $\overline{\text{CAS}}$ -before-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not required.

**2**

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM4216C257	KM4216V257	
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to +7.0	-0.5 to +4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub>=0 to 70°C)

Item	Symbol	KM4216C257			KM4216V257			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1V	2.0		V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-1.0	-	0.8	-0.3		0.8	V

**INPUT/OUTPUT CURRENT**(Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5(0.3*1) all other pins not under test=0 volts).	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

Note) \*1 : KM4216V257

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> -W <sub>15</sub> /DQ <sub>15</sub> )	C <sub>DQ</sub>	2	7	pF
Output Capacitance (SQ <sub>0</sub> -SQ <sub>15</sub> , QSF)	C <sub>SQ</sub>	2	7	pF

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless other wise noted)

Parameter (RAM Port)	SAM port	Symbol	KM4216C257			KM4216V257			Unit
			-6	-7	-8	-6	-7	-8	
Operating Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ cycling @ $t_{RC}=\min$ )	Standby*4	I <sub>CC1</sub>	120	110	100	110	100	90	mA
	Active	I <sub>CC1A</sub>	160	145	130	140	125	110	mA
Standby Current ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{DT/OE}$ , $\overline{WB/WE}=V_{IH}$ DSF= $V_{IL}$ )	Standby*4	I <sub>CC2</sub>	10	10	10	10	10	10	mA
	Active	I <sub>CC2A</sub>	50	45	40	40	35	30	mA
	Standby*4	I <sub>CC2C*2</sub>	200	200	200	200	200	200	$\mu A$
	Standby*4	I <sub>CC2C*3</sub>	150	150	150	150	150	150	$\mu A$
RAS Only Refresh Current*1 ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ cycling @ $t_{RC}=\min$ )	Standby*4	I <sub>CC3</sub>	120	110	100	110	100	90	mA
	Active	I <sub>CC3A</sub>	160	145	130	140	125	110	mA
Fast Page Mode Current*1 ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @ $t_{PC}=\min$ )	Standby*4	I <sub>CC4</sub>	110	100	90	100	90	80	mA
	Active	I <sub>CC4A</sub>	150	135	120	130	115	110	mA
CAS Before-RAS Refresh Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	I <sub>CC5</sub>	120	110	100	110	100	90	mA
	Active	I <sub>CC5A</sub>	160	145	130	140	125	110	mA
Data Transfer Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	I <sub>CC6</sub>	140	130	120	130	120	110	mA
	Active	I <sub>CC6A</sub>	180	165	150	160	145	130	mA
Block Write Cycle Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	I <sub>CC7</sub>	120	110	100	110	100	90	mA
	Active	I <sub>CC7A</sub>	160	145	130	140	125	110	mA
Color Register Load Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	I <sub>CC8</sub>	110	90	80	90	80	70	mA
	Active	I <sub>CC8A</sub>	140	125	110	120	105	90	mA
Battery Back Up Current *2 $\overline{CAS}=\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycling or $\leq V_{IL}$ $\overline{RAS}=t_{RAS}(\min)$ to $1\mu s$ $t_{RC}=125\mu s$ (64ms for 512 rows) $\overline{DT/OE}$ , $\overline{WB/WE}$ , DSF $\geq V_{IH}$ or $\leq V_{IL}$	Standby*4	I <sub>CC9</sub>	300	300	300	300	300	300	$\mu A$
Self Refresh Current *3 $\overline{RAS}, \overline{CAS} \leq 0.2V$ (128ms for 512 rows) $\overline{DT/OE}$ , $\overline{WB/WE}$ , A <sub>0</sub> -A <sub>8</sub> , DSF $\geq V_{CC} - 0.2v$ or $\leq 0.2V$ DQ <sub>0</sub> -15= $V_{CC}-0.2V$ , 0.2V or OPEN	Standby*4	I <sub>CC10</sub>	250	250	250	250	250	250	$\mu A$

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, I<sub>CC</sub> is specified as average current.

In I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, I<sub>CC7</sub>, I<sub>CC8</sub>, address transition should be changed only once while  $\overline{RAS}=V_{IL}$ .

In I<sub>CC4</sub>, Address transition should be changed only once while  $\overline{CAS}=V_{IH}$

\*2 KM4216C257L only :  $V_{IH} \geq V_{CC}-0.2V$ ,  $V_{IL} \leq 0.2V$

\*3 KM4216C257F only :  $V_{IH} \geq V_{CC} - 0.2V$ ,  $V_{IL} \leq 0.2V$ ,

\*4 SAM standby condition :  $\overline{SE} \geq V_{IH}$ , SC  $\leq V_{IL}$  or  $\geq V_{IL}$

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, KM4216C257 : V<sub>CC</sub>=5.0V ± 10%, KM4216V257 : 3.3V ± 10%.)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110		130		150		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		185		200		ns	
Fast page mode cycle time	t <sub>PC</sub>	40		45		50		ns	
Fast page mode read-modify-write cycle time	t <sub>PRWC</sub>	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	3,5,11
Access time from column address	t <sub>AA</sub>		30		35		40	ns	3,5,6
Access time from CAS precharge	t <sub>CPA</sub>		35		40		45	ns	3,11
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	15	ns	3
Transition time(rise and fall)	t <sub>T</sub>	2	50	2	50	2	50	ns	7
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40		50		60		ns	2
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (fast page mode)	t <sub>RASP</sub>	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time( $\overline{\text{C}}$ - $\text{B}$ - $\overline{\text{R}}$ counter test cycle)	t <sub>CPT</sub>	20		25		30		ns	
$\overline{\text{CAS}}$ precharge time (fast page mode)	t <sub>CP</sub>	10		10		10		ns	17
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	16
Column address hold time	t <sub>CAH</sub>	10		12		15		ns	16
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	10		10		15		ns	
Write command pulse width	t <sub>WP</sub>	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	15		20		20		ns	19
Data set-up time	t <sub>DS</sub>	0		0		0		ns	10
Data hold time	t <sub>DH</sub>	10		12		15		ns	10

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command set-up time	twcs	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tcwd	40		45		45		ns	8,18
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	trwd	85		95		105		ns	8
Column address to $\overline{\text{WE}}$ delay time	tawd	50		55		60		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tcsr	10		10		10		ns	20
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tchr	10		10		10		ns	21
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	trpc	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	troh	15		20		20		ns	
Access time from output enable	toea		15		20		20	ns	
Output enable to data input delay	toed	15		15		15		ns	
Output Buffer turn-off delay from $\overline{\text{OE}}$	toez	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to $\overline{\text{CAS}}$ delay	tdzc	0		0		0		ns	
Data to output enable delay	tdzo	0		0		0		ns	
Refresh period (512 cycle)	tref		8		8		8	ms	
$\overline{\text{WB}}$ set-up time	twsr	0		0		0		ns	
$\overline{\text{WB}}$ hold time	trwh	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{RAS}}$	tfsr	0		0		0		ns	
DSF hold time referenced to $\overline{\text{RAS}}$	trfh	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{CAS}}$	tfsc	0		0		0		ns	
DSF hold time referenced to $\overline{\text{CAS}}$	tcfh	10		15		15		ns	
Write per bit mask data set-up time	tms	0		0		0		ns	
Write per bit mask data hold time	tmh	10		10		15		ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	trass	100		100		100		$\mu\text{s}$	15
$\overline{\text{RAS}}$ precharge time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	trps	110		130		150		ns	15
$\overline{\text{CAS}}$ hold time ( $\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tchs	0		0		0		ns	15
$\overline{\text{DT}}$ high set-up time	tths	0		0		0		ns	
$\overline{\text{DT}}$ high hold time	tthh	10		10		15		ns	
$\overline{\text{DT}}$ low set-up time	ttls	0		0		0		ns	
$\overline{\text{DT}}$ low hold time	ttlh	10		10		15		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{RAS}}$ (real time read transfer)	trth	50		60		65		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{CAS}}$ (real time read transfer)	tcth	15		20		25		ns	
$\overline{\text{DT}}$ low hold referenced to column address (real time read transfer)	tath	20		25		30		ns	
$\overline{\text{DT}}$ precharge time	ttp	20		20		20		ns	
$\overline{\text{RAS}}$ to first SC delay (read transfer)	trsd	60		70		80		ns	

2

**AC CHARACTERISTICS** (Continued)


Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS to first SC delay (read transfer)	tcSD	25		30		40		ns	
Col. Address to first SC delay (read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{DT}$ lead time	tTSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time (read transfer)	tTSD	10		10		15		ns	
LAST SC to $\overline{RAS}$ set-up time	tSRS	20		20		20		ns	
SC cycle time	tSCC	18		20		25		ns	14
SC pulse width (SC high time)	tSC	5		7		7		ns	
SC precharge (SC low time)	tSCP	5		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tSQD		20		25		25	ns	
$\overline{DT}$ -QSF delay time	tDQD		20		25		25	ns	
$\overline{RAS}$ -QSF delay time	tRQD		70		75		80	ns	
CAS-QSF delay time	tCQD		35		35		40	ns	
$\overline{DT}$ to $\overline{RAS}$ Precharge time	tTRP	40		50		60		ns	

**NOTES**

- An initial pause of 200µs is required after power-up followed by any 8  $\overline{\text{RAS}}$  8 SC cycles before proper device operation is achieved. ( $\overline{\text{DT}}/\overline{\text{OE}}=\text{High}$ ) if the internal refresh counter is used a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles are required in stead of 8  $\overline{\text{RAS}}$  cycles.
- $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$ , and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
- RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.  
DOUT Comparator level :  $V_{OH}/V_{OL}=2.0\text{V}/0.8\text{V}$ .
- SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.  
DOUT comparator level:  $V_{OH}/V_{OL}=2.0/0.8\text{V}$ .
- Operation within the  $t_{\text{RCDD}}(\text{max})$  limit insures that  $t_{\text{TRAC}}(\text{max})$  can be met. The  $t_{\text{RCDD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RCDD}}$  is greater than the specified  $t_{\text{RCDD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
- Assumes that  $t_{\text{RCDD}} \geq t_{\text{RCDD}}(\text{max})$ .
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$  and  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$  and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
- These parameters are referenced to the first  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{WE}}$  leading edge in read-write cycles.
- Operation within the  $t_{\text{RAD}}(\text{max})$  limit insured that  $t_{\text{TRAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
- Power must be applied to the  $\overline{\text{RAS}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$  input signals to pull them high before or at the same time as the  $V_{\text{CC}}$  supply is turned on. After power-up, initial status of chip is described below


Pin or REGISTER	STATUS
QSF	Hi-Z
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Hi-Z
SDQi	Hi-Z

13. Recommended operating input condition.




Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from  $V_{IL}(\text{max})$  and  $V_{IH}(\text{min})$  with transition time=5.0ns

- Assume  $t_r=3\text{ns}$ .
- Self refresh parameter (KM4216C/V257F) 512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
- $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
- $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle
- $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
- $t_{\text{CWL}}$  is specified from  $\overline{\text{WB}}/\overline{\text{WE}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.



- $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
- $t_{\text{CHR}}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low



## DEVICE OPERATION

The KM4216C/V257 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V257 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid row and column address inputs.

Operation of the KM4216C/V257 begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by  $\overline{CAS}$ . This is the beginning of any KM4216C/V257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### RAS and CAS Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by

bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### RAM Read

A RAM read cycle is achieved by maintaining  $\overline{WB}/\overline{WE}$  high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RAD(max)}$  then the access time to valid data is specified by  $t_{RAC(min)}$ . However, if  $\overline{CAS}$  goes low after  $t_{RCD(max)}$  or the column address becomes valid after  $t_{RAD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ .

The KM4216C/V257 has common data I/O pins. The  $\overline{DT}/\overline{OE}$  has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{DT}/\overline{OE}$  must be low for the period of time defined by  $t_{OE}$ .

**DEVICE OPERATION** (continued)

**2CAS Byte/Word Read/Write Operation**

The KM4216C/V257 has 2 CAS control pin, CASL and CASU, and offers asynchronous Read/Write operation with lower byte (W0/DQ0~W7/DQ7) and upper byte (W8/DQ8~W15/DQ15). This is called 2CAS Byte/Word Read/Write operation. This operation can be performed RAM Read in RAM write, Block write, Load Mask register, and Load Color register.

**New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining CAS high and WB/WE and DSF low at the falling edge of RAS. The mask data on the W0/DQ0~W7/DQ7 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by WB/WE low before CAS falling and the Late Write cycle is achieved by WB/WE low after CAS falling. During the Early or Late Write cycle, input data through W0/DQ0~W15/DQ15 must keep the set-up and hold time at the falling edge of CAS or WB/WE.

If WB/WE is high at the falling edge of RAS, no masking operation is performed (see Figure2, 3). And If CASL is high during WB/WE low, write operation of lower byte do not perform and if CASU is high, write operation of upper byte do not execute.




Figure 1. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)

**DEVICE OPERATION** (continued)

**Load Mask Register(LMR)**

The Load Mask Register operation loads the data present on the  $W_i/DQ_i$  pins into the Mask Data Register at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ .

The LMR cycle is performed if  $DSF$  high,  $\overline{WB}/\overline{WE}$  high at the  $\overline{RAS}$  falling edge. And  $DSF$  low at the  $\overline{CAS}$  falling edge. If an LMR is done, the KM4216C/V257 are set to old masked write mode.

**Old Masked Write Per Bit**

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V257 initializes in the New Masked write mode.





Figure 2. Byte Write and New Masked Write Cycle Example 2.

**DEVICE OPERATION** (continued)



**Figure 3. New Masked Write Cycle and Old Masked Write Cycle Example**

**Fast Page Mode**

The KM4216C/V257 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order. In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**DEVICE OPERATION** (continued)

**Load Color Register(LCR)**

A Load Color register cycle is performed by keeping DSF high on the both falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Color data is loaded in the falling edge of  $\overline{CAS}$ (early write) or  $\overline{WE}$ (late write) via the  $W_0/DQ_0\sim w_7/DQ_7$ (Lower Byte),  $W_8/DQ_8\sim W_{15}/DQ_{15}$  (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.


**Block Write**

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting

in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This result in a total of 128-bits Written in a single Block write cycle compared to 16-bit in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of  $\overline{RAS}$  and high at the falling edge of  $\overline{CAS}$ .



$\overline{RAS}$	
$W_0/DQ_0\sim 7$	Lower Block I/O Mask
$W_8/DQ_8\sim 15$	Upper Block I/O Mask

$\overline{CAS}$	
$A_0\sim A_2$	Don't Care
$W_0/DQ_0\sim 7$	Lower Block Column Select
$W_8/DQ_8\sim 15$	Upper Block Column Select

$A_2\sim A_0$	Lower	Upper	Column Mask	
0 0 0	$W_0/DQ_0$	$W_8/DQ_8$	DQi=1	Column Enable
0 0 1	$W_1/DQ_1$	$W_9/DQ_9$		
0 1 0	$W_2/DQ_2$	$W_{10}/DQ_{10}$		
0 1 1	$W_3/DQ_3$	$W_{11}/DQ_{11}$		
1 0 0	$W_4/DQ_4$	$W_{12}/DQ_{12}$	DQi=0	Column Disable
1 0 1	$W_5/DQ_5$	$W_{13}/DQ_{13}$		
1 1 0	$W_6/DQ_6$	$W_{14}/DQ_{14}$		
1 1 1	$W_7/DQ_7$	$W_{15}/DQ_{15}$		

Figure 4. Block Write Scheme

DEVICE OPERATION (continued)

**Address Lines:** The row address is latched on the falling edge of  $\overline{RAS}$ .

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs, A<sub>0</sub>, A<sub>1</sub>, and A<sub>2</sub> are ignored and only bits (A<sub>3</sub>-A<sub>6</sub>) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the W<sub>0</sub>/DQ<sub>0</sub>-W<sub>15</sub>/DQ<sub>15</sub> pins provide column mask data. That is, for each of the eight bits in all 16 -bits-planes, writing of Color Register contents can be inhibited. For example, if W<sub>0</sub>/DQ<sub>0</sub>=1 and W<sub>1</sub>/DQ<sub>1</sub>=0, then the Color Register contents will be written into the first bit out of the eight, but the second remains

unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and  $\overline{WB}/\overline{WE}$  must be low at the falling edge of  $\overline{RAS}$ . And DSF must be high on the falling edge of  $\overline{CAS}$ . In new mask mode, Mask data is latched into the device via the W<sub>0</sub>/DQ<sub>0</sub>-W<sub>15</sub>/DQ<sub>15</sub> pins on the falling edge of  $\overline{RAS}$  and needs to be re-entered for every new  $\overline{RAS}$  cycle. In Old mask mode, I/O mask data will be provided by the Mask Data Register.




Figure 5. Block Write Example and Timing

**DEVICE OPERATIONS** (Continued)

**Data Output**

The KM4216C/V257 has three state output buffer Controlled by  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}, \overline{RAS}$ . If  $\overline{DT}/\overline{OE}$  is high when  $\overline{CAS}$  and  $\overline{RAS}$  low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after  $t_{CLZ}$  of the first  $\overline{CAS}$  falling edge. Invalid data may be present at the output during the time after  $t_{CLZ}$  and the valid data appears at the output. The timing parameter  $t_{RAC}$ ,  $t_{CAC}$  and  $t_{AA}$  specify when the valid data will be present at the output.

**Refresh**

The data in the KM4216C/V257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

***RAS-Only Refresh:*** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. This cycle must be repeated for each of the 512 row address(A0~A8).

***CAS-Before-RAS Refresh:*** The KM4216C/V257 has  $\overline{CAS}$ -before- $\overline{RAS}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{CAS}$  is held low for the specified set up time ( $t_{CSR}$ ) before  $\overline{RAS}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.

The KM4216C/V257 has 3 type  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the  $\overline{RAS}$  falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN (CBR refresh without reset) is set if DSF high when  $\overline{WB}/\overline{WE}$  is high at the falling edge of  $\overline{RAS}$  and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when  $\overline{WB}/\overline{WE}$  is low and this mode is to set stop register's value.

***Hidden Refresh:*** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM4216C/V257 hidden refresh cycle is actually a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

***Self Refresh (Only KM4216C/V257F):*** The Self Refresh is  $\overline{CAS}$ -before- $\overline{RAS}$  refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If  $\overline{RAS}$  is low more than  $100\mu s$  at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when  $\overline{RAS}$  and  $\overline{CAS}$  is high and  $t_{RPS}$  of Self Refresh is the time requiring to complete the last refresh of Self Refresh.

***Other Refresh Methods :*** It is also possible to refresh the KM4216C/V257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is the preferred method.

**DEVICE OPERATIONS** (Continued)

**Table 1. Truth Table for Transfer Operation**

\*: Don't care

$\overline{RAS}$ Falling Edge					Function	Transfer Direction	Transfer Data Bit
CAS	DT/OE	WB/WE	DSF	SE			
H	L	H	L	*	Read Transfer	RAM→SAM	512 × 16
H	L	H	H	*	Split Read Transfer	RAM→SAM	256 × 16

**Transfer Operation**

Transfer operation is initiated when  $\overline{DT/OE}$  is low at the falling edge of  $\overline{RAS}$ . The state of DSF when  $\overline{RAS}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

**Read Transfer (RT)**

The Read Transfer operation is set if  $\overline{DT/OE}$  is low,  $\overline{WB/WE}$  is high, and DSF is low at the falling edge of  $\overline{RAS}$ . The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC,  $\overline{DT/OE}$  is taken high after  $\overline{CAS}$  goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of  $\overline{DT/OE}$  must be Synchronized with the rising edge of SC ( $t_{rsu}/trsb$ ) to retain the continuity of Serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before  $\overline{CAS}$  goes low and the actual data transfer will be timed internally.

**Split Read Transfer (SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{DT/OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to occur at the first rising edge of  $\overline{DT/OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT/OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.



DEVICE OPERATIONS (Continued)

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and  $\overline{WB}/\overline{WE}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ .

**Address:** The row address is latched in the falling edge of  $\overline{RAS}$ . The column address defined by (A<sub>0</sub>-A<sub>7</sub>) defines the starting address of the SAM port from which data will begin shifting out. column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit). Example of SRT applications are shown in Fig.6 through Fig. 9

The normal usage of Split Read Transfer cycle is described in Fig.6. When Read Transfer is executed, data from X<sub>1</sub> row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X<sub>2</sub> row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y<sub>0</sub>" Tap address instead of "Y<sub>0</sub>" is loaded.

The another example of SRT cycle is described in Fig.7 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 10 are the example of abnormal SRT cycle.




Figure 6. Split Read Transfer Normal Usage (Case1)

DEVICE OPERATIONS (Continued)

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9 indicates that SRT cycle is not performed until Serial Read is completed to the boundary

511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before  $t_{STH}$  and started after  $t_{STS}$ , a split transfer is not allowed during  $t_{STH} + t_{STS}$  (See Figure 10)

A split Read Transfer does not change the direction of the SAM I/O port.






Figure 7. Split Read Transfer Normal Usage (Case 2)

**DEVICE OPERATIONS** (Continued)




**Figure 8. Split Read Transfer Abnormal Usage (Case 1)**



**Figure 9. Split Read Transfer Abnormal Usage (Case 2)**

**DEVICE OPERATIONS** (Continued)



**Figure 10. Split Transfer Cycle Limitation Period**

2

**Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address). This last address is called Stop Point.

The KM4216C/V257 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is  $\overline{WB}/\overline{WE}$  low, DSF high at the falling edge of  $\overline{RAS}$  in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 11. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the axcess will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will


not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. DBRR is a CBR cycle with DSF low at the falling edge of  $\overline{RAS}$ . The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

Stop Register= Store Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set → CBRS Cycle							
Number of Stop Points/Half	Partition	Stop Point Setting Address					
		A8	A7	A6	A5	A4	A3-A0
1	$(1 \times 256) \times 2$	x	1	1	1	1	x
2	$(2 \times 128) \times 2$	x	0	1	1	1	x
4	$(4 \times 64) \times 2$	x	0	0	1	1	x
8	$(8 \times 32) \times 2$	x	0	0	0	1	x
16	$(16 \times 16) \times 2$	x	0	0	0	0	x

\*Other Case=Inhibit  
X=Don't Care


**DEVICE OPERATION** (continued)



**Figure 11. Programmable Split SAM operation**

TIMING DIAGRAMS


READ CYCLE



 Don't Care

2

**FAST PAGE MODE READ CYCLE**



**Truth Table for Write Cycle(1)**

FUNCTION	RAS			CAS	CAS or WBL(U)/WEL(U)
	*1 WB/WE	*2 DSF	*3 Wi/DQi (3) (New Mask)	*4 DSF	*5 Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) (4)	1	0	×	1	Column Mask
Masked Block Write (4)	0	0	Write Mask	1	Column Mask
Load Mask Data Register (2)	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

Note:

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages
- (2) Old Mask data load
- (3) Function table for Old Mask and New Mask


IF		*1	*3	Note
		WB/WE	Wi/DQi	
LMR Cycle Executed	Yes	0	×	Write using mask register data (Old Mask Data)
		1	×	Non Masked Write
	No	0	Mask	Write using New Mask Data Wi/DQi=0 Write Disable Wi/DQi=1 Write Enable
		1	×	Non Masked Write

× : Don't Care

(4) Function Table for Block Write Column Mask


Column Address			*5		IF	
			Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1
A2	A1	A0	W0/DQ0	W8/DQ8	No Change the Internal Data	Color Register Data are Write to the Corresponding Column Address Location
0	0	0	W1/DQ1	W9/DQ9		
0	0	1	W2/DQ2	W10/DQ10		
0	1	0	W3/DQ3	W11/DQ11		
0	1	1	W4/DQ4	W12/DQ12		
1	0	0	W5/DQ5	W13/DQ13		
1	0	1	W6/DQ6	W14/DQ14		
1	1	0	W7/DQ7	W15/DQ15		
1	1	1				

EARLY WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.

LATE WRITE CYCLE




Note : In Block write cycle, only column address A<sub>3</sub>-A<sub>8</sub> are used.

READ-WRITE/READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A<sub>3</sub>-A<sub>8</sub> are used.

FAST PAGE MODE EARLY WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.

2



RAS ONLY REFRESH CYCLE




 DON'T CARE

2



CAS BEFORE RAS REFRESH CYCLE




2

CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE


FUNCTION	CODE	LOGIC STATES		
		A	B	C
CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options)	CBRR	X	0	X
CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set)	CBRS	0	1	STOP Address
CAS-BEFORE-RAS REFRESH CYCLE (No Reset)	CBRN	1	1	X

**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  SELF REFRESH CYCLE**




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**




2


**READ CYCLE**



**WRITE CYCLE**




**READ-MODIFY-WRITE CYCLE**




 DON'T CARE

SPLIT READ TRANSFER CYCLE



REAL TIME READ TRANSFER CYCLE


2




Note:  $\overline{SE} = V_{IL}$

Don't Care


**READ TRANSFER CYCLE**



SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




**PACKAGE DIMENSIONS**

Units: Millimeters

**64 Pin Plastic Shrink Small Out Line Package**



**70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)**



## 256K × 16 Bit CMOS Video RAM

### FEATURES

- **Dual port Architecture**  
**256K × 16 bits RAM port**  
**512 × 16 bits SAM port**
- **Performance range:**

Parameter	Speed	-60	-70	-80
RAM access time (t <sub>TRAC</sub> )		60ns	70ns	80ns
RAM access time (t <sub>CAC</sub> )		15ns	20ns	20ns
RAM cycle time (t <sub>RC</sub> )		110ns	130ns	150ns
RAM page cycle (t <sub>HPC</sub> )	KM4216C258	24ns	28ns	33ns
	KM4216V258	24ns	28ns	33ns
SAM access time(t <sub>SCA</sub> )		15ns	17ns	20ns
SAM cycle time (t <sub>SCC</sub> )		18ns	20ns	25ns
RAM active current	KM4216C258	120mA	110mA	100mA
	KM4216V258	110mA	100mA	90mA
SAM active current	KM4216C258	50mA	45mA	40mA
	KM4216V258	40mA	35mA	30mA

- **Fast Page Mode with Extended Data out**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read (SR)**
- **Read / Real time read transfer (RT, RRT)**
- **Split Read Transfer with Stop Operation (SRT)**
- **2  $\overline{\text{CAS}}$  Byte/Word Read/Write Operation**
- **8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)**
- **$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ,  $\overline{\text{RAS}}$ -only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output control**
- **All Inputs and Outputs TTL Compatible**
- **Refresh: 512 Cycle/8ms**
- **Single + 5V ± 10% Supply Voltage (KM4216C258)**
- **Single + 3.3V ± 10% Supply Voltage (KM4216V258)**
- **Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)**
- **Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)**
- **Device Options**
  - **Low Power Dissipation**
  - **Extended CBR Refresh (64ms)** **L**
  - **Low Low Power Dissipation Self Refresh (128ms)** **F**
- **Low V<sub>cc</sub>(3.3V) Part Name: KM4216V258**
- **Part Marking**

### GENERAL DESCRIPTION

The Samsung KM4216C/V258 is a CMOS 256K × 16 bit Dual Port DRAM. It consists of a 256K × 16 dynamic random access memory (RAM) port and 512 × 16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional 256K × 16 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, 2  $\overline{\text{CAS}}$  Byte/word Read/write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate. The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V258 supports  $\overline{\text{RAS}}$ -only, Hidden, and  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


Pin Name	Pin Function
SC	Serial Clock
SQ <sub>0</sub> -SQ <sub>15</sub>	Serial Data Output
$\overline{\text{DT}}/\overline{\text{OE}}$	Data Transfer/Output Enable
$\overline{\text{CASL}}$ , $\overline{\text{CASU}}$	Column Address Strobe (Lower /Upper)
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{WB}}/\overline{\text{WE}}$	Write Per Bit/Write Enable
W <sub>0</sub> /DQ <sub>0</sub> -W <sub>15</sub> /DQ <sub>15</sub>	Data Write Mask/Input/Output
$\overline{\text{SE}}$	Serial Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
DSF	Special Function Control
V <sub>cc</sub>	KM4216C258 Power (+5V) KM4216V258 Power (+3.3V)
V <sub>ss</sub>	Ground
QSF	Special Flag Out
N.C	No Connection

# KM4216C258/L/F, KM4216V258/L/F


# PRELIMINARY CMOS VIDEO RAM

## PIN CONFIGURATION (TOP VIEWS)


### • KM4216C/V258G/GL/GF




### • KM4216C/V258T/TL/TF



### • KM4216C/V258R/RL/RF



FUNCTIONAL BLOCK DIAGRAM



**FUNCTION TRUTH TABLE**

Mnemonic Code	RAS				CAS	Address		DQi Input		Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Color	
CBRS (Note 1.3)	0	×	0	1	-	Stop (Note4)	-	×	-	-	-	CBR Refresh/ Stop (No reset)
CBRN (Note 1)	0	×	1	1	-	×	-	×	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	×	×	0	-	×	-	×	-	-	-	CBR Refresh (Option reset)
ROR	1	1	×	0	-	ROW	-	×	-	-	-	RAS-only Refresh
RT	1	0	1	0	×	ROW	Tap	×	×	-	-	Read Transfer
SRT	1	0	1	1	×	ROW	Tap	×	×	-	-	Split Read Transfer
RWM	1	1	0	0	0	ROW	Col.	WM <sub>i</sub>	Data	Use	-	Masked write (New/Old Mask)
BWM	1	1	0	0	1	ROW	Col.	WM <sub>i</sub>	Column Mask	Use	Use	Masked Block Write (New/Old Mask)
RW	1	1	1	0	0 (Note6)	ROW	Col.	×	Data	-	-	Read or Write
BW	1	1	1	0	1	ROW	Col.	×	Column Mask	-	Use	Block Write
LMR (Note 2)	1	1	1	1	0	ROW (Note7)	×	×	WM <sub>i</sub>	Load (Note5)	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	ROW (Note7)	×	×	Color		Load	Load Color Register

X: Don't Care, - : Not Applicable, Tap: SAM Start (Column) Address, WM<sub>i</sub> : Write Mask Data (i=0-15)  
RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not required.

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating		Unit
		KM4216C258	KM4216V258	
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Supply Relative to Vss	V <sub>CC</sub>	-1 to +7.0	-0.5 to +4.6	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	55 to +150	°C
Power Dissipation	P <sub>D</sub>	1	0.6	W
Short Circuit Output Current	I <sub>OS</sub>	50	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, T<sub>A</sub>=0 to 70°C)

Item	Symbol	KM4216C258			KM4216V258			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1V	2.0	-	V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-1.0	-	0.8	-0.3	-	0.8	V

**INPUT/OUTPUT CURRENT** (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.5(0.3*1) all other pins not under test=0 volts).	I <sub>IL</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (RAM I <sub>OH</sub> =-2mA, SAM I <sub>OH</sub> =-2mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (RAM I <sub>OL</sub> =2mA, SAM I <sub>OL</sub> =2mA)	V <sub>OL</sub>	-	0.4	V

Note) \*1 : KM4216V258

**CAPACITANCE** (V<sub>CC</sub>=5V, f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> ~A <sub>8</sub> )	C <sub>IN1</sub>	2	6	pF
Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W <sub>B</sub> /W <sub>E</sub> , D <sub>T</sub> /O <sub>E</sub> , S <sub>E</sub> , S <sub>C</sub> , D <sub>SF</sub> )	C <sub>IN2</sub>	2	7	pF
Input/Output Capacitance (W <sub>0</sub> /DQ <sub>0</sub> ~W <sub>15</sub> /DQ <sub>15</sub> )	C <sub>DQ</sub>	2	7	pF
Output Capacitance (SQ <sub>0</sub> ~SQ <sub>15</sub> , Q <sub>SF</sub> )	C <sub>SO</sub>	2	7	pF

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless other wise noted)

Parameter (RAM Port)	SAM port	Symbol	KM4216C258			KM4216V258			Unit
			-6	-7	-8	-6	-7	-8	
Operating Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ cycling @ $t_{RC}=\min$ )	Standby*4	$I_{CC1}$	120	110	100	110	100	90	mA
	Active	$I_{CC1A}$	160	145	130	140	125	110	mA
Standby Current ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{DT/OE}$ , $\overline{WB/WE}=V_{IH}$ $DSF=V_{IL}$ )	Standby*4	$I_{CC2}$	10	10	10	10	10	10	mA
	Active	$I_{CC2A}$	50	45	40	40	35	30	mA
	Standby*4	$I_{CC2C}^*2$	200	200	200	200	200	200	$\mu A$
	Standby*4	$I_{CC2C}^*3$	150	150	150	150	150	150	$\mu A$
$\overline{RAS}$ Only Refresh Current*1 ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ cycling @ $t_{RC}=\min$ )	Standby*4	$I_{CC3}$	120	110	100	110	100	90	mA
	Active	$I_{CC3A}$	160	145	130	140	125	110	mA
Extended Fast Page Mode Current*1 ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling @ $t_{PC}=\min$ )	Standby*4	$I_{CC4}$	110	100	90	100	90	80	mA
	Active	$I_{CC4A}$	150	135	120	130	115	110	mA
$\overline{CAS}$ Before- $\overline{RAS}$ Refresh Current*1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	$I_{CC5}$	120	110	100	110	100	90	mA
	Active	$I_{CC5A}$	160	145	130	140	125	110	mA
Data Transfer Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	$I_{CC6}$	140	130	120	130	120	110	mA
	Active	$I_{CC6A}$	180	165	150	160	145	130	mA
Block Write Cycle Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	$I_{CC7}$	120	110	100	110	100	90	mA
	Active	$I_{CC7A}$	160	145	130	140	125	110	mA
Color Register Load Current *1 ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\min$ )	Standby*4	$I_{CC8}$	110	90	80	90	80	70	mA
	Active	$I_{CC8A}$	140	125	110	120	105	90	mA
Battery Back Up Current *2 $\overline{CAS}=\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycling or $\leq V_{IL}$ $\overline{RAS}=t_{RAS}(\min)$ to $1\mu s$ $t_{RC}=125\mu s$ (64ms for 512 rows) $\overline{DT/OE}$ , $\overline{WB/WE}$ , $DSF \geq V_{IH}$ or $\leq V_{IL}$	Standby*4	$I_{CC9}$	300	300	300	300	300	300	$\mu A$
Self Refresh Current *3 $\overline{RAS}, \overline{CAS} \leq 0.2V$ (128ms for 512 rows) $\overline{DT/OE}$ , $\overline{WB/WE}$ , $A_0-A_8$ , $DSF \geq V_{CC} - 0.2v$ or $\leq 0.2V$ $DQ_0-15=V_{CC}-0.2V, 0.2V$ or OPEN	Standby*4	$I_{CC10}$	250	250	250	250	250	250	$\mu A$

Note \*1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open,  $I_{CC}$  is specified as average current.

In  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$ ,  $I_{CC7}$ ,  $I_{CC8}$ , address transition should be changed only once while  $\overline{RAS}=V_{IL}$ .

In  $I_{CC4}$ , Address transition should be changed only once while  $\overline{CAS}=V_{IH}$

\*2 KM4216C258L only :  $V_{IH} \geq V_{CC}-0.2V$ ,  $V_{IL} \leq 0.2V$

\*3 KM4216C258F only :  $V_{IH} \geq V_{CC} -0.2V$ ,  $V_{IL} \leq 0.2V$

\*4 SAM standby condition :  $\overline{SE} \geq V_{IH}$ ,  $SC \leq V_{IL}$  or  $\geq V_{IH}$

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , KM4216C258 :  $V_{CC}=5.0\text{V} \pm 10\%$ , KM4216V258 :  $3.3\text{V} \pm 10\%$ .)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110		130		150		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	155		185		200		ns	
Hyper page cycle time	t <sub>HPC</sub>	30		35		40		ns	17
		24		28		33		ns	16
Hyper page read-modify-write cycle time	t <sub>HPRWC</sub>	80		85		90		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		60		70		80	ns	3,5,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		15		20		20	ns	3,5,6
Access time from column address	t <sub>AA</sub>		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t <sub>CLZ</sub>	3		5		3		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	15	ns	7
Transition time(rise and fall)	t <sub>T</sub>	2	50	3	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (Hyper page mode)	t <sub>RASP</sub>	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	45		70		65		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	15	10K	15	10K	20	10K	ns	17
		10		10		12		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	35	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time( $\overline{\text{C-B-R}}$ counter test cycle)	t <sub>CPT</sub>	20		10		30		ns	
$\overline{\text{CAS}}$ precharge time (Hyper page mode)	t <sub>CP</sub>	15		10		10		ns	17
Output hold time from $\overline{\text{CAS}}$	t <sub>DOH</sub>	5		5		5		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	16
Column address hold time	t <sub>CAH</sub>	10		12		15		ns	16
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0		0		0		ns	9
Output buffer turn off delay from $\overline{\text{WB/WE}}$	t <sub>WEZ</sub>	0	15	0	15	0	15	ns	7
Write command pulse width	t <sub>WPZ</sub>	10		10		10		ns	7
Write command hold time	t <sub>WCH</sub>	10		10		15		ns	
Write command pulse width	t <sub>WP</sub>	10		10		15		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{RAS}$ lead time	trWL	15		15		20		ns	
Write command to $\overline{CAS}$ lead time	tcWL	15		15		20		ns	19
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		12		15		ns	10
Write command set-up time	twCS	0		0		0		ns	8
$\overline{CAS}$ to $\overline{WE}$ delay	tcWD	40		45		45		ns	8,18
$\overline{RAS}$ to $\overline{WE}$ delay	trWD	85		95		105		ns	8
Column address to $\overline{WE}$ delay time	tAWD	50		55		60		ns	8
$\overline{CAS}$ set-up time ( $\overline{C}$ - $B$ - $\overline{R}$ refresh)	tCSR	10		10		10		ns	20
$\overline{CAS}$ hold time ( $\overline{C}$ - $B$ - $\overline{R}$ refresh)	tCHR	10		10		10		ns	21
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	trPC	10		10		10		ns	
$\overline{RAS}$ hold time referenced to $\overline{OE}$	tROH	15		20		20		ns	
Access time from output enable	toEA		15		20		20	ns	
Output enable to data input delay	toED	15		15		15		ns	
Output Buffer turn-off delay from $\overline{OE}$	toEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	toEH	15		15		15		ns	
Data to $\overline{CAS}$ delay	tdZC	0		0		0		ns	
Data to output enable delay	tdZO	0		0		0		ns	
Refresh period (512 cycle)	tREF		8		8		8	ms	
$\overline{WB}$ set-up time	tWSR	0		0		0		ns	
$\overline{WB}$ hold time	trWH	10		10		15		ns	
DSF set-up time referenced to $\overline{RAS}$	tFSR	0		0		0		ns	
DSF hold time referenced to $\overline{RAS}$	trFH	10		10		15		ns	
DSF set-up time referenced to $\overline{CAS}$	tFSC	0		0		0		ns	
DSF hold time referenced to $\overline{CAS}$	tcFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	10		10		15		ns	
$\overline{RAS}$ pulse width ( $\overline{C}$ - $B$ - $\overline{R}$ self refresh)	trASS	100		100		100		$\mu$ s	15
$\overline{RAS}$ precharge time ( $\overline{C}$ - $B$ - $\overline{R}$ self refresh)	trPS	110		130		150		ns	15
$\overline{CAS}$ hold time ( $\overline{C}$ - $B$ - $\overline{R}$ self refresh)	tCHS	0		0		0		ns	15
$\overline{DT}$ high set-up time	tTHS	0		0		0		ns	
$\overline{DT}$ high hold time	tTHH	10		10		15		ns	
$\overline{DT}$ low set-up time	tTLS	0		0		0		ns	
$\overline{DT}$ low hold time	tTLH	10		10		15		ns	
$\overline{DT}$ low hold referenced to $\overline{RAS}$ (real time read transfer)	trTH	50		60		65		ns	
$\overline{DT}$ low hold referenced to $\overline{CAS}$ (real time read transfer)	tCTH	15		20		25		ns	

**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{DT}$ low hold referenced to column address (real time read transfer)	tATH	20		25		30		ns	
$\overline{DT}$ precharge time	tTP	20		20		20		ns	
$\overline{RAS}$ to first SC delay (read transfer)	trSD	60		70		80		ns	
$\overline{CAS}$ to first SC delay (read transfer)	tcSD	25		30		35		ns	
Col. Address to first SC delay (read transfer)	tASD	30		35		40		ns	
Last SC to $\overline{DT}$ lead time	ttSL	5		5		5		ns	
$\overline{DT}$ to first SC delay time (read transfer)	ttSD	10		10		15		ns	
LAST SC to $\overline{RAS}$ set-up time	tsRS	20		20		20		ns	
SC cycle time	tSCC	18		20		25		ns	14
SC pulse width (SC high time)	tSC	5		7		7		ns	
SC precharge (SC low time)	tSCP	5		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tsQD		20		25		25	ns	
$\overline{DT}$ -QSF delay time	ttQD		20		25		25	ns	
$\overline{RAS}$ -QSF delay time	trQD		70		75		80	ns	
$\overline{CAS}$ -QSF delay time	tcQD		35		35		40	ns	
$\overline{DT}$ to $\overline{RAS}$ Precharge time	tTRP	40		50		60		ns	
$\overline{OE}$ high pulse width	toEP	10		10		10		ns	
$\overline{OE}$ high hold time from $\overline{CAS}$ high	toEHC	10		10		10		ns	
$\overline{OE}$ to $\overline{CAS}$ High set-up time	toCH	5		5		5		ns	


2

NOTES

- An initial pause of 200μs is required after power-up followed by any 8 RAS 8 SC cycles before proper device operation is achieved. (DT/OE=High) if the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required in stead of 8 RAS cycles.
- V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub>(min) and V<sub>IL</sub>(max), and are assumed to be 5ns for all input signals. Input signal transition from 0V to 3V for AC timing.
- RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.  
DOUT Comparator level : V<sub>OH</sub>/V<sub>OL</sub>=2.0V/0.8V.
- SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.  
DOUT comparator level: V<sub>OH</sub>/V<sub>OL</sub>=2.0/0.8V.
- Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. The t<sub>RCD</sub>(max) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub>(max).
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- t<sub>WCS</sub>, t<sub>TRWD</sub>, t<sub>OWD</sub> and t<sub>AWD</sub> are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t<sub>OWD</sub> ≥ t<sub>OWD</sub>(min) and t<sub>TRWD</sub> ≥ t<sub>TRWD</sub>(min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to the first CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- Operation within the t<sub>RAD</sub>(max) limit insured that t<sub>RAC</sub>(max) can be met. t<sub>RAD</sub>(max) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max) limit, then access time is controlled by t<sub>AA</sub>.
- Power must be applied to the RAS and DT/OE input signals to pull them high before or at the same time as the V<sub>CC</sub> supply is turned on. After power-up, initial status of chip is described below


Pin or REGISTER	STATUS
QSF	Hi-Z
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Hi-Z
SDQi	Hi-Z

- Recommended operating input condition.




Input pulse levels are from 0.0V to 3.0Volts. All timing measurements are referenced from V<sub>IL</sub>(max) and V<sub>IH</sub>(min) with transition time=5.0ns

- Assume t<sub>r</sub>=3ns.
- Self refresh parameter (KM4216C/V258F)  
512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
- t<sub>ASC</sub>, t<sub>CAH</sub> are referenced to the earlier CAS falling edge.
- t<sub>CP</sub> is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle
- t<sub>CWD</sub> is referenced to the later CAS falling edge at word read-modify-write cycle.
- t<sub>CWL</sub> is specified from WB/WE falling edge to the earlier CAS rising edge.



- t<sub>CSR</sub> is referenced to earlier CAS falling low before RAS transition low.
- t<sub>CHR</sub> is referenced to the later CAS rising high after RAS transition low





DEVICE OPERATION (continued)

**2CAS Byte/Word Read/Write Operation**

The KM4216C/V258 has 2 CAS control pin, CASL and CASU, and offers asynchronous Read/Write operation with lower byte (W<sub>0</sub>/DQ<sub>0</sub>~W<sub>7</sub>/DQ<sub>7</sub>) and upper byte (W<sub>8</sub>/DQ<sub>8</sub>~W<sub>15</sub>/DQ<sub>15</sub>). This is called 2CAS Byte/Word Read/Write operation. This operation can be performed RAM Read in RAM write, Block write, Load Mask register, and Load Color register.

**New Masked Write Per Bit**

The New Masked Write Per Bit cycle is achieved by maintaining CAS high and WB/WE and DSF low at the falling edge of RAS. The mask data on the W<sub>0</sub>/DQ<sub>0</sub>~W<sub>15</sub>/DQ<sub>15</sub> pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by WB/WE low before CAS falling and the Late Write cycle is achieved by WB/WE low after CAS falling. During the Early or Late Write cycle, input data through W<sub>0</sub>/DQ<sub>0</sub>~W<sub>15</sub>/DQ<sub>15</sub> must keep the set-up and hold time at the falling edge of CAS or WB/WE.

If WB/WE is high at the falling edge of RAS, no masking operation is performed (see Figure2, 3). And If CASL is high during WB/WE low, write operation of lower byte do not perform and if CASU is high, write operation of upper byte do not execute.




Figure 2. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)

## DEVICE OPERATION (continued)

### Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the  $W_0/DQ_0$  pins into the Mask Data Register at the falling edge of  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ .

The LMR cycle is performed if  $DSF$  high,  $\overline{WB}/\overline{WE}$  high at the  $\overline{RAS}$  falling edge. And  $DSF$  low at the  $\overline{CAS}$  falling edge. If an LMR is done, the KM4216C/V258 are set to old masked write mode.

### Old Masked Write Per Bit

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V258 initializes in the New Masked write mode.




Figure 3. Byte Write and New Masked Write Cycle Example 2.

DEVICE OPERATION (continued)




Figure 4. New Masked Write Cycle and Old Masked Write Cycle Example

Fast Page Mode

The KM4216C/V258 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order. In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

**DEVICE OPERATION** (continued)

**Load Color Register(LCR)**

A Load Color register cycle is performed by keeping DSF high on the both falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Color data is loaded in the falling edge of  $\overline{CAS}$  (early write) or  $\overline{WE}$  (late write) via the  $W_0/DQ_0-W_7/DQ_7$  (Lower Byte),  $W_8/DQ_8-W_{15}/DQ_{15}$  (Upper Byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.

**Block Write**

In a Block write cycle, 8 adjacent column locations can be written simultaneously with the same data, resulting

in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This results in a total of 128-bits being written in a single Block write cycle compared to 16-bits in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of  $\overline{RAS}$  and high at the falling edge of  $\overline{CAS}$ .




Figure 5. Block Write Scheme

DEVICE OPERATION (continued)

**Address Lines:** The row address is latched on the falling edge of  $\overline{RAS}$ .

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of  $\overline{CAS}$ , the 3 LSBs,  $A_0$ ,  $A_1$ , and  $A_2$  are ignored and only bits ( $A_3$ - $A_8$ ) are used to define the location of the first bit out of the eight to be written.

**Data Lines:** On the falling edge of  $\overline{CAS}$ , the data on the  $W_0/DQ_0$ - $W_{15}/DQ_{15}$  pins provide column mask data. That is, for each of the eight bits in all 16 -bits-planes, writing of Color Register contents can be inhibited. For example, if  $W_0/DQ_0=1$  and  $W_1/DQ_1=0$ , then the Color Register contents will be written into the first bit out of the eight, but the second remains

unchanged. Fig. 5 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and  $\overline{WB}/\overline{WE}$  must be low at the falling edge of  $\overline{RAS}$ . And DSF must be high on the falling edge of  $\overline{CAS}$ . In new mask mode, Mask data is latched into the device via the  $W_0/DQ_0$ - $W_{15}/DQ_{15}$  pins on the falling edge of  $\overline{RAS}$  and needs to be re-entered for every new  $\overline{RAS}$  cycle. In Old mask mode, I/O mask data will be provided by the Mask Data Register.




Figure 6. Block Write Example and Timing

DEVICE OPERATIONS (Continued)

**Data Output**

The KM4216C/V258 has three state output buffer Controlled by DT/OE and CAS,RAS. If DT/OE is high when CAS and RAS low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tCLZ of the first CAS falling edge. Invalid data may be present at the output during the time after tCLZ and the valid data appears at the output. The timing parameter tRAC, tCAC and tAA specify when the valid data will be present at the output.

**Refresh**

The data in the KM4216C/V258 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

**RAS-Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address(A0-Aa).

**CAS-Before-RAS Refresh:** The KM4216C/V258 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tCSR) before RAS goes low, the on-chip refresh circuitry is enabled.

An internal refresh operation occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM4216C/V258 has 3 type CAS-before-RAS refresh operation ; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN (CBR refresh without reset) is set if DSF high when WB/WE is high at the falling edge of RAS and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when WB/WE is low and this mode is to set stop register's value.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM4216C/V258 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

**Self Refresh (Only KM4216C/V258F):** The Self Refresh is CAS-before-RAS refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS. If RAS is low more than 100µs at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when RAS and CAS is high and tRPS of Self Refresh is the time requiring to complete the last refresh of Self Refresh.

**Other Refresh Methods :** It is also possible to refresh the KM4216C/V258 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.



**DEVICE OPERATIONS** (Continued)

**Table 1. Truth Table for Transfer Operation**

\*: Don't care

R $\overline{A}S$ Falling Edgd					Function	Transfer Direction	Transfer Data Bit
CAS	DT/OE	WB/WE	DSF	SE			
H	L	H	L	*	Read Transfer	RAM→SAM	512 × 16
H	L	H	H	*	Split Read Transfer	RAM→SAM	256 × 16

**Transfer Operation**

Transfer operation is initiated when  $\overline{DT/OE}$  is low at the falling edge of  $\overline{RAS}$ . The state of DSF when  $\overline{RAS}$  goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

**Read Transfer (RT)**

The Read Transfer operation is set if  $\overline{DT/OE}$  is low,  $\overline{WB/WE}$  is high, and DSF is low at the falling edge of  $\overline{RAS}$ . The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC,  $\overline{DT/OE}$  is taken high after  $\overline{CAS}$  goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of  $\overline{DT/OE}$  must be Synchronized with the rising edge of SC (trsl/trsd) to retain the continuity of Serial read data output. If the transfer does not have to be synchronized with SC,  $\overline{DT/OE}$  may go high before  $\overline{CAS}$  goes low and the actual data transfer will be timed internally.

**Split Read Transfer (SRT)**

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC,  $\overline{DT/OE}$ ,  $\overline{RAS}$  and  $\overline{CAS}$ ) because the transfer has to occur at the first rising edge of  $\overline{DT/OE}$ .

The Split Read Transfer cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between  $\overline{DT/OE}$  and  $\overline{RAS}$ ,  $\overline{CAS}$ , SC.

DEVICE OPERATIONS (Continued)

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and WB/WE high and  $\overline{DT}/\overline{OE}$  low at the falling edge of RAS.

**Address:** The row address is latched in the falling edge of RAS. The column address defined by (A<sub>0</sub>-A<sub>7</sub>) defines the starting address of the SAM port from which data will begin shifting out. column address pin A<sub>8</sub> is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit). Example of SRT applications are shown in Fig.7 through Fig. 10

The normal usage of Split Read Transfer cycle is described in Fig.7. When Read Transfer is executed, data from X<sub>1</sub> row address is fully transferred to the DAM port and Serial Read is started from 0 (Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X<sub>2</sub> row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y<sub>0</sub>" Tap address instead of "Y<sub>0</sub>" is loaded.

The another example of SRT cycle is described in Fig.8 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle.

2





Figure 7. Split Read Transfer Normal Usage (Case1)

**DEVICE OPERATIONS** (Continued)

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 10 indicates that SRT cycle is not performed until Serial Read is completed to the boundary


511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before  $t_{STH}$  and started after  $t_{STS}$ , a split transfer is not allowed during  $t_{STH} + t_{STS}$  (See Figure 11.)

A split Read Transfer does not change the direction of the SAM I/O port.




**Figure 8. Split Read Transfer Normal Usage (Case 2)**

**DEVICE OPERATIONS** (Continued)




**Figure 9. Split Read Transfer Abnormal Usage (Case 1)**



**Figure 10. Split Read Transfer Abnormal Usage (Case 2)**

2

**DEVICE OPERATIONS** (Continued)



**Figure 11. Split Transfer Cycle Limitation Period**

**Programmable Split SAM**

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address).

This last address is called Stop Point.

The KM4216C/V258 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is  $\overline{WB}/\overline{WE}$  low, DSF high at the falling edge of  $\overline{RAS}$  in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 12. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will

not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of  $\overline{RAS}$ . The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

Stop Register= Store Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set → CBRS Cycle							
Number of Stop Points/Half	Partition	Stop Point Setting Address					
		A8	A7	A6	A5	A4	A3-A0
1	$(1 \times 256) \times 2$	x	1	1	1	1	x
2	$(2 \times 128) \times 2$	x	0	1	1	1	x
4	$(4 \times 64) \times 2$	x	0	0	1	1	x
8	$(8 \times 32) \times 2$	x	0	0	0	1	x
16	$(16 \times 16) \times 2$	x	0	0	0	0	x

\*Other Case=Inhibit  
X=Don't Care

DEVICE OPERATIONS (Continued)





Figure 12. Programmable Split SAM operation

2


TIMING DIAGRAMS

READ CYCLE



 Don't Care

FAST PAGE MODE READ CYCLE (Extended Data Out)



2

**Truth Table for Write Cycle(1)**

FUNCTION	RAS			CAS	CAS or WBL(U)/WEL(U)
	*1 WB/WE	*2 DSF	*3 Wi/DQi (3) (New Mask)	*4 DSF	*5 Wi/DQi
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) (4)	1	0	×	1	Column Mask
Masked Block Write (4)	0	0	Write Mask	1	Column Mask
Load Mask Data Register (2)	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

**Note:**

- (1) Reference truth table to determine the input signal states of \*1, \*2, \*3, \*4, and \*5 for the write cycle timing diagram on the following pages
- (2) Old Mask data load
- (3) Function table for Old Mask and New Mask


IF		*1	*3	Note
		WB/WE	Wi/DQi	
LMR Cycle Executed	Yes	0	×	Write using mask register data (Old Mask Data)
		1	×	Non Masked Write
	No	0	Mask	Write using New Mask Data Wi/DQi=0 Write Disable Wi/DQi=1 Write Enable
		1	×	Non Masked Write

× : Don't Care

(4) Function Table for Block Write Column Mask

Column Address			*5		IF	
			Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1
A2	A1	A0	W0/DQ0	W8/DQ8	No Change the Internal Data	Color Register Data are Write to the Corresponding Column Address Location
0	0	0	W1/DQ1	W9/DQ9		
0	0	1	W2/DQ2	W10/DQ10		
0	1	0	W3/DQ3	W11/DQ11		
0	1	1	W4/DQ4	W12/DQ12		
1	0	0	W5/DQ5	W13/DQ13		
1	0	1	W6/DQ6	W14/DQ14		
1	1	0	W7/DQ7	W15/DQ15		
1	1	1				


EARLY WRITE CYCLE



2


Note : In Block write cycle, only column address A3~A8 are used.

LATE WRITE CYCLE



Note : In Block write cycle, only column address A3~A8 are used.

READ-WRITE/READ-MODIFY-WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.

2




FAST PAGE MODE EARLY WRITE CYCLE




Note : In Block write cycle, only column address A3~A8 are used.

FAST PAGE MODE READ-MODIFY-WRITE CYCLE



Note : In Block write cycle, only column address A<sub>3</sub>-A<sub>8</sub> are used.


RAS ONLY REFRESH CYCLE



 DON'T CARE


2

HIDDEN REFRESH CYCLE



 Don't Care

$\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE




2

$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH CYCLE FUNCTION TABLE


FUNCTION	CODE	LOGIC STATES		
		A	B	C
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (Reset All Options)	CBRR	X	0	X
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (Stop Register Set)	CBRS	0	1	STOP Address
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (No Reset)	CBRN	1	1	X

**CAS-BEFORE-RAS SELF REFRESH CYCLE**




\*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE




READ-MODIFY-WRITE CYCLE




 DON'T CARE

2

READ TRANSFER CYCLE



REAL TIME READ TRANSFER CYCLE




Note:  $\overline{SE} = V_{IL}$

Don't Care


2



SERIAL READ CYCLE ( $\overline{SE} = V_{IL}$ )




SERIAL READ CYCLE ( $\overline{SE}$  Controlled Outputs)




**PACKAGE DIMENSIONS**


**64 Pin Plastic Shrink Small Out Line Package**

Units: Millimeters




**70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)**





**SALES OFFICES and MANUFACTURER'S  
REPRESENTATIVES**

**3**



## SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

**Northwest**  
 3655 North First Street  
 San Jose, CA 95134  
 TEL: (408) 954-7000  
 FAX: (408) 954-7883

**North Central**  
 300 Park Boulevard  
 Suite 210  
 Itasca, IL 60143-2636  
 TEL: (708) 775-1050  
 FAX: (708) 775-1058

**Northeast**  
 119 Russell Street  
 Littleton, MA 01460  
 TEL: (508) 486-0700  
 FAX: (508) 486-8209

**Southwest**  
 16253 Laguna Canyon Road  
 Suite 100  
 Irvine, CA 92718  
 TEL: (714) 753-7530  
 FAX: (714) 753-7544

**South Central**  
 15851 Dallas Parkway  
 Suite 410  
 Dallas, TX 75248-3307  
 TEL: (214) 770-7970  
 FAX: (214) 770-7971

**Southeast**  
 802 Greenvalley Road  
 Suite 204  
 Greensboro, NC 27408  
 TEL: (919) 370-1600  
 FAX: (919) 370-1633

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

3

### ALABAMA

**SOUTHERN COMPONENT SALES**  
 307 Clinton Ave. East  
 Suite 413  
 Huntsville, AL 35801  
 TEL: (205) 533-6500  
 FAX: (205) 533-6578

### ARIZONA

**O'DONNELL ASSOCIATES**  
 2432 W. Peoria Ave.  
 Suite 1026  
 Phoenix, AZ 85029  
 TEL: (602) 944-9542  
 FAX: (602) 861-2615

**O'DONNELL ASSOCIATES**  
 11449 N. Copper Springs Trail  
 Tucson, AZ 85737  
 TEL: (602) 797-2047  
 FAX: (602) 797-2047

### CALIFORNIA

**BESTRONICS**  
 9683 Tierno Granda Street  
 Suite 102  
 San Diego, CA 92126  
 TEL: (619) 693-1111  
 FAX: (619) 693-1963

**I-SQUARED**  
 3355-1 Scott Blvd.  
 Suite 102  
 Santa Clara, CA 95054  
 TEL: (408) 988-3400  
 FAX: (408) 988-2079

**WESTAR REP COMPANY**  
 15265 Alton Parkway  
 Suite 400  
 Irvine, CA 92718  
 TEL: (714) 453-7900  
 FAX: (714) 453-7930

**WESTAR REP COMPANY**  
 26500 Agoura Rd.  
 Suite 204  
 Calabasas, CA 91302  
 TEL: (818) 880-0594  
 FAX: (818) 880-5013

### CANADA

**INTELTECH, INC.**  
 275 Michael Copeland Drive  
 Kanata, Ontario K2M 2G2  
 TEL: (613) 762-8014  
 FAX: (613) 253-1370

**INTELTECH, INC.**  
 3700 Griffith Street  
 Suite 93  
 St. Laurent, Quebec H4T 1A7  
 TEL: (514) 343-4877  
 FAX: (514) 343-4355

**INTELTECH, INC.**  
 5525 Orbitor Drive  
 Suite 2  
 Mississauga, Ontario L4W4Y8  
 TEL: (905) 629-0082  
 FAX: (905) 629-1795

### COLORADO

**FRONT RANGE MARKETING**  
 3100 Arapahoe Road  
 Suite 404  
 Boulder, CO 80303  
 TEL: (303) 443-4780  
 FAX: (303) 447-0371

### FLORIDA

**B/B TECH SALES**  
 3900 N.W. 79th Avenue  
 Suite 636  
 Miami, FL 33166  
 TEL: (305) 477-0341  
 FAX: (305) 477-0343

**DYNE-A-MARK**  
 500 Winderley Place  
 Suite 110  
 Maitland, FL 32751  
 TEL: (407) 660-1661  
 FAX: (407) 660-9407

**DYNE-A-MARK**  
 3355 N.W. 55th Street  
 Fort Lauderdale, FL 33309  
 TEL: (305) 485-3500  
 FAX: (305) 485-6555

**DYNE-A-MARK**  
 742 Penguin Ave., NE  
 Palm Bay, FL 32905  
 TEL: (407) 725-7470  
 FAX: (407) 984-2718

**DYNE-A-MARK**  
 7884 Tent Avenue S  
 St. Petersburg, FL 33707  
 TEL: (813) 345-9411  
 FAX: (813) 345-3731

### GEORGIA

**SOUTH ATLANTIC COMPONENT SALES**  
 3300 Holcomb Bridge Road  
 Suite 210  
 Norcross, GA 30092  
 TEL: (404) 447-6154  
 FAX: (404) 447-6714

### ILLINOIS

**DAVIX INTERNATIONAL LTD.**  
 1655 N. Arlington Heights Rd.  
 Suite 204 East  
 Arlington Heights, IL 60004  
 TEL: (708) 259-5300  
 FAX: (708) 259-5428

### INDIANA

**GEN II MARKETING, INC.**  
 31 E. Main Street  
 Carmel, IN 46032  
 TEL: (317) 848-3083  
 FAX: (317) 848-1264

**GEN II MARKETING, INC.**  
 1415 Magnavox Way  
 Suite 130  
 Ft. Wayne, IN 46804  
 TEL: (219) 436-4485  
 FAX: (219) 436-1977

**IOWA**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
4001 Shady Oak TEL: (319) 377-1129  
Marion, IA 52302 FAX: (319) 377-1539

**KANSAS**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
8843 Long St. TEL: (913) 888-0022  
Lenexa, KS 66215 FAX: (913) 888-4848

**KENTUCKY**

**GEN II MARKETING, INC.** TEL: (502) 894-9903  
4012 Dupont Circle FAX: (502) 893-2435  
Suite 414  
Louisville, KY 40207

**MASSACHUSETTS**

**NEW TECH SOLUTIONS, INC.** TEL: (617) 229-8888  
111 South Bedford Street FAX: (617) 229-1614  
Suite 102  
Burlington, MA 01803

**MICHIGAN**

**MICROTECH SALES** TEL: (313) 459-0200  
9357 General Drive FAX: (313) 459-0232  
Suite 116  
Plymouth, MI 48170

**MINNESOTA**

**GP SALES, INC.** TEL: (612) 831-2362  
7600 Parklawn FAX: (612) 831-2619  
Suite 315  
Edina, MN 55435

**MISSOURI**

**ASSOCIATED ELECTRONIC MARKETERS, INC.**  
11520 St. Charles Rock Rd. TEL: (314) 298-9900  
Suite 131 FAX: (314) 298-8660  
Bridgeton, MO 63044

**NEW YORK**

**NEPTUNE ELEC.** TEL: (516) 349-1600  
255 Executive Dr. FAX: (516) 349-1343  
Suite 211  
Plainview, NY 11803

**T-SQUARED** TEL: (315) 699-1559  
6170 Wynmoor Drive FAX: (315) 699-1705  
Cicero, NY 13039

**T-SQUARED** TEL: (716) 924-9101  
7353 Victor-Pittsford Road FAX: (716) 924-4946  
Victor, NY 14564

**T-SQUARED** TEL: (607) 625-3983  
1790 Pennsylvania Avenue FAX: (607) 625-5294  
Apalachin, NY 13732

**NORTH CAROLINA**

**SOUTH ATLANTIC COMPONENT SALES**  
5200 Park Road TEL: (704) 525-0510  
Suite 103 FAX: (704) 525-9714  
Charlotte, NC 28209

**SOUTH ATLANTIC COMPONENT SALES**  
4904 Waters Edge Drive TEL: (919) 859-9970  
Suite 268 FAX: (919) 859-9974  
Raleigh, NC 27606

**OHIO**

**J.N. BAILEY & ASSOCIATES** TEL: (513) 687-1325  
129 W. Main Street FAX: (513) 687-2930  
New Lebanon, OH 45345

**J.N. BAILEY & ASSOCIATES** TEL: (614) 262-7274  
3591 Milton Avenue FAX: (614) 262-0384  
Columbus, OH 43214

**J.N. BAILEY & ASSOCIATES** TEL: (216) 273-3798  
1667 Devonshire Drive FAX: (216) 225-1461  
Brunswick, OH 44212

**OREGON**

**ATMI** TEL: (503) 643-8307  
4900 SW Griffith FAX: (503) 643-4364  
Suite 155  
Beaverton, OR 97005

**PENNSYLVANIA**

**CMS SALES & MARKETING** TEL: (215) 834-6840  
527 Plymouth Road FAX: (215) 834-6848  
Suite 420  
Plymouth Meeting, PA 19462

**PUERTO RICO**

**DIGIT-TECH**  
P.O. Box 1945 TEL: (809) 892-4260  
Calle Cruz #2 FAX: (809) 892-3366  
Bajos, San German  
Puerto Rico 00753

**TEXAS**

**O'DONNELL ASSOCIATES** TEL: (915) 778-2581  
5959 Gateway West FAX: (915) 778-6429  
Suite 558  
El Paso, TX 79925

**VIELOCK ASSOCIATES** TEL: (214) 881-1940  
555 Republic Drive FAX: (214) 423-8556  
Suite 105  
Plano, TX 75074

**VIELOCK ASSOCIATES** TEL: (512) 345-8498  
9430 Research Blvd. FAX: (512) 346-4037  
Echelon Bldg. 2, Suite 330  
Austin, TX 78759

**VIELOCK ASSOCIATES** TEL: (713) 974-3287  
10700 Richmond Avenue FAX: (713) 974-3289  
Suite 108  
Houston, TX 77042

**UTAH**

**FRONT RANGE MARKETING, INC.**  
488 E. 6400 South TEL: (801) 288-2500  
Suite 280 FAX: (801) 288-2505  
Murray, UT 84107

**WASHINGTON**

**ATMI** TEL: (206) 869-7636  
8521 154th Ave., NE FAX: (206) 869-9841  
Redmond, WA 98052

**WISCONSIN**

**DAVIX INTERNATIONAL LTD.** TEL: (414) 255-1600  
N91 W17194 Appleton Avenue FAX: (414) 255-1863  
Menomonee Falls, WI 53051

• • • • •

## SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

<b>SAMSUNG SEMICONDUCTOR EUROPE GmbH</b> Am Unisyspark 1, 65843 Sulzbach (Germany) TEL: 0049-6196-582-06 FAX: 0049-6196-750-345	<b>MUENCHEN OFFICE</b> Cari-Zeiss-Ring 9 D-85737 Ismaning bei Muenchen TEL: 0049-89-964838 FAX: 0049-89-964873	<b>MILANO OFFICE</b> Viale G. Matteotti, 26 I-20095 Cusano Milanino TEL: 0039-2-66400181 FAX: 0039-2-6192279	<b>LONDON</b> Samsung House 225 Hook Rise South Surbiton Surrey KT6 7LD TEL: 0044-81-3914550 FAX: 0044-81-9742540	<b>BIRMINGHAM OFFICE</b> Florence House St. Mary's Road Hinckley, Leicestershire LE10 1EQ TEL: 0044-455-891111 FAX: 0044-455-612345
<b>PARIS OFFICE</b> Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700 FAX: 0033-1-40940216	<b>STOCKHOLM OFFICE</b> Bergkaellavaegen 32 P.O. Box 319 S-19130 Sollentuna TEL: 0046-8-6269626 FAX: 0046-8-6268638	<b>BARCELONA OFFICE</b> C. Provenza, 5193-1 E-08025 Barcelona TEL: 0034-3-4-504876 FAX: 0034-3-4-331944	<b>BELGIUM OFFICE</b> Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313	

## SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

3

### EUROPE

#### BELGIUM

##### DANE-LEC BELGIUM

91-93 Rue J.D. Navez  
 B-1210 Bruxelles

TEL : 0032-2-2167058  
 FAX : 0032-2-2166871

#### DENMARK

##### EXATEC A/S

Mileparken 20E  
 DK-2740 Skovlunde

TEL : 0045-44927000  
 FAX : 0045-44926020

##### MIKO KOMPLEMENT AB

Segersbyvaegen 3  
 S-14502 Norsborg

TEL : 0046-853189080  
 FAX : 0046-853175340

#### FINLAND

##### TAHINIK OY

P.O. Box 125  
 SF-00241 Helsinki

TEL : 00358-1482177  
 FAX : 00358-1482189

##### OY FINTRONIC AB

Pyyntitie 3  
 SF-02230 Espoo

TEL : 00358-0887331  
 FAX : 00358-088733342

#### FRANCE

##### MEGACHIP

7 avenue du Canada  
 ZA de Courtaboeuf  
 91966 LES ULIS Cedex  
 FRANCE

TEL : 0033-1-69290404  
 FAX : 0033-1-69290039

##### SCAIB

80 Rue d'Arcueil  
 Silic 137  
 94523 RUNGIS Cedex  
 FRANCE

TEL : 0033-1-46872313  
 FAX : 0033-1-45605549

#### GERMANY

##### ASTRONIC GmbH

Gruenwalder Weg 30  
 D-82041 Deisenhofen

TEL : 0049-89-6130303  
 FAX : 0049-89-6131668

##### CANNING ELECTRONIC DISTRIBUTION CED GmbH

Laatzener Str. 19  
 D-30539 Hannover Delete

TEL : 0049-511-87640  
 FAX : 0049-551-8764160

##### MSC VERTRIEBS GmbH

Industrie Str. 16  
 D-76297 Stutensee 3

TEL : 0049-7249-9100  
 FAX : 0047-7249-7993

##### MICRONETICS GmbH

Dieselstrasse 12  
 D-71272 Renningen

TEL : 0049-7159-92583-0  
 FAX : 0049-7159-9258355

##### SILCOM ELECTRONICS VERTRIEBS GmbH

Hindenburg Str. 284  
 D-41061 Moenchengladbach

TEL : 0049-2161-15074  
 FAX : 0049-2161-183313

#### ITALY

##### DEUTSCHE ITT INDUSTRIES GmbH

Viale Milanofiori E/5  
 I-20090 Assago Mi

TEL : 0039-2-824701  
 FAX : 0039-2-8242631/8242831

##### FANTON COMPONENTS BOLOGNA S.R.L.

Via O. Simoni, 5  
 I-40011 Anzola dell' Emilia

TEL : 0039-51-735015  
 FAX : 0039-51-735013

##### RAFI ELETTRONICA SPA

Via Savona 134  
 I-20144 Milano

TEL : 0039-2-48300431  
 FAX : 0039-2-428880

---

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### **THE NETHERLANDS**

#### **MALCHUS BV HANDELMIJ**

Fokkerstraat 511-513  
Postbus 48  
NI-3125 BD Schiedam

TEL: 0031-10-4277777  
FAX: 0031-10-4154867

### **SPAIN**

#### **SEMICONDUCTORS S.A.**

Ronda General Mitre  
240 Bjs  
E-08006 Barcelona

TEL: 0034-3-2172340  
FAX: 0034-3-2176598

### **SWEDEN**

#### **MIKO KOMONENTS**

Segersbyvaegen 3  
P.P. Box 2001  
S-14502 Norsborg

TEL : 0046-853-189080  
FAX : 0046-853-175340

### **SWITZERLAND**

#### **ELBATEX AG**

Hard Str. 72  
CH-5430 Wettingen Schweiz

TEL : 0041-56275511  
FAX : 0041-56275532

### **UNITED KINGDOM**

#### **MAGNATEC**

Coventry Road  
Lutterworth  
Leicestershire  
LE17 4JB

TEL : 0044-455-554711  
FAX : 0044-455-552612

#### **ICE ELECTRONICS LTD.**

31-32 Stephenson Road  
Burrel Road Industrial Estate  
St. Ives  
Cambridgeshire  
PE17 4WJ

TEL : 0044-480-496466  
FAX : 0044-480-496621

---

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### ASIA

#### HONG KONG

##### AV. CONCEPT LTD.

Unit 11-15, 11/F1, Block A,  
Focal Industrial Centre  
21 Man Lok Street, Hunghom,  
Kowloon, Hong Kong  
TEL: 3347333  
FAX: 7643108

##### PROTECH COMPONENTS LTD.

Unit 2,3/F, Wah Shing Centre,  
11 Shing Yip Street,  
Kwun Tong, Kowloon,  
Hong Kong  
TEL: 7930882  
FAX: 7930811

##### WISEWORLD ELECTRONICS LTD.

Room 708, Tower A, 7/F1.,  
Hunghom Commercial Centre,  
37-39 Ma Tau Wai Road, Hunghom,  
Kowloon, Hong Kong  
TEL: 7658923  
FAX: 3636203

##### IBDT HK LTD. (CHINA AREA)

Unit 2, 23rd floor,  
Westlands Center,  
No.20 Westlands Road,  
Quarry Bay, Hong Kong  
TEL: 565-5898  
FAX: 564-5411

##### SOLARBRITE ELECTRONICS LTD.

###### (CALCULATOR & WATCH)

Unit 1, 11/F, Tower 1, Harbour  
Centre, 1, Hok cheung  
St, Hunghom, Kowloon,  
Hong Kong  
TEL: 3633233  
FAX: 3633900  
TLX: 52543 SECL HX

##### ATLANTIC COMPONENTS LTD. (MEMORY & PC)

Unit 502, 5/F, Tower III,  
Enterprise Square,  
9 Sheung Yuet Road, Kowloon Bay,  
Kowloon, Hong Kong  
TEL: 7991996  
FAX: 7559452

##### LISENG & CO.

###### (4BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Flat B&C, 6/F, Four Seas  
Communication Bank Bldg,  
49-51 Bonham Strand  
West, Hong Kong  
TEL: 5431338  
FAX: 5442602

##### SOLARI COMPUTER ENGINEERING LTD.

###### (4 BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Roon 2018-2025, Tower 1,  
Metroplaza, Kwai Fong,  
N.T., Hong Kong  
TEL: 418-0988  
FAX: 418-0887

##### DATAWORLD INTERNATIONAL LTD.

###### (MIYUKI ELECTRONICS (HK) LTD.) (ASIC DESIGN HOUSE)

Flat No. 3-4,5/F1.,  
Yuen Shing Ind. Bldg.,  
1033, Yee Kuk Street, West,  
Kowloon, Hong Kong  
TEL: 7862611  
FAX: 7856213  
TLX: 45876 MYK HX

##### SYNTHESIS SYSTEMS DESIGN, LTD. (ASIC DESIGN HOUSE)

Unit 4,12/F Chai Wan Ind. City,  
Phase 2, No. 70, Wing Tai Road,  
Chai Wan, Hong Kong  
TEL: 557-1102  
FAX: 889-2962

#### TAIWAN

##### YOSUN INDUSTRIAL CORP.

7F, No. 76, Sec. 1,  
Cheng Kung Rd. Nan Kang,  
Taipei, R.O.C.  
TEL: (02)788-1991  
FAX: (02)788-1996

##### SANT SONG CORP.

4F, No.12, Lane 94, Tsao  
Ti Wei, Shen Keng Hsiang,  
Taipei Hsien, Taiwan, R.O.C.  
TEL: (02) 662-7829  
FAX: (02) 662-0781

##### SUPREME ELECTRONICS CO., LTD.

18Fl., No.67, Section 2,  
Tun hwa S. Road,  
Taipei, Taiwan, R.O.C.  
TEL: (02) 7023258/7023278  
FAX: (02) 7063196

#### JAPAN

##### TOMEN ELECTRONICS CORP.

1-1 Uchisaiwa-Cho 2 Chome  
Chiyoda-Ku Tokyo, 100 Japan  
TEL: (03) 3506-3654  
FAX: (03) 3506-3497

##### RIKEI

Nichimen Bldg.,  
2-2 Nakanojima 2 Chome,  
Kita-Ku, Osaka, 530 Japan  
TEL: (06) 201-2081  
FAX: (06) 222-1185

##### ISECO

26-3, Kitamagome 2 Chome,  
Ota-Ku, Tokyo, 143, Japan  
TEL: (03) 3777-3611  
FAX: (03) 3777-3614

##### ADO

7F Sasage Bldg.,  
4-6 Sotokanda 2 Chome  
Chiyoda-Ku Tokyo, 101 Japan  
TEL: (03) 3257-2600  
FAX: (03) 3251-9705

##### MARUBUN

8-1 Nihombashi-Odenma-Cho  
Chuo-Ku Tokyo, 103 Japan  
TEL: (03) 3639-9897  
FAX: (03) 3661-7433

##### SAMSUNG JAPAN

17F, Hamacho Center BLDG.  
2-31-1, Nihonbashi-Hamacho  
Chuo-ku, TOKYO 103 JAPAN  
TEL: (03) 5641-9651  
FAX: (03) 5641-9173

---

---

## SAMSUNG SEMICONDUCTOR REPRESENTATIVES

### SINGAPORE

#### ASTINA ELECTRONIC(S) PTE LTD.

203, Henderson Road TEL : 65-2769997  
#12-08 Henderson Industrial Park, FAX : 65-2769996  
Singapore 0315

#### BOSTEX ELECTRONICS PTE LTD.

No.221 Henderson Road TEL : 2765130  
#04-06 Henderson Building FAX : 2765132  
Singapore 0315

#### SAMSUNG (THAILAND) CO., LTD.

15th Fl. Sathorn Thani Bldg., TEL: 662-2367642-5  
92/40-41 North Sathorn Road FAX: 662-2368049  
Bankok 10500, Thailand

#### SOUTH-WEST ELECTRONICS PTE LTD.

30 Kallang Pudding Road, TEL: 7431813  
#04-04 Valiant Industrial Bldg., FAX: 7471128  
Singapore 1334

#### SYARIKAT SAMSUNG ELECTRONICS(S) PTE LTD.

Suite 9-2, Menara Penang TEL: 229-1670-1  
Garden 42A, Jalan Suitan FAX: 229-1678  
Ahmad Shah 10050 Penang,  
Malaysia

#### VUTIPONG ELECTRONIC CO., LTD.

51-53 Pahurat Rd, (Banmoh) TEL: 662-2266496-9  
Bankok 10200, Thailand FAX: 662-2240861

#### YIC SINGAPORE PTE, LTD.

623, Aljunied Road, #06-08 TEL: 65-7490677  
Aljunied Industrial Complex, FAX: 65-7477019  
Singapore, 1438

#### SAMSUNG SINGAPORE PTE, LTD.

4, SHENTON WAY, #18-01/10 TEL : 65-5352808  
Shingwan House, FAX : 65-2772792  
Singapore 0106

### INDIA

#### COMPONENTS AND SYSTEMS MARKETING ASSOCIATES (INDIA) PVT. LTD.

100, Dadasaheb Phalke Road, TEL: 4114585  
Dadar, Bombay 400 FAX: 4112546  
014 TLX: 001-4605 PDT IN

### TURKEY

#### ELEKTRO SAN. VE TIC. KOLL STI.

Hasanpasa, Ahmet Rasim TEL: 337-2245  
Sok No. 16 Kadikoy Istanbul, FAX: 336-8814  
Turkey TLX: 29569 elts tr

### CHINA

#### IBDT(HK) LTD. (SHANGHAI LIAISON OFFICE)

Rm 501, TEL : (021) 4316170  
750 Zhao Jia Bang Rang Road, FAX : (021) 4316170  
Shanghai, China

### KOREA

#### NAEWAE SEMICONDUCTOR CO., LTD.

Bangbae Center Bldg., TEL : (02)595-1010  
875-5, Bangbae-4dong, FAX : (02)595-7888  
Seocho-ku, Seoul, Korea

#### SAMSUNG LIGHT-ELECTRONICS CO., LTD.

4th Fl. Room 2-3, TEL: 718-0045  
Electronics Main Bldg., 718-9531-5  
16-9, Hankangro-3ka, FAX: 718-9536  
Yongsan-ku, Seoul, Korea

#### NEWCASTLE SEMICONDUCTOR CO., LTD.

4th Fl. Room 410-411, TEL: 718-8531-4  
Electronics Main Bldg., FAX: 718-8535  
16-9, Hankangro-3ka,  
Yongsan-ku, Seoul, Korea

#### HANKOOK SEMICONDUCTOR & TELECOMMUNICATION CO., LTD.

#302, Monami Bldg., 125-20, TEL: (02)542-4123  
Chungdam-dong, Kangnam-ku, FAX: (02)542-2454  
Seoul, Korea

#### SEGYUNG INTERISE CORP.

Dansan Bldg., 301, 7-44 TEL: (02)469-3511  
Hwayang-dong, Sungdong-ku, FAX: (02)469-7966  
Seoul, Korea

#### SEGYUNG ELECTRONICS

182-2, Jangsa-dong, TEL: (02)273-6781  
Jongro-ku, Seoul, Korea FAX: (02)275-9448  
TLX: K24950 SUKSEMT

#### SAMTEK

3/4 FL. Chungju Bldg., TEL: (02)538-4400  
156-16, Samsung-dong, FAX: (02)538-4338-9  
Kangnam-ku, Seoul, Korea

#### SUNIN TRADING CO., LTD.

Sunin Bldg., 7Fl., 16-8, TEL: (02)702-1257-8  
Hankangro-2ka, Yongsan-ku, FAX: (02)704-0997  
Seoul, Korea

## SAMSUNG SEMICONDUCTOR DISTRIBUTORS

### ARIZONA

**ADDED VALUE** (602) 951-9788  
 7741 East Gray Road  
 Suite 9  
 Scottsdale, AZ 85260  
 FAX: (602) 951-4182

### CALIFORNIA

**ADDED VALUE** (714) 259-8258  
 1582 Parkway Loop  
 Unit G  
 Tustin, CA 92680  
 FAX: (714) 259-0828

**ADDED VALUE** (619) 558-8890  
 5752 Oberlin Drive  
 Suite 105  
 San Diego, CA 92121  
 FAX: (619) 558-3018

**ALL AMERICAN** (800) 831-8300  
 369 Van Ness Way  
 Unit 701  
 Torrance, CA 90501  
 (213) 320-0240  
 FAX: (213) 320-7207

**ALL AMERICAN** (408) 943-1200  
 2360 Qume Drive, Suite C  
 San Jose, CA 95131  
 FAX: (408) 943-1393

**ALL AMERICAN** (619) 458-5850  
 5060 Shoreham Place  
 Suite 200  
 San Diego, CA 92122  
 FAX: (619) 458-5866

**I.E.C.** (916) 363-6030  
 9940 Business Park Drive  
 Suite 145  
 Sacramento, CA 95827  
 FAX: (916) 362-6926

**ITT Components** (714) 727-4001  
 18 Technology Drive  
 Irvine, CA 92718  
 FAX: (714) 727-2109

**ITT Components** (408) 453-1404  
 1580 Oakland Road  
 Suite C102  
 San Jose, CA 95131  
 FAX: (408) 453-1407

**JACO** (714) 258-9003  
 1541 Parkway Loop  
 Suite A  
 Tustin, CA 92680  
 FAX: (714) 258-1909

**JACO** (805) 495-9998  
 2282 Townsgate Road  
 Suite 100  
 Westlake Village, CA 91361  
 (800) 266-1282  
 FAX: (805) 494-3864

**JACO** (408) 432-9290  
 2880 Zanker Road  
 Suite 202  
 San Jose, CA 95134  
 FAX: (408) 432-9298

### CANADA

**ACTIVE** (514) 694-7710  
 237 Hymus Boulevard  
 Point Claire, Quebec H9R 5C7  
 FAX: (514) 697-8112

**ACTIVE** (604) 324-7500  
 100 S.E. Marine Drive  
 Vancouver, BC V5X 2S3  
 FAX: (604) 324-3100

**ACTIVE** (416) 367-2911  
 100 Lombard Street  
 Toronto, Ontario MSC 1M3  
 FAX: (416) 367-4706

**ACTIVE** (514) 731-7441  
 5651 Ferrier Street  
 Montreal, Quebec H4AP 1N1  
 FAX: (514) 731-0129

### CANADA (Continued)

**ACTIVE** (403) 235-5300  
 3220 5th Avenue, N.E. Bay 2  
 Calgary, Alberta T2A 5N1  
 FAX: (403) 248-0750

**ACTIVE** (204) 786-3075  
 106 King Edward St., E  
 Winnipeg, Manitoba R3H 0N8  
 FAX: (204) 783-8133

**ACTIVE** (416) 238-8825  
 1350 Matheson Blvd, Unit 2  
 Mississauga, Ontario L4W 4M1  
 FAX: (416) 238-2817

**ACTIVE** (403) 438-5888  
 6029 103rd St.  
 Edmonton, Alberta T6H 2H3  
 FAX: (403) 434-0812

**ACTIVE** (418) 682-5775  
 1990 Blvd. Charest O.  
 Ste-Foy, Quebec G1N 4K8  
 FAX: (418) 682-8303

**ACTIVE** (613) 728-7900  
 1023 Merivale Road  
 Ottawa, Ontario K1Z 6A6  
 FAX: (613) 728-3586

**ACTIVE** (514) 256-7538  
 6080 Metropolitan East  
 Montreal, Quebec H1S 1A9  
 FAX: (514) 256-4890

### COLORADO

**ADDED VALUE** (303) 422-1701  
 4090 Youngfield  
 Wheatridge, CO 80033  
 FAX: (303) 422-2529

**I.E.C.** (303) 292-5537  
 420 East 58th Avenue  
 Denver, CO 80216  
 FAX: (303) 292-0114

**I.E.C.** (303) 292-6121  
 5750 North Logan Street  
 Denver, CO 80216  
 FAX: (303) 297-2053

**Q.P.S.** (303) 343-9260  
 14291 E. 4th Avenue  
 Bldg. 7, Unit 208  
 Aurora, CO 80011  
 FAX: (303) 343-3051

### FLORIDA

**ALL AMERICAN** (305) 621-8282  
 16085 NW 52 Avenue  
 Miami, FL 33014-9317  
 FAX: (305) 620-7831

**ALL AMERICAN** (800) 327-6237  
 5009 Hiatus Road  
 Sunrise, FL 33351  
 FAX: (305) 749-9229

**JACO** (407) 241-7943  
 1060 Holland Drive  
 Suite 3K  
 Boca Raton, FL 33487  
 FAX: (407) 241-7950

**RM ELECTRONICS** (407) 767-8005  
 581 East St. Rte. 434  
 Longwood, FL 32750  
 FAX: (407) 767-8165

### ILLINOIS

**I.E.C.** (708) 843-2040  
 2200 N. Stronington Ave.,  
 Suite 210  
 Hoffman Estates, IL 60195  
 FAX: (708) 843-2320

**QPS** (708) 884-6620  
 101 E. Commerce Dr.  
 Schaumburg, IL 60173  
 FAX: (708) 884-7573

3

**INDIANA**

**RM ELECTRONICS**  
1329 W. 96th Street  
Suite 10  
Indianapolis, IN 46260

(317) 580-9999  
FAX: (317) 580-9615

**MARYLAND**

**ALL AMERICAN**  
14636 Rothgeb Dr.  
Rockville, MD 20850  
**JACO**  
Rivers Center  
10270 Old Columbia Road  
Columbia, MD 21046

(301) 251-1205  
FAX: (301) 251-8574

(410) 995-6620  
FAX: (410) 995-6032

**MASSACHUSETTS**

**ALL AMERICAN**  
107 Audubon Road  
Suite 104  
Wakefield, MA 01880

(617) 246-2300  
FAX: (617) 246-2305

**JACO**  
1053 East Street.  
Tewksbury, MA 01876

(508) 640-0010  
FAX: (508) 640-0755

**MICHIGAN**

**RM ELECTRONICS**  
4310 Roger B. Chaffee Drive  
Grand Rapids, MI 49508

(616) 531-9300  
FAX: (616) 531-2990

**MINNESOTA**

**ALL AMERICAN**  
11409 Valley View Road  
Eden Prairie, MN 55344

(612) 944-2151  
FAX: (612) 944-9803

**NEW YORK**

**ALL AMERICAN**  
711-2 Koehier Ave.  
Ronkonkoma, NY 11779  
**CAM/RPC**  
200 Buell Rd.  
Rochester, NY 14624  
**JACO**  
145 Oser Avenue  
Hauppauge, NY 11788

(516) 981-3935  
FAX: (516) 981-3947

(716) 436-5070  
FAX: (716) 436-5093

(516)-273-5500  
FAX: (516) 273-5506

**NORTH CAROLINA**

**JACO**  
5206 Greens Dairy Road  
Raleigh, NC 27604

(919) 876-7767  
FAX: (919) 876-6964

**OHIO**

**CAM/RPC**  
749 Miner Road  
Cleveland, OH 44143  
**CAM/RPC**  
733 H. Lakeview Plaza Rd.  
Worthington, OH 43085

(216) 461-4700  
FAX: (216) 461-4329

(614) 888-7777  
FAX: (614) 888-9779

**OREGON**

**I.E.C.**  
6850 S.W. 105th Ave.  
Suite B  
Beaverton, Oregon 97005

(503) 641-1690  
FAX: (503) 646-3737

**PENNSYLVANIA**

**CAM/RPC**  
620 Alpha Drive  
Pittsburgh, PA 15238

(412) 782-3770  
FAX: (412) 963-6210

**TEXAS**

**ALL AMERICAN**  
1819 Firman Drive  
Suite 127  
Richardson, TX 75081

(214) 231-5300  
FAX: (214) 437-0353

**JACO**  
1209 N. Glenville Drive  
Richardson, TX 75081

(214) 234-5565  
FAX: (214) 238-7066

**JACO**  
10707 Corporate Drive  
Suite 124  
Stafford, TX 77477

(713) 240-2255  
FAX: (713) 240-6988

**JACO**  
2120-A Braker Lane  
Austin, TX 78758

(512) 835-0220  
FAX: (512) 339-9252

**UTAH**

**ADDED VALUE**  
1836 Parkway Blvd.  
West Valley City, UT 84119

(801) 975-9500  
FAX: (801) 977-0245

**ALL AMERICAN**  
4455 South - 700 East  
Suite 301  
Salt Lake City, UT 84107

(801) 261-4210  
FAX: (801) 261-3885

**I.E.C.**  
2117 South 3600 West  
W. Valley City, UT 84119

(801) 977-9750  
FAX: (802) 975-1207

**WASHINGTON**

**I.E.C.**  
1750 124th Avenue, N.E.  
Bellevue, WA 98005


(206) 455-2727  
FAX: (206) 453-2963

• • • • •



# NOTES

---





**ELECTRONICS**

**HEAD OFFICE :**

8/11FL., SAMSUNG MAIN BLDG.  
250, 2-KA, TAEPYUNG-RO,  
CHUNG-KU, SEOUL, KOREA  
C.P.O. BOX 8780  
TELEX : KORSST K27970  
TEL : (02) 776-0114  
FAX : (02) 753-0967

**SEMICONDUCTOR BUSINESS  
SALES & MARKETING DIVISION :**

16TH FL., SEVERANCE BLDG., 84-11,  
5-KA, NAMDAEMOON-RO, CHUNG-KU.  
SEOUL, KOREA  
TEL : (02) 259-1114  
FAX : (02) 259-2468

**GUMI BRANCH :**

259, GONGDAN-DONG, GUMI,  
KYUNGSANGBUK-DO, KOREA  
TELEX : SSTGUMI K54371  
TEL : (0546) 463-2570  
FAX : (0546) 461-9258

**SAMSUNG SEMICONDUCTOR INC. :**

3655 NORTH FIRST STREET  
SAN JOSE, CA 95134, USA  
TEL : (408) 954-7000  
FAX : (408) 954-7286

**SAMSUNG SEMICONDUCTOR  
EUROPE GMBH :**

AM UNISYS PARK 1,  
65843 SULZ-BACH, GERMANY  
TEL : 49-6196-58206  
FAX : 49-6196-750345

**SAMSUNG ELECTRONICS JAPAN CO., LTD. :**

HAMACHO CENTER BLDG.,  
31-1, NIHONBASHI-HAMACHO 2-CHOME,  
CHUO-KU, TOKYO 103, JAPAN  
TEL : (03) 5641-9850  
FAX : (03) 5641-9851

**SAMSUNG ELECTRONICS  
HONGKONG CO., LTD. :**

65TH FL., CENTRAL PLAZA,  
18 HARBOUR ROAD,  
WANCHAI, HONG KONG  
TELEX : 80303 SSTC HX  
TEL : 862-6900  
FAX : 866-1343

**SAMSUNG ELECTRONICS CO., LTD.  
TAIWAN BRANCH (KOREA) :**

RM 2401, 24F., INT'L TRADE BLDG.,  
333, KEE LUNG RD., SEC. 1,  
TAIPEI, R.O.C  
TEL : (2) 757-7292  
FAX : (2) 757-7311

**SAMSUNG ELECTRONICS  
SINGAPORE PTE LTD. :**

4, SHENTON WAY, #18-01/10  
SHINGKWAN HOUSE, SINGAPORE 0106  
TEL : 535-2808  
FAX : 227-2792

**SAMSUNG ELECTRONICS CO., LTD.  
SHANGHAI OFFICE :**

SUITE 4034,  
SHERATON HUATING HOTEL,  
1200 CAOXIBEILU, SHANGHAI  
200030, CHINA  
TEL : 021-4390707  
FAX : 021-4393798

