

## 64K x 16 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- · Fast Access Time 15,17,20 ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 40 mA(Max.)

(CMOS): 10 mA(Max.)

Operating KM6161002-15: 230 mA(Max.)

KM6161002-17: 220 mA(Max.)

KM6161002-20: 210 mA(Max.)

- · Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation

No Clock or Refresh required

- · Three State Outputs
- Data Byte Control : ☐ : I/O1~I/O8

UB: I/O9~I/O16

- · Center Power/Ground Pin Configuration
- Standard Pin Configuration KM6161002J: 44-SOJ-400

### **GENERAL DESCRIPTION**

The KM6161002 is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits


The KM6161002 uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB.LB).

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM6161002 is packaged in a 400 mil 44-pin plastic SOJ.

### **FUNCTIONAL BLOCK DIAGRAM**

## PIN CONFIGURATION(TOP VIEW)



CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 1 (KM6161002)



#### **ABSOLUTE MAXIMUM RATINGS\***

| ltem                                  | Symbol  | Rating      | Unit |
|---------------------------------------|---------|-------------|------|
| Voltage on Any Pin Relative to Vss    | Vin,out | -0.5 to 7.0 | V    |
| Voltage on Vcc Supply Relative to Vss | Vcc     | -0.5 to 7.0 | V    |
| Power Dissipation                     | PD      | 1.0         | w    |
| Storage Temperature                   | Tstg    | -65 to 150  |      |
| Operating Temperature                 | TA      | 0 to 70     | °C   |

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

| Item               | Symbol | Min.   | Тур. | Max.      | Unit |
|--------------------|--------|--------|------|-----------|------|
| Supply Voltage     | Vcc    | 4.5    | 5.0  | 5.5       | ٧    |
| Ground             | Vss    | 0      | 0    | 0         | ٧    |
| Input High Voltage | ViH    | 2.2    | -    | Vcc+0.5** | ٧    |
| Input Low Voltage  | VIL    | -0.5 * | -    | 0.8       | ٧    |

<sup>\*</sup> VIL(Min.)= -2.0V ac (Pulse Width≤10 ns) for I≤20 mA

#### DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

| ltem                         | Symbol                       | Test Condition              | Min.  | Max. | Unit |    |
|------------------------------|------------------------------|-----------------------------|-------|------|------|----|
| Input Leakage Current        | lti                          | VIN=Vss to Vcc              | -2    | 2    | μΑ   |    |
| Output Leakage Current       | lLO                          | CS=VIH or OE=VIH or WE=VIL, |       | -2   | 2    | μΑ |
|                              |                              | Vout=Vss to Vcc             |       |      |      |    |
| Average Operating Current    | Icc                          | Min. Cycle, 100% Duty       | 15 ns | •    | 230  | mA |
|                              | CS=VIL, VIN = VIH or VIL, 17 |                             | 17 ns | •    | 220  | ]  |
|                              |                              | louт=0 mA                   | 20 ns | -    | 210  | 1  |
| Standby Power Supply Current | IsB                          | CS=V⊮, Min. Cycle           | -     | 40   | mA   |    |
|                              | ISB1                         | CS≥Vcc-0.2V, f=0 MHz        |       | -    | 10   | mA |
|                              |                              | Vin ≥ Vcc-0.2V or Vin≤0.2\  |       |      |      |    |
| Output Low Voltage           | Vol                          | IoL=8 mA                    |       | -    | 0.4  | V  |
| Output High Voltage          | Vон                          | Io⊢⊨-4 mA                   |       | 2.4  |      | V  |
|                              | Vон₁*                        | Іон₁=-100μА                 | -     | 3.95 | ٧    |    |

<sup>\*</sup>Note : Vcc=5V± 5%, Temp. =25°C

## CAPACITANCE \*(f=1MHz, Ta=25 °C)

| ltem                     | Symbol | Test Condition | Min. | Max. | Unit |
|--------------------------|--------|----------------|------|------|------|
| Input Capacitance        | Cin    | Vin=0V         | -    | 6    | pF   |
| Input/Output Capacitance | Ci/o   | VI/O=0V        | -    | 8    | pF   |

<sup>\*</sup> Note: Capacitance is sampled and not 100% tested.

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 2 (KM6161002)

<sup>\*\*</sup> VIH(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I≤20 mA




# **AC CHARACTERISTICS**

## **TEST CONDITIONS**

(Ta=0 to 70 °C,Vcc=5V±10%,unless otherwise specified.)

| Parameter                | Value     |  |
|--------------------------|-----------|--|
| Input Pulse Level        | 0 to 3 V  |  |
| Input Rise and Fall Time | 3 ns      |  |
| Input and Output Timing  | 1.5V      |  |
| Reference Levels         |           |  |
| Output Load              | See below |  |



\* Including Scope and Jig Capacitance

### **READ CYCLE**

| PARAMETER                       | SYMBOL | KM616 | 1002-15 | KM616 | KM6161002-17 KM6161002-20 |     | 1002-20 | Unit |
|---------------------------------|--------|-------|---------|-------|---------------------------|-----|---------|------|
|                                 |        | Min   | Max     | Min   | Max                       | Min | Max     | 1    |
| Read Cycle Time                 | tric   | 15    | -       | 17    | -                         | 20  | -       | ns   |
| Address Access Time             | taa    | -     | 15      | -     | 17                        | -   | 20      | ns   |
| Chip Select to Output           | tco    | -     | 15      | -     | 17                        | -   | 20      | ns   |
| Output Enable to Output         | toE    | -     | 8       | -     | 9                         | -   | 10      | ns   |
| LB,UB Access Time               | tBA    | -     | 8       | -     | 9                         | -   | 10      | ns   |
| Output Enable to Low-Z Output   | toLz   | 0     | -       | 0     | -                         | 0   | -       | ns   |
| Chip Enable to Low-Z Output     | tLZ    | 3     | -       | 3     | -                         | 3   | -       | ns   |
| LB,UB Enable to Low-Z Output    | tBLZ   | 0     | -       | 0     |                           | 0   | -       | ns   |
| Output Disable to High-Z Output | tonz   | 0     | 6       | 0     | 7                         | 0   | 8       | ns   |
| Chip Disable to High-Z Output   | tHZ    | 0     | 6       | 0     | 7                         | 0   | 8       | ns   |
| LB,UB Disable to High-Z Output  | tBHZ   | 0     | 6       | 0     | 7                         | 0   | 8       | ns   |
| Output Hold from Address Change | toH    | 3     | -       | 3     | -                         | 4   | -       | ns   |

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 3 (KM6161002)




### **WRITE CYCLE**

| Parameter                     | Symbol | KM616 | 1002-15 | KM616 | 1002-17 | KM616 | Unit    |    |
|-------------------------------|--------|-------|---------|-------|---------|-------|---------|----|
|                               |        | Min   | Max     | Min   | Max     | Min   | Min Max |    |
| Write Cycle Time              | twc    | 15    | -       | 17    | -       | 20    | _       | ns |
| Chip Select to End of Write   | tow    | 12    | -       | 13    | -       | 14    | -       | ns |
| Address Setup Time            | tas    | 0     | -       | 0     | -       | 0     | -       | ns |
| Address Valid to End of Write | taw    | 12    | -       | 13    | _       | 14    | -       | ns |
| Write Pulse Width(OE High)    | twp    | 12    | -       | 13    | -       | 14    | -       | ns |
| LB,UB Valid to End of Write   | tBW    | 12    | -       | 13    | -       | 14    | -       | ns |
| Write Recovery Time           | twn    | 0     | -       | 0     | -       | 0     | -       | ns |
| Write to Output High-Z        | twnz   | 0     | 8       | 0     | 8       | 0     | 8       | ns |
| Data to Write Time Overlap    | tow    | 8     | -       | 9     | -       | 10    | -       | ns |
| Data Hold from Write Time     | tDH    | 0     | -       | 0     | -       | 0     | -       | ns |
| End Write to Output Low-Z     | tow    | 3     | _       | 4     | -       | 5     | -       | ns |

# **TIMING DIAGRAMS**

# TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)



CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 4 (KM6161002)



### **TIMING DIAGRAMS**


### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



#### **NOTES (READ CYCLE)**

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHZ and toHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, thz(max.) is less than tLz(min.) both for a given device and from device to device.
- Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS =VIL
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

## TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)




CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.


Page: 5 (KM6161002)



# TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)



# TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 6 (KM6161002)



#### **NOTES (WRITE CYCLE)**

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{CS}$  and  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  and  $\overline{WE}$  going low: A write ends at the earliest transition among  $\overline{CS}$  going high and  $\overline{WE}$  going high. twp is measured from the beginning of write to the end of write.
- 3. tow is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change, twn applied in case a write ends as CS, or WE going high.
- 6. If OE,CS and WE are in the Read Mode during this period, the 1/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

| CS | WE | ŌĒ     | LD. | пв | Mada           | 1/0       | Pin        | Ourante Ourant |
|----|----|--------|-----|----|----------------|-----------|------------|----------------|
| L  | WE | )<br>L | ΙB  | UB | Mode           | I/O1~I/O8 | I/O9~I/O16 | Supply Current |
| Н  | Х  | X*     | X   | Х  | Not Select     | High-Z    | High-Z     | ISB, ISB1      |
| L  | Η  | Ξ      | Х   | Х  | Output Disable | High-Z    | High-Z     | Icc            |
| L  | Х  | X      | Н   | Н  |                |           |            |                |
| L  | Τ  | L      | L   | Н  | Read           | Dout      | High-Z     | Icc            |
|    |    |        | Н   | L  |                | High-Z    | Dout       |                |
|    |    |        | L   | L  |                | Dout      | Douт       |                |
| L  | L  | X      | L   | Н  | Write          | Din       | High-Z     | Icc            |
|    |    |        | Н   | L  |                | High-Z    | DIN        |                |
|    |    |        | L   | L  |                | Din       | Din        |                |

\*Note: X means Don't Care.

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 7 (KM6161002)