

databook



MOS AND SPECIAL COS/MOS 1st EDITION ISSUED NOV 1979

INTRODUCTION

This databook contains data sheets on the SGS-ATES range of products in MOS and COS/MOS technology.

The information on each product has been specially presented in order that the performance of the product can be readily evaluated within any required equipment design.

The databook also contains a summary of the processes available in SGS-ATES for the development and production of the products listed.

FUNCTIONAL INDEX

Type	Technology	Function	Pag
MUSIC			
M082	N channel MOS	Tone generator	3:
M083	N channel MOS	Tone generator	3
M086	N channel MOS	Tone generator	3:
M087	P channel MOS	Tone generator	3
M108	N channel MOS	Single chip organ (solo + accompaniment)	5
M147	P channel MOS	13-bit latch pedal sustain	7:
M251	P channel MOS	Arpeggio chord and bass accompaniment generator	113
M252	P channel MOS	Rhythm generator	12
M253	P channel MOS	Rhythm generator	13:
M254	P channel MOS	Rhythm generator	14
M255	P channel MOS	Rhythm generator	150
M258	N channel MOS	Rhythm generator	15
M259	N channel MOS	Rhythm generator	15
M738	COS/MOS	7-stage divider	18
M740	COS/MOS	7-stage divider	18
M741	COS/MOS	7-stage divider	18
M747	COS/MOS	7-stage divider	18
	•		
TV & RA	DIO		3
M054	N channel MOS	1 of 16 decoder	2
M055	N channel MOS	1 of 16 decoder	2
M1025	P channel MOS	30-channel remote control receiver	21
M1130	P channel MOS	30-channel remote control receiver	22
M193A	N channel MOS	Electronic Program Memory	99
M190	N channel MOS	16 key keyboard encoder and latch	79
M191	N channel MOS	On-screen tuning scale and band display	8
M106	N channel MOS	TV microprocessor interface	47
M1124	COS/MOS	30-channel remote control transmitter	217
M1024	COS/MOS	30-channel remote control transmitter	207
M192	COS/MOS	4-bit binary 7-segment decoder driver	93
			, * 9
TELECO	MMUNICATIONS		
M005	P channel MOS	4 channel multiplexer	g
M006	P channel MOS	Counter-controlled 8-channel sequential multiplexer	15
M009	P channel MOS	2 channel multiplexer	23
M089	N channel MOS	2x8 cross-point matrix	41
M751	COS/MOS	Touch tone generator	195

4

FUNCTIONAL INDEX (continued)

Туре	Technology	Function	Page
MEMORIE	S		
M120	N channel MOS	1024 bit non-volatile random access memory	65
M120-2	N channel MOS	1024 bit non-volatile random access memory	65
M2102A	N channel MOS	1024 bit static random access memory	227
M2102AL	N channel MOS	1024 bit static random access memory	227
M2316E	N channel MOS	16384 bit read only memory	233
M36000	N channel MOS	64 K-bit read only memory	267
, M2708	N channel MOS	M2708-8K bit (1024x8) UV erasable PROM	237
M2704	N channel MOS	M2704-4K bit (512×8) UV erasable PROM	237
M4027	N channel MOS	4096-bit dynamic random access memory	243
M4116	N channel MOS	16384-bit dynamic random access memory	255
CLOCKS 8	TIMERS		
M702	COS/MOS	16-stage counter	167
M706	COS/MOS	16-stage counter	171
M714	COS/MOS	23-stage counter	175
M730	COS/MOS	23-stage counter	179
M731	COS/MOS	16-stage counter	183
M750	COS/MOS	23-stage counter with intermediate output at the 16th stage	191
M752	COS/MOS	16-stage counter	199
M754	COS/MOS	23-stage counter with intermediate output at the 16th stage	203
SHIFT RE	GISTERS		
M142	N channel MOS	Quad 80-bit static shift register	69
M142A	N channel MOS	Quad 80-bit static shift register	69

SGS-ATES MOS processes history and summary

SGS-ATES entered the MOS market in 1969 with the newly developed Planox process. This was followed by development of the P-channel Silicon Gate process in 1971 and the N-channel Silicon Gate process in 1973.

In 1976 the company began development of the N-channel process with double polycrystalline silicon which is extremely important for the realization of very high complexity circuits or memories.


In 1977 SGS-ATES developed electrically programmable read-only memories and in 1978 Non-Volatile read and write memories.

Concerning COS/MOS technologies, in 1974 SGS-ATES put the type A Aluminium Gate Process into production followed in 1976 by the type B process with ion implantation.

The Low Voltage Aluminium Gate process was developed in 1978 and put into production in 1979.

SGS-ATES MOS processes

- 1. P-channel enhancement mode with a P-type polycrystalline silicon gate
 - Threshold voltage: 1.5 to 2.5V
 - Supply voltages: V_{CC}= +5V, V_{GG}= -12V
 - Used in static and dynamic 2 Ø applications
 - Compatible with bipolar circuits
- 2. Low threshold N-channel enhancement/depletion mode with an N-type polycrystalline silicon gate
 - Threshold voltage: 0.6 to 1.2V
 - Supply voltage: V_{CC}= +5V
 - Used in static and dynamic systems
 - Compatible with bipolar circuits
- 3. N-channel enhancement/depletion mode with an N-type polycrystalline silicon gate
 - Threshold voltage: 0.8 to 1.2V with V_{BB}= -5V
 - Supply voltages: $V_{DD} = +12V$, $V_{BB} = -5V$, $V_{CC} = 5V$
 - Used in static and dynamic systems
- Compatible with bipolar circuits
 N-channel enhancement/depletion mode with an N-type polycrystalline silicon gate
 - Threshold voltage: 0.8 to 1.2V
 - Supply voltages: V_{DD}= +12V, V_{CC}= 5V
 - Used in static and dynamic systems
 - Compatible with bipolar circuits
- 5. N-channel enhancement/depletion mode with double N-type polycrystalline silicon gate
 - Threshold voltage: 0.8 to 1.2V with V_{BB} = -5V
 - Supply voltages: V_{DD} = +12V, V_{BB} = -5V, V_{CC} = 5V
 - Used for UV erasable and electrically programmable ROMs
 - Compatible with bipolar circuits
- 6. N-channel enhancement/depletion mode with double N-type polycrystalline silicon gate
 - Threshold voltage: 0.8 to 1.2V
 - Supply voltage: V_{DD} = +12V, V_{CC} = 5V
 - Used for UV erasable and electrically programmable ROMs
 - Compatible with bipolar circuits
- 7. COS/MOS Aluminium Gate A & B process
 - Threshold voltage: 1 to 2V
 - Supply voltage: V_{DD}= +3 to +18V
- 8. COS/MOS Aluminium gate low threshold voltage
 - Threshold voltage: 0.5V to 1V
 - Supply voltage: V_{DD}= 1.5 to 5V



MOS INTEGRATED CIRCUITS

4 CHANNEL MULTIPLEXER

The M005 is a 4 channel multiplexer constructed on a single monolithic chip using P-channel low threshold silicon gate technology. The device is available in 10-lead metal case similar to Jedec TO-100.


ABSOLUTE MAXIMUM RATINGS

V_{DS}	Drain to source voltage	-10 to 0.3	V
V_{GS}	Gate to source voltage	-35 to 0.3	V
V_{GD}	Gate to drain voltage	-25 to 0.3	V
T_{stg}	Storage temperature range	-65 to 150	°C
Top	Operating temperature range	0 to 70	°C

ORDERING NUMBER: M 005 T1


MECHANICAL DATA


Dimensions in mm



PIN CONNECTIONS (top view)

SCHEMATIC DIAGRAM





STATIC ELECTRICAL CHARACTERISTICS (T_{amb}= 0 to 70°C unless otherwise specified)

	Parameter	T	onditions			l lain	
	Parameter	l est co	onations	Min.	Тур.	Max.	V V Ω Ω
Vi	Analog input voltage	V _{GS} = -20V	V _{BULK} = 10V			± 10	v
V _{THO}	Threshold voltage	V _{DS} = V _{GS} V _{BS} = 0	I _{DS} = 100 μA	-1		-2.5	v
R _{DS}	Drain to source on resistance	V _{GS} = -10V V _{BS} = 0	I _{DS} = 10 mA		20	50	Ω
		V _{GS} = -20V V _{BS} = 0	I _{DS} = 10 mA		13	30	Ω
l _{GL}	Gate leakage current	V _{GS} = -10V V _{BS} = 0	V _{DS} =0			-1	nA
I _{DL}	Drain leakage current	V _{DS} = -5V V _{BS} = 0	V _{GS} =0			-20	nA
ID	Drain current	V _{GS} = V _{DS} = -5V	V _{BS} = 0		-60		mA


DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 0 to 70°C unless otherwise specified)

					Values			
	Parameter	l est	conditions	Min.	Тур.	0.20 3	Unit	
Yfs	Forward transadmittance	V _{DS} = -3V V _{BS} = 0V	V _{GS} = -10V		12.000		μmho	
C _{DS} *	Drain to source capacitance	V _{DS} = 0 V _{IPP} = 15 mV	f = 1 MHz		0.15	0.20	pF	
C _{GD} *	Gate to drain capacitance	V _{GD} =0 V _{IPP} = 15 mV	f = 1 MHz		2	3	pF	
C _{G5} *	Gate to source capacitance	V _{GS} = 0 V _{IPP} = 15 mV	f = 1 MHz		2	.3	pF	
C _{SB} *	Source to body capacitance	V _{SB} = 0 V _{IPP} = 15 mV	f = 1 MHz		8	10	рF	
C _{DB} *	Drain to body capacitance	V _{DB} = 0 V _{IPP} = 15 mV	f = 1 MHz		32	40	pF	
C _{GB} *	Gate to body capacitance	V _{GB} = 0 V _{IPP} = 15 mV	f = 1 MHz		4	6	ρF	


^{*} This parameter is periodically sampled and not 100% tested.


SMALL SIGNAL EQUIVALENT CIRCUIT

(conditions: $\rm V_{GS}{=}$ –10V, $\rm V_{DS}{=}$ –3V, $\rm V_{BS}{=}$ 0) $\rm ~I \simeq 150~mA$




Symbol	Characteristics	Typical values	Unit
Diodes	All diodes are to be considered perfect diodes		
rgs	Gate to source leakage resistance and diode leakage resistance	1010	Ω
r _D	Dynamic drain resistance	0.5	kΩ
C _{GS}	Gate to source capacitance	2	pF
C _{GD}	Gate to drain capacitance	2	ρF
C _{DS}	Drain to source capacitance	0.15	pF
C _{GB}	Gate to body capacitance	6	pF
СВ	Drain to body capacitance	40	pF
C _{SB}	Source to body capacitance	10	pF
Yfs	Forward transadmittance	12.000	μmho







Drain current vs. drain to source voltage



Drain current vs. drain to




Drain current vs. drain to




TYPICAL APPLICATIONS

Variable gain amplifier with multiplexed inputs




Sample and hold



TYPICAL APPLICATIONS(continued)

Multiplexing - demultiplexing



MOS INTEGRATED CIRCUIT

COUNTER-CONTROLLED 8-CHANNEL SEQUENTIAL MULTIPLEXER

- LOW ON RESISTANCE
- LOW CAPACITANCE BETWEEN IN/OUT CHANNELS
- FULLY TTL or DTL COMPATIBLE
- LOW POWER DISSIPATION: 70 mW TYP.

The MQ06 is a monolithic integrated circuit using low threshold P-channel silicon gate MOS technology. It is supplied in a 16-pin dual in-line plastic or ceramic package. Functionally the device consists of a modulo-8 counter, sequentially controlling the opening or closing of 8 analogic switches. Each of the switches is formed by two transistors T1 and T2 with their drains connected together. The closure of each in/out switch occurs on the rising edge of the clock and has a duration of half the clock period. The inputs to the device are:

clock input, to drive the counter;

reset input, to return the counter to zero;

matrix enable, to enable the logic network which decodes the counter states and drives the eight switches shunt enable, which determines whether transistors T2 can switch or not.

The eight transistors T1 have their sources connected together and brought out on the "Seriai Bus". Similarly the sources of transistors T2 are commoned and brought out on the "Parallel Bus".

ABSOLUTE MAXIMUM RATINGS

V _{GG} *	Source supply voltage	-20 to 0.3	V
V _i	Analog input voltage (distortion $<$ 70 dB)	± 2	V
V _i *	Input voltage	-20 to 0.3	V
٧ _{١/٥} *	Bus voltage	-20 to 0.3	V
T _{stg}	Storage temperature	-65 to 150	· °C
Top	Operating temperature	0 to .70	°C

^{*} This voltage is with respect to VSS (GND) pin voltage.


ORDERING NUMBERS:

M006 B1 for dual in-line plastic package
M006 D1 for dual in-line ceramic package




MECHANICAL DATA (dimensions in mm)


Dual in-line plastic package




Dual in-line ceramic package




PIN CONNECTIONS



LOGIC DIAGRAM



TIMING DIAGRAM





TRUTH TABLE (negative logic)

To simplify the description of the functional operation of the device this truth table has been compiled assuming the serial and parallel bus terminals as inputs, and the eight in/out terminals as outputs. Closure of the switches T1 and T2 is controlled by the signals Shunt Enable, Matrix Enable and Reset, and the counter states.

S. E.	M.E.		COUN STA	TES	PARALLEL BUS	SERIAL BUS	IN/OUT 1	IN/OUT 2	IN/OUT 3	IN/OUT 4	IN/OUT 5	IN/OUT 6	IN/OUT 7	IN/OUT 8
0	0	0	0 0	0	×	×	F	F	F	F	F	F	F	F
0	0	1	COUN	TING	l x	x	F	F	F	F	F	F	F	F
0	1	0	lo o	0	l x	Y	**Y/F	F	F	F	F	F	F	F
ō	1	1	1 1	0	l x	Y	F	F	F	Y	F	F	F	F
1	ا ہ	0	lo o	0	l z	Y	z	z	z	Z	z	Z	Z	Z
1	اها	1	COUN	ITING	z	Y	z	z	z	Z	z	z	Z	Z
1	1	0	0 0		z	Y	**Y/Z	z	z	z	z	z	Z	Z
1	1	1	0. 0	1	z	Y	z	z	z	z	٧	Z	Z	z

* For example

** In synchronism with the clock

 $0 = V_{SS}$

1 = GND

X = Don't care

F = Floating

Y = Digital or analog signal


Z = Logic level

TIMING AND DYNAMIC ELECTRICAL CHARACTERISTICS ($V_{SS}=4.75$ to 5.25V, $V_{GG}=-11.5$ to -12.5V, $V_{amb}=0$ to 70° C unless otherwise specified)

	, 4,,,,	<u></u>				
	D	Tank		Values		
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{\phi H}$	Clock high voltage		V _{SS} -1.5		V _{SS}	V
V _{ϕL}	Clock low voltage		V _{GG}		0.4	V
R _{D5}	Drain to source on resistance	I _{D5} = 100 μA T1 serial IN/OUT T2 parallel IN/OUT 5V			300 250	Ω
fcL	Maximum clock frequency			1		MHz
t _{φpw}	Clock pulse width			0.5		μs
	Shunt enable, matrix enable, reset to high		V _{SS} -1.5		V _{SS}	v
	Shunt enable, matrix enable, reset to low		V _{GG}		0.4	v
Cı	Input capacitance	V _I = V _{SS} f = 1 MHz		6		pF
C _{I/O}	Capacitance between adjacent channels	V _{IPP} = 15 mV			0.5	pF

TYPICAL APPLICATIONS

PAM section of 32-channel PCM terminal in transmit mode. (Negative logic)




The "parallel bus" is floating since transistors T2 are hold off by the shunt enable input. The telephone inputs are IN/OUT 1 IN/OUT 32.

The output is obtained on the "serial bus" as a train of pulses on a single line sequentially combining all

The 300 Ω on resistance of T1 is acceptable in the transmit mode.

TYPICAL APPLICATIONS (continued)


PAM section of a 32-channel PCM terminal in receive mode. (Negative logic)




In reception a train of amplitude modulated pulses on the input bus is demultiplexed into 32 channel outputs S1 S32. Since a low series resistance is essential the M005 ($R_{DS/ON} \cong 20\Omega$) has been used.

TYPICAL APPLICATIONS (continued)

Block diagram



Timing waveforms refer to a.m. 32-channel PAM telephone system



Dimensions in mm

2 CHANNEL MULTIPLEXER


The M009 is a 2 channel multiplexer constructed on a single monolithic chip using P-channel low threshold silicon gate technology. The device is available in 8-lead metal case similar to Jedec TO-99.

ABSOLUTE MAXIMUM RATINGS

V _{DS}	Drain to source voltage	-10 to 0.3	V
VGS	Gate to source voltage	-35 to 0.3	V
V _{GD}	Gate to drain voltage	-25 to 0.3	٧
T _{stg}	Storage temperature range	-65 to 150	°C
Top	Operating temperature range	0 to 70	°C
- •-			


ORDERING NUMBER: M 009 T1


MECHANICAL DATA



PIN CONNECTIONS (top view)

SCHEMATIC DIAGRAM





STATIC ELECTRICAL CHARACTERISTICS (T_{amb} = 0 to 70°C unless otherwise specified)

	D	T				Unit	
	Parameter	l est co	onditions	Min.	Тур.	Max.	Unit
V,	Analog input voltage	V _{GS} = -20V	V _{BULK} = 10V			± 10	v
V_{THO}	Threshold voltage	V _{DS} = V _{GS} V _{BS} = 0	I _{DS} = 100 μA	-1		-2.5	v
R _{DS}	Drain to source on resistance	V _{GS} = -10V V _{BS} = 0	I _{DS} = 10 mA		20	50	Ω
		V _{GS} =20V V _{BS} = 0	I _{DS} = 10 mA		13	30	Ω
I _{GL}	Gate leakage current	V _{GS} = -10V V _{BS} = 0	V _{DS} =0			-1	nA
IDL	Drain leakage current	V _{DS} = -5V V _{BS} = 0	V _{GS} =0			-20	nA
I _D	Drain current	V _{GS} = V _{DS} = -5V	V _{BS} = 0		-60		mA


YNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 0 to 70°C unless otherwise specified)

					Values		
	Parameter	Test con	aitions	Min.	Тур.	Max.	Unit
Yfs	Forward transadmittance	V _{DS} = -3V V _{BS} = 0V	V _{GS} = -10V		12.000		μmho
C _{DS} *	Drain to source capacitance	V _{DS} = 0 1 V _{IPP} = 15 mV	= 1 MHz		0.15	0.20	ρF
C _{GD} *	Gate to drain capacitance	V _{GD} =0 1 V _{IPP} = 15 mV	= 1 MHz		2	3	pF
C _{GS} *	Gate to source capacitance	V _{GS} = 0 f V _{IPP} = 15 mV	= 1 MHz		2	3	pF
C _{SB} *	Source to body capacitance	V _{SB} = 0 1 V _{IPP} = 15 mV	= 1 MHz		8	10	pF
C _{DB} *	Drain to body capacitance	V _{DB} = 0 f V _{IPP} = 15 mV	= 1 MHz		8	10	pF
C _{GB} *	Gate to body capacitance	V _{GB} = 0 f V _{IPP} = 15 mV	= 1 MHz		4	6	pF


This parameter is periodically sampled and not 100% tested.


SMALL SIGNAL EQUIVALENT CIRCUIT


conditions: $V_{GS} = -10V$, $V_{DS} = -3V$, $V_{BS} = 0$) $I \simeq 150$ mA)




Symbol	Characteristics	Typical values	Unit
Diodes	All diodes are to be considered perfect diodes		
rgs	Gate to source leakage resistance and diode leakage resistance	1010	Ω
r _D	Dynamic drain resistance	0.5	kΩ
C _{GS}	Gate to source capacitance	2	pF
C _{GD}	Gate to drain capacitance	2	pF
C _{DS}	Drain to source capacitance	0.15	pF
C _{GB}	Gate to body capacitance	6	pF
CDB	Drain to body capacitance	40	pF
C _{SB}	Source to body capacitance	10	pF
Yfs	Forward transadmittance	12.000	μmho











TYPICAL APPLICATIONS

Variable gain amplifier with multiplexed inputs




Sample and hold




TYPICAL APPLICATIONS (continued)

Multiplexing - demultiplexing



Series parallel chopper (low direct voltage amplification)







OF 16 DECODER

SPECIFICALLY DESIGNED FOR TV APPLICATION
MINIMIZATION OF THE EXTERNAL COMPONENTS
INTERNAL PULL-UP FOR USE WITH LIGHT PRESSURE SWITCHES (M054)
OPEN DRAIN OUTPUTS FOR TOUCH CONTROL (M055)

The M 054, M 055 are monolithic integrated circuits specifically designed to act as interface between M 1025 (30 channel ultrasonic receiver) and H 580/590 (quad analog switch) in TV applications. The inputs A,B,C,D,E are driven directly from the corresponding outputs of the M 1025. If G input is high the ircuits decode the binary combinations from 0 to 15, if G is low the combinations from 16 to 31 are instead. The M 054 has an internal pull-up circuit on the outputs to minimize the number of external components when light pressure switches are used. The M 055 has open drain outputs for touch introl applications. The circuits are constructed with N-channel silicon gate technology and are supplied in a 24-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.5 to 20	V
$\mathbf{V}_{\mathbf{i}}^{}$	Input voltage	-0.5 to 20	V
V _{O(off)}	Off state output voltage (M 055 type)	20	V
Ptot	Total power dissipation	1	W
Tstg	Storage temperature	-65 to 150	°C
Top	Operating temperature	0 to 70	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DRDERING NUMBERS: M 054 B1

M 055 B1

RECHANICAL DATA

Dimensions in mm







^{**} All voltages values are refered to V_{SS} pin voltage.



PIN CONNECTIONS



BLOCK DIAGRAM



TRUTH TABLE (positive logic)

INPUTS	OUTPUTS
M 1025 output code	
E A B C D G	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 0 1	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage	17 to 19 V
V.	Input voltage	0 to V _{DD} V
V _{O (off)}	Off state output voltage (M055 type)	19 V
Top	Operating temperature	0 to 70 °C




STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

			To 2		Val	ues at 2	5°C	Unit
	Parameto	ar	l est co	onditions	Min.	Тур.	Max.	Unit
V _{IH}	High level input voltage	A-B-C-D-E Inputs G Input			V _{DD} -1 3		V _{DD}	>
VIL	Low level input voltage	A-B-C-D-E Inputs G Input			0		V _{DD} -4	v
loL	Low level output cu	rrent	V _{DD} = 17V	V _{OL} = 0.4V	1.6			mA
юн	High level output cu	irrent (M 055 Type)	М 054 Туре	V _{DD} = 19V V _{OH} = 8V			-200	μА
lo(off)	Off state output cur	rent (M 054 Type)	M 055 Type V _{DD} = 19V	V _{O(off)} = 8V			1	μΑ
I _{DD}	Supply current		V _{DD} = 19V All input to V				25	mA

TYPICAL APPLICATIONS

Fig. 1 and 2 show a typical application of M 054 and M 055 respectively in a TV remote control system.

Fig. 1 - M054 with light pressure switches




31



TYPICAL APPLICATIONS (continued)

Fig. 2 - M055 with direct touch controls



MOS INTEGRATED CIRCUITS

M 082 M 083 M 086

PRELIMINARY DATA

TONE GENERATOR

- M 082 (30% Duty Cycle) 13 TONE OUTPUTS
- M 083 (50% Duty Cycle) 13 TONE OUTPUTS
- M 086 (50% Duty Cycle) 12 TONE OUTPUTS
- SINGLE POWER SUPPLY
- WIDE SUPPLY VOLTAGE OPERATING RANGE
- LOW POWER DISSIPATION < 500 mW</p>
- HIGH OUTPUT DRIVE CAPABILITY
- HIGH ACCURACY OF OUTPUT FREQUENCIES: ERROR LESS THAN ± 0.069%
- INPUT PROTECTED AGAINST STATIC CHARGES
- ▶ LOW INTERMODULATION

The M 082, M 083 and M 086 are monolithic tone generators specifically designed for electronic organs. Constructed on a single chip using low threshold N-channel silicon gate technology they are supplied in 16 lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

Ž,	Voltage on any pin relative to V _{SS} (GND)	+20 to -0.3	
Ор	Operating temperature	0 to 50	°C
stg	Storage temperature	-65 to 150	°C
Ž.			


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DRDERING NUMBERS: M 082 B1

M 083 B1 M 086 B1

MECHANICAL DATA

Dimensions in mm





RECOMMENDED OPERATING CONDITIONS

Parameter		Test conditions	Values			Unit
	ratameter	i est colluttions	Min.	Тур.	Max.	
V _{SS}	Lowest supply voltage		0		0	V
V _{DD}	Highest supply voltage		+10	+12	+14	٧

ELECTRICAL CHARACTERISTICS (0°C \leq T_{amb} \leq 50°C; V_{SS}=0V; V_{DD}=+10V to+14V unless otherwise specified)

_	_			Values			
	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Fig.
VIL	Input clock, low		V _{SS}		V _{SS} +1	V	1
VIH	Input clock, high		V _{DD} -1		V _{DD}	V	
t _r , t _f	Input clock rise and fall times 10%to 90%	4.5 MHz			30	ns	1
ton, toff	Input clock on and off times	4.5 MHz		111		ns	1
Cı	Input capacitance			5	10	pF	
V _{OH}	Output high	0.75 mA	V _{DD} -1		V _{DD}	٧	2
VoL	Output low	0.70 mA	V _{SS}		V _{SS} +1	V	2
t _{ro} , t _{fo}	Output rise and fall times 500 pF load		250		2500	ns	3
ton, toff	Output duty cycle	M 082		30		%	
		M 083, M 086		50		70	
I _{DD}	Supply current			24	35	mA	*
f _l	Input clock frequency		100	4000.48	4500	kHz	

^{*} Output unloaded.

Fig. 1 Input clock waveform





Fig. 2 - Output signal d.c. loading








Fig. 3 - Output loading





MOS INTEGRATED CIRCUIT

TONE GENERATOR

- 12 TONE OUTPUTS TTL COMPATIBLE
- ▶ HIGH ACCURACY OF OUTPUT FREQUENCIES: ERROR LESS THAN ± 0.069%
- LOW IMPEDANCE PUSH-PULL OUTPUTS
- LOW POWER DISSIPATION: < 400 mW</p>
- INPUT PROTECTED AGAINST STATIC CHARGES
- LOW INTERMODULATION

The M 087 is a monolithic tone generator specifically designed for electronic organs.

Constructed on a single chip using low threshold P-channel silicon gate technology it is supplied in a 16-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS


V *	Source supply voltage	-20 to 0.3	
¥GG	Source supply voltage	-20 to 0.3	V
V _{GG} * V _i *	Input voltage	-20 to 0.3	V
l _o	Output current (at any pin)	3	mΑ
T _{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature	0 to 70	°C

^{*} This voltage is referred to V_{SS} pin voltage


DRDERING NUMBER: M 087 B1 for dual in-line plastic package

MECHANICAL DATA


Dimensions in mm



CONNECTION DIAGRAM



BLOCK DIAGRAM



* f1 is the highest output frequency and its musical equivalent is : C ** f12 is the lowest output frequency and its musical equivalent is: C #

STATIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{GG} = V_{SS}$ -16.15 to -18.75V, $V_{DD} = V_{SS} - 9$ to -10V, $V_{SS} = 4.75$ to 5.25V, $T_{amb} = 0$ to 70°C unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
CLOCI	K INPUT			·		
VIH	Clock high voltage		V _{SS} -0.5		V _{SS}	٧
VIL	Clock low voltage		V _{SS} -6	\	/ _{SS} -4.5	٧
DATA	OUTPUTS					
V _{OL}	Output low voltage	I_= 0 mA	V _{DD}			V
V _{OH}	Output high voltage	I _L = 1 mA	V _{SS} -0.5		V _{SS}	V
ILO	Output leakage current	V _O =V _{SS} -10V T _{amb} = 25°C			10	μΑ
POWE	R DISSIPATION				-	
I _{GG}	Supply current	T _{amb} = 25°C		11	13	mA
IDD	Supply current	T _{amb} = 25°C		13	16	mA


DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{GG} = V_{SS} - 16.15$ to -18.75V, $V_{DD} = V_{SS} - 9$ to -10V, $V_{SS} = 4.75$ to 5.25V, $V_{amb} = 0$ to 70°C unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
CLOCK	CINPUT					
f	Clock repetition rate		15	2000.24		kHz
t _{pw} *	Pulse width (clock high)	f = 2000.24 kHz	170			ns
t _{pw} **	Pulse width (clock low)	T = 2000.24 kHz	150			ns
DATA	OUTPUTS					
R _{DH}	High level output dynamic impedance	V _O =V _{SS} -0.5V		1		kΩ
R _{DL}	Low level output dynamic impedance	V _O = V _{DD}		1		kΩ

^{*} Measured at 90% of the swing.

^{*} Measured at 10% of the swing.

TYPICAL APPLICATION



. 2

PRELIMINARY DATA

2 x 8 CROSS-POINT MATRIX

- VERY LOW ON-RESISTANCE
- HIGH CROSS-TALK AND OFF-STATE-ISOLATION
- SERIAL SWITCH ADDRESSING, MICROPROCESSOR COMPATIBLE

The M089 2x8 cross-point matrix is realized with 16 n-channel MOS transistors. The device has been specially designed to provide switches with low on-reistance. Cross-talk and off-state-isolation are guaranteed less than -90 dBm. The device is designed for PABX applications and is fully microprocessor compatible. It is available in 16 lead dual-in-line plastic and ceramic packages.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.5 to 17	V
V_1	Input voltage pins 4, 5, 12, 13	-0.5 to 17	V
VIN-VOUT	Differential voltage across any disconnected switch	10	V
P _{tot}	Total power dissipation	640	mW
Top	Operating temperature range: for plastic	0 to 70	°C
	for ceramic	-40 to 70	°C
T_{stg}	Storage temperature range	-65 to 150	°C

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBERS:


M089 B1 for dual--in-line plastic package


M089 D1 for dual-in-line ceramic package

M089 F1 for dual-in-line ceramic package, frit seal


^{**} With respect to V_{SS} (GND) pin.

MECHANICAL DATA (dimensions in mm)







Dual in-line ceramic packege frit-seal




PIN CONNECTIONS



LOGIC DIAGRAM






CIRCUIT DESCRIPTION

The M089 2x8 cross-point matrix is made up of 16 switches realized with low on-resistance n-channel MOS transistors.

A latch maintains each switch in the previous state. Switches are addressed when both enable inputs E1 and E2 are low.

The address is loaded into a 5 bit internal shift register which holds the contents.



where X_0 to X_2 are used to select 1 of 8 outputs, Y_0 is to select one of two inputs and D defines whether the addressed switch is connected or disconnected.

The data bits are loaded on the high to low transition of the \overline{CP} clock input. The status of the switches is changed on the low to high transition of one or both enable inputs. If more than 5 clock transitions are applied during loading of the shift register, only the last 5 data bits are loaded into the register.

ENABLE INPUTS TRUTH TABLE

Ē1	E2	Function
L	L	data load
		addressed switch changed

DATA INPUT TRUTH TABLE

Data	Switch status
L	disconnect
Н	connect

TRUTH TABLE FOR SWITCH SELECTION (positive logic 1 = High, 0 = Low)

The table shows the hexadecimal code for the bits $X_0 \ X_1 \ X_2 \ Y_0$ which must be loaded to address the inputs and outputs shown.

	0 ₁	02	03	04	0 ₅	0 6	07	08
	F	D	В	9	7	5	3	1
IN A	1111	1101	1011	1001	0111	0101	0011	0001
	E	С	Α	8	6	4	2	0
IN B	1110	1100	1010	1000	0110	0100	0010	0000

For example to address the switch connecting INA to 05 the shift register must be loaded with the address code 0111 (7)

- to connect, D = High (1)
- to disconnect, D = Low (0)

Custom options

There are two possible custom options for the M089 chip. These implement on "all switches reset" function in two ways:

Option 1. The "all switches reset" function could be implemented by an additional data bit in the switch register. The new 6-bit word would be made up as follows.

With R low (0) the circuit would function as previously described with R high (1) all the switches would be disconnected in the low to high transition of one or both of the enable inputs.

Option 2. The function could alternatively be implemented by modifying the enable input truth table as follows.

Ē1	E2	Function
L	٦	data load
	L	addressed switch
L		changed
н	н	all switches disconnected

ELECTRICAL CHARACTERISTICS ($T_{amb} = 0$ to 70°C for M089 B1, -40 to 70°C for M089 F1, D1, $V_{DD} = 14V$ to 16V)

Danamatas							
Parameter		Test conditions	Min.	Тур.	Max.	Unit	
R _{ON}	ON-resistance		V _{i (A, B)} = 3.5V V _{O(1,8)} = 3.75V V _{DD} = 14V I _{D(min)} = 10 mA			25	Ω
I _{DD}	Supply current					7	mA
IL1	Input leakage	pins 4, 5 12, 13	V _i = 5V			1	μА
		pins 1, 9	V _{iA} , V _{iB} = 4.5V V _{O1} , V _{O8} = 1.5V			0.2	μА
		pin 0	V _{iA} , V _{iB} = 6V V _{O1} , V _{O8} = 1.5V			1	μА
ILO	Output leakage	pins 2, 6, 7 8, 10, 14	V _{O1} , V _{O8} = 4.5V V _{iA} , V _{iB} = 1.5V			0.2	μА
İ		15, 16	V _{O1} , V _{O8} = 6V V _{iA} , V _{iB} = 1.5V			1	μА
V _{low}	Logic 0 input level		All inputs	-0.3		0.8	V
V_{high}	Logic 1 input level		All inputs	4.5		V _{DD}	V
СТ	Cross-talk		See fig. 1			-90	dB
Io	Off insulation		See fig. 2			-90	dB
f _{CL}	Maximum clock inpu	it frequency				1	MHz
TLG	Lag time	_	See fig. 3	100			ns
T _{LD1}	Lead time		Con time 2	400			
T _{LD2}			See fig. 3	150			ns
TWR	Write time		See fig. 3			3	μs
tw	Clock pulse width		See fig. 3	0.4		100	μs

TEST CIRCUIT

Fig. 1 - Crosstalk measurements






Fig. 2 - Off isolation measureme



TIMING DIAGRAM

Fig. 3



TV MICROPROCESSOR INTERFACE

- 6 PWM D/A CONVERTERS, WITH 64 STEP RESOLUTION, FOR ANALOGUE CONTROLS
- 13 BIT (8192 STEP) PULSE WIDTH-RATE MULTIPLIER D/A CONVERTER FOR TUNING VOLTAGE. BUILT IN ANALOGUE SWITCH.
- CRT DISPLAY SECTION BASED ON A 64 x 64 FULLY PROGRAMMABLE MATRIX, UNDER SOFTWARE CONTROL, WORKS WITH ANY TV STANDARD
- OPEN DRAIN OUTPUTS RATED UP TO 13.2V
- MAIN 5V POWER SUPPLY (12V USED FOR BIAS)
- STANDARD 40 PIN PLASTIC PACKAGE

The M 106 is a programmable LSI device for microprocessor controlled applications in TV and industrial control fields. The M 106 uses state-of-the-art N-Channel MOS Silicon gate technology, with a single +5V power supply and TTL compatible inputs and outputs. A +12V supply is used for bias of the analogue switch circuit built on the chip.

The microprocessor interface includes a single phase clock input, a bidirectional 8 bit system bus, two strobe inputs and an interrupt request output. A total of 7 variable duty cycle output signals are available. After simple RC filtering these signals become the analogue outputs of the system. One blanking and three colour outputs are provided to display alphanumeric or graphic data on a CTV screen. Eight general purpose digital outputs are provided with open-drain configuration.

The M 106 is available in a standard 40 pin dual-in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*


V _{DD} **	Supply voltage	-0.3 to 7	V
V _{ref}	Reference voltage	-0.3 to 7	V
V _{GG}	Bias voltage	-0.3 to 14	V
V _I	Input voltage	-0.3 to 7	V
V _{O (off)}	Off-state output voltage: P0 to P6; Q0 to Q7	-0.3 to 14	V
J (J.,,)	all other outputs	-0.3 to 7	V
lo	Output current: all outputs except pins 25, 26, 27, 28	max. 5	mΑ
	pins 25, 26, 27, 28	max. 15	mΑ
P _{tot}	Total package power dissipation	0.8	W
Top	Operating temperature	0 to 70	°C
T _{stg}	Storage temperature	-65 to 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 106 B1

^{**} All voltage are referred to V_{SS1}= V_{SS2}.

MECHANICAL DATA (dimensions in mm)




CONNECTION DIAGRAM

V _{SS1}	 [1	40) 	Q2
σī	→[2	39	b 	D2
Q)	 [3	38	þ -	O3
DO	←	4	37	þ ←	D3
QO	[5	36	D	Q4
V GG		6	35) 	04
P6	→ [7	34	þ —►	Q5
v_{ref}	[8	33	þ ← →	D 5
VSS2		9	32	þ —→	Q6
P5	 [10	31] → →	D6
P4	[11	30	þ	Q7
P3		12	29]	07
P2	-	13	28	þ	R
P١		14	27	þ →	G
P0	- [15	26	1 →	8
STB		16	25) 	BLK
STA	←[17	24	ի <i></i>	ĪNÏ
ø	—	18	23	þ →	HS
2/4 MH	z [19	22]	vS.
RC	→ [20	21	J ←	ADD.
			S-3009/1	ı	

RECOMMENDED OPERATING CONDITIONS

V_{DD}	Supply voltage	4.5 to 5.5	٧
V_{ref}	Reference voltage	5 to 6	V
V_{GG}	Bias voltage	10.8 to 13.2	V
V_1	Input voltage	0 to V _{DD}	V
V _{O (off)}	Output off voltage: P0 to P6; Q0 to Q7	max 13.2	V
J (J)	all other outputs	max V _{DD}	V
l _o	Output current: all outputs except pins 25, 26, 27, 28	max 2	mΑ
	pins 25, 26, 27, 28	max 8	mΑ
φ	Clock frequency (selectable)	(pin 19 at V _{DD}) 2	MHz
		(pin 19 at V _{SS}) 4	MHz
f	Oscillator frequency	3.2	MHz
R	Resistance of the clock oscillator	2.2 to 10	kΩ
С	Capacitance of the clock oscillator	10 to 30	pF
T_{op}	Operating temperature	0 to 70	°C

BLOCK DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions Typ. values are at $T_{amb} = 25^{\circ}C$, $V_{DD} = 5V$; $V_{Ref} = 5V$; $V_{GG} = 12V$)


	Parameter		T4 disi		Values		
ļ	rarameter		Test conditions	Min.	Тур.	Max.	Unit
V _{IH}	Input high voltage	All input pins except 22-23 (H _s -V _s)		2.5		V _{DD}	V
		pins 22–23 $(H_s - \overline{V}_s)$		3		V _{DD}]
VIL	Input low voltage	All inputs excepts pins 22-23 $(H_s - \overline{V}_s)$)		0		8.0	v
		pins $\underline{22}$ -23 $(H_s - \overline{V}_s)$		0		0.4	
l _l	Input leakage current	All inputs except pin 18	V _I = 0 to 5.5V			10	μА
Ι _φ	Input bias current	pin 18	$V_{\phi} = 5.5V$	10		70	μΑ
V _{OL}	Output low voltage	All outputs except pins 25-26-27-28-7	I _{OL} = 1.6 mA			0.4	V
		pins 25-26-27-28	I _{OL} = 8 mA			1	٧
		pin 7	I _{OL} = 0.25 mA		30	45	mV
V _{OH}	Output high voltage	pin 7	I _{OH} = -0.25 mA		V _{DD} -30	V _{DD} -45	mV
I _{O(off)}	Leakage current	All output except pins 3-5-25-26-27-28 30-32-34-36-38-40	V _{O(off)} = 5.5V			10	μА
		pins 3-5-25-26-27-28 30-32-34-36-38-40	V _{O(off)} = 13.2V			50	μА
I _{DD}	Supply current	pins 3-5-25-26-34	V _{DD} = 5.5V			60	mA
IGG	Bias current		V _{GG} = 13.2V			300	μÀ

Note: The \overline{V}_{S} and H_{S} inputs have Schmitt-trigger action for accepting slow transition time signals.

DYNAMIC ELECTRICAL CHARACTERISTICS

	Powerstan					
Parameter		Test conditions	Min.	Тур.	Max.	Unit
t _{lO}	Loading time of the first byte from the strobe display command (STA and STB both low)			26		μs
t _l	Loading time of any successive byte from the end of the previous load time	see fig. 1		24		μs
tsetup	Setup time			4		μs
^t hold	Hold time			4		μs

Fig. 1



DESCRIPTION

System clock

The ϕ input (pin 18) must be connected to the microprocessor clock, or to the clock oscillator pin in the base where the microprocessor has a built in clock generator.

The clock signal can be 2 or 4 MHz. Pin 19 must be connected to $V_{\rm DD}$ if the frequency is 2 MHz, to $V_{\rm SS}$ if it is 4 MHz.

Internal registers load and read operations

106 can be fully programmed by loading a set of internal registers.

Table 1 shows the binary address code and function of each internal register.

The loading of each register, as shown by fig. 2, is performed in two steps: in the first phase, the four bit address code ($\overline{D0}$ to $\overline{D3}$) is sent on the bus, and latched by the \overline{STA} strobe signal; in the second phase the bus carries the 6 to 8 bit register content which is transferred to the addressed register by the \overline{STB} strobe signal.

When both STA and STB are in the HIGH state, the content of the addressed register will be read back to the bus. The read operation is not allowed for registers 8 to 12.


Table 1 - Summary of the internal registers

N°			RESS		Number	Function
	D3	D2	D1	D0	of bit	T diletion
٥	Н	Η	Ξ	Н	6	Converter n. 0 (PWM)
1	Н	Н	н	L	6	Converter n. 1 (PWM)
- 2	Н	н	L	н	6	Converter n. 2 (PWM)
3	н	н	L	L	6	Converter n. 3 (PWM)
4	Н	L	н	н	6	Converter n. 4 (PWM)
5	н	L	н	L	6	Converter n. 5 (PWM)
6	н	L	L	н	6	Converter n. 6 MSB (PWM)
7	н	L	L	L	7	Converter n. 7 LSB (BRM)
8	L	н	н	Н	6	Window upper side position
9	L	н	н	L	6	Window lower side position
10	L	н.	L	н	6	Window left side position
11	L	н	L	L	6	Window right side position
12	L	L	н	н	6	CRT display control
13	L	L	н	L	8	Open drain digital outputs
14	L	L	L	н	_	Reset (only for testing)
15	L	L	L	L	l –	Not used

Table 2 - Loading and reading of the internal registers

STA	STB	Function
н	н	the content of the addressed register is read back (except for R8 to R12)
L	н	address loading
н	٦	data loading
٦	L	pattern loading for CRT display

Fig. 2



D/A converters for analogue controls

The 6 bit contents of registers 0 to 5, after a pulse-width conversion and external filtering, are used for analogue commands as volume, brightness, colour saturation, contrast, tone and fine tuning.

The pulse width modulated output has a fixed period of 64 microseconds and variable width. The output is open drain, can be filtered by a simple RC network and can be varied from 0V to the reference voltage (13.2V max) in $2^6 = 64$ steps.

Tuning voltage D/A converter

Registers 6 and 7 may be considered as a single 13 bit register. The corresponding outputs value is normally used as a tuning voltage for a varicap tuner. The conversion uses a double modulation system, in order to minimize the ripple after the filter. The 6 most significant bits (register 6) are converted using the same pulse width modulation technique as registers 0 to 5.

The 7 least significant bits (register 7) generate a series of pulses with variable width and frequency (bit rate multiplier).

This approach greatly reduces the amplitude of the low frequency components in the output voltage, and allows an easier and more efficient filtering.

The converter's output, P6, uses an internal analogue switch, operating in a push-pull mode, and switches a very precise reference voltage, which is connected to the V_{ref} pin.

The 0 volt level, in order to minimize the ground noise, is supplied through a dedicated pin V_{SS2} , that is externally connected to ground.

A 12V bias voltage must be connected to the $V_{\rm GG}$ pin in order to operate the output stage in the push-pull mode.

On screen display

The on-screen display interface uses a vertical sync signal applied to the \overline{V}_S input and horizontal sync signal applied to the H_S input.

A "vertical clock" is internally generated by dividing the line frequency H_S by a number N which defines the height of the matrix element.

Assigning to N a value of 4/5/6 the height of the corresponding matrix element becomes 4/5/6 lines. The choice of one of these values of N will adapt the M 106 to display on any video standard.

An internal RC oscillator, synchronized by the H_S input, gives a "horizontal clock", whose period

DESCRIPTION (continued)

defines the width of the matrix element. The frequency must be adjusted in order to have a width equal to 1/64th of the actual width of the screen.

The data to be displayed on the screen is normally contained in a rectangular "window". Inside the window the BLK output generates a blanking signal, thus creating a black rectangular background for the image. Position, height and width of the window are programmable by loading in registers 8-9-10-11 a 6 bit position value of each side of the window. The value is calculated in terms of the number of vertical or horizontal clock pulses from an origin.

The origin (0, 0) corresponds to the trailing edge of the \overline{V}_S and H_S pulses and is therefore located in the upper left corner of the screen.

Inside the M 106, a dual 64 bit shift register synchronized by the horizontal clock, repeats the same pattern over N lines using the first shift register, while the μ P can load the second one with the new pattern to be used in the next lines. Afterwards the new pattern content is transferred in parallel into the first register. The loading of the second shift register is synchronized by the ϕ clock. This takes 8 sequential bytes, with the timing shown in fig. 1. The loading time for each byte is 24 microseconds.

The loading begins when both \overline{STA} and \overline{STB} go LOW. The corresponding state is decoded as a "strobe display" command.

If the "strobe display" state is terminated by the μ P before the internal shift register is completely loaded, the remaining bits are zero-filled.

The display control register (12) defines the start and the end of the display function, the combination of the colour outputs enabled (and therefore the colour of the image) and the timing signals used during the load operation.

Table 3 shows the function of each bit of the display control register.

No timing signals are used if the pattern doesn't change from line to line of the display (vertical or horizontal bands). In this case the pattern can be loaded asynchronously only at the beginning, and will be automatically repeated until the window is completely scanned.

The timing signals must be enabled for displaying character, because the line pattern is variable and must be loaded in synchronism with the screen scan. The STA pin, normally used as a strobe input, becomes bidirectional and generates for each frame a single pulse, negative going, and approximately 45 microseconds long, N lines before the beginning of the window.

This signal is used by μP to initiate the first load operation.

The INT gives a series of pulses for each frame, with a period of N lines, starting N lines before the beginning of the window and stopping N lines before the end of the window.

During the STA output pulse no control register loading is permitted and only the "strobe display" state is accepted.

Table 3 - CRT display control register (N° 12)

Bit	Function	Logic level L	Logic level H
0	Output R (Red)	disabled	enabled
1	Output B (Blue)	disabled	enabled
2	Output G (Green)	disabled	enabled
3	Nr. of lines each dot	5 (4*)	6
4	Timing outputs INT-STA	disabled	enabled
5	Display control	stop	start

[•] Available with metal option (contact local SGS-ATES sales office).

PRELIMINARY DATA

SINGLE CHIP ORGAN (SOLO + ACCOMPANIMENT)

- SIMPLE KEY SWITCH REQUIREMENTS FOR 61 KEYS, IN A MATRIX OF 12 x 6
- LOW TIME REQUIRED FOR A SCANNING CYCLE OF 576 μsec.
- ACCEPTANCE OF ALL KEYS PRESSED
- TWO KEYBOARD FORMATS: 61 KEYS (SOLO) OR 24+37 KEYS (ACC. + SOLO) WITH POSSI-BILITY OF AUTOMATIC CHORDS OF THE "ACCOMPANIMENT" SECTION
- TOP OCTAVE SYTHESIZER INCORPORATED FOR GENERATION OF 3 "FOOTAGES"
- MORE THAN ONE CHIP CAN BE EMPLOYED WITH SYNCHRONIZATION THROUGH THE RESET INPUT
- SEPARATED ANALOG OUTPUTS (FOR EACH FOOT) FOR "SOLO", "ACC." AND "BASS" SECTIONS (SQUARE WAVE 50% D.C.) WITH AVERAGE VALUE CONSTANT
- INTERNAL ANTI-BOUNCE CIRCUITS
- KEY DOWN AND TRIGGER OUTPUTS FOR "SOLO", "ACC." AND "BASS" SECTIONS
- SUSTAIN FOR THE LAST KEYS RELEASED IN THE "SOLO" SECTION (61 OR 37 KEYS)
- CHOICE OF OPERATING MODE IN "ACC." SECTION
 - MANUAL, WITH OR WITHOUT MEMORIZATION OF THE SELECTED KEYS (FREE CHORDS WITH ALTERNATE BASS)
 - AUTOMATIC, WITH OR WITHOUT MEMORIZATION OF THE SELECTED KEY (PRIORITY TO THE LEFT FOR AUTOMATIC CHORDS AND BASS ARPEGGIO)
- MULTIPLE CHOICE POSSIBILITY ON THE CHORDS IN AUTOMATIC MODE
 - MAJOR OR MINOR THIRD
 - WITH OR WITHOUT SEVENTH
- LOW DISSIPATION OF ≤ 600 mW
- STANDARD SINGLE SUPPLY OF +12V ± 5%
- INPUTS PROTECTED FROM ELECTROSTATIC DISCHARGES

The M 108 is realized on a single monolithic silicon chip using N-channel silicon gate technology. It is available in a 40 lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

V**	Source supply voltage	-0.3 to +20	
V _{DD} **	Input voltage	-0.3 to +20	v
7.71	, •	-0.3 (0+20	V
l _o	Output current (at any pin)	3	mΑ
T _{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature	0 to 70	°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DRDERING NUMBERS: M 108 B1 for dual in-line plastic package

^{**} This voltage is with respect to V_{SS} (GND) pin voltage.


MECHANICAL DATA (dimensions in mm)

Dual in-line plastic package




BLOCK DIAGRAM

PIN CONNECTIONS



* V_{SS} is the lowest supply voltage

^{**} V_{DD}^{--} is the highest supply voltage



GENERAL CHARACTERISTICS

The circuit comprises:

- a) 2 pins for clock input: one for the matrix scanning, the other for the incorporated T.O.S.; by connecting both the clock inputs to the same matrix scanning clock (1000.12 KHz), the three "footages" generated are 16', 8' and 4'.
- b) 6 inputs from the octave bars (keyboard and control scanning
- c) 3 multiplexed data inputs for addressing the bass selection. These inputs normally come from the outputs of an external memory (negative or positive logic with control inside the chip)
- d) 8 signal outputs divided by section: 3 for the "SOLO" section (16', 8', 4'), 4 for the "ACC." section (16' or root, 8' or 3rd, 4' or 5th, 8th/7th according to operating mode), 1 for the bass
- e) 12 outputs for the matrix scanning
- f) 5 "trigger" and "key down" outputs: KPS (key pressed "SOLO"), TDS (trigger decay "SOLO"), KPA (key pressed "ACC."), NPA (pitch present in "ACC." outputs), TDB (trigger decay "BASS") respectively. These outputs, in conjunction with an external time constant, allow the formation of the envelope of the sustain and percussion effects. The duration of the trigger pulses is ≅ 9 msec.
- g) 1 input (reset) to synchronize the device or more than one device (with the same keyboard scanning and using a single contact per key).
 The reset action, provided by an external circuit, is of the "POWER ON RESET" (high active) type and its duration must be ≅ 0.5 msec.
- h) 1 TEST pin (in use it must be connected to VDD)
- i) 2 supply pins.

MATRIX ORGANIZATION (Keyboard and controls)

M 108	M 108 Octave bar inputs					
Matrix outputs	В ₁	B ₂	B ₃	B ₄	B ₅	B ₆
F ₁	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆
F ₂ F ₃ F ₄	C ₁ #	C ₂ #	C ₃ #	C ₄ #	C ₅ #	7th OFF/7th ON
F ₃	D_1	D_2	D_3	D_4	D_5	3rd+/3rd-
F ₄	D ₁ #	D ₂ #	D ₃ #	D4#	D ₅ #	Sust. OFF/Sust. ON
F ₅	E ₁	E ₂	E ₃	E ₄	E ₅	Latch/Latch
F ₆	F ₁	F ₂	F ₃	F ₄	F ₅	Man/Auto
F ₇	F ₁ #	F ₂ #	F ₃ #	F4#	F ₅ #	61/24 + 37
F ₈	G_1	G_2	G_3	G_4	G_5	Antibounce ON/Antibounce OFF
F ₉	G ₁ #	G ₂ #	G ₃ #	G ₄ #	G ₅ #	ROM Low/ROM High
F ₁₀	A_1	A_2	A_3	A_4	A ₅	
F ₁₁	A ₁ #	A ₂ #	A3#	A4#	A ₅ #	
F ₁₂	В1	B ₂	Вз	B ₄	B ₅	

C₁ is the first key on the left, C₆ is the last key on the right of the keyboard.

The main feature of this chip is the possibility of formating the keyboard either with 61 keys (only "SOLO" without automatism) or separating it into two sections of 24 and 37 keys respectively ("AC-COMPANIMENT + SOLO") with the possibility of chord and bass automatic in the first section.

B) AUTOMATIC

The chip recognizes in the "ACC." section only the first on the left of the keys pressed and, according to the setting of the following controls, produces a major or minor chord with or without seventh only the 4' footage but with separated outputs for root, third, fifth and eighth (or seventh if the chord is with seventh).

The bass section gives the bass arpeggio among root, third, fourth, fifth, sixth, seventh and eighth with pitch switching dependent on an external ROM (3 bits).

In automatic mode the two octaves of the "ACC." section inside the chip are connected in parallel both for the chord and for the bass; therefore by pressing anyone of the two keys of the same note the chip generates the same chord.

The "LATCH" control stores the major chord and the bass pitches (until new keys are pressed); the modification of the chord stored (from major to minor, addition of seventh) is always possible by operating the proper controls: by releasing these controls the chord becomes major again.

It is possible to delete the stored pitches both is manual and in "AUTOMATIC" mode by a Latch

control signal.

Once again there are KPA, NPA, and TDB information; however the TDB pulse, which normally appears at each arrival of the ROM codes, does not appear if there are no pitches in the "ACC." (and bass) outputs or, in the case of alternate bass (in manual mode) if the codes indicate conditions of indifference.

RECOMMENDED OPERATING CONDITIONS

Parameter		Test conditions	Min.	Тур.	Max.	Unit
V _{SS}	Lowest supply voltage		0		0	V
V _{DD}	Highest supply voltage		11.4	12	12.6	٧

STATIC ELECTRICAL CHARACTERISTICS (Positive Logic, V_{DD} =+12V±5%, V_{SS} = 0V, T_{amb} = 0 to 70°C unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
INPUT	SIGNALS					
V _{IH}	Input high voltage	Note 1	V _{DD} -1		V _{DD}	٧
		Note 2	4		18	٧
		Note 3	V _{DD} -2		V _{DD}	٧
VIL	Input low voltage	Note 1	V _{SS}		V _{SS} +1	٧
		Note 2	V _{SS}		V _{SS} +0.6	V
		Note 3	V _{SS}		V _{SS} +2	٧
ادا	Input leakage current	V _I = +14V T _{amb} = 25°C			10	μА

LOGIC SIGNAL OUTPUTS

R _{ON}	Output resistance with respect to V _{SS}			300	500	Ω
R _{ON}	Output resistance with respect to V _{DD}	V _{OUT} = V _{DD} -1 (driver off)		15	25	kΩ
v _{oн}	Output high voltage		V _{DD} -0.4		V _{DD}	>
V _{OL}	Output low voltage			V _{SS} +0.2	V _{SS} +0.4	٧

POWER DISSIPATION

- 3				 			
	IDD	Supply current	T _{amb} 25°C	30	45	mΑ	

ANALOG SIGNAL OUTPUTS (the external load must be connected to $V_{\rm DD}/2$)

Гон	Output current with respect to V _{DD} /2	Outputs loaded with 1 K Ω resistor versus V _{DD} /2	35	50	70	μА
loL	Output current with respect to V _{SS}	Outputs loaded with 1 K Ω resistor versus $V_{DD}/2$	-35	-50	-70	μА

Note 1: Refers only to the clock inputs.

Note 2: Refers only to the inputs from the external memory.

Note 3: Refers only to the reset input.

FEATURES

- a) The "61/24+ 37" control chooses the keyboard operating mode, i.e. the whole keyboard dedicated to "SOLO" or 24 keys (dedicated) to "ACCOMPANIMENT" and 37 to "SOLO".
- b) The "Man/Auto" control, which operates only in case of "ACC.+ SOLO", chooses the manual or the automatic accompaniment.
- c) The "Sust OFF/Sust ON" allows the storage of the "SOLO" section and handles the whole keyboard or 37 keys depending on the operating mode.
- d) The "Latch/Latch" similarly allows the storage of the "ACC." section and operates in "ACC.+ SOLO" only.
- e) The "3rd+/3rd-" which operates only in case of "ACC.+ SOLO" and "AUTOMATIC", changes the automatic chord generated from major to minor or viceversa.
- f) The "7th OFF/7th ON" adds the seventh to the automatic chord generated.
- g) The "Antibounce ON/Antibounce OFF" disables the antibounce circuit which is usually enabled.
- h) The "ROM Low/ROM High" selects between ROMs with return to "1" (Low active) or with return to "0" (High active). Usually the chip is enabled for ROMs with return to "1" (Low active).

"SOLO" Operation

In this case the chip recognizes the whole keyboard as "SOLO" and does not read the controls which concern the "ACC, + SOLO" operation.

The chip identifies all the keys pressed and transfers to the outputs of each section (24 and 37 keys) the analog sum of corresponding pitches.

The outputs are current generators with average value constant, therefore it is sufficient to connect the pins to one load and send the signals on to the filters.

In the case of "Sustain OFF" each new key pressed or released is accepted or deleted in a time \leq 576 μ sec. In the case of "Sustain ON" the chip has a different operation according to whether the new key (keys) is pressed or released: each new key pressed is always accepted in a time \leq 576 μ sec., whereas each key released is deleted with a delay of 73 msec, and only if there are still keys pressed.

In fact, if after the 73 msec, there are no keys pressed, the last key (or keys) released remains stored until new keys are pressed.

In this mode it is possible to have Sustain, with external envelope shaping, for the last keys (or key) released.

The pitch envelope is controlled by a D.C. signal KPS (any key pressed) and there is also an A.C. signal TDS (trigger decay "SOLO") which provides a pulse whenever a key is pressed.

An appropriate antibounce circuit, inside the chip, solves the problems associated with the keyboard contacts.

"SOLO + ACCOMPANIMENT" Operation

In this case the chip identifies the "ACCOMPANIMENT" on the first 24 keys on the left, and the "SOLO" on the remaining 37 keys and reads all the controls which concern the "ACC." section.

The "SOLO" function is identical to "61 keys" mode, but for the "ACC." section there are two possibilities:

A) MANUAL

The chip identifies which keys are pressed in the "ACC." section, and transfers to the "ACC." outputs the analog sum of the corresponding pitches.

The "ACC." section is fully independent of the "SOLO" section and the signals (if there is no "LATCH") remain at the output only while the keys are pressed even if there is "SUSTAIN ON".

The "BASS" section gives at the bass output an alternating bass between the first on the left and the first on the right of the keys pressed in the "ACC." section; the pitch switching timing is dependent on an external ROM (3 bits).

The "LATCH" control stores the last keys released and the output signals, including the bass output, remain until new keys are pressed.

The TDB (trigger decay "BASS") output gives a pulse corresponding to every output change; there are also two D.C. signals, KPA (any key pressed accompaniment) and NPA (pitches in output accompaniment) relative only to the "ACC." section.

The first of these signals (analogous to KPS) concerns the keyboard and does not consider the "LATCH" condition.

The second on the contrary concerns the "ACC." output and considers the "LATCH" condition.

BASS TRUTH TABLES

NEGATIVE LOGIC

External Memory Code	Bass Arpeggio Output	Alternate Bass Output (Manual mode)	
СВА	(Automatic mode)		
1 1 1	No change	No change	
1 1 0	Root	1st on the left	
1 0 1	3rd		
1 0 0	4th		
0 1 1	5th	1st on the right	
0 1 0	6th		
0 0 1	7th		
0 0 0	8th		

POSITIVE LOGIC

M	External Memory Code		Bass Arpeggio Output	Alternate Bass Output
С	В	Α	(Automatic mode)	(Manual mode)
0	0	0	No change	No change
0	0	1	Root	1st on the left
0	1	О	3rd	
0	1	1	4th	
1	0	0	5th	1st on the right
1	0	1	6th	
1	1	0	7th	
1	1	1	8th	
	1			

DYNAMIC ELECTRICAL CHARACTERISTICS

	Parameter	Test conditions	Min.	Тур.	Max.	Unit				
MASTER CLOCK INPUT										
f _i	Input clock frequency			1000.12		KHz				
t _r , t _f	Input clock rise and fall time 10% to 90%	1000.12 KHz			40	ns				
t _{on} , t _{off}	Input clock ON and OFF times	1000 KHz		500		ns				


T.O.S. CLOCK INPUT

f _i	Input clock frequency		100	1000.12	2500	KHz
t _r , t _f	Input clock rise and fall times 10% to 90%	1000.12 KHz			40	ns
t _{on} , t _{off}	Input clock ON and OFF times	2000 KHz		250		ns

TDS and TDB OUTPUTS

ton	Pulse duration	1000 KHz	9.216	ms
t _r , t _f	Outputs rise and fall times 10% to 90%	1000 KHz	100	ns


INPUT CLOCK WAVEFORM




FREQUENCY RANGE OF EACH OCTAVE (16', 8', 4' footages)

	·. 61	65 123	130 246	261 493	523 987	1046
	. 8	В	с в	с в	с в	Ċ
8,	65 123	.30 246	261 493	523 987	1046 1975	2093
0	СВ	C 8	СВ	СВ	C B	Ċ
	1 246	26* 493	523 987	1046 1975	2093 3951	4186
-	4	В	СВ	СВ	C B	Ċ
	B1	B 2	В3	B4	B5	B 6
	ACC. SE	ECTION		SOLO SECTION		-3369


CONNECTION OF THE KEYBOARD AND CONTROL SWITCHES




Note: The switch "OPEN" corresponds to "KEY NOT PRESSED" or "CONTROL IN THE FIRST CONDITION" (see the drawing "MATRIX ORGANIZATION").



TIMING DIAGRAMS



Note: MCK is the master clock input (matrix scanning), $\varphi 1$, $\varphi 2$, $\varphi 3$ are internal phases to generate $\overline{F1} \div \overline{F12}$.



Note: The matrix scanning starts (after the power on reset) at the second arrival in output of F1 (*) from B1 to B6 in continuous sequence.

MOS INTEGRATED CIRCUITS

PRELIMINARY DATA

024 BIT - NON VOLATILE RANDOM ACCESS MEMORY

256 x 4 ORGANIZATION, FULLY DECODED

OPERATING MODES: READ, MODIFY

, MODIFY MODE PERFORMS SIMULTANEOUS WRITING AND ERASURE ON THE ADDRESSED WORD

INPUT LATCHES FOR ADDRESSES AND DATA IN

OUTPUT DATA LATCHED

ACCESS TIME: M 120-2: 450 ns - M 120: 700 ns

WORD MODIFY TIME: LESS THAN 100 msec. END OF MODIFY OPERATION IS INDICATED BY A FLAG (MODIFY END)

104 MODIFY CYCLES PER WORD

DATA RETENTION ONE ORDER OF MAGNITUDE HIGHER THÁN MNOS TECHNOLOGY

N-CHANNEL, SI-GATE, DOUBLE POLY-SILICON MOS TECHONOLOGY

TTL-COMPATIBLE, OPEN DRAIN OUTPUTS

POWER SUPPLY $V_{DD} = 12V \pm 10\%$, $V_{PP} = 25V \pm 5\%$

LOW POWER CONSUMPTION: 300 mW PEAK POWER FROM VPP (DURING WRITE OPER-

ATION ONLY)

350 mW ACTIVE POWER FROM $V_{\rm DD}$ STANDBY POWER LESS THAN 100 mW

he M 120 is a non volatile memory which the user can consider as a RAM with a fast access time and an uch slower write cycle. The device operates with an address strobe control (AS) and has no limit on the aximum period of AS. The AS control performs the Chip Select (CS) function as well; the device is e-selected (standby mode) by a high level on AS. Both read and modify cycles begin on the falling edge AS; if R/W remains true, while AS is active, a read cycle occurs; if, instead, R/W is false while AS is ctive a modify cycle starts. Data on the data bus are latched during the rising edge of R/W, then an introl circuitry performs a comparison between "old", and "new" data and, according to the result, writes or erases or leaves unchanged each single bit of the word. If writing is necessary on one bit and an assure on another, both operations are performed simultaneously. After the rising edge of R/W, address and data are latched internally and no external holding is necessary during the modify time. Since todify time lengthens during the device lige, the "modify end" control, which outputs a high level at the end of the cycle, can be used to speed up system operations. As long as ME is low the device is introlly disconnected from buses and controls. The device is available in 18-lead dual in-line ceramic ckage (metal seal) and ceramic package (frit seal).

IBSOLUTE MAXIMUM RATINGS

1	Input voltage	-0.5 to 20	V
tot	Total power dissipation	0.5	W
etg	Storage temperature range	-65 to 150	°C
6 00	Operating temperature range	0 to 70	°C

RDERING NUMBERS: M 120 F1 for dual in-line ceramic package (frit seal)


M 120 D1 for dual in-line ceramic package (metal seal)
M 120-2 F1 for dual in-line ceramic package (frit seal)

M 120-2 D1 for dual in-line ceramic package (metal seal)


M 120 M 120-2

MECHANICAL DATA (dimensions in mm)

Dual in-line ceramic package metal-seal



PIN CONNECTIONS



DC AND OPERATING CHARACTERISTICS ($T_{amb} = 0$ °C to 70°C, $V_{DD} = +12V \pm 10$ %, $V_{pp} = 25V \pm 5$ %)

Parameter		Test conditions		Values		
		l'est conditions	Min.	Тур.	Max.	Unit
l _{DD1}	V _{DD} supply current				30	mA
I _{PP1}	V _{PP} supply current				12	mA
I _{DD2}	Standby V _{DD} supply current				10	mA
I _{PP2}	Standby V _{PP} supply current				5	mA
VIH	Input high voltage		2.4	5		V
VIL	Input low voltage		-0.3	0	0.6	٧
VOL	Output low voltage	I _L = 1.6 mA			0.4	V
I _{L1}	Input load current				10	μА
lLO	Output leakage current				10	μΑ

AC CHARACTERISTICS

	Davis made in	M 1	M 120-2		120	
	Parameter		Max.	Min.	Max.	Unit
tACC	Access time from address strobe		450		700	ns
tASL	Address strobe active time	450		700		ns
tash	Address strobe inactive time	160		300		ns
toff	Output buffer turn-off delay		100		150	ns
t _s	Set-up time		20		40	ns
t _h	Hold time		80		150	ns
twR	Write time (1)	2 .	100	2	100	ms
t _{D1}	AS to R/W delay (2) (3) (4)	100	350	200	600	ns
tp	Modify pulse width (3) (4)	200		300		ns
tsw	R/W to AS rising edge	200		300		ns
t _{D2}	ME turn-on delay		100		200	ns

lotes:


two max is 2 ms for the first 10 modify cycles and increases to 100 ms according to Figure 1.
 R/W is internally disabled up to t_{D1 min} but can change before t_{D1 min} and even before the falling edge of AS.

If $t_{D1} \le t_{D1 \text{ max}}$ then D_{OUT} remains floating and there is no conflict between D_{OUT} and D_{IN} ; in this mode, D_{IN} can be stable within tASL min; otherwise it must be

ttr is the transition time for the data bus.

)) It must be $t_p + t_{D1} \ge t_{ASL min}$.


Fig. 1 - Plot of modify time vs. number of modify cycles




M 120 M 120-2

TIMING WAVEFORMS

Read Cycle





* The first negative edge of AS following the end of a modify cycle must commence at least tash after the positive edge of ME.

68

MOS INTEGRATED CIRCUITS

BUAD 80-BIT STATIC SHIFT REGISTER

SINGLE VOLTAGE SUPPLY: V_{CC} = 5V ± 5%

DC to 3 MHz OPERATION GUARANTEED

FULLY TTL COMPATIBLE

FULLY DC OPERATION

SINGLE LINE CLOCK

PIN-FOR-PIN REPLACEMENT for MK 1007P-TMS 3409 - 2532 - 3347

LOW POWER DISSIPATION: 250 mW (TYP.)

INPUT GATE PROTECTION

M142A IS A HIGH SPEED SELECTION

The M142 and M142A are quad 80-bit fully DC shift register constructed on a single chip using very low are shold N-channel silicon gate technology which allows high speed (3 MHz guaranteed) and fully TTL compatibility without using any external resistor.

Each of the four 80-bit registers has an independent input, output and recirculate control. The single lock line is common to all four registers.

Fransferring data into the register is accomplished when the clock is high (logic "1") Shifting of data becurs when the clock goes low. Output data appears on the negative going edge of the clock.

when the recirculate line is high, data recirculates, while input is inhibited. When data is entered, the principle is at logic "0".

Dutput data attain the same logic state that was shifted into the register 80 clocks prior. Available in **16-lead** dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

СС	Supply voltage	-0.5 to 7	V
Ÿ.	Input voltage on any pin	-0.5 to 7	V
stg	Storage temperature range	-65 to 150	°C
ор	Operating temperature range	0 to 70	°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRDERING NUMBERS:

#142 B1	for dual in-line plastic package
1142 B1 1142 D1	for dual in-line ceramic package
142A B1	for dual in-line plastic package
142A D1	for dual in-line ceramic nackage


M 142 **M** 142 A

MECHANICAL DATA (dimensions in mm)






PIN CONNECTIONS



BLOCK DIAGRAM

(one of four shown)



TRUTH TABLE (positive logic)

1,477

Recirculate	Input	Function
"0"	"0"	"0" is written
"o"	″1″	"1" is written
"1"	"0"	Recirculate
″1″	"1"	Recirculate

"0" = 0V, "1" = 5V

STATIC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $T_{amb} = 0$ to 70°C unless otherwise specified)

				Values**			
Parameter		Test conditions	Min.	Min. Typ.	Max.	Unit	
V _{IH} *	Input high voltage		2		v _{cc}	V	
V _{IL} *	Input low voltage		-0.3		0.8	V	
V _{OH}	Output high voltage	I _{OH} = -100 μA	2.4	-		V	
VoL	Output low voltage	I _{OL} = 1.6 mA			0.4	V	
ILI*	Input leakage current	V _i = V _{CC}			10	μА	
Icc	Supply current			48		mA	


^{*} These parameters apply to all inputs including clock.

DYNAMIC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $T_{amb} = 0$ to 70°C unless otherwise specified)

Parameter		Task	i-ndiai-n-	Values			T
		Test	Test conditions		Тур.	Max.	Unit
f	Clock repetition rate					3	MHz
t _{ø pw1}	Clock high pulse width			110			ns
tφ pw0	Clock low pulse width			220			ns
t _r , t _f	Clock rise and fall time					5	μs
t _{setup}	Setup time			100			ns
t _{hold}	Hold time			80			ns
t _{sR}	Recirculate setup time			100			ns
thR	Recirculate hold time			80			ns
t _{Dr} , t _{Df}	Delay time to rise and fall	TTL load C _L = 10 pF	for M142 type for M142A type			230 160	ns ns
CiR	Recirculate input capacitance	V _i = 0V	f = 1 MHz			8	pF
Cφ	Clock capacitance	V _φ = 0V	f = 1 MHz			12	pF

^{**} Typical values at Tamb= 25°C and V_{CC}= 5V.

WAVEFORMS



MOS INTEGRATED CIRCUIT

13-BIT LATCH PEDAL SUSTAIN

- PRIORITY OF THE FIRST LEFT PEDAL
- PRIORITY PEDAL FREQUENCY MEMORIZATION
- TRIGGER OUTPUT FOR ENVELOPE CIRCUITS
- CHOICE BETWEEN TWO DIFFERENT INPUT FREQUENCIES (2.00024 MHz or 500.06 kHz)
- ANTIBOUNCE INTERNAL CIRCUIT ON BOTH TOUCH AND RELEASE SITUATION
- STANDARD POLYPHONIC KEYBOARDS
- P-CHANNEL SILICON GATE PROCESS

The M 147 is a monolithic integrated circuit for pedal sustain specifically designed for electronic organs and other musical instruments.

Constructed on a single chip using P-channel Silicon Gate technology it is supplied in a 24-lead dual in line plastic package.

ABSOLUTE MAXIMUM RATINGS*


V _{GG} **	Source supply voltage	-20 to 0.3	
V,**	Input voltage	-20 to 0.3	V
10	Output current (at any pin)	3	mΑ
T _{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature	0 to 70	°C

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 147 B1


MECHANICAL DATA


Dimensions in mm



^{**} All voltage values are referred to VSS pin voltage.

CONNECTION DIAGRAM





GENERAL CATACTERISTICS

The circuit comprises

- a) 13 pins for input pedals
- b) 1 clock pin for input frequency
- c) 1 input for MODE selection
- d) 5 frequency outputs
- e) 1 output for trigger sustain (TS)
- f) 1 output for trigger percussion (TP)
- g) 2 supply pins

DESCRIPTION OF OPERATION

The first negative front, which is obtained by pressing any key, starts a delay circuit whose duration is a function of the key pressed and varies from 4 to 8 ms in normal mode (with the MODE input at V_{SS} and $f_1 = 500$ kHz or with the MODE input at V_{GG} and $f_1 = 2$ MHz (note 1)).

If the key is released before this delay time has passed, it will not be memorized.

Releasing the key retriggers the delay circuit, and not until the end of the delay will any further keys to the right be accepted, unless the new key was already pressed **before** the release of the first key then the new key is accepted immediately.

Any key to the left will be accepted immediately it is pressed. Re-pressing the same key will output the same frequency but with a jump of phase as the internal counters will be reset to zero.

When a pedal is depressed, the corresponding frequency (square wave, 50% of duty cycle) in 5 octaves is present in parallel at the 5 outputs.

These outputs remain when the pedal is released, until a new pedal is depressed. When two or more pedals are depressed, only the left one is accepted (corresponding to the lowest, frequency).

A TP output pulse is present whenever a pedal with priority is depressed. If the pedal is again depressed, successive TP pulses are generated.

A pulse appears at the TP output if, when two pedals are depressed, the left one is released.

The TS output is activated only when one or more pedals are depressed. An internal circuit provides bounce suppression on this output.

Note 1: With MODE at V_{SS} and $f_1 = 1$ MHz the time is halved (2 to 4 ms) With MODE at V_{GG} and $f_1 = 1$ MHz the time is doubled (8 to 16 ms).

MODE OF OPERATION

If the MODE input is connected to V_{SS} , the input frequency must be 500.06 kHz. If the MODE input is connected to V_{GG} , the input frequency must be 2.00024 MHz.

STATIC ELECTRICAL CHARACTERISTICS ($V_{GG} = -16$ to -18V, $V_{SS} = 0V$, $T_{amb} = 0$ to 70° C unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIH	Input high voltage		V _{SS} -1		V _{SS}	V
VIL	Input low voltage		VGG		V _{SS} -5	٧
Ron	Output resistance	V _O =V _{SS} -1V to V _{SS}		1	1.6	ĸΩ
I _{O(otf)}	Output leakage current	V _I =V _{IH} , V _O =V _{SS} -10V T _{amb} = 25°C			10	μА
IL	Input leakage current	$V_1 = V_{SS} - 14V$ $T_{amb} = 25$ °C			10	μА
IGG	Supply current	T _{amb} = 25°C		35	45	mA

DYNAMIC ELECTRICAL CHARACTERISTICS ($V_{GG} = -16$ to -18V, $V_{SS} = 0V$, $T_{amb} = 0$ to 70°C unless otherwise specified; $f_1 = 2.00024$ MHz if MODE input is connected to V_{GG} ; $f_1 = 500.06$ kHz if MODE input is connected to V_{SS}).


	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Notes
t ₀	Input frequency "1" time		150			ns	
t _{1A}	Input frequency positive half period		0.8	1		μs	1-3
^t 2A	Input frequency negative half period		0.8	1		μs	1-3
^t 1B	Input frequency positive half period		200	250		ns	2-3
^t 2B	Input frequency negative half period		200	250		ns	2-3
t _{ds}	Delay time of TS			300	1000	ns	3
^t dp	Delay time of TP				10	μs	3
^t p	Width of TP			10	22	ms	3

Notes: 1) With MODE connected to V_{SS}
2) With MODE connected to V_{GG}
3) All these delay and width times are measured at 50% of the swing.

OUTPUT FREQUENCIES (Hz)

Input			Outputs		
	1'	2′	4'	8′	16′
T1	523.075	261.538	130.769	65.384	32.692
T2	554.390	277.195	138.598	69.299	34.649
Т3	586.925	293.462	146.731	73.366	36.683
T4	621.965	310.983	155.491	77.746	38.873
T5	659.710	329.855	164.927	82.464	41.232
T6	698.408	349.204	174.602	87.301	43.650
T7	739.734	369.867	184.933	92.467	46.233
T8	783.793	391.897	195.948	97.974	48.987
Т9	830.664	415.332	207.666	103.833	51.917
T10	880.387	440.194	220.097	110.048	55.024
T11	932.948	466.474	233.237	116.618	58.309
T12	988.261	494.130	247.065	123.533	61.766
T13	1046.151	523.075	261.538	130.769	65.384


TIMING WAVEFORMS




- * In order to obtain memorization the key must be pressed for more than Tp/2.
- ** If the key is pressed twice for a time less than Tp only a single percussion trigger Tp output will be available.

TYPICAL APPLICATIONS

Typical application circuit



Circuit for a 25 pedal system using the M 147



MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

16 KEY KEYBOARD ENCODER AND LATCH

- ANTIBOUNCE AND ANTINOISE CIRCUITRY
- INTERLOCK PREVENTS INCORRECT SELECTION
- OPERATES WITH SINGLE POLE PUSH-BUTTONS
- SELECTION OF PROGRAM 1 AT POWER ON
- MUTING OUTPUT AVAILABLE DURING PROGRAM CHANGES AND POWER SUPPLY SWITCHING
- **▶ STEP-BY-STEP PROGRAM CHANGE INPUT**
- KEYBOARD LOCKING
- OUTPUTS DIRECTLY COMPATIBLE WITH M 193 (ELECTRONIC PROGRAM MEMORY), M 192 (7-SEGMENT DECODER DRIVER), H 770/1/2/3 (QUAD ANALOG SWITCHES)

The M 190 is a monolithic integrated circuit which automatically scans an up to 16 Key keyboard, generating continuous sequential pulses on X outputs and detecting key closure on Y inputs.

A key closure is retained as valid when the key remains closed for all the time corresponding to one scan pulse (i.e. when the bounce is over).

When it occurs an internal flip-flop is set but the key closure is accepted only if it is detected on a second scan cycle. At this point a 4 bit word corresponding to the key closed is internally latched and a sulse is available on the Muting output.

During the time this pulse lasts, no other key closure will be recognized. The new output code follows the Mute signal with a delay.

Il the timing for the circuits is determined by the clock oscillator whose frequency is externally fixed by an RC network.

The M 190 also includes a "step-by-step" program change input that, when connected to V_{SS} (GND), dvances by one the selected channel and a Lock which blocks the circuit on the last selected channel. The circuit is produced in N-channel silicon gate technology and is available in a 18 pin dual in-line lastic package.

ABSOLUTE MAXIMUM RATINGS *


Supply voltage	-0.5 to 2	20 V
Input voltage	-0.5 to 2	20 V
Off state output voltage (pins 1-2-3-4-11)		20 V
Output current		5 mA
Total package power dissipation	50	00 mW
Storage temperature	-65 to 12	25 °C
Operating temperature	0 to 7	70 °C
	Input voltage Off state output voltage (pins 1-2-3-4-11) Output current Total package power dissipation Storage temperature	Input voltage Off state output voltage (pins 1-2-3-4-11) Output current Total package power dissipation Storage temperature -65 to 1

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ORDERING NUMBER: M 190 B1

^{**} All voltage are referred to V_{SS} pin voltage.


MECHANICAL DATA (dimensions in mm)



PIN CONNECTIONS



BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PDD	Supply voltage	10.8 to 13.5	v
1,	Input voltage	0 to 13.5	V
o (off)	Off state output voltage (pins 1-23-4-11)	max 13.5	V
b	Output current	max 2	mΑ
rop	Operating temperature	0 to 70	°C
l _t	Timing resistor	8 to 47	ΚΩ
4	Timing capacitor	1 to 330	nF

TATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

			Va			
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Y _{IH} .	High level input voltage	pins 5, 6, 7, 8, 9, 10	3.5			٧
V _{IL}	Low level input voltage	pins 5, 6, 7, 8, 9, 10			0.8	V
hн ,	High level input current	V _{DD} = 13.5V, V _{IH} = 13.5V pins 5, 6, 7, 8, 9, 10			10	μΑ
IL.	Low level input current	V _{DD} = 13.5V, V _{IL} = 0.8V pins 5, 6, 7, 8, 9, 10	0.1		0.8	mA
V _{ОН}	High level output voltage	V _{DD} = 10.8V I _{OH} = -1 mA, pin 12	2.4			v
		V _{DD} = 10.8V I _{OH} = -1 mA, pins 13. 14, 15, 16	4			ľ
V OL	Low level output voltage	V _{DD} = 10.8V I _{OL} = 0.8 mA pins 1, 2, 3, 4, 11			0.4	V
		V _{DD} = 10.8V I _{OL} = 2 mA, pins 13, 14, 15, 16			0.4	ľ
O(off)	Output leakage current	V _{DD} = V _{O(off)} = 13.5V, pins 1, 2, 3, 4, 11			20	μА
D D	Supply current	V _{DD} = 13.5V (all inputs and outputs open)			18	mA


TRUTH TABLE

			Output code (positive logic)	
Key	Connection	PA	РВ	PC	PD
1	X ₁ - Y ₁	L	L	L	L
2	$X_1 - Y_2$	н	L	L	Ĺ
3	X ₁ - Y ₃	L	н	L	L
4	X1 - Y4	н	н	L	L
5	$X_2 - Y_1$	L	L	н	L
6	X ₂ - Y ₂	н	L	н	L
7	X ₂ - Y ₃	L	н	н	L
8	X ₂ - Y ₄	н	н	н	L
9	X ₃ - Y ₁	L	L	L	н
10	X ₃ - Y ₂	н	L	L	н
11	X ₃ - Y ₃	L	н	L	н
12	X3 - Y4	н	н	L	н
13	$X_4 - Y_1$	L	L	н	н
14	X ₄ - Y ₂	н	L	н	н
15	X ₄ - Y ₃	L	н	н	н
16	X ₄ - Y ₄	н	н	н	н

DESCRIPTION

Pins 1, 2, 3, 4-X₁, X₂, X₃, X₄ outputs

The internal open drain transistors on these outputs are sequentially switched on.



Pins 5, 6, 7, $8 - Y_1$, Y_2 , Y_3 , Y_4 inputs

These inputs correspond to the columns of the keyboard matrix. When a key is pushed, one of the \mathbf{X} output signal is present on one of the 4 rows, putting a low level on the \mathbf{Y} input.

An interlock circuit rejects more than one key pressed at the same time.


To increase the noise immunity of the system and to avoid bouncing problems, the key closure is considered valid only when it is present for all the time corresponding to the scan pulse. With this system spurious noise signals are also rejected.

Another increase in the noise immunity is given by detecting key closure over two consecutive scanning cycles.

DESCRIPTION (continued)

After the key bounce time, the acceptance time of a command is between 35T and 63T, where T is the period of the clock pulse.

When any input is open it is pulled-up to logic H by an integrated MOS load of about 50 K Ω and protected by a diode.



Pin 9 - Step-by-step program change

This input advances by one the previously selected channel every time ti is connected to ground.

This input can be considered as a 17th key and follows all the rules of command acceptance time and partially of interlock.

The unput is pulled-up to logic H by an integrated resistor of about 50 K Ω ; if the input is not used, it should be connected to V_{DD} .

Pin 10 - Lock

If this input is connected to V_{SS} (GND) the circuit is locked on the selected channel. If the input is not used, it must be connected to V_{DD} .

Pin 11 - RC network (clock oscillator input)

An internal clock provides all the timing for the circuits.

The frequency of the clock oscillator is controlled by two external components, resistor R_t and capacitor C_t .


The period of the clock pulse is approximately given by $T = R_t C_t$.

The oscillator works in the following way: assuming the capacitor C_t is discharged, the resistor R_t charges the capacitor till an internal threshold is reached. At this point the capacitor is discharged by an internal transistor.

Afterwards the internal transistor is switched off and the cycle can restart.

With R_t = 22 K Ω and C_t = 39 nF a clock frequency of about 800 Hz is obtained, corresponding to a scan cycle of the keyboard of about 40 ms.

In these conditions the mute signal will be present for about 100 ms before the program changing and will last 300 ms.




Pin 12 - Mute

The mute signal is available as a high level output (source follower transistor). It is present during power ON/OFF and program changes.



When a command is given the Mute signal and the program information are available in the following way:




The Mute signal is not available when the same program is selected again.

Pins 13, 14, 15, 16 - PA, PB, PC, PD outputs

These static outputs select the program according to the truth table.

They interface directly with the inputs of M 193 (Electronic Program Memory), M 192 (7 segment Decoder/Driver), H 770/1/2/3 (Quad Analog Switches).

The program 1 is internally selected at power ON.



ON-SCREEN TUNING SCALE AND BAND DISPLAY

- DIGITAL TUNING BAR DISPLAY WITH MINIMUM EXTERNAL PRESETS
- ON-SCREEN DISPLAY OF THE BAND
- VERTICAL POSITION ON THE SCREEN EXTERNALLY ADJUSTABLE
- AUTOMATIC DISPLAY AT SEARCH COMMAND
- DESIGNED FOR USE WITH THE M193 ELECTRONIC PROGRAM MEMORY

The M191 is a monolithic integrated circuit designed to display on the screen of the television receiver a variable length strip corresponding to the voltage applied to the varicap tuner.

A variable number of rectangles symbolizing the selected band can also be displayed.

The circuit operates in conjunction with the M193 Electronic Program Memory, from which it takes the voltage and band information in a digital serial mode.

The 7 most significant digits of voltage information coming from the M193 are digitally converted into a 64 step variable pulse width giving either positive and negative polarity outputs for easy and versatile interfacing.

The variable length strip is displayed over 11 lines of a half frame picture with nine vertical graduations of 31 lines.

The vertical position of the strip can be adjusted with an external potentiometer over the whole screen. The 2 digits of band information determine the number of rectangles appearing on the screen under the tuning strip. The rectangles are displayed over 11 lines of a half frame picture.

Automatic display is provided when the Electronic Program Memory is in the Search Mode; display on command is always possible.

The M191 is constructed in N-channel silicon gate technology and is available in a 16 pin dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.3 to 2	20	v
V	Input voltage	-0.3 to 2	20	٧
j	Input current	-	-5 m	Α
Vo (off)	Off-state output voltage		20	٧
0	Output current (except pins 12-13)		5 m	Α
<i>-</i>	(pins 12-13)	•	15 m	Α
Ptot	Total package power dissipation	50	00 m ¹	W
T _{stg}	Storage temperature	-65 to 15	50 °	С
Top	Operating temperature	0 to 7	70 °	С
		l		


^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DRDERING NUMBERS: M191 B1

^{**} All voltages are with respect to V_{SS} (GND).

MECHANICAL DATA (dimensions in mm) 7.1^{max} 0.25 17.78 20^{max} 9

PIN CONNECTIONS





RECOMMENDED OPERATING CONDITIONS

ş-	Parameter	Min.	Тур.	Ma	x.
V _{DD}	Supply voltage	11.5	13	14.5	V
įν,	Input voltage		1	14.5	· V
V _{O (off)}	Off-state output voltage		1	14.5	· V
lo	Output current (all pins except 4-6-12-13)*			1	mΑ
٠,٠	(pin 6)		İ	3	mΑ
	(pins 12-13)			10	mΑ
f	Clock frequency		1.8	2.2	MHz
Top	Operating temperature	0	l	70	°C
Ptot	Total package power dissipation			500	mW
C	Capacitance at pin 9		330	390	рF
C ₆	Capacitance at pin 6		68	100	рF
C ₁₅	Capacitance at pin 15		270	330	'nF
C ₄	Capacitance at pin 4**		10	12	μ F
R ₄ , 15	Resistance at pins 4-15		220	270	KΩ

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions). Typical values are at $T_{amb} = 25^{\circ}C$, $V_{DD} = 13V$.

						 		
	Parameter	l est conditions	Test conditions Pins		Тур.	Max.	Unit	
VIL	Low level input voltage	V _{DD} = 11.5 to 14.5V	1-2-10-11-14			0.8	٧	
V _{1H}	High level input voltage	V _{DD} = 11.5 to 14.5V	1-2-10-11-14	3.5			V	
VoL	Low level output voltage	V _{DD} = 11.5V I _{OL} = 10 mA	12-13			1	V	
		V _{DD} = 11.5V I _{OL} = 1 mA	3			1	٧	
V _T	Threshold voltage	V _{DD} = 11.5 to 14.5V	6-9-15		4		V	
			4-8		2		ľ	
I ₁	Input current	V _I = 14.5V			-	10	μА	
I _{O (off)}	Off-state output current	V _{DD} = 14.5V	3-4-5-9-15			20		
			12-13			100	μΑ	
I _{DD} Supply current		V _{DD} = 14.5V				25	mA	


^{*} I_{O4} The output current of pin 4 is internally limited. ** C_4 Values up to 100 μ F are allowed using a 1K Ω resistor in series with pin 4.

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 25°C)

Parameter		Test conditions		Values		Unit
		i est conditions	Min.	Тур.	Max.	Onit
t _{TLH} , t _{THL}	Transition time	Pins 12-13 See fig. 3		80		ns
t _D	Delay time	7		50		ns

TYPICAL APPLICATION

Fig. 1







Fig. 3

DESCRIPTION

Pins 1, 2 - Horizontal synchronization

Two Horizontal sync inputs are provided to allow for positive or negative pulses from the TV receiver. Pin 1 is designed to accept a positive pulse deroved from the line flyback through an interface. The circuit is triggered on the negative edge of the incoming pulse.



The negative flyback pulses must be applied to pin 2. In this case the circuit is triggered on the positive edge of the pulse.

The display is delayed for a time corresponding to 32 clock periods after the triggering. With a clock frequency of 1.8 MHz the delay is 9 μ sec.

When pin 1 is used, pin 2 must be connected to V_{SS} (GND), when using pin 2, pin 1 must be at V_{DD}.

Pin 3 - Field blanking output

An open drain transistor is disabled during the lines which correspond to the display of the tuning scale and band information. This makes it possible to write the tuning scale and the band identification rectangles on a dark or alternative colour area. The signal is present for the full line period.

Pin 4 - Display time input

The display is automatically enabled when the M193 electronic program memory is in the Search mode. The RC network applied to pin 4 determines the time the display will last after a station is found.

When identification occurs the capacitor is unclamped and allowed to charg no the external resistor. The display is disabled when an internal threshold is reached.

The opposite applies when the capacitor is discharged by connecting this pin to V_{SS} (GND) with an external clamp.

If a capacitor $> 10 \,\mu\text{F}$ is used a 1 K Ω resistor must be placed in series with pin 4.

Pin 5 - 1/2 frequency clock output

The clock frequency divided by two is present on this pin for measurement purposes. To allow this, connect temporarily pin 1 to V_{SS} and pin 2 to V_{DD} . The output is open drain and an external pull-up resistor is needed.

If the output is not used it must be connected to V_{SS}.

DESCRIPTION (continued)

Pin 6 - Clock oscillator input

This pin is connected to a RC network as shown in fig. 1.

The clock frequency determines the horizontal width on the screen of the tuning scale, of the rectangles and the distance of the display from the left edge of the screen.

Fine adjustment of the clock frequency is obtained by the trimming resistor. Typical clock frequency is 1.8 MHz.

Pin 7 - V_{DD}

Pin 8 - Band display enable

When this pin is connected to V_{SS} (GND) a band display with the following format is enabled, on command, together with the tuning voltage display.

Fig. 6

BAND VHF I

BAND VHF III

BAND UHF

5-3237

If this pin is connected to V_{DD} only the tuning voltage will be displayed.


Pin 9 - Latching time constant

An RC time constant must be applied to this pin to generate the internal latching signal.

The content of the internal shift register is transferred to the internal decoding circuit only at the end of the clock burst to avoid noise on the display during data transfer.

This is made by integrating the incoming clock burst with the RC time constant connected to pin 9 as shown in fig. 7.

Fig. 7




DESCRIPTION (continued)

Pin 10 - Clock input

This pin accepts the burst containing the 15 clock pulses available from the M193. The burst is used to load the serial Data on pin 11 into the internal 15 bit shift register (see fig. 8).

Fig. 8



Pin 11 - Data input

This pin accepts the 15 bit serial Data information available from the M193 EPM.

The burst contains 2 bits for band information, 4 bits for program, 8 bits for tuning voltage and 1 bit which indicates if the system is in the Search mode.

Pin 12 - Inverted video signal output


The signals of pin 13 are inverted and presented on this pin to allow easy interfacing in some chroma kits. The output is open drain.

Pin 13 - Video signal output

The tuning scale and band information video signal is available on this pin, a load resistor is connected between the open drain output transistor and $V_{\rm DD}$. White level corresponds to dicable of the internal transistor.

Pin 14 - Vertical synchronization

The frame flyback pulse must be applied to this pin by means of an interface. The signal must be positive. The circuit is triggered by the negative edge of the pulse.



DESCRIPTION (continued)

Pin 15 - Vertical position input

An internal monostable is triggered by the frame pulse applied on pin 14.

The display is allowed at the end of the cycle of the monostable. The RC network applied to this pin gives the time constant of the monostable determining the position of the display on the screen.

Pin 16 - V_{SS} (GND)

All voltages quoted are referred to Pin 16.

COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

4-BIT BINARY 7-SEGMENT DECODER DRIVER

- 4-BIT BINARY CODE INPUT GENERATES 1 TO 16 NUMBERS ON OUTPUT
- DIRECT DRIVING OF 1 AND 1/2 DIGIT 7-SEGMENT (COMMON CATHODE) LED DISPLAY
- WIDE SUPPLY VOLTAGE RANGE
- TTL COMPATIBLE INPUTS
- SMALL QUIESCENT SUPPLY CURRENT
- SPECIFICALLY DESIGNED FOR TV OR RADIO APPLICATIONS

The M 192 is a monolithic integrated circuit which direct drives a 1 and 1/2 digit 7-segment LED (common cathode) display to present the numbers 1 to 16. The inputs accept a 4-bit binary code having TTL levels. This device is especially designed to show the program number in TV or radio sets in conjunction with M 190 keyboard encoder, M 1130 ultrasonic remote control receiver, M 193 electronic program memory or H 770/1/2/3 analog switches. All outputs are designed to supply and sink current, except the additional "r" output (pin 1) which is designed for a brightness control in a current generator configurations. The circuit is produced in COS/MOS technology and is supplied in a 16-pin dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*


V _{DD} **	Supply voltage	-0.5 to	16.5	v
V.	Input voltage	-0.5 to V _D	n +0.5	V
Vo	Output voltage (pin 1)	V _C	+0.5	V
IOH	Output source current	_	-25	mΑ
IoL	Output sink current (except pin 1)	1	10	mΑ
P _{tot}	Total package power dissipation		400	mW
T _{stg}	Storage temperature	-65 to	150	°C
Top	Operating temperature	0 to	70	°C

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 192 B1


MECHANICAL DATA


Dimensions in mm



^{**} All voltages are with respect to V_{SS} (GND).

PIN CONNECTIONS







TRUTH TABLE

	INPL	JTS		Number					OU	TPUTS				
Α	В	С	D	displayed	а	b	С	d	е	f	g	h	i	r
L	L	L	L	1	L	Н	н	L	L	L	L	L	L	н
н	L	L	L	2	н	Н	L	Н	н	L	H	L	L	н
L	Н	L	L	3	Н	Н	н	Н	L	L	Н	L	L	н
н	Н	L	L	4	L	Н	Н	L	L	н	н	L	L	н
L	L	Н	L	5	н	L	Н	Н	L	Н	Н	L	L	н
н	L	Н	L	6	н	L	Н	Н	н	н	н	L	L	н
L	Н	Н	L	7	н	Н	Н	L	L	L	L	L	L	н
н	Н	Н	L	8	н	Н	Н	н	н	Н	н	L	L	Н
L	L	L	н	9	н	Н	Н	н	L	Н	н	L	L	Н
н	L	L	н	10	н	Н	Н	Н	н	Н	L	Н	н	н
L	Н	L	н	11	L	Н	Н	L	L	L	L	Н	н	н
Н	Н	L	н	12	н	Н	L	Н	н	L	н	Н	н	н
L	L	Н	Н	13	н	Н	Н	н	L	L	н	Н	н	н
Н	L	Н	н	14	L	Н	н	L	L	Н	н	Н	н	Н
L	Н	Н	н	15	н	L	н	Н	L	н	н	Н	н	н
н	н	н	Н	16	н	L	Н	Н	Н	Н	Н	н	Н	н

INPUT CONFIGURATION

OUTPUT CONFIGURATION





Note: pin 1 has not the pull down N-channel transistor.

RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage	10.8 to 15	٧
V_1	Input voltage	0 to V _{DD}	V
V _O	Output voltage (pin 1)	V _{DD}	V
loH	Output source current	max -10	mΑ
IoL	Output sink current	max 0.5	mΑ
Top	Operating temperature	0 to 70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

typical values are at T_{amb} = 25°C unless otherwise specified

	Parameter		Test conditions			l lmia	
	rarameter			Min.	Тур.	Max.	Unit
VIH	High level input voltage			3.5		V _{DD}	V
VIL	Low level input voltage			0		0.8	V
Чн	High level input current	V _{DD} = 15V	V _{IH} = 15V			10	μА
I _{T+}	Input current at positive threshold	V _{DD} = 15V				200	μА
V _{OH}	High level output voltage	I _{OH} = -10 mA	V _{DD} = 10.8V V _{DD} = 13V V _{DD} = 13V, T _{amb} = 70° C V _{DD} = 15V	V _{DD} -3	V _{DD} -3 V _{DD} -2 V _{DD} -2.5 V _{DD} -1.5		>>>>
V _{OL}	Low level output voltage (except pin 1)	V _{DD} = 13V	I _{OL} = 0.5 mA		1	1.5	٧
I _{DD}	Supply current Input to V _{DD} Outputs open	V _{DD} = 15V			2	2,4	mA

APPLICATION INFORMATION

Fig. 1 - Light emitting diode readout

a - Current generator configuration




Fig. 2 - Liquid crystal readout





Fig. 4 - Incandescent redout



b - Standard configuration




Fig. 3 - Fluorescent readout





Fig. 5 - Gas discarge readout



TYPICAL APPLICATIONS (continued)

Program display with stand-by indication

This application is useful in a remote controlled set. The stand-by condition of the set, i.e. when only the remote control is supplied, is shown by two dots.

The program display number is controlled by the same output of the remote control receiver as that which drives the mains relay.

Fig. 6






Fig. 7 - M 192 interfacing







ELECTRONIC PROGRAM MEMORY

- ONE CHIP SOLUTION INCLUDING CONTROL AND NON VOLATILE MEMORY FOR 16 PROGRAMS
- 10 YEARS MEMORY RETENTION
- UNLIMITED NUMBERS OF READ CYCLES
- AUTOMATIC AND MANUAL STATION SEARCH
- EXTERNALLY ADJUSTABLE SEARCH SPEED
- FINE TUNING IN 8 STEPS, STORABLE FOR EACH PROGRAM SEPARATELY
- MUTE OUTPUT
- 4.43 MHz QUARTZ or LC REFERENCE FREQUENCY

The M193 is a monolithic integrated circuit constructed in N-channel silicon gate technology, designed to control digitally via a D/A converter, with a resolution of 8192 steps, a TV or Radio varicap tuner. It also contains a 17 bit x 16 words NVRAM, whose control timing is internally generated, and after having been externally buffered, is returned to the integrated circuit to drive the memory. Each memory word contains information for 1 program, i.e. band (2 bit), tuning voltage (12 bit) and fine tuning offset (3 bit). The circuit is able to operate either in automatic or manual search. The search speed is externally controlled by a simple RC network. In the automatic mode the M193 works in conjunction with the TDA 4431, which provides TV station recognition and converts the AFC-S-curve into a digital command. This command controls the 13 bit up/down counter in the M193, whose position determines the tuning voltage. A mute output is provided to avoid noise on the audio during automatic search, program change or when the supply voltage is switched on/off. The circuit accepts standard program selection on 4 bus lines. 7-segment program display is possible by using the M192 circuit connected at the same lines. A serial information output is provided to display on the screen, via the M191 integrated circuit, the varicap voltage in the form of a linear tuning bar and the band. The M193 is available in a 28 lead dual in-line plastic package. Two different types are available which differ as specified below. M193 - Standard type.

M193A - As M193 but the fine tuning is also reset during a manual search.

ORDERING NUMBERS: M193 B1


M193A B1

ABSOLUTE MAXIMUM RATINGS*


		I		
V _{DD1} , V _{DD2} *	* Supply voltages	-0.3 to	20	V
V _{PP}	Memory supply voltage (pin 9)	-0.3 to	31	V
V	Input voltage	-0.3 to	20	V
V _{O (off)}	Off-state output voltage (except pin 14)		20	V
0 (011)	(pin 14)		31	V
loL	Output current (except pins 15-19)		5	mΑ
OL	(pins 15-19)		15	mA
l _{он}	Output current (pin 27)		-5	mΑ
P _{tot}	Total package power dissipation		1	W
T _{stg}	Storage temperature	-25 to	125	°C
Top	Operating temperature	0 to	70	°C
OP	, , ,			

^{*} Stresses above those listed under "Absolute Maximum Hatings"may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MECHANICAL DATA (dimensions in mm)



PIN CONNECTIONS




NOTE . TEST PINS must be connected to VSS (GND)

RECOMMENDED OPERATING CONDITIONS

V_{DD1}	Supply voltage	17 to 19	V
V_{DD2}	Supply voltage	10.8 to 13.5	V
V _{PP}	Memory supply voltage (pin 9)	28 to 30	V
Vi'	Input voltage	0 to 19	V
V _{O (off)}	Off-state output voltage (except pin 14)	max. 19	V
G (6)	Off-state output voltage (pin 14)	max. 30	V
loL	Output current (except 15-19)	max. 2.5	mΑ
	(pins 15-19)	max. 10	mA
I _{он}	Output current (pin 27)	max2.5	mA
t _{pd}	Delay between memory timing and memory supply pulses	max. 5	μs
f	Clock frequency	4.43	MHz
t _{w1}	Fine tuning + pulse width (pin 4)	> 1.8	ms
t _{w2}	Fine tuning - pulse width (pin 4)	< 1.7	ms
Top	Operating temperature	0 to 70	°Ċ
R ₁₂	Search speed resistance (pin 12)	18 to 330	KΩ
C ₁₂	Search speed capacitor (pin 12)	max. 100	nF
		1	

^{**} All voltages are with respect to V_{SS} (GND)

BLOCK DIAGRAM



EPM SYSTEM CONFIGURATION + 28 TO 30V SUPPLY FOR MEMORY ERASE AND WRITE (1PNP + 1NPN) O^VDD2 +17V to 19V -10.8V to 13.5V M 192 PROGRAM DISPLAY QVDD2 BAND 24 VHF II 25 UHF -SWITCHES J] PB PC PD (3 to 4 PNP) KEYBOARD ENCONDE TUNER TUNING VOLT FILTER (2NPN+1DIODE +33V ZENER) Q¥DD1 M 193 M 1130 ELECTRONIC PROGRAM REMOTE CONTROL MEMORY TOA 4420/21 RECEIVER FINE TUNING T(FINE TUNING) VOL TAGE FILTER AFC-S-CURVE STOP/AFC TDA 4431 TV SIGNAL RECOGNIT. *AFC INTERE QVD02 OV₀₀₂ DATA CLOCK Q^VD02 Auto search start/manual slow up HORIZONTAL FLYBACK ON-SCREEN 5-1073 VERTICAL FLYBACK DISPLAY Auto search start/manual slow do Band III+UHF MUTE TO CRT INTERFACE

M 193 M 193 A

$\textbf{STATIC ELECTRICAL CHARACTERISTICS} \ (\textbf{over recommended operating conditions})$

Typical values are at T_{amb} = 25°C, V_{DD1} = 18V, V_{DD2} = 12V unless otherwise specified

Parameter					İ	Values			
		Pins	Test conditions		Min.	Тур.	Max.	Unit	
VIL	Low level input	4-5-6-7-8						0.8	
	voltage	2-3-20-22-28						1.3	
V _{IH}	High level input	4-5-6-7-8				3.5			
	voltage	2-3-28-20				V _{DD 2} -2			V
		22				V _{DD2} -1			
VIM	Middle level input	22	V _{DD2} = 10.8V			4,5		7.5	V
	voltage	22	V _{DD2} = 13.5V			5		9	
V _{OL}	Low level output	23-24-25-26	V _{DD2} = 10.8V	loi	= 1 mA			3	
	voltage	15-19	V _{DD2} = 10.8V	loi	= 10 mA			1	
		16-17	V _{DD2} ≂ 10.8V	loi	_= 1 mA			0.5	V
		14	V _{DD1} = 17V V _{DD2} = 10.8V	loi	_= 2.5 mA			8	
V _{OH}	High level output voltage	27	V _{DD2} = 10.8V	loi	₋₁ = −1 mA	2.4			٧
I _{O(off)}	Output leakage	27	V _{DD2} = 13.5V	٧o	(off)= VSS			-50	
	current	23-24-25-26	V _{DD2} = 13.5V		(off)= 19V			100	
		15-16-17-19	V _{DD2} = 13.5V V _{O(off)} = 13.5V					50	μΑ
		14	V _{DD1} = 19V V _{O(off)} = 30V	۷ _D	_{D2} = 13.5V			100	
4	Input current	4-5-6-7-8-22	V _I = 0 to 19V				1251	μА	
I _{DD1}	Supply current	10	V _{DD1} = 19V				3	mΑ	
I_{DD2}	Supply current	13	V _{DD2} = 13.5V			32	45	mA	
I _{PP}	Memory supply current	9	V _I = 30V		writing erasure			65 1	mΑ
R,	Input resistance	2-3-28	See Fi	g. 1a			0.5		MΩ

Parameter				Values		
		Test conditions	Min.	Тур.	Max.	Unit
fo	Fine tuning output repetition rate	Pin 19 (see also fig. 9)		17305		Hz
D	Fine tuning output duty cycle	1	1/8		8/8	
t _{w3}	Width of erase pulses	Pin 14		115		μs
T ₃	Period of erase pulses	See also fig. 3 and 6		231		μs
ta	Total time for one erase cycle (about 500 pulses)			115		ms
t _{w4}	Width of write pulses	Pin 14		115		μs
T ₄	Period of, write pulses	See also fig. 2 and 5		462		μs
t ₄	Total time for one write cycle about 950 pulses)			440		ms
t _{w5}	Width of clock pulses	Pin 16		1.3		μs
T ₅	Period of data and clock pulses	Pin 17 See also fig. 8		3.6		μs
t ₅	Total time for one display burst (15 pulses)			54		μs
t ₆	Burst repetition time			3.69		ms
.t ₇	Acceptance time of the commands	Pins 2-3-28		31		ms
tg	Acceptance time of the commands	Pin 20		3.6		μs


Input and output configurations

All outputs (except the Mute one) have open drain configuration.

The Mute output has a source follower.

Inputs have the following configurations:

Fig. 1



M 193 M 193 A

DESCRIPTION

The circuit description will be made following both pin sequence and pin function.

Pin 1 - V_{SS} (GND)

The substrate of the integrated circuit is connected to this pin. It is the reference point for all voltage parameters of the device and must be connected to the lowest potential of the supply voltage, normally ground.

Pin 2 - Store/sequential band change input

If this input pin is briefly connected to V_{SS} the 12 bits of the digitized tuning voltage, the 2 bits for band selection and the 3 bits of fine tuning information are stored.

The command is disabled during search and the execution of the store cycle.

The store cycle consists of two operations: at first the old word is cancelled and afterwards the new content is written.

If this input pin is briefly connected to V_{DD} , the selected band output changes in the sequence written below, to obtain a step-by-step band selection.

VHF III
UHF
VHF I
AV
VHF III and so on

Pin 3 - Fine tuning +/- (on panel)

This input accepts the Fine tuning +/- commands given from the panel.

The commands are accepted according to the following rules:

Input levels	Command			
M (input floating)	No command			
Н	FT +			
L	FT —			

Each command corresponds to one step change; to have more changes the key must be released and the command repeated.

Pin 4 - T input (fine tuning +/- from remote control)

The Fine tuning +/- commands given from Remote control are applied to this input in the form of a series of positive pulses.

Short pulses (\approx 1.8 ms) correspond to the FT-command while long pulses (\approx 1.8 ms) correspond to the FT + command.

This input is compatible with the T output of M 1130 Remote control receiver.

When the Fine tuning command is given, the duty cycle of the output of pin 19 (Fine tuning output) is changed at the rate of one step every 0.56 sec.

If the pulses are present for less than 0.56 sec. step-by-step operation can be obtained.

If this input is not used it must be connected to V_{SS} (GND).

Pins 5-6-7-8 - Program inputs


This 4-line bus selects the program according to the truth table given below:

5		-		_	
•	Program	PA	PB	PC	PD
	1	L	L	L	L
	2	Н	L	L	L
	3	L	Н	L	L
	4	Н	Н	L	L
	5	L	L	Н	L
	6	Н	L	Н	L
	7	L	Н	Н	L
	8	Н	Н	Н	L
	9	L	L	L	Н
	10	Н	L	L	Н
	11	L	Н	L	Н
	12	Н	Н	L	Н
	13	L	L	Н	Н
	14	Н	L	Н	Н
	15	L	Н	Н	Н
	16	Н	Н	Н	Н

Pin 9 - V_{PP} - Memory supply

A series of pulses is applied to this pin during the store cycle. The timing of these pulses is given by the **putput** of pin 14 and it is different during erase and write cycle as shown in fig. 2 and 3. **During a store cycle** the old word is at first cancelled and the new one is written afterwards.

Fig. 2 - Memory Erase supply




Pin 10 - V_{DD1}

This pin has to be connected to a power supply with the characteristics shown in the recommended operating conditions.

Pin 11 - Clock input

When the device is used alone the internal oscillator operates with a 4.43 MHz crystal or parallel LC network connected between pin 11 and ground.

It can also operate with a single crystal together with M1130 as shown in fig. 4.



M 193 M 193 A

Pin 12 - Search speed

An external RC network is connected to this pin in order to set the frequency of the internal oscillator which, in turn, sets the scan speed during Search mode.

The scan speed can be adjusted over a wide range.

The relationship of search speeds between UHF, VHF and AV is a follows:

Automatic:

FAST UP VHF = the frequency externally fixed FAST UP UHF = AV = 1/2 FAST UP VHF MEDIUM DOWN VHF = 1/4 FAST UP VHF MEDIUM DOWN UHF = AV = 1/4 FAST UP UHF (1/8 FAST UP VHF) SLOW UP VHF = UHF = AV = 67.7 Hz SLOW DOWN VHF = UHF = AV = 8.4 Hz

Manual: UP or DOWN UHF = AV = 1/2 UP or DOWN VHF

The manual Fast up or down speed is obtained by changing the frequency of the oscillator. The maximum capacitance which should be connected to this pin is 100 nF.

Pin 13 - V_{DD2}

This pin has to be connected to a power supply with the characteristics indicated in the recommended operating conditions.

Pin 14 - Memory write timing output

This output gives the timing for the pulses to be applied on pin 9 during the store cycle. The output consists of an open drain transistor.

The waveforms are shown in fig. 5 and 6, and are different during erase and write cycle, as already described for pin 9.

Fig. 5 - Memory Erase Current





Fig. 6 - Memory Write Current




in 15 - Digitized tuning voltage output

he output consists of a variable frequency/variable width pulse train which, after filtering, provides the

this signal carries 13 bits of information (only 12 bits however are stored in the memory).

The output circuit consists of an open drain transistor which offers a low impedance to ground when in the ON state.

The output waveforms are shown in fig. 7.



Pin 16 - Clock output for external display


A burst containing 15 clock pulses is available on this pin. These clock pulses are synchronized with Data Information as described in fig. 8.

Pin 17 - Data information output for external display

A 15 bit burst is available on this pin.

In contains the 8 most significant bits of the digitized tuning voltage, 2 bits for band information, 4 bits for program information and 1 bit which indicates whether the system is in the Search mode (both in butomatic and manual). The Data Information is complementary form (see fig. 8).

These two outputs (pins 16 and 17) work in connection with the M191 (On screen tuning bar display). When the burst is not transmitted, the output transistor is in the off position.



M 193 M 193 A

Pins 18 - 21 - Test pins

These pins must be connected to V_{SS} (GND).

Pin 19 - Fine tuning output


Fine tuning information is available on this pin in the form of a square wave having a frequency of 17305 Hz and duty cycle variable in 8 positions as indicated in fig. 9.

The voltage generated after filtering is fed to the AFC loop and detunes the receiver by a small $\triangle f$ while maintaining the action of the AFC:

The Fine tuning function operates as follows:

- during the search the output is set at mid-range (see fig. 9). (In the M193 only in automatic mode).
- when the search has been completed it is possible to operate on the Fine tuning +/- commands (pin 3 for Remote control operation or pin 4 for panel operation). The Store command memorizes this information together with the 12 bit tuning voltage and 2 bit band information
- when a memorized program is recalled it is still possible to act on the Fine tuning commands.

Any change in Fine tuning is only memorized by the Store command.



Pin 20 - Automatic/manual selection

This pin is used to change the Search mode. When it is connected to V_{DD} the system operates in Automatic mode; when it is at V_{SS} (GND) the system works manually. The change Auto-manual or viceversa can be made at every time without precluding the right operation of the system.

Pin 22 - Stop/afc input

This pin is used only in automatic search mode.

When the EPM is manual operation this pin is internally disabled.

The Stop/afc is also internally disabled during any program change for the time the Mute signal lasts. This input can have three different levels: high (H), middle (M), low (L). The middle level, unlike the other three level inputs of the circuit, is not internally generated and has to be externally determined according to the recommended operating conditions. If this input is not used it has to be connected to V_{SS} (GND) or to V_{DD2} .


the input has two different functions depending on whether the system is in the search or in normal operation (AFC control).

A) Search mode: after depressing the Search start key, the transitions and levels of the signals coming from the TDA 4431, applied to this pin, control the search function and determine when the search must stop, i.e. a TV station has been recognized.

The circuit operates with the following sequence (see fig. 10 for reference and explanation of pin 12 for speed definition):

- 1 after pressing the search start key the search occurs in the Fast up mode
- 2 subsequent transitions on pin 22 Stop/afc input are ignored during the first 15 search steps. After that the first M-H transition on the input preceded by at least one M-L transition will set the search into the Medium down (fast up/4) mode. The acceptance delay of 15 search steps has been introduced to avoid the condition where the system could stop on the previous station (for example in the case the search start command has been given just before an AFC control command).
- the next M-L transition will switch the search to Slow up speed (67.7 Hz).
 At this point the system is in normal AFC operation.

Fig. 10 -- Automatic station capture diagram



B) AFC operation: when a station is perfectly tuned, the input signal coming from TDA 4431 is at middle level.

If the tuning moves lower than the threshold (below 38.9 MHz), the pin 22 goes low and the 13 bit internal counter is moved with Slow up speed to determine an increasing of the varicap voltage. When a detuning occurs in the opposite direction the input will go high and the tuning voltage is decreased with Slow down speed (8.4 Hz).

The increase or decrease of the tuning voltage is stopped as soon as the input returns to M level. Therefore during normal operation pin 22 acts as AFC control command.

C) Recall from memory: when the circuit is in automatic operation mode and a pre-memorized program is recalled from Memory, a fixed value of 8 steps (≅ 31.2 mV) is subtracted from the tuning voltage. This corresponds to a detuning of about 0.6 MHz (UHF) and of 0.3 MHz in VHF III into that part of the IF response curve which corresponds to the fully transmitted sideband.

At this point the AFC operation takes over as described in point B) above and the exact tuning is reached in about 0.2 sec.

Due to this feature the AFC capture ratio will be increased and the requirements for stability of the tuner, of the reference voltage sources and of stability of the D/A converter are less severe.

In manual operation mode the memory content is instead read without any change.

Pins 23-24-25-26 - Band drive outputs

The information for band selection is present on these outputs, consisting of open drain transistors, one of which, in connection with the selected band, is conducting (see fig. 11).

The relations between pins and bands are as follows:

Pin 23 = VHF I Pin 24 = VHF III Pin 25 = UHF Pin 26 = AV

Fig. 11

Pin 27 - Mute output

A source follower transistor is provided to give a high level output during mute function. The mute is present in the following cases:

- during automatic search. The mute is present 110 msec before the start of the search.
- during any program change for 320 msec.
 The mute is active 110 msec before the program change takes place.
- when the supply voltage V_{DD2} is applied, for about 320 msec.
- when the supply voltage V_{DD2} is removed.

Pin 28 - A) Automatic operation: search start

B) Manual operation: up/down search

This input is a three level one, i.e. it is normally in the middle level and the above mentioned functions are activated when it is connected to V_{DD2} or to GND.

The input is kept at a voltage corresponding to about the half of the supply voltage by an internal divider made with two resistors of about 1 Mohm.

A) Automatic operation

When the pin 28 is briefly connected to GND the search starts on the bands VHF III-UHF which are scanned in sequence. If it is connected to $V_{\rm DD2}$ the search is made on band VHF I and AV.

If the key is kept pushed, another search can start only by releasing the key and connecting it again to GND or $V_{\rm DD2}$.

If a Search start command is given while the system is already in search operation, the search is immediately stopped and after restarted on the new group of selected bands; the band where the system will search is that which has the same search speed of the previous one.

During the search the tuning voltage is always changing from lower to higher voltage levels.

The search is automatically stopped when the first station is found.

The search is also stopped whenever a program change command is given.

When the upper limit of the tuning voltage is reached, the search restarts from the lower limit of another band after 210 msec of temporary stop.

The search speed is determined by the RC network connected to pin 12.

) Manual operation

When the input is connected to V_{DD2} the content of the internal counter is changed in such a way to have an increasing of the varicap voltage.


If the input is connected to GND the varicap voltage is decreased.

The search speed is determined by the RC network applied on pin 12.

Fast/low search speed is possible by changing the value of the same RC network (see fig. 12).

in manual operation the search is always made in the same band.

No inhibit of the search is provided when the lower or the upper limits of the varicap voltage are reached. **Itep-**by-step band selection is possible by temporarily connecting pin 2 to V_{DD2}.





GENERAL INFORMATION

automatic search start command.

Command acceptance rules

- When a manual command at pin 2, 3, 28 is given, an internal counter is immediately started. The
 command is accepted only after about 31 msec. of its continuous presence. If the command disappears before (for example in consequence of contact bouncing), the counter is immediately reset.
 When a command has been accepted, no other manual command is accepted until the previous command has been released.
- 2) Program change commands are immediately accepted and if the circuit is in the automatic search position, the search is stopped.
 Manual commands given during the execution of the program change are not accepted except the
 - This one is internally stored and executed at the end of the program change.
- 3) During the store cycle only the program change and the search start commands are accepted and executed at the end of the cycle.
 The other commands are ignored.

nos integrated circuit

ERPEGGIO, CHORD AND BASS ACCOMPANIMENT GENERATOR

CHOICE OF OPERATING MODE:

- AUTOMATIC WITH MEMORIZATION OF THE SELECTED KEY
- SEMIAUTOMATIC WITH MEMORIZATION OF THE SELECTED KEYS
- SEMIAUTOMATIC WITHOUT MEMORIZATION OF THE SELECTED KEYS

SIMPLE KEY SWITCH REQUIREMENTS (24 NOTE KEYBOARD WITH ONE SWITCH PER KEY) INTERNAL ANTI-BOUNCE CIRCUITS

THREE OUTPUTS FOR THE ARPEGGIOS

ANALOG OUTPUT FOR CHORDS

BASS OUTPUT (AUTOMATIC OR ALTERNATE)

TRIGGER OUTPUTS FOR PERCUSSION EFFECT ON BOTH ARPEGGIO AND BASS SECTIONS MULTIPLE CHOICE POSSIBILITY ON THE CHORDS IN AUTOMATIC MODE:

- MAJOR OR MINOR THIRD
- FIFTH OR DIMINISHED FIFTH
- SIXTH OR SEVENTH

LOW DISSIPATION: < 400 mV TYP.

STANDARD SUPPLIES (+ 5V AND - 12V)

INPUTS PROTECTED FROM ELECTROSTATIC DISCHARGE

he M 251 is realized on a single monolithic silicon chip using low threshold P-channel silicon gate MOS chnology. It is available in a 40-lead ceramic or plastic package.

BSOLUTE MAXIMUM RATINGS

GG*	Source supply voltage	-20 to 0.3	٧
4*	Input voltage	-20 to 0.3	V
b	Output current (at any pin)	3	mΑ
stg	Storage temperature	-65 to 150	°C
ор	Operating temperature	0 to 70	°C

This voltage is with respect to V_{SS} pin voltage


RDERING NUMBERS: M 251 B1 AC for dual in-line plastic package

M 251 D1 AC for dual in-line ceramic package




MECHANICAL DATA (dimensions in mm)


M 251 B1 AC




M 251 D1 AC



CONNECTION DIAGRAM



BLOCK DIAGRAM



GENERAL CHARACTERISTICS

The circuit comprises:

a) 12 pins for input frequencies

- b) 12 inputs from the keyboard with the possibility to provide the control of two octaves (in semiautomatic modes only) by multiplexing the two octaves. In automatic mode the second octave repeats the first
- c) 4 multiplexed data inputs for addressing the internal selection circuits. These inputs are normally coming from the outputs of an external memory

d) 5 signal outputs: arpeggio 1, arpeggio 2, arpeggio 3, bass and chord respectively

e) 2 trigger outputs: arpeggio (TDA), and bass (TDB), respectively. These outputs, in conjunction with an external time-constant, allow the formation of the envelope of the arpeggio and bass notes.

The duration of the trigger pulses is equivalent to one period of the external memory clock line

f) 3 inputs for mode selection

g) 2 supply pins

M 251 is normally used in conjunction with an external self-scanning ROM (such as the M 252 - 3 or 4) which performs the selection of the various notes in the arpeggio/chord/bass accompaniment.

AUTOMATIC OPERATION

When a number of keys in the two available octaves are played, the lowest key is taken as a reference by the circuit and this note is memorized internally. When the lowest key played changes, the memory is erased and the new information from the keyboard is now fed into the circuit and memorized. When all the keys are released the last "update" is held in the memory and is only changed when a different lowest key is played. If keys in the upper octave only are played then the two octaves act in parallel. The memorized key by means of the internal multiplexer selects the corresponding tonic and all the other notes programmed for arpeggio, chord and bass accompaniment in the correct relationship of intervals. Internal dividers provide all the octaves we need as shown in the tables below. By means of the external pommands it is possible to choose between major third and minor third, between fifth and diminished lifth and between sixth and seventh. To reset the key memorized at the end of a piece played the automatic signal must be interrupted for a moment while none of the keys on the two available octaves is played.

ARPEGGIO TRUTH TABLE (positive logic)

		RNAI Y CO			SELECT 6th			SELECT 7th	
05	04	03	02	ARP. I	ARP. II	ARP. III	ARP. I	ARP. II	ARP. III
1 1 1 1 1 1 0 0 0	1 1 1 1 0 0 0 0 1 1 1 1 0	1 1 0 0 1 1 0 0 1 1 0 0	1 0 1 0 1 0 1 0 1 0 1 0 1	TONIC 3rd 5th 6th TONIC x 2 3rd x 2 5th x 2 5th x 2 TONIC x 4 3rd x 4 5th x 4 TONIC x 8 3rd x 8	3rd 5th TONIC x 2 3rd x 2 5th x 2 TONIC x 4 3rd x 4 5th x 4 TONIC x 8 3rd x 8 5th x 8	5th TONIC x 2 3rd x 2 5th x 2 TONIC x 4 3rd x 4 5th x 4 TONIC x 8 3rd x 8 5th x 8 TONIC x 8	TONIC 3rd 5th 7th 7th 7th 3rd × 2 5th × 2 7th × 2 TONIC × 4 3rd × 4 5th × 4 7th × 4 7th × 4 3rd × 8	3rd 5th 7th - 3rd × 2 5th × 2 TONIC × 4 3rd × 4 5th × 4 7th × 4 3rd × 8 5th × 8	5th 7th 3rd x 2 5th x 2 TONIC x 4 3rd x 4
0	0	0	0	5 th x 8 No Change	TONIC x 8 No Change	3 rd x 8 No Change	5 th × 8 No Change	6 th x 8 No Change	3 rd x 8 No Change

VERY IMPORTANT NOTE: TONIC is the input note, corresponding to the selected key, divided by 16. **3rd** is the correct third corresponding to this TONIC. And so on.



BASS and CHORD TRUTH TABLES (positive logic)

	ORY C		AUTOMATIC BASS
1	1	1	2 nd /2 8 ^{ve} /2
1	0	1	9th/2
0	0 1	0 1	6 th or 7 th /2 5 th /2
0	1	0	3rd/2
0	0	1 0	TONIC/2 NO CHANGE

"NO CHANGE" is interpreted as an instruction to sustain the previous notes until new information is presented.

	RNAL RY CODE 06	ALTERNATE BASS
1	1	_
1	0	TONIC/2
0	1	5 th /2
0	0	NO CHANGE

EXTERN. MEMORY	C	CHORD
CODE 01	SELECT 6th	SELECT 7 th
1	TONIC +3rd +5th	TONIC +3rd +5th +7th
0	NO CHANGE	NO CHANGE

SEMIAUTOMATIC OPERATION WITH MEMORIZATION OF THE KEYS

When any number of keys are played within the two available octaves they are memorized and sent to an internal recognition circuit which selects the lowest four keys, the top key played and their respective frequencies. This information is updated every time a different group of keys is played. Between the playing of two groups of keys there must be a pause during which none of the keys is down, otherwise the new group of keys is memorized without the previous group being cancelled. Again the keys recognized can be extended to more octaves by means of the internal divider. The following are positive logic truth tables showing the actual keys, instead of the notes. Top is the first key from the right(the top key played), L the lowest key played, and 2L the second lowest and so on. The relationship between keys and input frequencies is as follows: L in the first octave to the left represents corresponding input note divided by 16, while in the second octave it is divided by 8. And so on. To erase the memorization at the end of a piece played it is necessary to select "automatic" for a moment and then return to semiautomatic while none of the keys is played. The trigger signals, TDA and TDB, are sent out only if 3 or more keys are played.

ARPEGGIO TRUTH TABLE (positive logic)

EXT	EXTERNAL MEMORY CODE				NING OF THE CO	DES
05	04	03	02	ARP. I	ARP. II	ARP. III
1 1 1 1 1 1 1 0 0 0 0	1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0	1 0 1 0 1 0 1 0 1 0 1 0 1 0	L 2nd L 3rd L 4th L L x 2 2nd L x 2 3rd L x 2 4th L x 2 L x 4 2nd L x 4 3rd L x 4 4th L x 4 L x 8 2nd L x 8 3rd L x 8	2nd L 3rd L L x 2 2nd L x 2 3rd L x 2 L x 4 2nd L x 4 3rd L x 4 L x 8 2nd L x 8 3rd L x 8 3rd L x 8 L x 8	3rd L Lx2 2nd Lx2 - 3rd Lx2 Lx4 2nd Lx4 - Lx8 2nd Lx8 - - 3rd Lx8 Lx8 2nd Lx8 Lx8
0	0	0	0	NO CHANGE	NO CHANGE	NO CHANGE

BASS and CHORD TRUTH TABLES (positive logic)

ME	ERMOI MOI ODE 07	RY E	AUTOMATIC BASS OUTPUT	ALTERNATE BASS OUTPUT
1 1 1 0 0 0	1 1 0 0 1 1 0	1 0 1 0 1 0	TWO 8 ^{ve} BELOW TOP L ONE 8 ^{ve} BELOW 4 th L ONE 8 ^{ve} BELOW 2 nd L ONE 8 ^{ve} BELOW 2 nd L ONE 8 ^{ve} BELOW L NO CHANGE	 ONE 8 ^{ve} BELOW L ONE 8 ^{ve} BELOW TOP NO CHANGE

EXTERN. MEMORY CODE 01	CHORD OUTPUT
1	լ +2nd լ +3rd լ +4th լ
0	NO CHANGE

"NO CHANGE" is interpreted as an instruction to sustain the previous notes until a new information is presented.

SEMIAUTOMATIC OPERATION WITHOUT MEMORIZATION OF THE KEYS

This method of operation is the same as the previous one except that the keys are not memorized.

CHARACTERISTICS COMMON TO ALL 3 MODES OF OPERATION

The signals from the keyboards, those from the external memory and those for selecting the mode of operation have to be multiplexed into the M 251 since the number of pins available is not enough. The method used to differentiate between the two distinct commands applied to the multiplexed input pins is as follows: two anti-phase pulse trains are generated internally from the highest note in the upper octave (pin 32). These two pulse trains are used to separate the input information during the "1" and "0" status of F24. With AUTOMATIC mode and EXTERNAL command selected the four frequencies of the highest octave can be made available at pins 2, 3, 4 and 5 as the 8 x tonic, 8 x major 3rd or 8 x minor 3rd, 8 x 5th or 8 x diminished 5th and 8 x 6th or 8 x 7th. Likewise in semiautomatic mode, the L x 8, 2nd x 8, 3rd x 8, 4th x 8 notes selected appear at the respective pins. These signals give the designer considerable flexibility in the formation of accompaniments not directly produced by the M 251 itself.

EXTERNAL MODE OUTPUTS

T1 is the key farthest to the left of the keyboard. For "L" see SEMIAUTOMATIC OPERATION WITH MEMORIZATION OF THE KEYS. In the external mode the four frequencies of the highest octave appear at pins 2, 3, 4 and 5 as shown in the table.

PIN N°	AUTOMATIC MODE	SEMI- AUTOM.
2	8 x TONIC 8 x FIFTH DIMINISHED FIFTH	8 x L 8 x 3 rd L
4	8 x MAJOR THIRD OR MINOR THIRD	8 x 2 nd L
5	8 x SIXTH OR SEVENTH	8 x 4 th L

STATIC ELECTRICAL CHARACTERISTICS (positive logic, V_{GG} = -11 to -13V, V_{SS} = 4.75 to 5.25V, T_{amb} = 0 to 70°C unless otherwise specified)

	Parameter	Test co	nditions	Min.	Typ. N	Лах.	Unit
INPU	T SIGNALS						
V _{IH}	Input high voltage	note 1		V _{ss} -2.5		V_{SS}	٧
		note 2		V _{ss} -1		Vss	٧
VIL	Input low voltage	note 1		V _{GG}	V	ss-6	٧
		note 2		V _{GG}	V	ss-4	٧
ILI	Input leakage current	V _i =V _{SS} -14V	T _{amb} = 25°C			10	μΑ



STATIC ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
OUTP	UT SIGNALS*					
Ron	Output resistance	V _o =V _{SS} -1 to V _{SS}		300	500	Ω
V _{OH}	Output high voltage	I _o = 1 mA	V _{ss} -0.5	j	Vss	٧
I _{O (off)}	Output leakage current	$V_i = V_{IH}$ $V_o = V_{SS}-10V$ $T_{amb} = 25^{\circ}C$			10	μΑ
POWE	R DISSIPATION					
IGG	Supply current	T _{amb} = 25°C		20	30	mA
CHOR	D OUTPUT SIGNAL					
ΔV _o	Variation in output voltage (for each note)	$R_L = 5 k\Omega$	1	1.5	2	٧
RL	External resistance connected between the output and V _{GG}				5	kΩ
Ro	Output dynamic resistance		10			мΩ
Vo	Output voltage when no note is present	$R_L = 5 k\Omega$	V _{GG} +8		VGG	٧

Note 1: Refers only to the F13 - F24 inputs

Note 2: Refers to the other inputs

With the exception of the chord output


DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic V_{GG} = -11 to -13V, V_{SS} = 4.75 to 5.25V, T_{amb} = 0 to 70°C unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Unit
fi	High input frequency (F 24)	1	4	12	kHz
t ₁	Delay time of the internal phases	0.5	0.7	1	μs
t ₂	Length of the internal phases	3	6	15	μs
t ₃	Set-up time between data IN and F24	10		T/4	μs
t ₄	Hold time between F24 and data IN	30		T/4	μs
t ₅	Delay time between falling edge of external memory code and TDA or TDB	1.5T		2.5T	μs
t ₆	Delay time of the internal strobe pulse	Т		2T	μs
t ₇	Length of the internal strobe pulse		T/2		μs
T ₁	Period of external code pulses	ЗТ			μs
T ₂	Return to zero or no significant external code	2T			μs


T is the period of F24 with duty-cycle of 50% All the times are measured at 50% of the swing




*Output voltage vs. external supply voltage (VEXT-VSS)



*Output voltage vs. supply voltage (V_{GG} - V_{SS})




*Output dynamic resistance vs. output voltage




TIMING WAVEFORMS (positive logic)

Internal phases (ϕ 1 and ϕ 2) and timing for data inputs




Internal strobe, internal code and TDA or TDB as a function of the external code



^{*} With the exception of the chord output

M 251

TYPICAL APPLICATION



For this application a version of the M 254 with standard memory content is available both for interfacing
with the M 251 and for driving 4 instrument simulators (8 rhythms). Ordering number is M 254 AD.

MOS INTEGRATED CIRCUIT

RHYTHM GENERATOR

- LOW POWER DISSIPATION: < 120 mW</p>
- DRIVES 8 COUND GENERATORS (INSTRUMENTS)
- 15 PROGRAMMABLE RHYTHMS (NOT AVAILABLE IN COMBINATION)
- MASK PROGRAMMABLE RESET COUNTS: 24 or 32
- DOWN BEAT OUTPUT
- EXTERNAL RESET
- OPEN DRAIN OUTPUTS
- STANDARD MUSIC CONTENT AVAILABLE
- TECHNICAL NOTE NO 131 AVAILABLE FOR FULL INFORMATION

The M252 is a monolithic rhythm generator specifically designed for electronic organs and other musical instruments.

Constructed on a single chip using low threshold P-channel silicon gate technology it is supplied in a 16-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

V _{GG} **	Source supply voltage Input voltage Output current (at any pin) Storage temperature	-20 to 0.3	V
V _I **		-20 to 0.3	V
I _o		3	MA
T _{stg}		-65 to 150	°C
Top	Operating temperature	0 to 70	°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBERS: M252 B1 XX for dual in-line plastic package

M252 B1 AA and AD for standard music content

MECHANICAL DATA

Dimensions in mm



^{**} This voltage is with respect to V_{SS} pin voltage.

M 252

CONNECTION DIAGRAMS

Standard content configuration Standard content configuration M252 B1 AA M252 B1 AD INPUT 4 INPUT 2 INPUT 4 INDIT 4 16 INPUT 2 16 N INPUT 1 INPLIT A INPUT 1 INPUT 8 INPUT 1 INPUT 8 15 BONGO DUTPUT 8 OUTPUT 4 MARACAS COW BELL OUTPUT 3 BONGO OUTPUT 7 13 è LONG CYMBALS ...12 OUTPUT 6 OUTPUT 2 OR CLAVES SHORT CYMBALS CONGA DRUM OUTPUT 5 OUTPUT 1 BASS DRUM EXTERNAL RESET/ DOWN - BEAT EXTERNAL EXT. RESET DOWN BEAT VGG RESET/ ٧GG ٧GG CLOCK ٧, , CLOCK CLOCK 444 ٧ss

* This output must be connected so as to drive the "snare drum" when the rhythms from 1 to 9 (see rhythm selection) are selected, and the "claves" when the rhythms from 10 to 15 (see rhythm selection) are selected.

5-1973/1


- ** This pin generates a down-beat trigger which can be used to drive an external lamp to indicate the first beat of the first bar of each rhythm.
- *** This output must be connected so as to drive the "long cymbals" when the rhythms number 1, 3, 4, 12 and 14 are generated, and the "claves" when the rhythms number 5, 8, 9, 10, 11 and 13 are generated.
- **** This output must be connected so as to drive the "snare drum" when the rhythms number 1, 3, 4, 6, 7, 9, 12, 14 and 15 are generated, and the "conga drum" when the rhythms number 5, 8, 10, 11 and 13 are generated.

RHYTHM SELECTION

The following binary code must be generated to select each rhythm (positive logic)

RHYTHM	INPUT 8	CO INPUT 4	DE INPUT 2	INPUT 1	STANDAI CONTENT		STANDA CONTENT	
1	1	1	1	0	Waltz	3/4	Waltz	3/4
2	1 1	1	0	1	Jazz Waltz	3/4	Tango	2/4
3	1	1	0	0	Tango	2/4	March	2/4
4	1	0	1	1	March	2/4	Swing	4/4
5	1 1	0	1	0	Swing	4/4	Mambo	4/4
6	1 1	0	0	1	Foxtrot	4/4	Slow Rock	6/8
7	1	0	0	0	Slow Rock	6/8	Beat	4/4
8	0	1	1	1	Pop Rock	4/4	Samba	4/4
9	0	1	1	0	Shuffle	2/4	Bossa Nova	4/4
10	0	1	0	1	Mambo	4/4	Cha Cha	4/4
11	0	1	0	0	Beguine	4/4	Rhumba	4/4
12	0	0	1	1	Cha Cha	4/4	Beguine	4/4
13	0	0	1	0	Bajon	4/4	Bajon	4/4
14	0	0	0	1	Samba	4/4	Foxtrot	4/4
15	0	0	0	0	Bossa Nova	4/4	Shuffle	2/4
No selected rhythm	1	1	1	1				

BLOCK DIAGRAM




STATIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{GG} = -11.4$ to -12.6V, $V_{SS} = 4.75$ to 5.25V, $T_{amb} = 0$ to 70°C unless otherwise specified)


	D	Tank and distance	\$	Values		
,	Parameter	Test conditions	Min.	Тур.	Max.	Unit
CLOCK	INPUT					
VIH	Clock high voltage		V _{SS} -1.5		Vss	V
VIL	Clock low voltage		V _{GG}		V _{SS} -4.1	V
DATA	INPUTS (IN1IN8)					
VIH	Input high voltage		V _{SS} -1.5		V _{SS}	V
VIL	Input low voltage		V _{GG} .		V _{SS} -4.1	V
ILI	Input leakage current	$V_i = V_{SS}-10V$ $T_{amb} = 25^{\circ}C$			10	μΑ
EXTER	NAL RESET					
VIH	Input high voltage	· · · · · · · · · · · · · · · · · · ·	V _{SS} -1.5		V _{SS}	V
VIL	Input low voltage		V_{GG}		V _{SS} -4.1	V
RIN	Internal resistance to V _{GG}	$V_0 = V_{SS}-5V$	400	600		ΚΩ
	OUTPUTS .		-			
RON	Output resistance (ON state)	$V_o = V_{SS}-1$ to V_{SS}		250	500	Ω
V _{OH}	Output high voltage	I _L = 1 mA	V _{SS} -0.5		V _{SS}	V
ILO	Output leakage current	$V_i = V_{IH}$ $V_o = V_{SS}-10V$ $T_{amb} = 25^{\circ}C$			10	μА
POWER	DISSIPATION					
IGG	Supply current	T _{amb} = 25°C		7	15	mA

M 252


Output voltage vs. external supply voltage (V_{EXT}-V_{SS})



Output voltage vs. supply voltage (V_{GG}-V_{SS})



Output dynamic resistance vs. output voltage



DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic $V_{GG} = -11.4$ to -12.6V, $V_{SS} = 4.75$ to 5.25V, $T_{amb} = 0$ to 70°C unless otherwise specified)

Parameter	Test conditions		Values		Unit
raiameter	rest conditions	Min.	Тур.	Max.	

CLOCK INPUT

f	Clock repetition rate	DC	100	kHz
tpw*	Pulse width	5		μs
t _r **	Rise time		100	μs
t _f **	Fall time		100	μs

EXTERNAL RESET


tpw	Pulse width		5		μs	

^{*} Measured at 50% of the swing.


^{**} Measured between 10% and 90% of the swing.

TIMING WAVEFORMS (positive logic)

Note: In these timing waveforms it has been assumed, for example, that in the truth table bits n + 1 and 2 have not been programmed i.e. the musical instrument has not been introduced. All the other bits have been programmed for the instruments.



INSTRUMENT BEATS VERSUS RHYTHM PROGRAM



The lowering of the music signals depends on the intrinsic decay time of the sound generator and not on the length of the enable pulses. Each beat can therefore last for more than one elementary time.

TYPICAL APPLICATIONS


Figure 1 shows the typical application of the M252 (AA) and M252 (AD).

With two M252 devices it is possible to increase the number of rhythms or the number of instruments available, or the number of elementary times, as shown in figures 2, 3 and 4 respectively.


The use of a memory matrix allows the customer complete flexibility, since modification of the memory is quick and relatively cheap.

Fig. 1 - Rhythm system (standard contents)

a) M252 AA



b) M252 AD



TYPICAL APPLICATIONS (continued)

Fig. 2 - Increase in number of rhythms (positive logic)




Fig. 3 - Increase in number of instruments






Fig. 4 - Increasing the number of elementary times



Note: The total number of elementary times is given by the sum of the elementary times of the individual devices.

CIRCUIT FOR CHANGING THE NUMBER OF ELEMENTARY TIMES



To obtain a required number of elementary times "N" simply put a cross in the "N + 1" position of the column which now represents the reset output, rather than the 8th instrument.

The DB output can be used as down-beat because it appears at the beginning of each measure. Since the pulse is only $2 - 3 \mu s$ long it must, however, be stretched and buffered to enable it to drive a lamp.

Full information on the use of the M252 in electronic organs and other applications will be found in Technical Note no. 131 available on request.

COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 32 rows which represent elementary times and 120 columns (15 groups of 8) where each group represents a rhythm which has as its disposition 8 programmable instruments. To programme each rhythm one indicates (with a cross) in the appropriate boxes the timing for each beat required for each instrument.

Each cross corresponds to a beat of the indicated instrument or, in logic terms, to the presence of a "1" level (positive logic) at the output.

The absence of a cross indicates that the corresponding instrument is not used in that part of the rhythm. Table 1 and 2 show the standard music content programmed into M252 AA and M252 AD respectively.

TABLE 1(M252 AA)

	Г		RI	1YT	НМ	1			Т		RI	ΗΥT	нм	2	_	_	Г		R	HY1	ТНМ	3	_		Г	_	R	HY	THN	1 4	_	_			RI	TYF	НМ	5		_
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	T P	U T P	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	0 U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	001015	0746	OUTPUT7	O U T P U T 8	0010011	O U T P U T 2	O U T P U T 3	0 U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	OUTPUT8
1	х			Г	Г	X	П	Т	Ιx	Г		П		Г			х	X						T	×	Ι	П			Х			Х					X		
2		$\overline{}$						1	1	1		1			T-		T-																							
3								L																																
4	\Box	L		┖	ᆫ	1	\perp	4	1	X	┖	ᆫ	┖	L	<u>_</u>		L.	Ļ.,	1	L	<u> </u>		_	1	L_	Ļ.,	_							1.7	匚	\vdash	\vdash	\vdash	L.	L
5	┞	х	<u> </u>	L.	╙	╄	4	╀-	4-	X	L_	ــــ	┞-	<u> </u>		↓_	X	X	⊢	<u> </u>	⊢-	<u> </u>	⊢	4—	Ь	X	├_	—		_		_	_	×	<u> </u>	\vdash	\vdash	\vdash	Х	⊢
6	—	_	<u> </u>	!	⊢	╄	₩-	+-	┺	-	_	1	├	⊢	-	- -	⊢	├	⊢ –	⊢	_	⊢	⊢	╄	Ь—	<u> </u>	-	\vdash		_		-	_	\vdash		\vdash	\vdash	Ļ.↓	⊢	⊢
7	⊢	-		├-	├-	+-	+-	+	+-	-	-	├	-	├	⊢	├	⊢	-	-	├-	├-	\vdash	-	+	⊢	⊢	⊢	-	_			_		\vdash		\vdash	\vdash	\vdash	x	-
9	⊢	x	├	⊢	+-	+-	+	+	÷	x	-	├	Ͱ	×	⊢	┝	x	×	\vdash	-	⊢	⊢	⊢	┼	x	⊢	-	-	-	x	-		х	Н	\vdash	\vdash	-	x	 ^	⊢
10	⊢	├^	⊢	├	\vdash	+-	+-	+	┰	<u></u>	-	-		1^	-	\vdash	l^	 ^	-		\vdash	-	-	1	<u> </u>	⊢	\vdash	-	_	^	_	\vdash	-	Н	-	\vdash	\vdash	1	\vdash	-
11	\vdash	\vdash		 	+-	+	+	+	╁	 	-	\vdash	\vdash	1	┢	1	-	-	-	-	-	\vdash		1	┪	-	┢	-	_	-		-		Н	-	Н		\vdash	\vdash	⊢
12	Н	-	-	-	\vdash	+	1	+	1	 	1	t−		-	1	1	Ι-	┰	1	-	-	 	\vdash	+	1	┢	-					Н	_	\vdash	\vdash	т	\vdash	\vdash	_	Н
13	х	-	_		_	X	+-	1	Τx	_			1	\vdash	T	T	İχ	X	_	_	_	-	_	-	t	x	\vdash						_	х		М		\vdash	X	
14	<u> </u>				\vdash	1	$^{+}$	_	1		_	1					<u> </u>	1		_		_	Г	1	t		_							т		П	$\overline{}$	\Box	\Box	Г
15		х	_	!	Т		1		1								X	×	ı	Г		×		1	1									\Box		П	\Box			Г
16						Т		Τ	T	X					Г		Γ						Г	Т															X	Г
17		Х					Ĺ.			X							Х	X							Х					X			×					X		
18							T																			Γ^-				•										
19						Į	\perp	\Box			_		Ι				\Box								\Box		Γ.													
20	L.	L.	L	L	L.	ļ	i -	Ļ.,	↓	X	<u>L</u> .	<u>L</u>	L	١	L	ļ	l	<u>L</u>	L				_	<u> </u>	L_	١									-		\vdash	\sqcup	┕	╙
21	┞	Х	<u>L</u>	₩.	L		↓_	╀-		Х			↓ _	X	ļ., ,	ļ <u>.</u>	X	X	Ι.	_	L			_	١	X								X.		↓↓	₩	Ļ_↓	\vdash	⊢
22 23	<u> </u>	-	—	<u> </u>	+ -	+-	+-	+-	+	-	-		-		· · · –	 	⊢	<u> </u>	1	_	-		<u> </u>	-	₽-	⊢	-		-	_		_	Ь.	\vdash	-		\vdash	\vdash	\vdash	├-
24	\vdash	\vdash	-	+-	÷	-	+	+-	+-	×	-	-	\vdash	+	x	+	⊢	+	+-	├-	⊢	-	\vdash	+	├ ─	⊢	├-	\vdash	-	Н		\vdash	-	H		\vdash	\vdash	\vdash	x	+-
25	3333	₩w			0000	***	0000	door	dese	₩.		2000	to a	3000	➾	book	t≂	×	1	-	_		\vdash	+	x	<u>├</u>	\vdash	Н	\vdash	x	\vdash	Н	x	 -	\vdash	\vdash	Н	\vdash	Î	-
26			₩						1								1^	 ^	1	 	-	\vdash	-	† -	1^-	\vdash	 	Н	\vdash	Ĥ	Н	Н	^	H	\vdash	Н	М	М	1	1
27	W		₩			₩			1				₩				1	\vdash	_	\vdash		Н	\vdash	†	ऻ	t	_	П	$\overline{}$			П	_		١	\Box	г	\vdash	г	Г
28									1								\vdash	\vdash	\vdash	\vdash	$\overline{}$	\vdash		† -	t-	t	\vdash	т	$\overline{}$	Н	\vdash	Н	_	Н		М	М	М	×	一
29									1								x	X		_	_	1	\vdash	t^-	ऻ─-	x	t		\vdash					x	\vdash	М	т	М	x	İΤ
30									1									X						1	Ī	X														Π.
31									10								X	X				Х		1		X														
32				***		***			1					***			1	X	L^-				_	Ι.		X													Х	Ĺ

O O O O O O O O O O O O O O O O O O O			_	RI	TYF	НМ	6			Γ		RH	IYT	нм	7					R	НΥΊ	ГНМ	18		_	Г		R	HΥ	ГНМ	9			Г		RH	ΙΥΤ	нм	10		
2 3 4 4 7 7 8 8 7 7 7 7 7 7 7 7 7 7 7 7 7 7		UTPU	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	TPUT	U P U T	UTPUT	UTPUT	U T P U T	U T P U T	UTPUT	UTPUT	UTPUT	UTPUT	UTPU	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPU	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	U P U T	U P U T	U T P U T	UTPUT	UTPUT	U T P U T	UTPUT	UTPUT	U T P U T	U P U T
2 3 4 4 7 7 8 8 8 8 9 X X X X X X X X X X X X X X X	1	x				Г			x	×	Г				Г	x		x							x	x	x	\vdash				x		x	x		x				x
4	2							Т	\top																T		T														\neg
5 X																X		X							X		X									X	П				X
6						\Box			_																	х	X					Х									\Box
7		ᆫ	X			_	X	_	_	ட				L_	_	LX.			X					X	X	_	<u>_</u>								X		X	Ш			_x_]
S		<u> </u>	_	$oxed{oxed}$		L	i_	 	1_	Ц				\perp	Ш	_		L					Ĺ		\Box										L						_
9 X X X X X X X X X X X X X X X X X X X		₽	_		_	<u> </u>		_	ــــ	_	X	_		\perp	L.	LX.							<u> </u>		X	X	X	\Box				Х		X.		X					X
110 111 112 121 131 142 153 143 154 154 155 144 155 155 144 155 156 157 157 157 157 157 158 158 158 158 158 158 158 158 158 158		.	_			⊢	⊢	_	⊢	_		L_	Щ.	_		┡	ш		X			_	L.	<u>_</u>	Ц.			_						L_		_					_
11		ĮΧ.	<u> </u>	_	-	⊢-	-	↓-	Į×.	<u> </u>	<u> </u>	├		ι	╙	X.	Щ	X			Н		┞	_	LX.	L.	X.	L-	_	\Box	_		\vdash	L	X	_	X.	L_		\dashv	×
12		-	┝-	-	⊢	⊢	⊢	-	₩.	L.	-	\vdash	<u> </u>	\vdash	-	١	Н		X	_	Ш		ļ.,	! —		LX.	ļ×,	<u> </u>	μ,	\perp		Χ.	\vdash	!		ļ.,-	ļ	Ļ_		-	
13		-	_	<u> </u>	⊢	-	├-	-	-	Α.	-	\vdash	-	-	-	- ×	_	X	-	_	\vdash		-		X		U	-	\vdash	-		-	\vdash	<u> </u>	×	<u> </u>	⊢-	\vdash	_		끅
15		-	v	_	-		-	-	-		\vdash	⊢			-	l v	-	_	-	_	-		-	~		-					-			,	<u> </u>		₩.	v			J
15		-	^		-	├-	├	 ^	-	₽~		⊢		-	├	-	-	-	-		\vdash		Н	-	^	_	-	<u> </u>	H	\vdash	_	-	\vdash	-	⊢	<u> </u>	12	^	-	-+	싀
16	15	\vdash	¥		-	H	-	¥	\vdash	_	\vdash	\vdash	⊢	\vdash	_	¥		v	-	-	\vdash			_	V	_	V	-	Н	\vdash	_	-	-	⊢	V	¥	\vdash	v		-	쉭
17			^		-	\vdash	_	1^	-	-	-		-		$\overline{}$	Ŷ		^-	-	_	_		-		^	×	Ŷ				-	×	_	\vdash	<u> </u>	^	_	^	_	-	$^{\sim}$
18		x			-	-		-	×	_		-	-					×	-		-		\vdash	_	×	<u> </u>	<u> </u>					~	-	¥	-		×		_	-	Υİ
19		-	_				\vdash		<u> </u>	\vdash		_	_			<u> </u>							1	_	 	-	×		-	-+	_	_	_	Ĥ			·``-			-+	$\overset{\sim}{}$
20						$\overline{}$		1	Τ.	\vdash	х	$\overline{}$		т		х		х						_	x	x						x			X	X	_		$\overline{}$	-	хI
21	20					·		-	1		-	_											-		1	<u> </u>				- 1	- 1			1	1		_		_	-+	Ť
122	21		х				×	†	†···							х			x		-		\vdash \vdash	x	x		Ι×				-1			- 1	1	-	x		_	-	x
23	22						_	T .	1				_							-	1		1	٠٠.	1 1	Ìχ				1	1	l x l	1	1				1 1	1	•	
24										X.			T			Х									X	1	1			1				X	X	X.	1		1		X
26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31										Γ						J			X			_				L	X	[]								Ι.					
27	25	X							X								***	Х							X								***		X		X				X
28 29 X 30 X X X X X X X X X X X X X X X X X X X		ш					_												X			_																1			
29 X X X X X X X X X X X X X X X X X X X		ш	_			L.	L	X	L.									Х			L		L		X											X.	١.			I	X
30 X X X X	28	Н	J	_	_			<u> </u>	L								₩				L.		ļi											١., ا	ا ا	١.		لي ا	_	_4	J
31	29	Н		-	_	-	├	├-	\vdash										X	_	-	_	Hi	<u>x</u>	ĻX.									_X_	Χ.		X.	LX.			즤
	31	Н	_	-	-	H	├-	l 🗸	Н											-	\vdash		∤ -∤		l .													v-		- +	ᆈ
	32	Н	_	-	-1	-		 ^	Н									^	x		\vdash				۱٠.									- 1	+ +	^		<u> -^-</u> -	- +	+	~님

M 252

	Π		RI	TYF	НМ	11		_	П		RH	IYT	нм	12		_	Г		RH	ΙΥΤ	нм	13	_		Г		R	НҮТ	НМ	1 14	_		Γ	_	RI	1YT	НМ	15		_
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	OUTPUT8
1	x			Ι.				x	×	X	X		I .	Ι.	Γ	x	x	X		x	Г		Ι.	X	х	X		X			Ι	X	x	x						X
2						L		L	L.,																									\perp					乚	L
3		Х	Х	įΧ				Х		Ľ		_		L.	\perp	X	Ĺ					_		X				_			L	X	L		_	_	_	L	L	X
4	ــــ	L	_	┞	_	ـــ	X		L.		L_	_	_	_	_	↓_	L.		<u> </u>	-	<u> </u>	_	<u> </u>	_	Ь.	₩	_	L.	_	_	_	_	↓_	1_	_	┡	<u> </u>	ــــ	↓	٠.
5	ــــ	L	L-	-	!	↓_	X	X	!	Х	X	<u> </u>	₩.	⊢	₩.	Х	⊢	<u> </u>	L_	Ь.	<u> </u>	_	┞	X	⊢	Х	<u> </u>	х	Ь.	-	Ļ×.	х	╙	<u> </u>	<u> </u>	1		\vdash	X	ĮX,
6	↓_	L.,	١	<u> </u>	_	١.,	ـــــ	١	L.	<u> </u>	_	L_	<u> </u>	_	_	١	╙	L.	<u> </u>	١.,	<u> </u>	↓_	_	١	∟	<u> </u>	_	<u> </u>	_	_	<u> </u>	١.,	١.,	١.,	└	L	ـــــ	L.	L	L
7	ــــ	X	X.	╙	<u> </u>	X	₩	Ļ×.	Х	_	<u> </u>	₩.	╙	_	▙	X	!	X	↓	X	<u> </u>	-	_	Х	_	↓_	_	_	_	┞	_	X	X	ļ×.	_	-	Ь	—	X	X
. 8	١		<u> </u>	Ь-	<u> </u>	!	1	١.,	L.,		١	╙	₩.	_	┡	١.,	╙	<u> </u>	ــــــــــــــــــــــــــــــــــــــ	١.,	_	⊢	1	١.,	L.,	١.,	L_	L.		Щ.	L.	٠,,	١.,	-	₩	⊢	╙	▙	↓_	١.
9	X	_	<u> </u>	1	_	1	₩	ļ×.	Х	Х	Х	_	⊢	<u>Ļ</u>		X	┞	Х	Ь.	Х	⊢	▙	↓_	ļ×.	Х	X	_	Х	_	╙	<u> </u>	IX.	X	₩	1	├	├	┺	⊢	X
10	⊢		ļ.,	⊢	⊢		\vdash	1	!	├ —	<u> </u>	⊢	⊢	-	-	×	┞—	-	-	┞	⊢	⊢	-	l	_	\vdash	-	⊢		₩	┡	×	┡-	↓	⊢	├	↓	┡	-	×
11	⊢	х	ļ×.	├ ─	-	-	-	Х	\vdash		<u> </u>	-	 —	-	-	<u> ^</u>	⊢		-	├	⊢	⊢	-	X				┝	-	-	⊢	1.	-	₩-		⊢	⊢	├	⊢	1
12	₩	_	⊢	⊢	⊢-	⊢	+-	×	x	×	x	x	├—	⊢	╄	١.	×	├	₩.	-	⊢	├		×	⊢-	-	×	⊢	┝	├	₩	x	⊢	×	⊢	⊢	⊢	₩-	x	x
13	х	_	\vdash	-	_	├	+	-	-	^	├ ^	├ ^	⊢-		⊢	X	┡	\vdash	X		-	⊢	-	-	_		^	⊢	-	<u> </u>	1^	1^	-	^	├	-	⊢	⊢	₽	-
15	⊢	x	-		_	₽,	┪	x	Н	x	×	x	-		├	x	⊢	-	x	⊢	⊢	╁	-	×	├	·	×	⊢	-	┢	⊢	V	Ιx	₩	⊢	⊢	╌	⊢	x	0
16	⊢	^	^	-	_	\vdash	+-	^	\vdash	^		 ^		-	-	 ^	⊢	-	1^	-	\vdash	\vdash	_	1^		1	┝	-	\vdash	\vdash	⊢	1^	₽^	-	⊢	├-	⊢	⊢	1	1
17	x	_	_			1	+	v	X	х	x	⊢	 	⊢	├	V	×	x	-	x	-	\vdash	\vdash	V	x	-	-	x	-	\vdash	+-	V	Ιx	-	⊢	├	-	⊢	\vdash	x
18	<u> </u>			-		\vdash	+	-	1	_	 ^-	\vdash	_	\vdash	-	1		-	\vdash	^	_			<u></u> ⊢^	r	-		1		├	-	1^	┢ˆ	1	 	-	-	-	\vdash	r
19	-	x	x	х		-	×	×	Н	_		\vdash	\vdash	 	 	x	_	-	\vdash	-	Η-	\vdash		х	-	x	_	X	\vdash			X	Η-	-	-	-	-	-	Н	X
20		-		<u> </u>		t-	×	· ·					1		-	-		1	_			H		†* <u>`</u>	-		-	L.		-	-	<u> </u>	 	 		-			\vdash	_
21	Τ-	\vdash				† ·	†ŵ~	x		x	X	<u>۱</u>	t	† · -	†	x	├ ─			-	-	\vdash		X	\vdash		Η-	1	 	-	x	x	t –	x	_		_	-	x	X
22							Γ.	1			Ť			Γ-		1			Γ.	1	t	T-1	 	Ť		T				1	Γ.	† ` ` <u> </u>	t	1	1		_	T	\vdash	
23		Х	X			Х	Ι	X	X							X		х		х	х			X		X		х			Π	X	x						х	X
24																				Ė.																				
25	Х							X	×	Х	Х					X	Ш	Х		X	Х			X	×	X		Х				X	×							X
26																	Ц																							
27		×	Х				1	х								X								X							Γ.	x	Ι	X						X
28								L I																																
29	Х							X	X	х	Х	X				X	X		Х					X			Х				X	Х							X	X
30															_		ᆫ																					L		
31		X	Х	\Box		L.		Х	Ш	X	Х	X			_	X			X					X								X	X	\Box					X	X
32	L			\Box			L.,		\Box				Ш.	ابا		L	L		L	L	L	L			Ц_			Ш	ட			L	ட			<u> </u>	Ļ_	Щ	ш	<u></u>

TABLE 2(M252 AD)

	Π	RH	YTH	HM	1 (W	AL	TZ)			RH	YTI	HM:	2 (T	ΑN	GO)			RH	YTH	М 3	(M.	480	H)			RH	IYT.	НМ	4 (S	WIN	IG)			RHY	/TH	М 5	(M)	AME	30)	
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O. U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	UTPUT	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	8 4 6 4 4 6 0	0 U T P U T 1	U P U T	0 U T P U T 3	OUTPUT 4	OUTPUT 5	UTPUT	UTPUT	8 1 C 1 C C
1	х						ĺχ		x					×			х						x		х	x	x		х				х		\sqcap	Γ	x	П	х	X
2															L .		Т																	П			\Box	\Box		
3							\Box	匚																									Х			×				
4			_	<u> </u>	_	⊢	┼	╄	┖	_	_	1_	-		┞-	L.	L	_		_	_	_	-	Ш	ш				_					Ш		X	\vdash		ш	\Box
- 5 6	Н	Х		-	_	-	┿-	+−	⊢ –	<u> </u>	<u> </u>	⊢	-	_	⊢	-	├	X	<u> </u>	_	_	_			Х	X	Х	_	_X_			_	Х	ш	ш	X	X	Н	\vdash	щ
7	\vdash			\vdash	-	i –	+	┼	⊢	-	\vdash	1	-		ļ	-	⊢	⊢-	├		┝-	├-		\vdash	-	_	_	Н	-	\rightarrow	_	\rightarrow	_	\vdash	\vdash	X	\vdash	\vdash	 	\vdash
8	Н	_	\vdash	-	-		⊢	┼	├	-	⊢	-	-	\vdash	⊢	⊢	├	-	-	-	_	-	\vdash	\vdash	-	-		Н	x		-	-	-	x	Н	Ŷ	₩	₩	X	\vdash
ÿ		х	-	-	\vdash	+-	í-	 	×	 —	-	-	-	x	⊢	-	$\overline{}$	x		-	├	├	x	Н	х			\vdash	ŵ		_	\dashv	-	Ŷ	\vdash	^	x	⊢	\vdash	x
10		^	_	-	\vdash	1	+	+	├^			_	\vdash	-	-	\vdash	-	^			_	\vdash	^		^			Н	~	\rightarrow	_	-	_	⊢∼⊢	Н	-	₽	\vdash	-	м
ii				_	_		!		-	-	_	<u> </u>	t —		-	-	-		_	-				-	_	\vdash		Н	\neg		_	-	x	x	\vdash		x	\vdash	-	Н
12				-			t		_	_			t	_		_			-	-													•	m	\neg		۳	\vdash	\neg	
13	X						X						T					х							х	х	х	\vdash \vdash	x			\neg	х	X	\Box			П	x	
14																			\Box									П	-			_		$\overline{}$	\neg		\Box	\Box		
15						\subseteq	\Box																									\neg		X			X			
16 17		X			<u> </u>		<u> </u>		Щ.				L.	L.	_				<u></u>						L				Х									Ш	\Box	
17	\Box	X				—	-		X		L.,	<u> </u>	⊢-	X	<u> </u>		X.	L_	<u> </u>			_	Х		X			\Box	X	_	_		Х	\vdash			Ш	ш		X
18 19	-			-		<u> </u>	-	-	Н	-4		_	_		<u> </u>				_	-								\Box	4	_	_	_			\dashv	<u>, , , , , , , , , , , , , , , , , , , </u>	لیا	ш		\perp
19	4	-				ŀ	٠	i									<u>.</u>				L		_	_		_							X			X		Н	\rightarrow	-
20 21		х	٠				+ -	+ +		-		<u></u>	- +	٠.				х	ļ		-	-			x	÷	_	⊢ +	×	-+	-	-	х	\vdash	-	х	Н	\vdash	x	\vdash
22	+	^+	- 1	1			† ·	† †					1					^					. +		·^	^-	· ^ ·	+	-^-		- 1	· †	^	j. +	: —	^	\vdash	\vdash	^+	_
22 23		- +		1		•	•	1 1	7	- 1					t		⊢-				-		-							+	_		\neg	x	\rightarrow	x	x	\vdash	\rightarrow	_
24	***	***							_			_	-	_	_								\neg						x	•	_	_			\neg	^`	Ĥ	\vdash	\neg	\neg
25 26									X.					х			х						х		х				X			\neg		\Box	\neg		X	\Box	X	X
26														į																									\Box	
27																														\Box		_ T	х	X			X		\Box	
28																																\Box		X	J				$_{\rm I}$	
29													X	X	_		L	X			X			\Box	X	Д	Ц	\Box	X			_]	×	ᄀ	ᄀ	_	X	ᆸ		_7
30 31									1			X		_		Н		x	-	-		-	_	_	_	_	-			_		-	-4	-	\dashv	-	\vdash	\vdash	\rightarrow	
32									1			X	X	-	-		-	^	-	Н	Х				×	-5-1	-5-	\vdash	×	\rightarrow	х		-	х		\rightarrow	⊢┤	\vdash	\dashv	-
	*****			90000			20000	0000	ш						L		-			_			!		Λ.	X.	٠.	ш	Δ.	_		_1			_		ت	ш	_	_

	B	HVI	ГНМ	16 (SIC)W	300	·K)	т	-	HY	THN	17	BE	ΔΤΙ		т	RH	IYTI	нм	8 (S	ΔΜΙ	RAI	_	TRI	TYF	нм	9 (6	305	SAI	NOV	/Δ1	F	HY	тн	M 10	1/01	ΗΔ	CHA	\Box
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P	O U T P U T 7	O U T P	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	_	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1			O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T	0 U T P U T 8
1	х				x	х		Т	x				х				X			х	х		x		х	х	х	х	Х		Х	Х	х	Х	Г	X	х		X	x
2																	Ŀ																							
3					Х								Х	Х							X			Х	Х				X					X	Ι	X	Х			\supset
4		_		_	-	-	↓_	₩	ـــ		_		_	_	_	L_	_		╙	L_		_	_	_	Ь.	⊢	_		L_				1	\vdash	\vdash	ـــ		Ш		
5				<u> </u>	Х	ــــ	Ļ.	_	_	Х	<u> </u>	<u> </u>	Х	L.		_	╙	Х	<u>i — </u>	<u> </u>	X	<u> </u>	_	X	⊢-	Ļ _		١ـ	Х	X	L	L-4	Х	1	ـــ	⊢	х	ш	X	X
. 6	_			<u> </u>	Ļ.,-	L,	-	₩	١.,	-	<u> </u>	_		<u> </u>	-	_	J.,		-	L.,	ļ.,	_	×	_	┞		L.		-	l.	<u> </u>		┈		<u> </u>	┶	x	ш	\rightarrow	_
. 8	\neg	Х	_	-	-	X	⊢	+	×	├	<u> </u>	-	X	⊢	-	├-	1^	х	-	-	X	-	-		⊢	-	^	Х	-	-	-	Х	\vdash	Н	⊢	₩	×	-	-	\dashv
9		-	-	\vdash	×	╌	\vdash	+	₽×	-	├-	-	×	\vdash	-	⊢	×	-	├	⊢	┰	⊢-	\vdash	\vdash	x			v	$\overline{\mathbf{x}}$	V	+ +		x		 —	₩.	x	Н	×	\mathbf{x}
10	-	_		\vdash	-	+	-	+	∤ ^	+	_	<u> </u>	┝	-	-		⊦≏		\vdash		 ^	_		-	┢		-	 ^- -	_	₽	⊦⊢	H	r		+	⊬	₽	\vdash	$^{-}$	쒸
11	x			-	х	•	_	$^{+-}$	┼	\vdash	-	-	x	V	-	-	-	-	┼	-	х	\vdash		x	x				×		χ̈	+	_		+	 	×	\vdash	\neg	\dashv
12	^	_		_	^	+	-	1	-		-	_		-^		_	\vdash	-	\vdash	_	^	\vdash		1	^		<u> </u>				1	-		+	+	† —	1	\vdash	\rightarrow	\neg
. 13	X				×	† X			 - -	X			T			† · · · ·	† -	X	1 7	×	X		X	X		İΧ	x.	×	X			X	X	*	t	X	X	\Box	X	Х
14						i		1	Т			T		_		Γ.			$\overline{}$			-													Г	\vdash			\neg	\neg
15					X								X				X	X			X								Х		х					X	X			\neg
16						_		Γ	\Box										=	Ι							Γ.	[]											\Box	\Box
17					X	-	<u>:</u>	L.,	X	<u> </u>	L	_	Χ.		<u> </u>		X				X.	L		1_1	X	L.			Χ.				X	X	L	I X	Х		X	X
18	_			_	١	i	-	₩	ــــ	ــــ	└	_	L.			١	ļ			ļ	ļ.,	L				L.,			<u></u>		l		<u> </u>		↓ _	ļ.,.	لبب		_	_
19		Х			ĻΧ.	ΣX	<u>-</u>	-	L				X,	Χ.	ļ		ļ		÷ -		X	ļ <u>-</u>		1 1	Χ.	Ι.		Ι.	X	ĮΧ,			ļ., .	:	ļ.	.X.	X		\rightarrow	_
20	_			Η.	١.		i -	+	ł	ĺx⁻	<u>-</u>			i			ŀ	x	i.		-ر. ا			-,-		×	J., .	Į., .		· ł			-ر ا	<u>-</u>	∤- −-	<u> </u>	 	⊢- -∔		
22	-	_			.×	·	ļ	+ -	ł٠	∤^`			Ÿ.		ł		ł			^	Х		Х	X.		∤^.	^	X.	X.			[X]	X.		ł	ļ -	Х.,	ŀ 	X	X
23	_	x			×	†	+	ŧ	łх	1		····	x			ļ	x-	-	•		X					ł- ··			×	İχ	1			† ·- i	į i	+ -	x	t	-+	\dashv
24	_	~	_	_	-^-	-	-	÷· -	 ^		-	\vdash	^	-	_		1^	-	-	_	_	\vdash	_		\vdash	-	-		_		\vdash		$\overline{}$	+ +	† ··	†	+	\vdash	-	_
25	***								Ιx	1		-	x			_	х	х		T	x				X	Γ	-		X				x		1	X	X	\Box	X	\neg
26									[]	L											_						Ī								L	\Box			\Box	
. 27										I			Х	х			I	X		X	X		Х	Х	X	Ι×	l x	X	X		х	X	X.		Ι	Ιx.	x		X	
28											L						1															L"]		: 1	L _	1		Ш	$_{-}$	
29										X	L	ļ	X	L	<u> </u>	Ь.	<u> </u>	Х	ļ		X		_		_	ļ.,	l	ļ	X.		Х		X	ļ., !	⊢	IX.	Х	ш	Х	_
30									١ -	L.;-	L	ļ <u> </u>	٠.	Ļ.,	٠	!	١	<u>-</u>	∔.	L	٠.,	i—	Ļ.,		L	٠	٠.	i	١	1 4	L	1	لط	ļ., i		ļ -:	ا۔ا	ш	_	_
31 32									} .	X	<u>-</u>		X.		\vdash	<u> </u>	X	X_	ļ i	X_	Х								X.		Х	-	ļ	H.,	\leftarrow		×	\vdash	\rightarrow	
54		200						300								L		ш							ш	\perp	\bot		L			<u>i</u> '		X		X		-		

	П	RH	YTH	M 1	1 (6	RUM	1BA)	1	RHY	THE	VI 12	(B	EGI	IINI	=)	П	RH	YTH	ıM:	i 3 (l	BAJ	ONI	_	l R	HY.	ТНМ	1 14	(FC	хт	RO	T)	B	HY	THE	VI 15	S (SH	ILIF	FLE	-
COUNT	O U T	0 U T	O U T	0 U T	O U T	O U T	O U T	0 U T	Ų	O U T	O U T	0 U T	0 U T	0 U T	O U T	0 U T	0 U T	O U T	0 U T	O U T	O U T	O U T	0 U T	0 U T	0 U T	0 U T	O U T	O U T	O U T	0 U T	O U T	0 U T	0 U T	O U T						
FOR 32	P U T	P U T 2	P U T 3	P U T 4	P U T 5	P U T 6	P U T 7	P U T 8	P U T	P U T 2	P U T 3	P U T 4	P U T 5	P U T G	P U T 7	P U T 8	P U T 1	P U T 2	P U T 3	P U T 4	P U T 5	P U T 6	P U T 7	P U T 8	P U T 1	P U T 2	P U T 3	P U T 4	P U T 5	P U T 6	P U T 7	P U T 8	P U T 1	P U T 2	P U T	P U T 4	P U T 5	P U T 6	U	P. U T 8
1	х	×		Г	Г		х	×	x				х	Г	Г	x	х			х	x	Т	x	П	x		\vdash	1	х	П			×	х	П			х	\neg	_
2				T				-	1			t	t	T		1	-	_	-																		\vdash			_
3					X		T	1-	1	X	х	X			X	i –	1				X				T		-	_						X	_				\neg	_
4													X										L.,							Ī			×	X				X		_
5	_	_		_	X			L	_	L.			Х	L						\Box	Х		_			X	L.	I		\Box I	X]							\equiv I	
6	L.			_		↓_	<u> </u>	L	L	_		Щ.			<u></u>	L.		<u></u>							L	L.	L	L								L.		Х		
7	Х	_	<u> </u>	_	Х	<u> </u>	Х	_	↓ <u> </u>	_	<u> </u>	X	Х	<u> </u>	!	X	_	_		X	X	<u> </u>	X		_	L.		<u>L</u> .				\Box	<u>×</u>	X	\vdash	_		Х	_	_
8	₩	-	-	┝-		┡	├-		_	⊢	Ļ.,		١	-	⊢	⊢-	⊢		_			_	L.,	_	١	L	L	ļ.		1	_	\Box	L		لط	_			i	
9 10	⊢	⊢	-	⊢	х	-	\vdash	Х	⊢	\vdash	⊢	×	X	┝	├	-	⊢		_	X.	х	-	х	-	Х		-	├	X		_		x	X	ш	├	-	X	\rightarrow	_
11	⊢	\vdash	-	├	x	-	-	╁	╌	-	x	î	x	-	-	-	⊢	-		-	x		-	Н	╌					\rightarrow	-	-+	<u> </u>	-	Н	-	\vdash	<u> </u>	-+	-
12	_	-		-	1^	-	\vdash	+-	-		-	x	├ ^-	1	┢	-	⊢	-	\vdash	Н	├^-	\vdash		Н	-		\vdash		+			\vdash	-	-	 -		\vdash	\dashv	-+	-
13	×	-	-	 	-	i –	x		x	\vdash	-	 ^-	×	1	_	¥	ŀχ	h ·	x		x	\vdash	├-	+	\vdash	x		-		x			x	-	 -	⊦–		x		-
14	<u> </u>	-		\vdash	_	_	<u> </u>	-	⇈		-	<u> </u>	 ^	 	<u> </u>	^	+^-		_		 ^-	-	-							~	-+	\dashv		-~	т	-	- i	^ +		-
15	_				х			-	-	_	х	_	х	-	T	-		_	x		х				_	х				\mathbf{x}^{\dagger}	\neg	-	-	х	\vdash	\vdash				-
16						!		T	\vdash									-			·	-		1-1				1	•	1			X			-		x	\neg	_
17	Х						X	X	X				x	\Box	1 -	Ε.	X			х	×	† · · · ·	х	\vdash 1	X			1 1	x 1	1		· - †	-23.		\Box	-	-			-
18															\Box							Ī					Ī	1	1	1	-		_					X	- 1	-
19				Ι	X	Ι.	Ι	L	I	X	Х	Х	X		X						X								1	1			X	X	<u> </u>	_		X		
20		L_		I		l <u>.</u>	I _	Ι	L.				×	Ι	I		[Ι.			l i		[ĽIJ		Γ_{-} I	- I	- T	Ξ
21	_	Х	L.	Į,	X	ļ	1 -	١.			L	L	X	1	1	X	١				X.	1 7				×			. 1	_ [X	I	x	X		-	ıΠ	╗	.]	Ξ
22	L.		<u> </u>	\vdash	ļ.,,	-	⊢-	 —	ļ	ļ	<u> </u>	<u>L.</u> .		١.,	ļ		L	L	<u>_</u>		L.	1	ــــا	Ш	L	-			.		- 1	1		Х	,)		↓ J	X		_
23 24	Х	-	\vdash	\vdash	۴.	⊢	├-	-	\vdash	\vdash		X	х	<u> </u>		H	<u> </u>	х	_	Х	LX.	-	X	Н	⊢	Ш	L -			‡	\dashv	-	L.,	X	, ,		⊦		_	_
25	\vdash	×	\vdash	\vdash	x		x		×			-	x	\vdash	├	x		x		x	₩		x	Н	x		_	Н	×		-	\dashv		X	89996	20000	100005	إس	osody	000
26	-	^	-	-	_		1	Н	┢^	-	\vdash		_		\vdash	1	\vdash	-			1	+	┝^-	\vdash	ŀ^-	+			٠^	- +										
27	Н		-	\vdash	x		-	Н	\vdash	\vdash	х	-	х	H	\vdash	Н	\vdash	\vdash			x	Н	\vdash	\vdash	\vdash		+ +			x	\dashv	- 1								
28	Н				_	_	H	Н	—		-		<u> </u>		-	Н	\vdash		-		-∩-	H				1	1	1	1	^+	+	}								
29	х			x	-	_		x	x			-	X		Ι		x	\vdash	×		x	1				x		1	1	•	\dashv	- 1								
30						Г											m	_			Ė	М	_		\vdash	Γ.Ή	- 1		-		+									
31				Х	х						Х		X						Х		Х						'		1	× †	- 1	1								
. 32															i —							П			Г				1		1	_								

MOS INTEGRATED CIRCUITS

HYTHM GENERATOR

LOW POWER DISSIPATION: < 120 mW

DRIVES 8 SOUND GENERATORS (INSTRUMENTS)

12 PROGRAMMABLE RHYTHMS (ALSO AVAILABLE IN COMBINATION)

MASK PROGRAMMABLE RESET COUNTS: 24 or 32

DOWN BEAT OUTPUT

EXTERNAL RESET

OPEN DRAIN OUTPUT

STANDARD MUSIC CONTENT AVAILABLE

TECHNICAL NOTE NO 131 AVAILABLE FOR FULL INFORMATION

he M253 is a monolithic rhythm generator specifically designed for electronic organs and other musical struments.

onstructed on a single chip using low threshold P-channel silicon gate technology it is supplied in a 4-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

- 10				
ì	G G	Source supply voltage	-20 to 0.3	V
į	1 ^{34,3}	Input voltage	-20 to 0.3	V
L	D	Output current (at any pin)	3	mΑ
ĺ	≱ tg	Storage temperature range	-65 to 150	°C
	op	Operating temperature range	0 to 70	°C
- 20				

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions foe extended periods may affect device reliability.


This voltage is with respect to V_{SS} pin voltage.

*RDERING NUMBERS: M253 B1 XX for dual in-line plastic package

M253 B1 AA and AC for standard music content

MECHANICAL DATA


Dimensions in mm



CONNECTOR DIAGRAMS


Standard content configuration M253 B1 AA

Standard content configuration M253 B1 AC



- * This output allows the musician to obtain a "basso alternato" accompaniment using two notes of his choice.
- ** This output must be connected so as to drive the "snare drum" when the rhythms corresponding to pins 7, 8, 9, 10, 11, 12 and 13 are generated, and the "claves" when the rhythms corresponding to pins 14, 15, 16, 17 and 18 are generated. It can also be used to modulate a chord played on the organ.
- *** This pin generates a down-beat trigger which can be used to drive an external lamp to indicate the first beat of the first bar of each rhythm.
- **** This output must be connected so as to drive the "snare drum" when the rhythms corresponding to pins 7, 9, 10, 12, 13, 15 and 18 are generated, and the "conga drum" when the rhythms corresponding to pins 11, 14, 16 and 17 are generated.
- ***** This output must be connected so as to drive the "long cymbals" when the rhythms corresponding to pins 7, 9, 10 and 18 are generated, and the "claver" when the rhythms corresponding to pins 11, 14, 15, 16 and 17 are generated.

BLOCK DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{GG} = -11.4$ to -12.6V, $V_{SS} = 4.75$ **to** 5.25V, $T_{amb} = 0$ to 70°C unless otherwise specified)

			Values		
Parameter	Test conditions	Min.	Тур.	Max.	Unit
CLOCK INPUT					
V _{IH} Clock high voltage		V _{SS} -1.5		V _{SS}	V
V _{IL} Clock low voltage		V_{GG}		V _{SS} -4.1	V
DATA INPUTS (IN1 IN12)					
V _{IH} Input high voltage		V _{SS} -1,5		V _{SS}	V
V _{IL} Input low voltage		V _{GG}		V _{SS} -4.1	V

EXTERNAL RESET

L

Input leakage current

VIH	Input high voltage		V _{SS} -1.5		V _{SS}	V
VIL	Input low voltage		V _{GG}		V _{SS} -4.1	٧
RIN	Internal resistance to V _{GG}	V _o = V _{SS} -5V	400	600		kΩ

T_{amb}= 25°C

 $V_i = V_{SS}-10V$


DATA OUTPUTS

RON	Output resistance (ON state)	$V_o = V_{SS}-1$ to V_{SS}		250	500	Ω
V _{OH}	Output high voltage	I _L = 1 mA	V _{SS} -0.5		V _{SS}	V
ILO	Output leakage current	$V_i = V_{IH}$ $V_o = V_{SS}-10V$ $T_{amb} = 25^{\circ}C$			10	μА


POWER DISSIPATION

lgg	Supply current	T _{amb} = 25°C	7	15	mA


Output voltage vs. external supply voltage (V_{EXT}-V_{SS})



Output voltage vs. supply voltage (V_{GG}-V_{SS})



Output dynamic resistance vs. output voltage



DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{GG} = -11.4$ to -12.6V, $V_{SS} = 4.75$ to 5.25V, $T_{amb} = 0$ to 70° C unless otherwise specified)

Parameter	Test conditions		Values		Unit
Faranteter	rest conditions	Min.	Тур.	Max.	

CLOCK INPUT


f	Clock repetition rate	DC	100	kHz
t _{pw} *	Pulse width	5		μs
t _r **	Rise time		100	μs
t _f **	Fall time		100	μs

EXTERNAL RESET

			 ·		·	
tpw	Pulse width		5	1	1 1	μs
"		i	i			

^{*} Measured at 50% of the swing.


TIMING WAVEFORMS (positive logic)



Note: In these timing waveforms it has been assumed, for example, that in the truth table bits n + 1 and 2 have not been programmed i.e. the musical instrument has not been introduced.All the other bits have been programmed for the introduction of the instrument.

^{**} Measured between 10% and 90% of the swing

NSTRUMENT BEATS VERSUS RHYTHM PROGRAM



The lowering of the music signals depends on the intrinsic decay time of the sound generator and not on the length of the enable pulses. Each beat can therefore last for more than one elementary time.

TYPICAL APPLICATIONS


Figure 1 shows the typical application of the M253 (AA) and M253 (AC).

With two M253 devices it is possible to increase the number of rhythms or the number of instruments available, or the number of elementary times, as shown in figures 2, 3 and 4 respectively.


The use of a memory matrix allows the customer complete flexibility, since modification of the memory is quick and relatively cheap.

Fig. 1 - Rhythm ststem (standard contents)

a) M253 AA



b) M253 AC



TYPICAL APPLICATIONS (continued)

Fig. 2 - Increase in number of rhythms






Fig. 3 - Increase in number of instruments



The rhythms may be selected from both devices simultaneously.

Fig. 4 - Increasing the number of elementary times



Note: The total number of elementary times is given by the sum of the elementary times of the individual devices.

DOWN BEAT (DB) ٧ςς ΩVGG EXTERNAL RESET INSTRUMENT 20 INSTRUMENT 10 21 ١,, INSTRUMENT 22 12 M 253 INSTRUMENT 13 6 INSTRUMENT 15 INSTRUMENT 16 INSTRUMENT SPEAKER 3 OVGG 5-1044/4 VARIABLE CLOCK

CIRCUIT FOR CHANGING THE NUMBER OF ELEMENTARY TIMES

To obtain a required number of elementary times "N" simply put a cross in the "N + 1" position of the column which now represents the reset output, rather than the 8th instrument.

RESET-1

GENERATOR

The DB output can be used as down-beat because it appears at the beginning of each measure. Since the pulse is only $2-3 \mu s$ long it must, however, be stretched and buffered to enable it to drive a lamp. Full information on the use of the M253 in electronic organs and other applications will be found in Technical Note no. 131 available on request.

COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 32 rows which represent elementary times and 96 columns (12 groups of 8) where each group represents a rhythm which has at its disposition 8 programmable instruments. To programme each rhythm one indicates (with a cross) in the appropriate boxes the timing for each beat required for each instrument.

Each cross corresponds to a beat of the indicated instrument or, in logic terms, to the presence of a "1" level (positive logic) at the output.

The absence of a cross indicates that the corresponding instrument is not used in that part of the rhythm. Table 1 and 2 show the standard music content programmed into M253 AA and M253 AC respectively.

			RI	HYT	НМ	1			L		R	нүт	НМ	2			L		RI	TYF	нм	3	_				R	нүт	НМ	4	_			_	R	нүт	нм	5	_	_
COUNT FOR 32	O U T P U T 1	OUTPUT 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	U T P	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	0 U T P U T 4	O U T P U T 5	O U F U F 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3		O U T P U T 5	O U T P U T 6	T P U T	OUTPUT 8
1	Т	x	x		_		×	Τ	Г	x		Т		x				х	x	\Box			x	T	1	x				x	\neg	_	┢	x	-	\vdash		М	х	_
2	_	-	_		_	-	<u> </u>	1	1	Ť		\vdash	\vdash	i i	t —	_		· ·	Ë	\vdash			<u> </u>	1	 	· ·	_			<u> </u>	_		\vdash	 ^`	-	 		\vdash	1	_
3	\Box			_		_	T	Т	T	Г	T				1	_			X				\vdash	т	_		_		-		-	_	_	-	-	\vdash	-	\vdash	x	$\overline{}$
4									$\overline{}$						_	$\overline{}$	х	X	X	-		\vdash	X		1				_						 	-			-	_
5		X	X				ΙΤ				X			Г											П		×									П			х	_
. 6													Г		Г				X	П				П														\Box		_
. 7							X											х	X				X										\vdash	\vdash	X			М	X	_
8																																		$\overline{}$		\vdash				_
9	L	X	×			L	X				Х								Х						Х	X				Х									X	_
10											_						×	X	X				X																\Box	
11		_					L					L.			_																			X					X	
12	\perp						_	ш		L		_		L	l				х																				\Box	_
13		LX.	Х				X		×	X		L		X				X	х			П	Х				X						х	X					X	
14																																	-			\vdash	$\overline{}$	\Box	\Box	_
15	X	X	X			Х													Х																				X	
16	ш																Х	X	X	L _ [Х																X	
17		×	х				X				Х															X				X				\Box				\Box	X	_
18	ш					_					<u>_</u>		L						Х									-1						\Box					$\neg \neg$	_
19	\perp					Ĺ					L.,	l						×	Х				Х										F		х			\Box	X	_
20											L	L_	L.,		1																								П	
21	\vdash	Х	х,			ļ	ļ	L 4			Х	l							X.								X								\Box				X	_
22 23	\vdash					<u> </u>	L	ļļ						L.			X	X	<u>x</u>				X		L.,]	_1	L		L	L J	1		لينا			
23				\vdash		<u> </u>	X	\vdash	⊢ ⊣	Щ	<u> </u>	⊢-	\vdash	_	<u> </u>			L.		\vdash			_		\Box		_]		_]	\Box		X	Х	ļ. ī	1.1		-I	X	_
	\vdash	V		-		<u> </u>	L.	\vdash		****			2000			5000		vace	Χ.	w.000		lood	أحجم		L	_	_	_	_	_					i Name	إربا				
25 26	\vdash	Х	-	-		Н	х	Н																	_X_	_x_			_	Х		\perp								*
20	\vdash	-	-		_		-	\vdash																	-				_	-	-+									
27 28	\vdash		-	\rightarrow			\vdash																			_		_		_		_4								
28	\mapsto	х	V		\rightarrow	-	х																				<u>,,</u> [_+		1		_								8
30	\vdash	^	^	\dashv			^_																			- +	X	-+												ø
31	x	٠l	J	\dashv		х	\vdash	-																I		-4	X	_		_										
32	<u> </u>	4	-	\dashv	\dashv	-		-1																			X.					4								
- 32	_		1					-		0000	****		***						2002								χŢ							<u> </u>		<u> </u>			<u> </u>	

	Г		RI	HY1	ГНИ	1 6			Γ		RI	HYT	НМ	7					F	HY	TH	M 8					R	HY.	THN	1 9	_				RH	TYF	НМ	10		_
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	OUT PUT 8
1	\vdash	x		┢	\vdash	×	T	1	1	×		\vdash	Т		1	x		х	х		х		1	x	T	x		\vdash	$\overline{}$	_	$\overline{}$	x		x	x	x			Т	×
2	1	'``	_	-	-	۲,	+	_	1	† <u>^`</u>	_	t		-		-	_			-	-	1	т	Ť	_	<u> </u>	_		-	\vdash	_	Ť	_	-	Ť	· ·		_	-	۳
3	-					$^{-}$	-	-	t	X	1	T-	1		_	X			_		X	-	1	X	1		X	X	X	_	x	х		\vdash	\vdash	_				×
4																								X							X					Ī	L			Г
5			Х	Γ			X	Γ	L^-		Х				X	X				Х				X							Х	Х			Х	X				\Box
6						Ι		L	L	I				ΓΞ								Ι														Π	Γ			Γ
7									\Box							Х		х	Х		Х	\Box		X			Х	X		X		Х	Х	Х						D
8							X	L			Х		L									\Box																		
9	X	Х				X			X	Х	L.					X	X	Х			Х			X	х	X						Х			Х	X				D
10	L.	_	<u> </u>	<u> </u>	↓	_	_	₩	L.	1	X.	ـــ	L.		⊢	_	L.				_	-	_		L.	_	L.	_	<u> </u>				_	_	1	┞	┞-	<u> </u>	L	Į.
. 11	_	_		_	\vdash	_	_	-	X	Х	L	╙	_	_	-	Х	_	\vdash		X	<u> </u>	ــــ	_	X	L.,	_	Х	IX.	_			Х	_	L.	X	_	<u> </u>	L.	_	12
12	┡-	⊢	١	<u> </u>	┡-	 _	١	!	-	┺	ļ.,	⊢	-	_	١	L	L.,		L.		ļ.,	↓_	_	L.,	L.	١	<u> </u>	_	_	_			L	L	٠	L.	٠.	<u> </u>	_	l.
13	—	_	X	-	-	-	х	₩	₽-	⊢	Х	┡-	▙	_	X	×	L×.	Х	х	_	Х	\vdash	-	×	X	LX.	_	_	<u> </u>			х	LX.	×	X	ļ×.	X	├-	<u> </u>)
14	_	_	\vdash	_	ļ	-	1	١.	١	ļ.,	<u> </u>	⊬	-	_	<u> </u>		<u> </u>	ļļ	<u> </u>		-		_		┞—	-	<u> </u>	ļ.,	⊢	_	_		_	_	\vdash	⊢		<u> </u>	├-	Ł
15 16	\vdash	-		-	-	├	x	⊢	х	X	-	-	┝	-	-	X	⊢	\vdash	_	Х	\vdash	-	⊢	Х	⊢	-	X	<u> </u>	<u> </u>		_	Х	-	⊢	⊢	├	X	⊢	-	2
17		×	├-	-	-	x	1.	+-	⊢-	x	_	⊢	┡		-	x	⊢–	L.	_	_	x	\vdash	├-	x	⊢-	×	⊢-	Ь-	⊢	_			_	-	x	×	-	⊢-	-	,
18	-	^	├-		-	1^	⊢	⊢	+-	1	┢	-	├	-	├-	^_	-	Х	_		┡	-	-	^	⊢	-		-		_	-	X	⊢	-	₽	∤ ≏	₩	├	-	ť
19	⊢		-	-	├	\vdash	\vdash	┼	-	x	\vdash	├-	┢	\vdash	-	x	╌	\vdash	-	-	×	-	├	x	├	├	-	×	١ ٠	_	x	V	\vdash	⊢	\vdash	├	├	├-	├-	13
20	-	_	⊦ ⋅	 		ł	⊹ −	-	┿	 ^	-	ł·	- -	 	 	⊦^ ∙	⊢	\vdash			├ ^	+	├	x	⊢	-	├^-	-	⊢ ≏-	-	â	^	⊢	-	₩	╌	├	-	├	ť
21	\vdash	\vdash	x		-	1 —	+ -	+	╁	ł	X	╆┈	 		x	x	ł	 †	х	x	-	+-	├	Ŷ	-	\vdash	⊢	\vdash	\vdash	-	â	$\overline{}$	├	\vdash	x	x	+-	├		1
22	\vdash	-	_		† -	 	t	t	 	 	^-	+-	t	\vdash	┝^ -	-^-	├	+	<u>-^</u>	1		t		1		├-		ł · · ·	ا	├ ─-	^_		h		†≃⊢	†-^-	 	\vdash	\vdash	ť
23	_		\vdash	-	-	-	+	† -	\vdash	-		\vdash	1-	\vdash		x	\vdash	x	_	\vdash	×	+	!—	x	┢	1	X.	×Ξ		X	\vdash	x	x	x	+-	+-	-	_		15
24				\vdash	\vdash	-	X	T	†	1	x	t	1	_	 	r	\vdash	1		_	۳,		-	$\hat{}$	t	_	-`` -	'``	\vdash	i `	\vdash	<u> </u>	ا``	广 ·		T		\vdash	-	۲
25	х	х		_	_		ΤX		x	×	<u> </u>		\vdash	Г		x	x	x	х		x	1-		x	x	x		T			\vdash	x		$\overline{}$	x	x		$\overline{}$		>
26											x										_				Ė															Г
27					T			Г	X	X						х				Х				х			X	X				х		Γ	X					7
28							X																																	Г
29			Х				X	匚	L^{-}	Ι	X		L		X	Х	×	Х			×			X	х	X						X	X.	X	X	х	X			7
30						┖		L	L_			L																						L			Ļ			Ĺ
31	L.			_	<u> </u>	L.	—	_	!	X	L_	<u> </u>	ـــــ	L_	_	Х	Щ.	\sqcup		X		_	L_	Х	L	_	X	X.	_		<u></u>	X			╙	_	Х	<u> </u>		[2
32				L	l	L.,	X	L.	$_{\rm L}$		Х	<u> </u>		i			1	i i				1. 3	:		Ш.	L_	L		L					<u></u>	┖			Ш.	L	L

			RH	ΥT	нм	11		_	Г		RH	IYT	нм	12	_	_
COUNT FOR 32	0 U T P U T	O U T P U T	O U T P U T	0 U T P U T	O U T P U T	0 U T P U T	0 T P U T	0 U T P U T	0 U T P U T	0 U T P U T	00101	OUTPUT	O U T P U T	OUTPUT	OUTPUT	O U T P U T
	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8
1		х	<u> </u>	x	L.	L.	↓_	х	╙	X.	X	۲.	1	4	╀-	X
2			х	├	-	\vdash	+	x	⊢	\vdash	\vdash	\vdash	+	+	+-	×
3 4		_		\vdash	├	╁	+	1	⊢	-	\vdash	\vdash	+-	+	+-	+^-
5			_	x	\vdash	\vdash	x	¥	\vdash	 		-	\vdash	+-	×	x
6		_		^	 	1	1^	† ``	H		-	t	T	1	†^	1
7			X		\vdash	✝╌	-	x	Н	X	x	1	\vdash	+	1x	X
8					Г		1		-			T .	1	1	1-	\Box
9	х	х			X		1	X	X	X	_		\vdash	†	T	Tx.
10													_	T		
11			Х					Х		oxdot				L	\Box	X
12			Х		L		_		_	L_		L_		_	ᆫ	<u> </u>
13				L.		L	X	X	L_		Х		┖	1_	X	X
14			L.,	<u> </u>	L	<u></u>	Ļ _	L.	L.	L.		├		┺	١.,	١.,
15	_	_	Х	⊢-	Х	—	₩	X	х	ļ×.	⊢	├-	├-	╀	+×	X
16	_	U	_	l-	-	<u> </u>	\vdash	اج⊦	<u></u>	₩-	-	├	+-	⊢	+-	1
17	-	X	-	х		-	+	х	⊢	х	\vdash	├-	+-	+	+	X
19	_		х	x	-	\vdash	+-	x	⊢	-	-	+-	\vdash	+-	+	x
20	-	-	_^-	-^-	+-		 	^	\vdash	+		 	 	+	+	+^
21				⊢-		 	×	¥	⊢		x	+	╆	+	† 🐨	İχ
22	-				t —		┼^┈	+~	┢		^	†~~·	t	+	+≏	†≏-
23	_	_	х	X		_	1	х	┌	x	\vdash		T	1	İχ	†x⁻
24				Ė											Ė	Т
25	Х	X			х			X	×	X				L	L	X
26														Г	Г	
27			х			L		X			x				<u>i_</u>	X
28			Х	<u>L</u>			L.		Ш				_	╙	1	L.
29					Х	Ь.	X	LX.		ш		_	╙	╙	Į×	X
30	-			\vdash	_	_	┞		L	L.,		_	ـــ	┺	١.,	١
31	_	_	Х	⊢	<u> </u>	-	├	LX.	X	X			⊢	+-	₽×	X
32				Щ.				ш	L				_	Ц,	<u>L.</u>	

TABLE 2 (M253 AC)

COUNT T T T T T T T T T T T T T T T T T T			RH	YTE	IM	1 (W	AL	TZ)			RH	YTI	нм	2 (T	AN	GO)			RH	/TH	М 3	(M.	ARC	H)			RH	ΙΥΤ	нм	4 (S	NIW	VG)			RH'	YTH	IM 5	(M/	AMB	(0)	
2 3 4 4 5 X 5 5 X 6 6 7 7 7 7 8 7 8 8 8 7 7 7 8 7 8 7 8 7	FOR	UTPUT	UTPUT	UTPUT	UTPUT	U P U T	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT	UTPUT
3	1	×						x	Г	x	Г		П		х			х						х		×	х	х		х				х	·		П	$\overline{\mathbf{x}}$		х	x
4	2								1		1		1	T												Г				П		i –		_			1		\Box	\Box	
5																																		X							
6 7 7 8 8 8 7 8 7 8 8 8 7 8 7 8 8 8 7 8 8 8 7 8 8 8 8 7 8 8 8 8 9 9 1																																									
7 8 8 9 X X X X X X X X X X X X X X X X X			х		[<u> </u>		1					L	х	<u></u>						х	X	Х		LX_				X					ĹЦ	لـــا	
8	6												L	L																							X				
9 X X X X X X X X X X X X X X X X X X X														_					_																				\Box	X	
10 11 11 12 13 13 14 14 15 15 16 18 17 18 19 19 19 10 10 10 10 10 10 10 10 10 10 10 10 10								_			ш		L_																			<u> </u>					X		ш		
11			X		_		L_			LX.	_			_	X			Х	X	L_			_	LX.		X.			L.	X					X		<u></u>	X	ш		X
12			L_			_			_	_				<u>_</u>					l																				ш		
13			<u> </u>	_		_			<u> </u>		L.,		_		_	_			_							Ц.						└	Ш	<u>X</u>	X.	L	_	LX.	ш	_	ш
114 15 16					<u>L</u>			_	Ш.				L							_						L			L									LJ	\sqcup		
15		X			ᆫ			X									,		X							Х	Х	X		X				×	Х					X	
16					_	L		_	_		_		<u>_</u>	<u> </u>	Щ.					_	_																		ш		
17 X X X X X X X X X X X X X X X X X X X							↓	╙						└	L.	L			_	_	L	_				L_					<u></u>	_	Ш		X.		<u> </u>	LX.	ш	_	_
118 19 20 21 21 22 23 24 24 25 26 27 28 29 20 20 20 21 21 22 23 24 24 25 26 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	16		X		╙		L.	<u> </u>		Ш.			_	_	<u> </u>				L.	_	<u>_</u>		ш			L _			_		_	_	\Box		<u> </u>	\vdash	_	ш	ш		_
19			X.	_	_		<u> </u>	<u> </u>		X			_	_	X	Ь.		X	Ļ					Χ.		X				X.	L.	L	ш	X.	L.		_	ш	\vdash	-	
20			\vdash		├	_	<u> </u>	┞			L.		<u> </u>	┞-	<u> </u>	_		_	<u> </u>	_	<u>. </u>				ш	Ь.			_	L_	<u> </u>	_						.	⊢	_	-
21		-			⊢ –			↓ _					٠	ļ	ļ	ļ		L	<u> </u>	_	<u> </u>		_	<u> </u>		_			_	_	_	⊢	\perp	Ľ×.	╙	L	<u> </u>	IX.	\vdash	\dashv	_
22 23 24 25 25 26 27 28 30 30 31		L	L		ļ		ļ		L				L	ļ	ļ				_	\perp	L.					L.				ļ.,	_	┡-			ļ	_	١	\sqcup	\vdash		
23			Χ.,		ļ				ļ. i					↓ .		ļ			X.						\perp	<u>.</u>	X	X		X.	_	L.,	ļ	Ľ.	ļ		×.	\sqcup	\vdash	즤	\neg
24	22						٠.					_		-		├			├		_			Щ.		⊢			<u> </u>			⊢		<u> </u>	.	_	-	1-1	\vdash	\rightarrow	-
25		h			.		50000			├	\vdash	-	\vdash	\vdash	\vdash	-	-	├	-	-	├-	_	\vdash	<u> </u>	\vdash	\vdash	\vdash	\vdash	├	 	-	-	\vdash	\vdash	<u> </u> ~	├		1	\rightarrow	\dashv	\dashv
26 27 28 30 30 31 31 31 31 32 32 33 34 35 36 37 37 38 38 39 30 30 30 30 30 30 30 30 30 30 30 30 30										-	\vdash	-	\vdash	+	ا ټ	-	\vdash	₩	-		+-	_	-	-		₩	\vdash	\vdash	\vdash		-	\vdash	H	\vdash		\vdash	-	 	\rightarrow	ᢌᡰ	₩
27 28 29 30 31 31	- 45									⊦^-		-	\vdash	₩	├ ^-			1	\vdash	_	\vdash	_	-		Н	1^	\vdash	_	├—	├ ^-	-	\vdash	-	-	├		├-	1	\rightarrow	^	~
28 29 30 31 31 31 31 31 32 34 35 36 37 37 38 38 39 39 39 30 30 30 30 30 30 30 30 30 30 30 30 30											\vdash			├-	\vdash	├-	\vdash	<u> </u>	-	-	-	Ь.	-	-	\vdash	⊢	-	-	-	\vdash	-	\vdash	\vdash	Η.	 -	\vdash	├-	l u l	\rightarrow	\rightarrow	\dashv
29 30 31 31 31 31											-		⊢	⊢					ļ	├			-	-	⊢ –	.	\vdash	-	⊦—	⊢	⊢		\vdash	Ľ		-	١—	M	\rightarrow	-+	
30 31 31 X X X X X X X X X X X X X X X X X X X	20									1	 —		V	l .	₩	-	Н	-	l	<u> </u>		V	-	\vdash	-	-	\vdash	_	-	-	├	├-	\vdash	ŀv-	├ ^-	 —	-	 		\rightarrow	\dashv
31	30									-					├ ^	\vdash	Н		├ ^-		-	_	-		\vdash	⊦^-	-			1^	-	⊢	-	۱ <u>^</u>		\vdash	\vdash	1	-+	\rightarrow	\neg
											-						Н	-	-	-	\vdash	v	\vdash	-	-	\vdash		-	-	├		·	\vdash	\vdash	V	-	\vdash	\vdash	\rightarrow	\rightarrow	
	32								***	1	\vdash		₩	î	-	├	Н		-	\vdash	\vdash	^	Н		Н	x	\vdash	¥	-	v	-	<u> </u>	Н	-	Α.		⊢	Н	\rightarrow	\rightarrow	-

	R	нүт	нм	6 (SLC	W F	ROC	K)	Τ	R	HY.	THN	17 (BE	AT)			RH	YTI	MF	3 (S.	AME	3A)		RH	ŧΥŤ	нм	9 (E	oss	A A	VOV	(A)	F	HY	THN	/ 10	(CI	-AF	CHA	1
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	0 U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	071075	0 U T P U T 6	O U T P U T 7	0 U T P U T 8	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	UTPUT	0 TPUT8
1	x				x	X		Τ	X	Γ		ī	x	Г			x	Г		х	х		х		х	х	х	X	Х		х	х	x	X		х	х		x	х
2																																								
3			_		X								X	X							X			X	Х				X					X		X	Х		\Box	
4	⊢	_		<u> </u>	ļ.,	├	₩-	₩	₽-	١	⊢	-	١	ــــا	-	↓_	⊢	١	-	<u> </u>	ļ.,-	-	⊢-	١	_	⊢-	<u> </u>	-			\vdash	<u> </u>		├	_	_	١.,	╙	1	$\overline{}$
5	⊢	Н		<u> </u>	X	⊢		╀	├	Х	<u> </u>	⊢	X	⊢	⊢	╀	⊢	X	-	-	Х	₩-	-	×	⊢	├-	-	<u> </u>	X	X	Н	-	×	├-	\vdash	-	X	-	X	X
6 7	⊢	×		├-	-	×	-	+	l _x	⊢		⊢	×	\vdash	\vdash	├-	×	x	├	V	×	\vdash	x	\vdash	⊢	V	¥	x	¥	¥	Н	x	⊢	├-	-	<u> </u>	x	⊢	\vdash	\dashv
8	\vdash	1	_	-	├^-	 ^	-	+	₽^	-	\vdash	\vdash	├^	-	+-	╁	₽Ŷ	1^	-	1	⊢^	\vdash	-	\vdash	_	1^	-	Ĥ	^	Ĥ	-	r	-	⊢	-		┢	\vdash	\vdash	\dashv
9	Н	\vdash	_	\vdash	x	1	+-	+	Ιx	\vdash	\vdash	\vdash	x	\vdash	-	t	x	-	-		x	\vdash	\vdash	-	$\overline{\mathbf{x}}$	-		х	х	х		-	X	\vdash	Н	х	х	\vdash	x	X
10	\vdash			-	<u> </u>	1	t –	t	+	t	_	t	1		1	t –	Η.	$\overline{}$	_	_	-	1			Η.	$\overline{}$	-					\vdash				-		\vdash		\neg
11	x				X				1				х	x							X			х	X				Х		х						Х			
12								T																																
13	X		_		X	X			_	X			X	<u></u>		<u>_</u>	L_	X		Х	X	_	X	X		X	X	Х	×			×	×			Х	X		X	X
14	_	Щ		Ц.		└	└	_	ㄴ	-	L.	┖	_	L.	↓_	_	L.	_				L.,			_	<u></u>	<u>_</u>				L.,		_	<u> </u>	L	L.	L.	\perp	ш	
15	<u> </u>	Н		<u> </u>	X	₩	⊢	-	▙	-	_	1	Х	!	-	↓_	IX.	X	┝-	ļ.,	Х	ļ.,	\vdash	<u> </u>		<u> </u>	<u> </u>		X	_	X	_	_	 	\vdash	X.	X	\vdash	ш	-
16		Н		├-	X	₩	├-	+	×	├		├	x	_	-	╀	×	-	⊢		x-	H	<u> </u>	-	×	-	_	-	х	_	-	_	-	×	ш	₩	×	\vdash	X	↲
18	Η.	\vdash		-	-	! —	-	+-	+^	⊢-	\vdash		 ^ -	├-	+-	-	1^	-	-	-	-^-	\vdash	-	\vdash	1	-		-	^	-	-	Н	^	^-	\vdash	-	-	\vdash	-	싁
19		x	_	-	×	x	-	+	╁	₩-	-	\vdash	x	×	+-	╁	\vdash	-	\vdash		x	+	\vdash	\vdash	x	-	┝╌	-	х	X	Н	\vdash	-	├-	\vdash	x	x	\vdash	\vdash	\dashv
20	_		_		<u>-``</u>	† <u>~</u>	†	+	+		\vdash		†^`	 ^ ` ·	1	†			-		-``	-	-		<u> </u>	† ···			~		Н	\vdash	_	+-	<u> </u>	<u> </u>	 ``	М	\Box	ヿ
21				_	x		+ -	†"	† "	Tx:		\vdash	tx"	1	† · · · ·	†	† –	x		x	x		x	х	_	x	x	x	х			х	x	-	\neg		x	\Box	x	죄
22					Γ-		L.	1				辶		1	1	İ _	1		<u> </u>			1 -			i									1	1_7	L				
23	نـــــا	Х		_	Х	↓_	╙	1_	X.	<u> </u>	_	_	Х		↓	L.	Х	_			X		<u> </u>				<u>_</u>		X	X				<u> </u>			X	\vdash	\sqcup	_
24	2000						! *******	ļ.,,	Į.,	-	<u> </u>	⊢	l.,		<u> </u>	 —	Ļ,		⊢-	-	١.,	-	<u> </u>	ļ.,	L.,		<u></u>	_		Н	-	L-	L.	⊢.	ŀ—	Ų-	ļ.,	ш	x	4
23 24 25 26									X.		<u> </u>	⊢	х	-	⊢	╀	X	Х	├-	├-	X	-	-		X	-	<u> </u>	\vdash	X	H	-	Н	X	⊢		X	X	Н	-	\dashv
27									\vdash		\vdash	-	x	-	\vdash	+	\vdash	×	+	×	×	+ -	₩	 	×	₩.	 -	x	×	\vdash	x	ا ت	×	\vdash	h-	-	×	Н	x	\dashv
28									}	-	\vdash	\vdash	 ^	 ^-	 	+-	 	 ^ -	+	^	⊦≏-	-	-	^-	├^-	├ ^	├ ^-	1	^	\vdash	├^-	-	⊦^-	+-		^-	├^	H	^	一
28									\vdash	x	-	\vdash	x	 -	┢	$^{+}$	t-	x	t	-	х	+-	· · · ·	\vdash	\vdash	-	·	1	X	H	x	-	x	\vdash	\vdash	x	x	\vdash	x	⊣
30									-	<u> </u>	\Box			_			\vdash	<u> </u>	<u></u>	\vdash						$\overline{}$	\vdash		Ť		Ė		Ė	\vdash		Ť	Ť	П		ᅥ
31										х			х				Х	Х		Х	X								Х		Х		Ш				Х			コ
32									1	L																								X		X				\Box

				M 1					_	_	THE	_		_	_	_
	O	U	ů	0	U	0	0	O.	O U	U	0	0	0	U	ů	ľ
COUNT	ĬŤ	T	Ť	١Ť	Ť	T	Ť	۱Ť	ĬŤ	T	Ť	ĬŤ	ΙŤ	Ť	Ť	ŀ
FOR	þ	P	P	P	P	P	P	þ	þ	P	þ	P	þ	P	þ	l۱
32	lυ	ĺυ.	ľυ	ĺυ	ا ن ا	Ü	ľυ	lυ	Ü	ϊυ	Ü	ĺυ	ľυ	lυ	lυ	ŀ
	ΙŤ	Ť	ΙŤ	ΙŤ	ΙŤ	Ť	Ť	١Ŧ١	ΙŤ	۱Ť	ΙŤ	۱Ť	ΙŦ	Ť	۱Ť	Ì
	i	2	3	4	5	6	7	8	i	2	3	4	5	6	7	ł
1	х	X					х	Х	×				х			Γ
2	L															
3_					X		L			X	X	Х	X		Х	L
4	_	_	_	L	_		<u> </u>	ш	L.	<u> </u>	<u> </u>	L	X	_	_	ļ
5	L.	<u> </u>	_	<u> </u>	X	_	<u> </u>	\Box	ш	_	_	⊢-	X	├-	-	╀
6		<u> </u>	<u> </u>	<u> </u>				_	<u> </u>	⊢-	<u> </u>			_	├ ─	╀
7 8	х			-	X		X	Н		<u> </u>	-	X	×	⊢		F
- 8	├	-	-	Н	х	-	⊢-	x	-		-	×	х	\vdash	\vdash	╀
10	\vdash	-	_	\vdash	_	-	⊢	-	\vdash	_	⊢	Ŷ	^	\vdash		t
11	┢	-	-	\vdash	х		-			-	x	x	x	-	\vdash	t
12	\vdash	-	_	-	_	-	_		\vdash	_	<u> </u>	Ŷ	~	_		t
13	x	-	-	<u> </u>	_	_	x		x	_	\vdash		х	_	_	t
14	~	_			_		<u> </u>			_	_		^	-		t
15		_			х						х		×			T
16											-					T
17	X						X	х	X				х			T
18																I
19					Х					X	X	Х	×		Х	Γ
20													×			L
21		Х			X								×			Γ
22															_	L
23	х	Ь.	_			ш	<u> </u>	_	_		<u> </u>	X	Х	<u> </u>		Ļ
24	_			_				\vdash	١.		Ь.	_		⊢-	├-	╄
25 26		Х	_	_	X	_	X		х		-	_	X	-	-	Į
27	_	\vdash		\vdash	x	-	-	\vdash	-	-	×		x	⊢-	-	╀
28	-			Н	^-			\vdash	-	_	-	_	^	-		╀
29	x	\vdash		x	-	-	_	x	х		⊢-		x	-	-	۰
30	宀		-	┢	\vdash	-		⊢			-	_	^	\vdash	-	t
31	$\overline{}$		-	x	x		_	Н	Н		x		x	_	-	t
32	$\overline{}$										<u> </u>		_	$\overline{}$	$\overline{}$	t

MOS INTEGRATED CIRCUIT

RHYTHM GENERATOR

- DRIVES 12 SOUND GENERATORS (INSTRUMENTS) OR SOME INSTRUMENTS AND M 251 OR M 108
- **5 BIT COUNTER**
- 8 RHYTHMS PER INSTRUMENT
- **EXTERNAL RESET**

The M 254 is a monolithic rhythm generator specifically designed for electronic organs and other musical Instruments. Constructed on a single chip using P-channel silicon gate technology, it is supplied in a 24-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

V _{GG} **	Source supply voltage Input voltage	-20 to 0.3 -20 to 0.3	
lo.	Output current (at any pin)	3	mA
stg	Storage temperature	-65 to 150	°C
ор	Operating temperature	0 to 70	°C


* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

* All voltages value are referred to V_{SS} pin voltage.

PRDERING NUMBERS: M 254 XX for dual in-line plastic package M 254 B1AD for standard music content M 254 B1AM for standard music content

MECHANICAL DATA


Dimensions in mm



CONNECTION DIAGRAMS


M 254 B1AM Standard content configuration

M 254 B1AD Standard content configuration





- * This output must be connected so as to drive the "snare drum" when the rhythms corresponding to pins 9, 10, 11, 12 and 16 are generated, and the "claves" when the rhythms corresponding to pins 13, 14 and 15 are generated. 12 to 18 drive the corresponding inputs of the M 251.
- ** These outputs must be connected so as to drive the bass switching inputs A, B, C of the M 108.

BLOCK DIAGRAM



TIMING WAVEFORMS (positive logic)





- * External gating allows resetting of the variable clock generator to ensure that the beat starts exactly at the right moment.
- ** i= 1....8; in this timing waveform it has been assumed that in the truth table all bits have been programmed.

DEVICE DESCRIPTION

The M 254 contains a ROM which can drive 12 sound generators (instruments) with a selection of 8 rhythms for each generator. An external clock drives a phase generator which produces complementary putputs, these signals are then divided-by-2, to produce the signals to enable the output buffers and drive a 5-stage binary counter.

The outputs of the counter are decoded, being the 32 rows of the memory matrix which has 104 columns. The 104 columns are divided into 13 groups of 8. A multiplexer is used such that any number of columns in the 13 groups can be selected from 1 to 8. Of the 13 groups in the memory matrix, 12 have buffered putputs via an enabling circuit (the enabling conditions being CS1 = "0" and at least one multiplex input at logic "1").

The 13th group in the matrix controls the internal reset which is synchronised with the counter and controls the counting sequence.

STATIC ELECTRICAL CHARACTERISTICS (positive logic, V_{GG} = GND; V_{SS} = 14 to 18V; T_{amb} = 0 to 70°C unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
CLOC	K INPUT					•
VIH	Clock high voltage		V _{SS} -1			V
VIL	Clock low voltage				V _{SS} -10	V
DATA	INPUTS (B1 B8)		•			
V _{IH}	Input high voltage		V _{SS} -1			٧
VIL	Input low voltage				V _{SS} -10	٧
ILI	Input leakage current	V _i =V _{SS} -14V T _{amb} = 25°C			10	μА
DATA	OUTPUTS					
R _{ON}	Output resistance (ON state)	V _o =V _{SS} -2V		1	2	kΩ
1он	Output high current	V _{SS} = 18V			100	μΑ
POWE	R DISSIPATION	-				
IGG	Supply current	V _{GG} =V _{SS} -18V T _{amb} = 25°C		10		mΑ

DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{GG} = GND$; $V_{SS} = 14$ to 18V; $T_{amb} = 0$ to 70°C unless otherwise specified)

	Parameter	Test conditions	Min. Typ	. Max.	Unit
CLOC	< INPUT				
f	Clock repetition rate		DC	100	kHz
t _{pw} *	Pulse width	Duty 20010 = 509/	5		μs
t _d	Pulse delay	Duty cycle = 50%	5		μs
t _r **	Rise time	T - 250C		5	μs
t _f **	Fall time	——— T _{amb} = 25°C		5	μs

^{*} Measured at 50% of the swing

TYPICAL APPLICATIONS


Figure 1 shows the typical application of the M 254 AD.

Figure 2 shows the typical application of the M 254 AM.

With two M 254 devices it is possible to increase the number of rhythms or the number of instruments available, as shown in figures 3 and 4 respectively.

Fig. 1 - Rhythm and accompaniment system (standard contents). M 254 AD

Fig. 2 - Rhythm and accompaniment system (standard contents). M 254 AM



^{**} Measured between 10% and 90% of the swing

TYPICAL APPLICATIONS (continued)

Fig. 3 - Increase in number of rhythms





Fig. 4 - Increase in number of instruments



COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 32 rows which represent the elementary times and 104 columns.

The first 8 groups of 12 columns represent the rhythms which have 12 programmable outputs. The timing for the beats required for each instrument is programmed by crossing the appropriate box. The 9th group of 8 columns represents the COUNTING control information which specifies the number of elementary times in a given rhythm.

If count N is crossed for rhythm X this rhythm will have N elementary times. If the counting control column for a particular rhythm does not contain a cross that rhythm will have 32 elementary times. Table 1 and 2 show the truth tables of the M 254 AD and M 254 AM, standard contents, respectively. It can be seen that in the table 1 the rhythms 1 and 8 and in the table 2 the rhythms 1,6 and 7, have 24 elementary times.

M 254

M 254 AD (standard)

				RH	IYTI	IM 1	(WA	ALT:	Z)							F	RHY	THN	12(TAN	GO)				Π			R	нүт	нм:	3 (S)	NIN	G)			\neg
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	0 U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12	0 U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12	O U T P U T 1	O U T P U T 2	O U T P U T 3	0 U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	0 U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12
1	×		×				×		×	X	X		х	×					x	х	X	×	×		×		X	1	-		x		×	X	X	
2	Ì			Ι.	Ι			I																			_									
3									Х	X		X			i						Х		X	X									X		X	X.
4				L			L	ĺ	1																			1								
5		Х				X		X	X	ΙT	X	X									X	х		X		х	X		: -	X		x	х	ix		X
6				1	П		I -		!		ļ	_					i				_			-												\Box
7					Ī				X	_	X										Х	×	×						:				×	X	×	
8																											Х									
9		×			I	X	X	X	X			×	X	х				X		X	X		х	х	х		X			X	x		х		X	X
10				Ι	Ι		1	Γ	_		i																	I		1				i		
11				-	П					X	X	×																	T				х	X	X	
12																1											_	1	1							\neg
13	X		Х		X	Х				X	X										Х		х	х		х	X	1	X			х	X	×		х
14				i	Ι																Ĺ								-							
15					Ι		I		<u>. </u>	_X	X	Х									X	X		X							Ĺ.		X		X	X
16		Х		Ĺ	T															i							X	L								
17		Х		Ĺ	Ι	Х	X	X	X			Х	×	х		í		х	х	X	Х		х		х		X	i	X	х			х		X	
18					\Box				$_{\perp}$																											
19							L.		X		X			-		_																		X	X	\mathbf{x}
20					1	L	<u> </u>	<u>L</u>	<u>:</u>		Ĺ			<u> </u>							L.,			L				!						Ĺ		
21		X	_	L		X	1_	Х	X		X	X	L	L							X	L	X		L	х	X	1	X	L		х	X			X
22				_	ـــــ	<u>_</u>	L.			-				<u> </u>		<u> </u>	_		_			_	_	_	_		_	1	<u> </u>	L.	\vdash			-		
23	L		<u> </u>		<u> </u>	<u>∟</u>	<u>. </u>		_×_	×	<u> </u>	X_	_	<u> </u>							X	└	х	х	L			ـــ	-	_			X	<u> </u>	X	ш
24		نبيبا	Ĺ	L.,,,		i			***	A				-		<u> </u>		_		-	Ь_	_		_	L	<u> </u>	Х	<u> </u>	-	⊢	\vdash	_	Ь.		—	-
25													X٠	х	_	-		х		X		X	Х	х	х	_	х	1	-	×	Х	_	_	х	Х	X
26														<u> </u>		_	<u></u>						<u></u>				L.	_	-	L_		_	<u> </u>	_		ш
27																					Х	_		X	_		_	1		_	_		Х		Х	
28														_		<u> </u>	-				<u> </u>	_		L_	L_	X	X	-	+	<u> </u>	<u> </u>	L.	L.	↓	\vdash	
29														Х	X	Ь		х	X	X	х	⊢	х	Ь_	L	X	х	<u>i —</u>	i	Х	<u> </u>	X	X.	-	\vdash	х
30													_	Х	_	₩.	-	_		\vdash	_	<u> </u>	├_	Ļ	L-		_	⊢-	!	Ь—	⊢	-	<u> </u>	⊢-	₩.	\vdash
31														X	_	Ь—				—	X	_	X.	X	_		-	⊢	+-	-	-	⊢	⊢	X.	X	X.
32				<u> </u>			200		3333		9000	****		Х	L		Ц.		<u> </u>	┖	Ц_	<u> </u>	L		Ц.	х	X	_		<u>. </u>	Ь_		L	<u> </u>	Ц.	لب

		_	_	F	HY'	ТНМ	4 (E	BEA	T)	_			Г		F	HY	тнм	5 (B	oss	SA N	OVA	١)		_				RH	łΥΤι	нм (6 (S/	MB.	A)		
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O. U T P U T	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T	O U T P U T	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	T :	0 0 0	UTPUT
	Х		X		X	X.		X	X	X	×	X	X	X	X		X	Х		Х	Х	Х	Х		×		X	X			Χ.	X	X_3	<	=
3	_	<u> </u>	X	_	<u> </u>	├	+	Ļ.,	Ψ.,	. x			<u> </u>		x	<u> </u>	<u>. </u>	-	×	├	<u> </u>	⊢	\vdash	-			×						x :	, ;	لي:
3 4		-					┼-	_	٠.	··^.	∴ ^		⊢			+-	•	-		! —	-	\vdash	<u> </u>	-	\vdash		: X						X . /	· -	X
5	-	×	×		×	+ x		×	- x	×	•	[×]		_	×	×	-		_	X	×	t	×	X	x	_	X	×		_		x	x	x	×
6												-		_	_			-		1		1	Ţ					::							
	Х		Х		_	1			X	-	<u>.</u> x	X	X	X	X			X			Х	X		Х		Х	X			X	_		X)		X
8					, X	X				_			_	<u>.</u>			:	_		<u> </u>		↓ _		<u>. </u>	L_										<u>i </u>
9 10	х	<u> </u>	Х			-	<u>X</u>		, X		X	•	X	-	X	-	-	-	_	Х	_×_		X	<u></u>	X		<u>. x</u> .	<u>. x</u>		. Х.	.X_	х.,	Χ.	_+X	Х.
11			×	_	•	-	÷	×	· ¥			×		-	X			X	¥	. v	v	├ ─	x	ļ-ţ			X		. 4				×	÷ x	.+ -+
12	_	_	_^_	_	•		· ^		. ^	_	•	+^				+-				:^	-	\vdash	-	<u></u>	· ·	⊦ <u>-</u>	^						^-		+
13		х	X			×				×	X	X		X	X	X	. x	×	_	:	X			×			×			×		х	X .	×	×
14					_						_						_				_	L.				_	_								
15			×		Ĺ	<u>. x</u>	. ×	.	X			_ × .	.х.		ĻX.			X.	<u>X</u>	. <u>x</u> _		_×	_X.	LX_	Х.	_X_	_X.	. X.					Χ.	X	
16 17	×		×	_	· 😽	×		÷			- <u>-</u>		x	-	×	-		×				⊢		<u></u>	x				×	_		x	х:	d x	X
18	?				<u> </u>	<u>-</u>							-	_				<u></u>		-		i –			┝		^-		-	_^_	-	-^-		`+^	+~
19	X		X		•				×			X			X		_	×	X	X	×	† · - · ·		×	×	X	X	X				x	Χ.	+	X
20								_																											
21		X	_X_:		X	<u>. x</u>	·		. X.		<u>_x</u>		Ь	<u>x</u> .	<u>X</u> .	_ X					L	L	- 4		L		х			X	Х		X.	X	
	×		×.				 -		×		٠.	- X	\vdash	_	-x			×		. X	·			V	ŀ ·		×			×	-	v	x :	-	×
24	^		<u>^</u>		- <u>x</u> -	×	:	_^_		- x	-^-	÷	\vdash			•		-	_	-^	-^-	-	-		├^	^	^		~		Н	^+	^÷	-	+^-
25	X		×				×	_	- X	<u>~~</u>	X	×	x		. x		_		_			Γ			x		X	×				X		1	-
26								_								_																			
27		_X.,	X				X		<u> x</u>	<u>_x</u>		X		х	Χ			Х	X	X	X		Х				X			Х		\Box	Χ.	X	:=
28 29		·	×.			٠	<u>.</u>	-			.	•	×	_				<u> </u>		x	×	⊢	×	 .	ļ	<u>x</u> _	×			_		 !	х.	+ -	X
30			_^.		·	· ^ -	÷ · · ·	L	- A	×	•.Δ.		├ ^		- ^_	×		LX.		· ^_	_	\vdash	_	_^_	H	_	^	<u> </u>		-	Н	×	<u> </u>	÷×	+*-
	x	х				x	` <u>x</u> -	٠	÷_x-	X		X	×		×	 			x	•	X	×	-	X	·	×	X			x	x	$\bar{\mathbf{x}}$	x .)		x
32					T-		i		 		-	+	<u> </u>				Τ					† <u> </u>					1	_			· `				

х

M 254 AM (standard)

x x

ХX

x x x x

27 28

				RH'	YTH	IM	1 (V	VAL	TZ))						RH	YTI	IM	2 (OL	KA))						RH	YTH	IM :	3 (1	AN	GO)		
COUNT FOR 32	O U T P U T 1	0 U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	0 U T P U T 1	O U T P U T 12	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	0 U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12
1	X			Г		x		x	Т		X		x	$\overline{}$		\vdash		×		x	_		×		х				x	Т	x	×			×	x
2			_			<u> </u>			T				1 -	-		† :				-	-		• •	1	<u>├</u>			١.	+			_		_	_	
3					X		X					X					Х		×		_			Х												
4						-												-	-			L	· -		L	Ш		[.					-			
5					Х	_	X	L_	_	_		X	X	_		Ļ.,		X		Х	Х	ļ			L×_	L			X	<u>. </u>	X	L	L.	X.		×
6						١	l		L.,	\Box		<u> </u>	\perp	<u> </u>		L	_	-	_	_		-			∟	L		L			\square		_:	-	_	\perp
7	Х			L-		X	-	Х	Х			-	Ļ.,	_	<u> </u>	L.,	х	<u> </u>	X	<u> </u>	_	<u> </u>		X	L-	_		<u> </u>	-		ш	_		<u> </u>	_	\vdash
8 9	-	-		-	x	├	х					L	L.	-	-	⊢		×	<u> </u>	x		<u> </u>	×	1	×				×		x		×	⊢-	_	×
10		_	_	-	^	┝	- ^		\vdash	-		X	1-	-	-	-	_	-	-	^	-	<u> </u>	-^-		-		-	-	^		H		^	-	_	
11		-	_		х		х	-		-		x	├	-	-	+	X		х				+	X	· ·				<u> </u>	-	\vdash	-	_	_	_	Н
12			_		^	-	^	-			_	^			_	t	-		<u> </u>	-			+	1					 -	-	М			-	_	\vdash
13	x	_	-			x		x			X	<u> </u>	x		-	-		×	-	х	X		•	1	×		-	Η.	X		x		×	х	X	x
14					_	-				-			<u> </u>		_	1		-				-			Ť				1		m		<u> </u>			
15					Х		X					х					X	_	х					х	_			$\overline{}$	X	X	x					X
16																	X												X							
17					Х		X					X	X.					X.		X			Х		X				X		Х	Х			Х	Х
18								L.,					١.,	_									_					l _	l _		1	_				L
	X			ļ		ΪΧ.	\perp	Х	X						Ι.		<u>X</u> .		X				١	Χ.		L I							L .	. ;		
20	_		_	1							. ,		l., i		ļ	1	L .					١	,		L			ļ.			14					L.
21 22	_			1	Х.	Į į	X	, ,		1		Χ.	Χ.,		ŀ			X.		Σ	X,	: .	,		×		,		, Х		×	-	_	. Х	,	ļ×۱
22	-	_		-	x	+	x	1	-			×	ŀ · · ·			+ +	x	-	x			t · · · ·		×		1		1			ł ł	+		. ;		- 1
24		-		\vdash	_^	•	\vdash	-		-1	-			-	-	+	_^_		^		-		-	⊦≏⊦		\vdash				t	 - 				1	1
25	\neg			\vdash					۱ ۱	٠	-	<u> </u>	х	-		\vdash		X		x			X		Ιx	1		٠.	χ̈	+ 1	\mathbf{x}		×.	٠ :		⁺対
26				\vdash							- 1					† 	-	– `-		۲,۰	1	†	+	1	1	1	-		• • •	1	[**** 	- !		•	1	1
27					_										_	ļ	х		х				•	Tx1		1	- 1	-	† · · ·		(= t	-		, ,		: 1
28											-		L			1 1	X				_								1	-	i T				1	1
29													Х			L1	X			X	Х				[X]		[]	[.	X	L.J	X		_x]	Х	X	X
30					_								L			LI										.]			l		1.]				.]	
31	_			\vdash			\vdash \dashv	L-		⊢ . ↓	·	ļ	ļ., .		-	\vdash	X		Х	_ :			<u>. </u>	Χ.					[X]	×	X			- +		L×1
32				ш		لـــا	لا	ــــــا	ш	\sqcup		ш	ш		Щ.	نــــــــــــــــــــــــــــــــــــــ	_	L,			_			\Box		\perp	نــــا	_	L	\Box	\Box					$oldsymbol{oldsymbol{\sqcup}}$

M 254

			RH	ΥTΙ	IM	4 (BOS	SA	NO'	VA)			Г			RH'	YTH	M	5 (5	AM	BA)						RH	ΙΥT	нм	6	(SL	wc	ROC	K)		
COUNT FOR 32	0 U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	O U T P U T 11	O U T P U T 12	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	0 U T P U T 8	O U T P U T 9	0 U T P U T 10	001011	001011
1	×	х		x			X	x			х	X	×	х		х	х		х	х			X		Х					х	х	х			Х	X
2																			X																	
3							X						_				X	X	X					Х	L.,				_	<u> </u>	Х					Х
4	<u> </u>		<u> </u>	L		-	١	⊢				_	٠		X	\vdash			X	—	L.,	-	-		-		_	_	├—	_	٠		_	\vdash	_	
5	ㄴ		_	L_	<u> </u>	╙	X	┝	Ь.	_		┡-	X	X	Х		х	_	X		ĹΧ.	↓_	1		-	\perp		_	<u> </u>	L	Х	<u> </u>		Ш	_	х
6	Ь.			ш	_	↓_	١	<u> </u>	L.	Щ.	_	١	_	<u> </u>	L	_		١	×	L.	_	⊢	L.,		_	\perp			L.,		١.,	\vdash		Ш		
7	<u> </u>	X	Х	\vdash	⊢		X	<u></u>	┞	—	<u> </u>	X	⊢	L.,	_	L.,		X	X	\perp	<u> </u>	₩.	\vdash	Х	Ь.	\vdash			<u> </u>	X	X		<u> </u>	\vdash	\vdash	X
8	١			-		├	١.,	_	Ļ.,	_		-	L.	X	-	X	X	ļ	X	-	- -	ļ.—.	1.	\vdash	-	-		_	<u> </u>	⊢	L.	Н	_	Н	_	J
9	X	-	X		_	₩	X	\vdash	Х	\vdash	├	⊢	X	├		Х		-	Х	_	-	⊢ –	Х	_	-	-			<u> </u>	_	Х	\vdash	<u> </u>	Н	-	X
10	┝		_	-	├		 	-	₩	\vdash		├-	⊢	├	-	Х	х	-	X		ـــــ	 		x	-	-	_	<u> </u>	⊢	_	x	\vdash		x	-	x
11	⊢		_		⊢	\vdash	х	\vdash	⊢	\vdash	\vdash	⊢		├-	\vdash		x	X	X			⊢ -	-	-	Х	-	_	_		_	^_	-	_	-	=	-
12	-	x	-	_	\vdash	-	x	Η-	-		├—	×	 x	⊢	x	Н	Ŷ		X	Н	×	-	\vdash		х	-		_		X	x	V	X	Н	\vdash	X
13	-	^	_		-	\vdash	-	-	⊢		⊢	├^-	├ ^	⊢	^		^	├	Ŷ	-		-	\vdash	_	^	-	_			-	1	-	-	\vdash	\vdash	\sim
14 15	x	-		×	-	-	x	\vdash	\vdash	-	├-	├─	⊢	\vdash	-	\vdash		x	×	-	_	-	H	x		-		-	_	-	х		_	Н		x
	-	-	_		\vdash	-	├ ^	-		-	\vdash	\vdash	⊢		⊢	x	_	-	â	-		-	\vdash	-	-	-	_	-	_	-	^	_	-	\vdash	-	^
16 17	x	_	_	×	⊢	├	X	V			x	⊢	×	×	├	Ŷ	X	├	â	x	_		x	-		\vdash	_	-	_		х	-	-	\vdash	Н	X
18	-	_	_	-	├─	\vdash	-	-	\vdash	-	├^	\vdash	┝	┝	-	-	_	-	â	-		-	₽	-	-	-	_	-		_	-	-		\vdash	\vdash	~
19	Н	-	_	\neg	\vdash	-	x	-	├-	_	\vdash	-	⊢-	\vdash	\vdash	Н	v	X	x	\vdash	<u> </u>		\vdash	X		\vdash	-	-	¥	X	¥	-	\vdash	X	-	X
20	\vdash	-	_	-	\vdash	├	1^	_	-	-		-	-	_	x	Н		┢	x	-		-	Н	^	-	\vdash	_	-	^	^	_	-		$\stackrel{\sim}{\vdash}$	-	~
21		x	-	\vdash		-	х	\vdash	-		\vdash	x	¥	x		\vdash	х	\vdash	â		x	-	Н	\neg		Н	-		\vdash	-	x	\vdash	_	\vdash	-	X
22	\vdash	~	-	\vdash	-		1		\vdash	\vdash		<u> </u>	├^-	├^	┢	\vdash	^	\vdash	x	\vdash	<u> </u>	\vdash	Н	-	\vdash	Н				 	 `` -	1		 		
23		\neg	x	\vdash	\vdash	\vdash	x	Н		\vdash	\vdash			\vdash	-	\vdash	_	x	Ŷ	\vdash		-	\vdash	X	х	Н				_	x	\vdash	X	\vdash	\neg	X
24		\neg	•	П	-		1						Т	X		X	X		X								_				Ė		_	\vdash		_
25	X			П			x		x		_		×			X	_		X				х													
26		\neg					<u> </u>						Ť	$\overline{}$		X	X		X				-								П					
27		x	х				х					х			_			x	X					х							г			-1		
28				\Box						П			Г	_	\Box		X		X									_						\Box		
29							x						X	X	X		X		X		X	Г	П						\vdash	_	1		_	П	\neg	
30																			х																	
31	Х			X			Х											Х	X					Х												
32																X	_		×																	

	Г			RH'	YTH	IM :	7 (8	000	GIE)			Г			RH	YTI	IM	8 ([DISC	(00	_			Г		_	col	JNT	ING	ĊC	TNC	ROL	_		\neg
COUNT FOR 32	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	O U T P U T 10	0 U T P U T 11	O U T P U T 12	O U T P U T 1	0 U T P U T 2	O U T P U T 3	O U T P U T 4	0 U T P U T 5	O U T P U T 6	O U T P U T 7	8 1 C 4 1 C O	0 1 1 1 0 1 0	O U T P U T 10	O U T P U T 11	O U T P U T 12	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 6	O U T P U T 7	O U T P U T 8	O U T P U T 9	0 U T P U T 10	0 U T P U T 11	0 7 4 7 7 12
1	×					x		x		_	x	Т	x			х			х	х			x		$\overline{}$			Г		Т						
2				t	-	1	T	; 	_	_	-	t	_	1	_	†	T	_	X	_		\vdash	_		_		-		1		\vdash	-	-	\vdash	-	\neg
3							X		\vdash			X				T	_	X	х			\vdash	 	X	_		-	-		-	\vdash	_	_		_	
4					X	X			1	X		1			X	1			X		_	\vdash	\vdash					_	-				_			\neg
5					Γ-	Τ							х				X		х		х									T	!	\vdash	_			
6				Γ			X		П			X							Х											T						
7	X				\Box	X		Г	X							X		х	х		X	X	X	X				$\overline{}$								\neg
8																			X	_																\neg
9							X					X	X						х				X						Ť	T -						7
10				Г	X	X			X		X								х														_			\neg
11				Г														х	х					х						_						ᄀ
12				T			X		Γ-			X			X				х											I^-					-	\neg
13	X					X		х	X	X			X		×		х		х		X	T	1						1							\neg
14																			X										Τ	† ·			_			\neg
15							X					X	Г			X		х	х		X	X	X	X												\neg
16				i	X	X			х		х								х										1	!						\neg
. 17							!						X			X			х	X			X						t	-						\neg
18							Х					X				Γ-			X								- 1		1					- 1		\neg
19	Х					X			X							!		Х	X					X					† '				- "			1
20				_	_	Ţ "						-	_		x	T			Х					- 1		1	1		ţ	-			Γ,	1		- 7
21				Γ-	X	Ι	X					X	X	•		1	X		X		X				1				1 -	-			1			-7
22				L	Х	X				X	_			L		Ι.		[]	x1	1		Ī	1 1						:	1		1 1	1			- 1
23																X		Х	X		X	X	X	х				[1	I					- 1	- 1
24							X					X							X						Х					X	Х					
25			_	L_									X						X			L =	X													
26																			X														:			
27													i -			Ι		Х	X					X									-	7		
. 28															X				X			ī		1	1				1	1				. 1	- 1	- 1
29													×		Х		Х		X		X								1]	_ 1		- 1	- 1	1
30												L_							X			L													1	
31						L							L			Х		Х	Х		X	Х	X	Х				[L	[]		$[_]$		_ 1		7
32													Ш						X			! -														

MOS INTEGRATED CIRCUIT

RHYTHM GENERATOR

- INTERNAL TEMPO OSCILLATOR
- 6 PROGRAMMABLE RHYTHMS
- DRIVES 5 SOUND GENERATORS
- MASK PROGRAMMABLE RESET COUNTS: 12 or 16
- DOWN BEAT OUTPUT
- EXTERNAL RESET
- LOW POWER DISSIPATION: < 100 mW
- PIN-TO-PIN COMPATIBLE WITH MM 5871
- PUSH-PULL OR OPEN DRAIN OUTPUTS AVAILABLE
- STANDARD CONTENT AVAILABLE

The M 255 is a monolithic rhythm generator specifically designed for electronic organs and other musical instruments. Constructed on a single chip using P-channel silicon gate technology it is supplied in a 16-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*


Vee**	Source supply voltage	-20 to 0.3	
V _{GG} ** V;**	Input voltage	-20 to 0.3	V
lo.	Output current for down beat (pin 3)	20	mΑ
10	Output current (at other pins)	3	mΑ
r _{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature	0 to 70	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DRDERING NUMBERS: M 255 B1 XX for dual in-line plastic package M 255 B1 AB for standard music content

MECHANICAL DATA


Dimensions in mm




^{**} All voltages value are referred to V_{SS} pin voltage.




CONNECTION DIAGRAMS



Standard content configuration M 255 B1 - AB



BLOCK DIAGRAM



GENERAL CHARACTERISTICS

The M 255 circuit comprises:

- a) One pin for tempo control. The external network employs a capacitor and two resistors: one fixed and the other variable.
- b) Six pins for rhythm selection. Internal pull-down is provided for all inputs. Rhythms are selected by connecting to V_{SS} the corresponding inputs.
- c) One pin for external reset. The reset is applied when pin 1 is connected to V_{GG}. During normal operation pin 1 is connected to V_{SS}.
- d) Five output pins. The following options are available:
 - push-pull outputs
 - open drain outputs
 - trigger outputs (no external pulse shaping required)
 - continuous outputs
 - active high or active low outputs.
 - Full details concerning these options are given later.
- **a)** Low impedance down beat output through which a LED can be driven.
- *) 2 supply pins.

OPERATION

When the power supply is connected to the V_{GG} pin, the internal oscillator starts driving the counter and strobe generator. As long as no rhythm is selected no signal can flow from the output section. The output signal is present when one or more rhythms are selected. The internal counter has a 16 state (i.e. 16 elementary times) cycle and an internal reset signal is generated when the sixteenth state is decoded. Rhythms with a 3/4 time originate the internal reset when the 12th state is decoded. The down beat output is synchronized with the counter state 1 and its duration equals that of one elementary time. Rhythms with 8 or 6 elementary times are also programmable, in which case they are written twice in the ROM. The associated down beat signal can flow either every 8 (6) or every 16 (12) elementary times according to the option chosen. When the external reset is applied the counter is reset to state 1 and the oscillator and strobe generator are stopped. The down beat output is ON during the entire external reset condition since the first elementary time is decoded. For the same reason the content of the first elementary time is immediately available on the outputs as soon as the external reset is removed. The trigger outputs are pulse shaped and their width equals 1/32 of one elementary time. Pulse width is proportional to clock period but always remains 1/32 of a beat time. The clock frequency can be controlled by the external 1 Mohm potentiometer; the control range is greater than one decade.

₱ROGRAMMING THE OPTIONS

The five outputs of the M 255 may have different options which must be specified together with the ROM truth table. This can be done as shown in the table below:

Line		OUT. 1	OUT. 2	OUT. 3	OUT. 4	OUT. 5
<u>,</u> 1	Continuous or Trigger Output	Т	Т	С	Т	Т
2	Open drain or Push Pull	0	0	0	0	0
3	Posit. or Negat. Trigger Edge	+	+	+	_	-

T: Trigger: The output is in the form of a pulse whose width equals 1/32 of one elementary time.

The pulse can be either positive or negative going according to the option chosen in line 3.

M 255

- C: Continuous. No pulse shaping is provided and the output goes high or low according to line 3 choice for the duration of one elementary time. If such an output is selected in two or more consecutive elementary times it will stay continuously high (low).
- O: Open drain output.
- P: Push-pull output.
- + : The output is normally at V_{GG} and goes high when active.
- : The output is normally at V_{SS} and goes low when active.

The following constraints must be observed:

- 1) Only one of the five outputs may be continuous (C); the other four must be trigger (T).
- 2) If the open drain solution is used all outputs must be open drain (O).
- 3) If the push-pull solution is used all outputs labelled T must be push-pull (P) and the one labelled C must be open drain (O).

The down beat signal can be programmed to occur either every 8 (6) or every 16 (12) elementary times. The choice is made as shown in the example below:

	16 (12)	8 (6)
Down beat		X

In this case the down beat signal occurs every 8 (6) elementary times irrespective of the fact that there might be some 1×16 or 1×12 rhythms.

STATIC ELECTRICAL CHARACTERISTICS(Positive logic, $V_{GG} = -11.5 \pm 20\%$, $V_{SS} = +5 \pm 20\%$, $V_{amb} = 0$ to 70° C unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit							
RHYT	RHYTHM AND RESET INPUTS												
VIH	High voltage		V _{SS} -1		Vss	٧							
VIL	Low voltage		V _{GG}		V _{SS} -4.1	٧							
	UMENT OUTPUTS rain configuration												
RON	Output resistance (ON state)	R _L = 10 KΩ		125	250	Ω							
V _{OH}	Output high voltage	R _L = 10 KΩ	V _{SS} -0.3		V _{SS}	٧							
lLO	Output leakage current	V _{EXT.RES.} = V _{IH} T _{amb} = 25°C			-10	μΑ							
Push-Pu	III configuration												
R _{ON}	Output resistance at high output level	$I_{OH} = -1 \text{ mA}$ $V_o = V_{OH}$		250	500	Ω							
VoL	Output low voltage	Capacitive load	V _{SS} -15.2	-	V _{SS} -7.5	V							
VoH	Output high voltage	Capacitive load	V ₅₅ -0.6			V							

RC Input: this input oscillates between two negative levels whose value depends on the supply voltage level.

With $V_{GG} = -17$ and $V_{SS} = 0V$, V_{RC} low = -8.7V and V_{RC} high = -3.2V.

This input is protected, like the others, from electrical discharges.

STATIC ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test condition	ons	Min.	Тур.	Max.	Unit
DOWN	BEAT OUTPUT			L		L	
RIN	Internal resistance to V _{GG}	V _o =V _{SS} -5V			400	600	kΩ
RON	Output resistance (ON state)	V _o =V _{SS} -0.5V			250	500	Ω
v _{oh}	Output high voltage	Capacitive load		V _{SS} 0.6			٧
V _{OL}	Output low voltage	Capacitive load		V _{SS} -17.7	Ĺ	V _{SS} -10.7	٧
POWE	R DISSIPATION						
Igg	Supply current	T _{amb} = 25°C	I _o (pin 3)= 0		5	10	mA

DYNAMIC ELECTRICAL CHARACTERISTICS Lamb = 0 to 70°C unless otherwise specified) (Positive logic $V_{GG} = -11.5 \pm 20\%$, $5 \pm 20\%$,

Parameter	Test conditions	Min.	Тур.	Max.	Unit
TEMPO CONTROL (RC)			<u> </u>		L
Minimum tempo	C to V_{SS} = 6800 pF R to V_{GG} = 1.05 M Ω	2.5*			Hz
Maximum tempo	C to V_{SS} = 6800 pF R to V_{GG} = 47 K Ω			35*	Hz


[•] These values depend on power supply voltages and temperature.

PERCENTAGE VARIATIONS of MAX. and MIN. TEMPO DUE TO V_{GG} and TEMPE RATURE CHANGES

Parameter	Test conditions	Min.	Тур.	Max.
Max. tempo variation due to V _{GG} change	V _{SS} -V _{GG} from 13 to 20V		4%	6%
Min. tempo variation due to V _{GG} change	V _{SS} -V _{GG} from 13 to 20V		4%	6%
Max, tempo variation due to temperature change	T from 25°C to 70°C		2%	3%
Min. tempo variation due to temperature change	T from 25°C to 70°C		2%	3%



TYPICAL APPLICATION FOR M 255 B1-AB



COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 16 rows which represent the elementary times and 30 columns (6 groups of 5). The timing for the beats required for each instrument is programmed by crossing the appropriate box. The options for outputs and down beat must also be filled in as explained. Table 1 shows the content and the options programmed in the M 255 B1-AB standard content.

TRUTH TABLE of M 255 B1-AB (standard content)

		RHY	/TH	M 1			RHY	ТНІ	VI 2		ſ	RHY	TH.	М 3			RH)	/TH	M 4			RHY	/TH	М 5			RHY	/TH	М 6	
Counter state	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5	O U T P U T 1	O U T P U T 2	O U T P U T 3	O U T P U T 4	O U T P U T 5
1	x	Г	х			x		x		×	х		×			х		×			х	х	х			х	х			x
2								х										х					х		х					
3		X			X		х	X		х								X			X		х							Г
4	i i					X		X			Х	X	X		X		X	X		х	Х	Х	х		X					Г
5		Х			Х	X		X								-		Х					x			Х	х			X
6								Х		Х			Х			×		Х					Х		Х					
7	X		Х	X			X	X			х		х	х		Х		X	х		X	Х	X	Х	X					Г
. 8								X										Х					х							
9		Х			Х	×		Х		Х								Х			Х		х		Х	X	Х			X
10						×		Х			×	Х	Х	Х	Х		Х	Х		X			Х							
11		Х			Х		Х	Х										Х				Х	Х		Х					
12	<u> </u>					×		Х		Х	L		X	<u> </u>		X	<u> </u>	X	X				Х							
13						×		Х															×		Х	X	Х			X
14							X	Х		L.												Х	×		X					
15						X		X													×		Х	Х		×	Х	Х	Х	X
16						×	X	Х	X												×		Х	X	X					
	Option on the Outputs						0	•	0		0		0			5							(12)	8 (6	3)				
	Continuous or Trigger Output							T	_	Ī		1		T		1			Dov	wn b	eat			X	\perp					
-	Open drain or push-pull							_ c		C				_ (C														
Positive or Negative Trigger Edge								1	-	-	-	- 1	F	-	⊢ :	1 4	F													

PRFLIMINARY DATA

HYTHM GENERATORS

16 PROGRAMMABLE RHYTHMS (CODED FOR THE M258: ALSO AVAILABLE IN COMBI-**NATION FOR THE M259**

16 OUTPUTS (2 SECTIONS BY 8)

MASK PROGRAMMABLE RESET COUNTS (24 or 32)

DOWN BEAT OUT

SYNC OUT

EXTERNAL RESET

TWO CHIP SELECTS (CS1, CS2) FOR SEPARATE TRISTATE CONDITION OF THE TWO OUT-**PUT SECTIONS**

INTERNAL PULL-UP ON THE INPUTS

OPEN DRAIN OUTPUTS WITH RETURN TO "1" STATUS

CHOICE BETWEEN RETURN TO "1" OR NOT ON 8 OUTPUTS (OUT 1, 2, 3, 4, 9, 10, 11, 12) **SEPARATELY**

ONLY ONE POWER SUPPLY (+5V)

VERY LOW POWER CONSUMPTION (150 mW TYP.)

The M258, M259 are monolithic rhythm generators specifically designed for electronic organs and other nusical instruments.

onstructed on a single chip using MOS N-channel silicon gate technology, they are supplied in a 28 lead or (M258) or 40 lead for (M259) dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

-		r 	
/ _{DD} **	Source supply voltage	-0.3 to +7	V
7.**	Input voltage	-0.3 to +7	V
b	Output current (at any pin)	3	mΑ
7он	Output voltage	12	V
stg	Storage temperature range	-65 to +125	°C
r _{op}	Operating temperature range	0 to 70	°C

[🥍] Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRDERING NUMBERS: M258 B1 for dual in-line plastic package


M259 B1 for dual in-line plastic package

^{*} All voltages are with respect to V_{SS} (GND).


M 258 M 259

MECHANICAL DATA (dimensions in mm)


Dual in-line plastic package (28 lead)




Dual in-line plastic package (40 lead)




CONNECTION DIAGRAMS



CS1 enables the outputs 01 to 08 CS2 enables the outputs 09 to 16



- * This is a bidirectional pin. Used as an input it allows the chip reset; used as an output it can reset other devices.
- ** This pin generates a down beat trigger which can be used to drive an external lamp to indicate the first beat of the first bar of each rhythm.



RHY	/THM,	SELE	CTIO	N (for	M258	only)

Rhythm	ĪN4	ĪN3	ĪN2	ĪN1
1	1	1	1	1
2	1	1	1 1	0
3	1	1	l ó	ī
4	1 1	1	Ιo	0
5	1 1	0	1 1	1 1
6	1	0	1 1	l ò
7	1 1	0	0	1
8	1	Ó	Ō	O
8 9	0	1	Ī	l i
10	; o	1	1	0
11	0	1	l o	1
12	0	1	0	0
13	0	0] 1	1
14	0	0	1	0
15	0	0	0	1
16	0	0	0	0

M 258 M 259

STATIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{DD} = 4.75$ to 5.25V, $T_{amb} = 0$ to 70°C unless otherwise specified)

9	T-4				
Parameter	Test conditions	Min.	Тур.	Max.	Unit
CLOCK INPUT					
V _{IH} Clock high voltage		2.4		V _{DD}	V

0

0.4

DATA INPUTS (IN1 to IN4)

Clock low voltage

V _{IH}	Input high voltage			2.4		V _{DD}	٧
VIL	Input low voltage			0 .		0.4	V
RIN	Internal resistance to V _{DD}	V ₁ = 0V	V _{DD} = 5V	100	180		ΚΩ
I _{OL} (*)	Input load current	V1 = V1L			-50		μА

EXT. RESET


 V_{1L}

V _{IH}	Input high voltage			4.5		V _{DD}	٧
VIL	Input low voltage			0		1.5	v
R _{OFF}	Internal resistance to V _{DD} (inactive sync)	V _O = 0	V _{DD} = 5V	100	180		ΚΩ
R _{ON}	Internal resistance to V _{DD} (active sync)	V _O = 1V	V _{DD} = 4.75V		260	300	Ω

OUTPUTS (O_i, Down beat)

R _{ON}	Input internal pull-up	V _O = 1V		260	300	Ω
VOL	Input internal pull-up	Source current =	0.26	0.3	v	
lLO		V _O = 12V	T _{amb} = 25°C		10	μΑ
POWER	DISSIPATION					
1	Supply current	T _{amb} = 25°C		 30		mA

^(*) The "High Level" is clamped by the internal pull-up.




DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, V_{DD} = 4.75 to 5.25V, T_{amb} = 0 to 70°C unless otherwise specified)

	Dans	Test condistions		Values				
	Parameter	l'est condistions	Min.	Тур.	Max.	Unit		
CLOC	K INPUT							
f	Clock repetition rate		DC		100	KHz		
t _w	Pulse width	Measured at 50% of the swing	5			μs		
t _r	Rise time	Measured between 10% and 90% of the swing			100	μs		
t _f	Fall time	Measured between 10% and 90% of the swing			100	μs		


EXT. RESET

twR	Pulse width	100		μs
^t CR	Clock delay with respect to reset	0		μs

TIMING WAVEFORMS




Note 1: This additional pulse, to reset the outputs without return to "1", can be obtained by using a clock generator as shown in the following diagram:




Ext. Reset/Sync. is a bidirectional pin. Used as an input it can reset the circuit as shown in the timing diagram and used as an output it can drive the reset of other devices.

Using the clock generator shown in the above figure, when the switch is closed asynchronous with respect to the clock, it is possible to have to two cases (see the following diagrams); in both the cases the output reset can be obtained by CS1 and CS2.



In both the cases the delay τ (in the outputs without return to "1") is defined through the constant R1 C1 \geq 10 μ sec.



Note: The outputs 01 to 08 are enabled by CS1; the outputs 09 to 16 are enabled by CS2. The outputs 01 to 04 and 09 to 12 are programmable separately without return to "1".

COS/MOS INTEGRATED CIRCUIT

16-STAGE COUNTER

- LOW QUIESCENT POWER DISSIPATION
- WIDE SUPPLY VOLTAGE RANGE: 3 to 15V
- HIGH NOISE IMMUNITY: 45% of V_{CC} (TYP.)
- INPUTS FULLY PROTECTED
- INVERTER AVAILABILITY IN CRYSTAL OSCILLATOR IMPLEMENTATION FOR TIMING APPLICATIONS

The M 702 D2 (extended temperature range) and M 702 D1/B1 (intermediate temperature range) are 16-stage binary countes constructed with COS/MOS technology in a single monolithic chip. The devices may be used as timing circuits the chips consists of 16-flip-flop, input inverter for use in a cristal oscillator, and an output buffer capable of driving standard stepping motors.

The device is available in 8-lead dual in-line miniature plastic package and 8-lead metal-can.

ABSOLUTE MAXIMUM RATINGS*

` v_{DD}**	Supply voltage	-0.5 to 15	٧
V_i	Input voltage (at any pin)	-0.5 to V _{DD} +0.5	V
Ptot	Total power dissipation (per package)	200	mW
P_{tot} T_{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature: for D2 type	-55 to 125	°C
- 4	for D1/B1 type	-40 to 85	°C


^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ORDERING NUMBERS:

M 702 D2 for TO-99 metal can
M 702 D1 for TO-99 metal can
M 702 B1 for dual in-line plastic package

MECHANICAL DATA


Dimensions in mm







^{**} This voltage value are referred to VSS pin voltage.

CONNECTION DIAGRAMS





LOGIC BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

V _{DD} Supply voltage: for general applications	3 to 15	V
for crystal oscillator in clock applications	7 to 15	V
V _i Input voltage	0 to V _{DD}	٧
T _{op} Operating temperature: for D2 type	-55 to 125	°C
for D1/B1 types	-40 to 85	°C

STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions) **D2 type** (extended temperature range)

		Test c	ondit	ions					Values					
	Parameter		v _o	V _{DD}		-55°C			25°C			125°C		
			(V)	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
IL.	Quiescent sup-			5			15		0.5	15			900	
	ply current			10			25		1	25			1500	μΑ
				15			50		1	50			2000	1
VoH	Output high	^		5	4.99		i	4.99	5		4.95			
	voltage	1 ₀ = 0		10	9.99			9.99	10		9.95			\ \
VOL	Output low	0		5			0.01		0	0.01			0.05	5 _V
•	voltage	$I_0 = 0$		10			0.01		0	0.01			0.05	1 °
V _{NH}	Noise immunity			5	1.4			1.5	2.25		1.5			\ ,,
				10	2.9			3	4.5		3			\ \
V _{NL}	Noise immunity			5	1.5	-		1.5	2.25		1.4			v
				10	3			3	4.5		2.9			1 °
IDN	Output drive cur-		0.5	5	12.5			12	15		8			
	rent N-channel		0.5	10	18.5			18	20		14		1	mA
DP	Output drive cur-		4.5	5	-12.5			-12	-15		-8			
	rent P-channel		9.5	10	-18.5			-18	-20		-14		n	mA
1 HAIL	Input leak.current	Any in	put	15			± 1		± 10 ⁻⁵	± 1			± 1	μΑ

D1/B1 types (intermediate temperature range)

		Test c	ondit	ions					Values					
	Parameter		v _o	V DD	-	-40°C		25°C			85°C			Unit
<u> </u>			(V)	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
1 _L	Quiescent sup-			5			50		1	50			700	
	ply current			10			100		2	100			1400	μА
				15			900		10	900			5000	1
V _{OH}	Output high	0		5	4.99			4.99	5		4.95			V
	voltage	IOH=0		10	9.99			9.99	10		9.95			\ \
VOL	Output low	0		5			0.01		0	0.01			0.05	v
	voltage	I _{OL} =0		10			0.01		0	0.01			0.05	١ .
V _{NH}	Noise immunity			5	1.4			1.5			1.5			V
				10	2.9			3	4.5		3			
VNL	Noise immunity			5	1.5			1.5	2.25		1.4			V
				10	3			3	4.5		2.9			Ľ
IDN	Output drive cur-		0.5	5	12.5			12	15		8			mA
	rent N-channel		0.5	10	18.5			18	20		14			\'''^
IDP	Output drive cur-		4.5	5	-12.5			-12	-15		-8			mA
	rent P-channel		9.5	10	-18.5			-18	-20		-14			
4HAL	Input leak.current	Any in	put	15			± 1		± 10 ⁻⁵	± 1	Ī .		± 1	μA

M 702

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C, C_L = 15 pF, typical temperature coefficient for all V_{DD} = 0.3%/°C values, all input rise and fall time = 20 ns)

		Test conditions				Val	ues		•	
Parameter			V _{DD}	P	/ 702 D	2	М	Unit		
			(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	
twH,	Minimum input		5		100	115		100	140	
twL pulse width		10		50	60		50	75	ns -	
t _r ,	Input clock rise and		5			15			15	
tf	fall time		10			10			10	μs
f _{max}	Maximum clock		5	4.4	5		8.5	10		MHz
	frequency		10	3.5	5		6.5	10		IVITIZ
С	Input capacitance	Any input			5			5		рF


TYPICAL APPLICATIONS

Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.

Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs.

Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.

Electronic watch application circuit



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

16-STAGE COUNTER

- LOW QUIESCENT POWER DISSIPATION
- WIDE SUPPLY VOLTAGE RANGE: 3 to 16V
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY IN CRISTAL OSCILLATOR IMPLEMENTATION FOR TIMING APPLICATION

The M 706 is a 16-stage binary counter constructed with COS/MOS technology on a single monolathic chip. The device may be used as timing circuit. It consists of 16 flip-flops, input inverter for use in crystal oscillator and two output buffers providing push-pull bridge operation. The device is available in 8-lead minidip.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.5 to 16	V
V _I	Input voltage (at any pin)	-0.5 to V _{DD} +0.5	V
Ptot	Total power dissipation (per package)	200	mW
T _{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature	-40 to 85	°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 706 B1

MECHANICAL DATA

Dimensions in mm






11/79


^{**} This voltage is with respect to V_{SS} (GND) pin voltage.

M 706

CONNECTION DIAGRAM



LOGIC BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage: for general applications	3 to 15	v
	for crystal oscillator in clock application	7 to 15	V
V_i	Input voltage	0 to V _{DD}	V
Top	Operating temperature	-40 to 85	°C

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)


		Test	conditions		Va	alues at 2	25° C	
	Parameter		V _o (V)	V _{DD} (V)	Min.	Тур.	Max.	Unit
I _L	Quiescent supply current			5		1	50	
		Í		10		2	100	μΑ
VoH	High output voltage	1 - 0		5	4.99	5		v
		1 _O = 0		10	9.99	10		· ·
VOL	Low output voltage	1 - 0		5		0	0.01	V
		I _O = 0		10		0	0.01	
IDN	Output drive current N-channel		0.5	5	6	7.5		mA
			0.5	10	9	10		mA
IDP	Output drive current P-channel		4.5	5	-6	-7.5		A
İ			4.5	10	-9	-10		mA

TYPICAL APPLICATION

Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.

Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile blocks, and digital timing references in any circuit requiring accurately timed outputs.

Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

23-STAGE COUNTER

LOW QUIESCENT POWER DISSIPATION
WIDE SUPPLY VOLTAGE RANGE: 3 to 15V

HIGH NOISE IMMUNITY: 45% of V_{DD} (TYP.)

INPUTS FULLY PROTECTED

OUTPUT WAVEFORMS SHAPED for a 25% DUTY CYCLE

The M714 (standard temperature range) is 23-stage binary counter constructed with MOS-P channel and N-channel enhancement mode devices in a single monolithic chip. The device may be used as siming circuit. It consist of 23 flip-flops, two output buffers, providing push-pull operation one zener lode providing transient protection at \sim 10V, and input inverters for use in a crystal oscillator. The service is available in 14-lead dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} ** V _I P _{tot}	Supply voltage Input voltage (at any pin) Total power dissipation (per package, including zener diode)	$-0.5 \text{ to } 15 \text{ V}$ $V_{SS} \leqslant V_{i} \leqslant V_{DD}$ 200 mW
T _{stg}	Storage temperature	-65 to 150 °C
T _{op}	Operating temperature	-40 to 85 °C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


* With respect to V_{SS} (GND) pin.


ORDERING NUMBERS: M714 D1 for dual in-line ceramic package frit seal

M714 B1 for dual in-line plastic package


MECHANICAL DATA

Dimensions in mm







PIN CONNECTIONS



LOGIC DIAGRAM



BLOCK DIAGRAM and OUTPUT WAVEFORMS



RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage: for general applications	3 to 15	
	for oscillator starting	6 to 15	V
V,	Input voltage	V _{DD} to V _{SS}	
Top	Operating temperature	-40 to 85	°C

9/79 176

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

		Test con	ditio	ns					Values	3				
	Parameter		v _o	V DD		-40° C			25°C			85°C		Unit
			(v)	(v)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
l_	Quiescent supply			5			50		1	50			700	
}	current			10			100		2	100			1400	μΑ
				15										
V _{OH}	Output high			5	4.99			4.99	5		4.95			
	voltage	I _O = 0		10	9.99			9.99	10		9.95			٧
Vol	Output low			5			0.01		0	0.01		ļ	0.05	
· OL	voltage	I _O = 0		10			9 .01		0	0.01			0.05	v
VNH	Noise immunity			5	1.4			1.5	2.25		1.5			v
				10	2.9			3	4.5		3			Ľ
V _{NL}	Noise immunity		1	5	1.5			1.5	2.25		1.4			v
			1	10	3			3	4.5		2.9			
I _{DN}	Output drive cur-		0.5	5	2.2			1.8	4		1.3			mΑ
	rent N-channel		0.5	10	3.5			2.8	8		2			'''^
IDP	Output drive cur-		4.5	5	-1.6			-1.3	-4		-0.9			mA
	rent P-channel		9.5	10	-2.8			-2.3	-8		-1.6			""
٧z	Zener voltage	I _Z =100μA							10.5					V
		I _Z =10 mA							11.2					1
ін,іп	Input leakage curr								10					pА

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $C_{L} = 15$ pF, typical temperature coefficient for all V_{DD} values is 0.3%/°C, all input rise and fall time = 20 ns.


Parameter							
		Test conditions	V _{DD} (V)	Min.	Тур.	Max.	Unit
t _r , t _f	Input clock rise and fall time		5			15	
			10			10	μs
fCL	Maximum clock input frequency		5	3.5	5		MHz
			10	6.5	10		IVITZ
Cı	Input capacitance	Any input			5		pF

TYPICAL APPLICATIONS

Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.

Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs.

Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

23-STAGE COUNTER

- LOW QUIESCENT POWER DISSIPATION
- **▶ WIDE SUPPLY VOLTAGE RANGE: 3 to 17V**
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- TEST OUTPUT AVAILABLE
- MOTOR DRIVE STAGE OUTPUT

The M730 (standard temperature range) is a 23 stage binary counter in COS/MOS technology in a single inonolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose, seven adjustment terminals are provided on the M730: they are used to set the divider ratio to the required value with an accuracy of 10⁻⁶. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 14. If one or more adjustment terminals are grounded (taken to pin 13), the output frequency decreases. The by-four-divided oscillator frequency may be checked at a separate test output (pin 8) non-reactive with respect to the oscillator. Based on this check the output frequency and consequently the accuracy of the clock may be adjusted at the terminal 1 to 7 by means of the variable frequency divider. With an oscillator frequency of 4.194812 MHz, the series-connected push-pull output stage supplies a symmetrical square wave signal with a pulse duty factor of 0.5 and a repetition frequency of 0.5 Hz if the variable frequency divider is set to its medium value. The device is available in 14 lead dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.3 to +17	V
111	Output current	60	mΑ
P _{tot}	Power dissipation at $T_{amb} = 25^{\circ}C$	200	mW
Top	Operating temperature range	-40 to +85	°C
T _{stg}	Storage temperature range	-55 to +125	°C

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DRDERING NUMBERS: M730 B1 for dual in-line plastic package

M730 D1 for dual in-line ceramic package frit seal


^{**} All voltages are with respect to V_{SS} (GND).

MECHANICAL DATA (dimensions in mm)


Dual in-line ceramic package frit seal




Dual in-line plastic package



PIN CONNECTIONS



BLOCK DIAGRAM and OUTPUT WAVEFORM



RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage: for general applications	3 to 16.5	٧
	for oscillator starting	6 to 16.5	٧
V_i	Input voltage	V _{DD} to V _{SS}	٧
111	Output current	40	mΑ
T_{op}	Operating temperature	-40 to +85	°C

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

		Test conditions			Values									
	Parameter	}			-40° C			25° C			85°C			Unit
			(v)	V _{DD} (V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
	Output high voltage			6	5.99			5.99	6		5.95			V
		loн≈ 0		12	11.99			11.99	12		11.95			ľ
VOL	Output low voltage	0		6			0.01		0	0.01			0.05	V
		I _{OL} = 0		12			0.01		0	0.01			0.05	ľ
IDN	Output drive		2	6	21			20	25		13			mΑ
	current N-channel		2	12	34			33	40		22			
IDP	Output drive		4	6	21			20	25		13			mA
	current P-channel		10	12	34			33	40		22			
Ion	Current consump.	I _O = 0*		12					3					mΑ

^{*} At quartz frequency of 4.194.812 Hz.


DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 25°C, quartz frequency 4.194.812 Hz)

·		Test conditions			Values								
Parameter			V DD	M	730 D1 ty	/ре	M	ype	Unit				
			(v)	Min.	Тур.	Max.	Min.	Тур.	Max.				
f⊤	Frequency test output		12	1.048703				3	Hz				
fo**	Output frequency		12		0.5			0.5		Hz			
Δf _o	Range output frequency adjustment		12		± 121			± 121		ppm			
Ro	Output resistance	R _L = 300Ω	12			100			100	Ω			

^{*} At the centre position of the variable divider.

M 730

APPLICATION CIRCUIT



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

16-STAGE COUNTER

- LOW QUIESCENT POWER DISSIPATION
- **WIDE SUPPLY VOLTAGE RANGE: 3 to 17V**
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- TEST OUTPUT AVAILABLE
- MOTOR DRIVE STAGE OUTPUT

The M731 (standard temperature range) is a 16 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose seven adjustment terminals are provided on the M731: they are used to set the divider ratio to the required value with an accuracy of 10⁻⁶. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 14. If one or more adjustment terminals are grounded (taken to pin 13), the output frequency decreases. The by-four-divided oscillator frequency may be checked at a separate test output (pin 8) non-reactive with respect to the oscillator. With an oscillator frequency of 4.194812 MHz, the series-connected push-pull output stage supplies a symmetrical square wave signal with a pulse duty factor of 0.5 and a repetition frequency of 64 Hz if the variable frequency divider is set to its medium value. The device is available in 14 lead dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.3 to +17	V
l ₁₁	Output current	60	mΑ
P _{tot}	Power dissipation at T _{amb} = 25°C	200	mW
Top	Operating temperature range	-40 to +85	°C
T _{stg}	Storage temperature range	-55 to +125	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ORDERING NUMBERS: M731 B1 for dual in-line plastic package

M731 D1 for dual in-line ceramic package frit seal


^{**} All voltages are with respect to V_{SS} (GND).

M 731


MECHANICAL DATA (dimensions in mm)




for dual in-line plastic package



PIN CONNECTIONS



BLOCK DIAGRAM and OUTPUT WAVEFORM



RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage: for general applications	3 to 16.5	V
	for oscillator starting	6 to 16.5	V
V_i	Input voltage	$V_{ m DD}$ to $V_{ m SS}$	V
I ₁₁	Output current	40	mΑ
T_{op}	Operating temperature	-40 to +85	°C

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

		Test con	ditior	15					Values	3				
	Parameter		Vo	V _{DD}		-40° C			25° C			85°C		Unit
			(V)		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	1
V _{OH}	Output high			6	5.99			5.99	6		5.95			
	voltage	I _{OH} = 0		12	11.99			11.99	12		11.95			\ \
VOL	Output low voltage	I _{OL} = 0		6			0.01		0	0.01			0.05	$\overline{}$
				12			0.01		0	0.01			0.05	ľ
IDN	Output drive		2	6	21			20	25		13			mA
	current N-channel	ł	2	12	34			33	40		22			111/4
IDP	Output drive		4	6	-21			-20	-25		-13			mA
	current P-channel	į	10	12	-34			-33	-40		-22			""^
ION	Current consump.	I _O = 0*		12					3					mA

At quartz frequency of 4.194.812 Hz.


DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 25°C, quartz frequency 4.194.812 Hz)

Parameter		Test conditions	Values						1	
			\mathbf{v}_{DD}	M731 D1			M731 B1			Unit
			(V)		Тур.	Max.	Min.	Тур.	Max.	1
f _T	Frequency test output		12 1.048703			1.048703			Hz	
fo**	Output frequency		12		64			64		Hz
Δf _o f _o	Range output frequency adjustment		12		± 121			+ 121		ppm
R _o	Output resistance	R _L = 300Ω	12			100			100	Ω

At the centre position of the variable divider.

M 731

APPLICATION CIRCUIT



COS/MOS INTEGRATED CIRCUITS

PRELIMINARY DATA

7-STAGE DIVIDER

- LOW POWER DISSIPATION
- LOW OUTPUT IMPEDANCE ON BOTH HIGH AND LOW STATE
- WIDE SUPPLY VOLTAGE RANGE: 5 to 15V
- HIGH NOISE IMMUNITY
- INPUTS FULLY PROTECTED

The M738/M740/M741/M747 are integrated circuits constructed in COS/MOS technology for use as frequency dividers in electronic organs. All the devices consist of 7 stages of binary division connected to give five divider blocks for the M741/M747 and four divider blocks for the M738/M740. The information transfer occurs on the positive going edge of the clock, for M740 and M747, and the negative going edge of the clock for M738/M741, and each output features a symmetrical impedance buffer (300 α typ. at Ψ_{DD} = 10V). They are available in 14 lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*


V _{DD} **	Supply voltage	-0.5 to	15	V
V ₁	Input voltage (at any pin)	-0.5 to V _t	_{DD} +0.5	V
Ptot	Total power dissipation (per package)	_	200	mW
Tstg	Storage temperature	-65 to	150	°C
Top	Operating temperature	-40 to	85	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DRDERING NUMBERS: M 7XX B1 for dual in-line plastic package

MECHANICAL DATA


Dimensions in mm



^{**} All voltages values are refered to V_{SS} pin voltage.


CONNECTION DIAGRAMS

For M741/M747 ٧ss IN I 1 2




FUNCTIONAL DIAGRAMS


For M741/M747



For M738/M740



For M738/M740



RECOMMENDED OPERATING CONDITIONS

	Parameter	V _{DD} (V)	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage		5		15	٧
VI	Input voltage		-0.5	VDI	D+0.5	٧
Top	Operating temperature		-40		85	°C
tw	Width of clock pulse (high or low)	5 10		200 100		ns

		Test conditions			Values									
	Parameter		v _o (v)	V _{DD} (V)	-40° C		25° C			85° C			Unit	
į					Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
CCL	Quiescent supply current	V _i =V _{DD}		5			5			5			300	μА
				10			10			10		_	600	
				15			50	}		50			2000	
VoH	High level output voltage	I ₀ = 0		5	4.99			4.99			4.95			V
				10	9.99			9.99			9.95			
				15	14.99			14.99			14.95		1	
VOL	Low level output voltage	I ₀ = 0		5			0.01			0.01			0.05	v
				10			0.01			0.01	'		0.05	
				15			0.01			0.01			0.05	
OL	Output drive current N-channel		0.5	5	0.5			0.5	0.8	:	0.45			
-		1	0.5	10	1			1	1.6	:	0.95			mA
,			0.5	15	1.6			1.6	2.5		1.55			1
Юн	Output drive		4.5	5	-0.5			-0.5	-0.8		-0.45		i	
	current P-channel		9.5	10	-1		:	-1	-1.6		-0.95			mA.
			14.5	15	-1.6			-1.6	-2.5	1	-1.55		—	1
I _I L	Input current	V _i = 0		15			;	3	30	100				μА
1 _{1H}	Input current	V _i =V _{DD}		15			1			1			1	μΑ

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 25°C)

	umb								
	Parameter		Test conditio		Unit				
	raianietei			$V_{DD}(V)$	Min.	Тур.	Max.	Junit	
tpĽH,	Propagation delay	1 division stage outputs		5			500	ns	
[₹] PHL	time from inputs to:			10			250		
		2 division	C _L = 15 pF on all outputs	5			1000		
		stage outputs	see timing diagram	10			500	ns	
,		3 division		5			1500	ns	
e .		stage outputs	_	10			750] ""	
t _{TLH} ,				5			500	ns	
THL				10			250] '''	
f _{max}	Maximum toggle frequency		C ₁ = 15 pF	5	0.6	2.5		MHz	
			on all outputs	10	2	5]	
•	Cross talk immunity le	vel				70		dB	
Cı	Input capacitance					5		рF	


Send a frequency of 20 kHz to input $V_{|1}$ charge output V_{O1} with 5 k Ω and 15 pF, measure the level of the 10 kHz frequency present at all outputs.

Cross talk level = $20 \log \frac{V_{O1} (10 \text{ kHz})}{V_{OX} (10 \text{ kHz})}$.


With the exception of $V_{\rm OL}$, the output where the 10 kHz signal is greatest is $V_{\rm OX}$. This operation is repeated for all the inputs.

TIMING DIAGRAM

For M740/M747



For M738/M741



PRELIMINARY DATA

3 STAGE COUNTER WITH INTERMEDIATE OUTPUT AT THE 16th STAGE

LOW QUIESCENT POWER DISSIPATION

WIDE SUPPLY VOLTAGE RANGE: 3 to 17V

FULLY PROTECTED INPUTS

INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION

ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS

TEST OUTPUT AVAILABLE

MOTOR DRIVE BRIDGE CONFIGURATION OUTPUT

The M750 is a 23 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter available for crystal oscillator application in which the function of the trimmer capacitor has been ken over by the variable frequency divider comprised in the IC and used to set the correct output requency. For this purpose seven adjustment terminals are provided on the M750: they are used to set the divider ratio to the required value with an accuracy of 10⁻⁶. The adjustable frequency divider has seen designed in such a way that the maximum output frequency is set when all adjustment terminals re either open-circuit or connected to pin 16. If one or more adjustment terminals are grounded (taken pin 14), the output frequency decreases. With an oscillator frequency of 4.194812 MHz the bridge onfiguration outputs supply two symmetrical square wave signals whose frequency is 0.5 Hz; the pulse that factor is 0.5 and their relative delay is of half period. The intermediate output provides a 64 Hz gnal with pulse duty cycle of 50%. The by-four-divided oscillator frequency may be checked at a sparate test output (pin 9) non-reactive with respect to the oscillator. The device is available in 16 lead ual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

	 		
VDD **	Supply voltage	-0.3 to +17	V
12, 113	Output current	30	mΑ
tot	Power dissipation at T _{amb} = 25°C	200	mW
ор	Operating temperature range	-40 to +85	°C
stg	Storage temperature range	-55 to +125	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRDERING NUMBERS: M750 B1 for dual in-line plastic package


M750 D1 for dual in-line ceramic package frit seal


All voltages values are refered to V_{SS} pin voltage.

MECHANICAL DATA (dimension in mm)

For dual in-line ceramic package, frit seal








PIN CONNECTIONS

BLOCK DIAGRAM and OUTPUT WAVEFORM



RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage: for general applications	3 to 16.5	
• 00	for oscillator starting	6 to 16.5	v
V_{i}	Input voltage	V _{DD} to V _{SS}	٧
RL	Output load resistance between pin 12 and 13	300	Ω
T_{op}	Operating temperature	-40 to +85	°C

TATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

		Test conditions			Values]	
	Parameter		v _o	V _{DD}	-40° C			25° C				85° C		Unit	
		l	(v)	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
ОН	Output high voltage	H Output high			6	5.99			5.99	6		5.95			\
•		I _{OH} = 0		12	11.99			11.99	12		11.95			٧	
OL	Output low voltage	I _{OL} = 0		6			0.01		0	0.01			0.05	v	
				12			0.01		0	0.01			0.05	ľ	
DN	Output drive	pin	2	6	10.5			10	12.5		6.5			^	
	current N-chan.	12-13	2	12	17			16.5	20		6.5			mΑ	
DР	Output drive	pin	4	6	-10.5			-10	-12.5		-6.5				
	current P-chan.	12-13	10	12	-17			-16.5	-20		-6.5			mA	
ON	Current consumption	I _O = 0*		12					3					mA	


At quartz frequency of 4.194.812 Hz.

YNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, quartz frequency 4.194.812 Hz)

		Test condition	Test conditions			Values						
Parameter			V _{DD}	M750 D1			M750 B1			Unit		
			(V)	Min.	Тур.	Max.	Min.	Тур.	Max.			
Îτ	Frequency test output		12	1.048703			1.048703			Hz		
6**	Output frequency		12		0.5			0.5		Hz		
∆f _o	Range output frequency adjustment		12		± 121			± 121		ppm		
R _o	Total bridge output resistance	R _L = 300Ω	6			300			300	Ω		

^{**} At the centre position of the variable divider.

APPLICATION CIRCUIT



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

TOUCH TONE GENERATOR

- 2.5 to 5V SUPPLY
- INTERNAL PULL-UP WITH DIODE PROTECTION ON ALL INPUTS
- ON CHIP CRYSTAL CONTROLLED OSCILLATOR: 4.433619 MHz
- INTERNAL CAPACITORS FOR THE CRYSTAL OSCILLATOR
- LOW HARMONIC DISTORTION
- HIGH BAND TONES PRE-EMPHASIS

The M751 can provide all tone frequency pairs required for the Touch Tone Dialling System. The output frequencies are obtained from an internal crystal controlled oscillator whose frequency is reduced in two independent programmable counters. The dividing ratio is controlled by the selected key. The circuit is to be used with 4 x 4 matrix keyboard which generates 4 rows and 4 columns input signals in a 2 by 8 contacts closed to ground format. If two or more keys are activated simultaneously no-illegal tones are sent on the line; if only one contact per each key is grounded, the selected column or row tone is generated. An internal buffer is provided to achieve a 2 pole low-pass active filter requiring only 4 external passive components. The filtered output tone must be adequately interfaced to the telephone line. The device can be supplied in plastic or ceramic 16 pin dual in-line package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.5 to \	/ _{DD} +5.5	V
$\mathbf{V}_{\mathbf{I}}^{-}$	Input voltage	-0.3 to \	/ _{DD} +5.5	V
₹ _{op}	Operating temperature range	-25 to	+50	°C
T _{stg}	Storage temperature range	-55 to	+125	°C
P _{tot}	Power dissipation		400	mW


^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ORDERING NUMBERS: M751 B1 for dual in-line plastic package

M751 D1 for dual in-line ceramic package


^{**} All voltages are refered to V_{SS} pin voltage.

MECHANICAL DATA (dimensions in mm)






PIN CONNECTIONS



BLOCK DIAGRAM



3

5

0.5

ms

ms

ELECTRICAL CHARACTERISTICS (All parameters are 100% tested at 25°C, T_{amb} = 25°C)

					Values		Unit
		Parameter	Test conditions	Min.	Тур.	Max.	Unit
ос с	HARA	CTERISTICS					
Supplies	V _{DD}	Voltage supply range		2.5	3	5	V
Supr	V _{DD}	Operating supply range	V _{DD} = 3V		2.5	3.5	mA
Inputs	INH	Input high current	V _{DD} = 3V V _{IH} = 3V			1	μА
ᇤ	I _{INL}	Input low current	V _{DD} = 3V V _{IL} = 0V	-1		-25	μΑ
Outputs	loL	Output sink current at digital frequency output	V _{DD} = 3V See note 1 V _{OL} = 1V	200			μА
AC C	HARA	CTERISTICS		•			
Δf/f		imum output tones frequency rance	At crystal frequency f _o = 4.433619 MHz		0.4	1.2	%
V _{LF}	Non	ninal output amplitude lower s at filter tone output; pin 14	V _{DD} = 3V See note 2	150	175	200	m∨pp
V _{HF}	Nom	ninal output amplitude high s at filter tone output; pin 14	V _{DD} = 3V See note 2	195	220	245	m∨pp
	Pree	amphasis		1	2	3	dB
V _{DC}	Con	tinuous output at filter tone out; two tones activated	V _{DD} = 3V See note 3		1.1		٧
	Unw	anted frequency components	f = 3.4 KHz			-33	dB m
! !		al harmonic distortion for single uency	f = 50 KHz			-80 2	ав m %

Note 1: Digital frequency output is open drain.

Maximum voltage supply rise time

Start-up time

ts

tr

2 : The value of the alternative output component (VLF, VHF) at two different conditions of supply voltages can be related as follows: $V_{LF'(HF)} \text{ (mVpp)} = V_{LF \text{ (HF)}} \text{ (mVpp)} \frac{V_{DD'}}{V_{DD}}$


V_{DD}= 3V See fig. 2

V_{DD}= 3V See fig. 2


3 : The value of the continuous output component (V_{DC}) at two different conditions of supply voltages can be related as follows:

$$V_{DC}$$
, $(V) = V_{DC}$ $(V) \frac{V_{DD}}{V_{DD}}$

TEST CIRCUIT AND START UP TIME DEFINITION



APPLICATION CIRCUIT



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

16 STAGE COUNTER

- LOW QUIESCENT POWER DISSIPATION
- WIDE SUPPLY VOLTAGE RANGE: 3 to 17V
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- TEST OUTPUT AVAILABEL
- MOTOR DRIVE BRIDGE CONFIGURATION OUTPUT

The M752 (standard temperature range) is a 16 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose seven adjustment terminals are provided on the M752: they are used to set the divider ratio to the required value with an accuracy of 10⁻⁶. With an oscillator frequency of 4.194812 MHz the bridge configuration outputs supply two symmetrical square wave signals whose frequency is 64 Hz; duty cycle is 50% and their relative delay is of half period. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 16. If one or more adjustment terminals are grounded (taken to pin 14), the output frequency decreases. If all adjustment terminals are grounded, the output frequency is reduced by 242 ppm. The by-four-divided oscillator frequency may be checked at a separate test output (pin 9) non-reactive with respect to the oscillator. Based on this check the output frequency and consequently the accuracy of the clock may be adjustable at the terminals 2 . . . 8 by means of the variable frequency divider. The device is available in 16 lead dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} ** I ₁₂ , I ₁₃ P _{tot} T _{op}	Supply voltage Output current Power dissipation at T _{amb} = 25°C Operating temperature range	-40 to	30 200 +85	V mA mW °C
T _{stg}	Storage temperature range	-55 to +		°Č

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBERS: M752 B1 for dual in-line plastic package


M752 D1 for dual in-line ceramic package, frit seal


^{**} All voltages are referred to V_{SS} pin voltage.



MECHANICAL DATA (dimension in mm)


For dual in-line ceramic package, frit seal





PIN CONNECTIONS

BLOCK DIAGRAM and OUTPUT WAVEFORM



RECOMMENDED OPERATING CONDITIONS

V_{DD}	Supply voltage: for general applications	3 to 16.5	V
V_{DD}	for oscillator starting	6 to 16.5	V
V_i	Input voltage	V_{DD} to V_{SS}	V
R_{L}	Output load resistance between pins 12 and 13	1	ΚΩ
T_{op}	Operating temperature	-40 to +85	°C

\$TATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

		Test o	ondit	ions	Values									
	Parameter		v _o	V _{DD}		-40° C			25° C			85°C		Unit
		:	(V)	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
VoH	Output high			6	5.99			5.99	6		5.95			v
	voltage	I _{OH} = 0		12	11.99			11.99	12		11.95			"
VOL	Output low voltage	I _{OL} = 0		6			0.01		0	0.01			0.05	v
				12			0.01		0	0.01			0.05	
IDN	Output drive	pin	2	6	10.5			10	12.5		6.5			mA
	current N-channel	12-13	2	12	17			16.5	20		6.5			'''^
IDP	Output drive	pin	4	6	-10.5			-10	-12.5		-6.5			mA
	current P-channel	12-13	10	12	-17			-16.5	-20		-6.5			'''^
ION	Current consumption	I _O = 0*		12					3					mA


^{*} At quartz frequency of 4.194.812 Hz.

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{am b} = 25°C, quartz frequency 4.194.812 Hz)

Parameter		Test conditi	Values							
			V _{DD}	M752 D1			M752 B1			Unit
			(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	
f _T	Frequency test output		12	1.048703			1.048703			Hz
fo **	Output frequency		12		64			64		Hz
$\frac{\Delta f_o}{f_o}$	Range output frequency adjustment		12		± 121			± 121		ppm
Ro	Total bridge output resistance	R _L = 300Ω	6			300			300	Ω

^{**} At the centre position of the variable divider.

APPLICATION CIRCUIT



COS/MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

23 STAGE COUNTER WITH INTERMEDIATE OUTPUT AT THE 16th STAGE

- LOW QUIESCENT POWER DISSIPATION
- 25% OUTPUT PULSE DUTY CYCLE
- WIDE SUPPLY VOLTAGE RANGE: 3 to 17V
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- TEST OUTPUT AVAILABLE
- MOTOR DRIVER BRIDGE CONFIGURATION OUTPUT

The M754 (standard temperature range) is a 23 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose seven adjustment terminals are provided on the M754; they are used to set the divider ratio to the required value with an accuracy of 10-6. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 16. If one or more adjustment terminals are grounded (taken to pin 14), the output frequency decreases. With an oscillator frequency of 4.194812 MHz the bridge configuration outputs supply two square wave signals whose frequency is 0.5 Hz; the pulse duty factor is 0.25 and their relative delay is of half period. The intermediate output provides a 64 Hz signal with pulse duty cycle of 50%. The by-four-divider oscillator frequency may be checked at a separate test output (pin 9) non-reactive with respect to the oscillator. The device is available in 16 lead dual in-line plastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.3 to +17	
l_{12}, l_{13}	Output current	30	mΑ
P _{tot}	Power dissipation at T _{amb} = 25°C	200	mW
Top	Operating temperature range	-40 to +85	°C
T_{stg}	Storage temperature range	-55 to +125	°C

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ORDERING NUMBERS: M754 B1 for dual in-line plastic package

M754 D1 for dual in-line ceramic package frit seal


^{**} All voltages are referred to V_{SS} pin voltage.

MECHANICAL DATA (dimension in mm)

For dual in-line ceramic package, frit seal




For dual in--line plastic package



PIN CONNECTIONS

BLOCK DIAGRAM and OUTPUT WAVEFORM



RECOMMENDED OPERATING CONDITIONS

V_{DD}	Supply voltage: for general applications	3 to 16.5	٧
55	for oscillator starting	6 to 16.5	٧
V_i	Input voltage	V _{DD} to V _{SS}	٧
R	Output load resistance between pins 12 and 13	300	Ω
Top	Operating temperature range	-40 to +85	°C

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

		Test o	ond it	ions					Values					1
Parameter			v _o	V _{DD}		-40° C			25° C			85° C		Unit
			(V)	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{OH}	Output high voltage			6	5.99			5.99	6		5.95			.,
		I _{OH} = 0		12	11.99			11.99	12		11.95			\ \
VoL	Output low voltage			6			0.01		0	0.01			0.05	V
		IOL= 0		12			0.01		0	0.01			0.05	1 °
I _{DN}	Output drive	pin	2	6	10.5			10	12.5		6.5			
	current P-channel	12-13	2	12	17			16.5	20		6.5			mA
I _{DP}	Output drive	pīn	4	6	-10.5			-10	-12.5		-6.5			T .
	current N-channel	12-13	10	12	-17			-16.5	-20		-6.5			mA
lon	Current consumption	I _O = 0*		12					3					mA


^{*} At quartz frequency of 4.194.812 Hz.

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb}= 25°C, quartz frequency 4.194.812 Hz)

		Test conditio	ns			Va	lues			
	Parameter		V _{DD}	VDD M754 D1				M754 B	754 B1	
			(V)		Тур.	Max.	Min.	Тур.	Max.	
f _T	Frequency test output		12	1.048703			1.048703			Hz
fo**	Output frequency		12		0.5			0.5		Hz
$\frac{\Delta f_o}{f_o}$	Range output frequency adjustment		12		± 121			± 121		ppm
Ro	Total bridge output resistance	R _L = 300Ω	6			300			300	Ω

^{**} At the centre position of the variable divider.

APPLICATION CIRCUIT





COS/MOS INTEGRATED CIRCUIT

30-CHANNEL REMOTE CONTROL TRANSMITTER

- LOW POWER DISSIPATION IN TRANSMISSION
- QUASI-ZERO STAND-BY CURRENT
- WIDE SUPPLY VOLTAGE RANGE
- INPUTS FULLY PROTECTED
- HIGH NOISE IMMUNITY
- INTERLOCK PREVENTS INCORRECT SELECTION

•The M 1024 is a monolithic integrated circuit intended for remote controlled systems in which 30 different ultrasonic frequencies are used to transmit 30 commands.

The M 1024 comprises an oscillator circuit, a variable and a fixed frequency divider, a decoder and a command error protection. The circuit is produced in COS/MOS technology. In conjunction with the ultrasonic Receiver M 1025 a complete remote control system can be realized. The device is available in a 16-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*


V _{DD} **	Supply voltage	-0.5 to 12	
V_1	Input voltage	-0.5 to V _{DD} +0.5	V
1101	Output current	10	mΑ
Ptot	Total power dissipation	200	mW
T _{stg}	Storage temperature	-65 to 150	°C
Top	Operating temperature	-25 to 70	°C


^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 1024 B5

MECHANICAL DATA

Dimensions in mm






^{**} All voltages value are referred to V_{SS} pin voltage.



PIN CONNECTIONS

BLOCK DIAGRAM



TRUTH TABLE $(f_i = 4.4336 \text{ MHz})$

Channel Number						Inputs	i					Output Frequency
	а	b	С	d	0	f	g	h	i	k	1	
1	Н	Н	н	Н	L	н	Н	L	Н	Н	Н	33 945 Hz
2	Н	н	н	н	L	н	н	н	Н	н	L	34 291 Hz
3) н	н	Н	н	L	н	L	н	Н	н	н	34 638 Hz
4	ÌН	Н	Н	н	L	Н	н	н	н	L	н	34 984 Hz
5	Н	н	Н	Н	L	L	Н	н	Н	н	н	35 330 Hz
6	н	н	н	н	L	н	н	н	L	н	н	35 677 Hz
7	L	н	н	н	н	L	н	н	н	Н	н	36 023 Hz
8 9	L	н	н	н	Н	н	н	н	L	н	н	36 370 Hz
9	Н	L	н	н	н	L	н	Н	н	н	н (36 716 Hz
10	н	Ĺ	н	н	н	Н	н	H	L	н	н	37 062 Hz
11	Н	Н	L	н	н	L	н	Н	н	н	н	37 409 Hz
12	н	н	Ĺ	н	н	H	н	н	L	н	н	37 755 Hz
13	Н	н	н	Ĺ	н	Ĺ	H	H	Н	Н	н	38 101 Hz
14	Н	н	н	Ē	н	н	H	Н	L	Н	н	38 448 Hz
15	L	Н	н	Н	н	н	L	н	Н	н	н	38 794 Hz
16	l Ē	Н	н	н	н	H	Н	Н	Н	L	н	39 141 Hz
17	i ii	L	н	н	н	н	L	Н	Н	н	н	39 487 Hz
18	1 н	L	н	Н	Н	Н	Н	Н	Н	L	н	39 833 Hz
19	Н	н	L	Н	н	Н	L	н	Н	н	н	40 180 Hz
20	Н	н	L	Н	н	Н	н	н	Н	L	н	40 526 Hz
21	H	н	н	L	Н	н	L	н	Н	н	н	40 872 Hz
22	H	Н	н	L	н	н	Н	н	Н	L	н	41 219 Hz
23	L	Н	н	Н	н	Н	Н	L	Н	Н	н	41 565 Hz
24	L	Н	н	н	Н	Н	н	Н	Н	н	L	41 912 Hz
25	H	L	н	Н	н	Н	Н	L	Н	н	н	42 258 Hz
26	Н	L	н	Н	н	н	Н	н	Н	Н	L	42 604 Hz
27	i H	н	L	Н	н	н	Н	L	н	Н	н	42 951 Hz
28	Н	Н	L	Н	Н	Н	Н	Н	Н	н	L	43 297 Hz
29	н	н	н	L	Н	н	н	L	н	н	н	43 643 Hz

DESCRIPTION

The truth table shows the 30 ultrasonic transmission frequencies used in the wireless transmission of remote control commands to the receiver. These frequencies are derived from the frequency of a quartz controlled oscillator with the aid of a variable frequency divider operating on the blaking principle. This is accomplished by blanking out between 1 and 30 out of every 128 pulses of the oscillator frequency (4.4336 MHz). The variable divider is preceded by a flip flop which halves the quartz frequency. The variable divider is followed by a fixed divider which divides by 50. It reduces the jitter, which is unavoidable when using the blanking principle, to negligible values. The expression for the ultrasonic output frequency is

butput frequency is $f_o = \frac{f_i \left(97 + N\right)}{12\,800}$ wherein N is the channel number and $f_i = 4.4336$ MHz (sub-carrier frequency). The space between two adjacent ultrasonic frequencies is 346.4 Hz.

The inputs accept a 2 of 11 code: by connecting simultaneously to V_{SS} one of a to e and one of f to I input, a 5 bit word is generated internally and applied to the variable divider. The relative frequency is thus available at the output.

An error protection circuit prevents incorrect operation. Under these conditions the oscillator will not start to operate, and the frequency divider is held in a defined position.

Since consumption under standby conditions is very low, the ultrasonic transmitter need never be switched off. The selected frequency appears at the output when the threshold voltage is exceeded at the two control inputs. A threshold voltage hysteresis ensures that AC voltages which may be superimposed on the input voltage cannot falsify the actuation.

RECOMMENDED OPERATING CONDITIONS


,			
V _{DD}	Supply voltage	7 to 9	V
V,	Input voltage	0 to V _{DD}	V
f _i	Oscillator frequency	4.4336	MHz
Top	Operating temperature	-25 to 70	°C

STATIC ELECTRICAL CHARACTERISTICS(over recommended operating conditions)

			diai	Va	lues at 25	°C	l l mia
	Parameter	lest	conditions	Min.	Тур.	Max.	Unit
IccL	Quiescent supply current	V _{DD} = 9V al	I inputs at V _{DD}		2	10	μА
lcc	Supply current	V _{DD} = 9V - oscillator r - ultrasonic	unning freq. output open		1.5	3	mA
J ₁	Input current	V _{DD} = 9V	V _I = 0 ÷ V _{DD}		0.01	[1]	μА
r _{on}	High level output resistance (on state)	V _{DD} = 7V	I _{OH} = -1 mA		0.5	1	kΩ
ron	Low level output resistance (on state)	V _{DD} = 7N	I _{OL} = 0.2 mA		1.5	3	kΩ
V _{TLH}	Positive going threshold voltage at the inputs a to I	V _{DD} = 9V			4.5		V
V _{THL}	Negative going threshold voltage at the inputs a to 1	V _{DD} = 9V			4.1		V



TYPICAL APPLICATION



MOS INTEGRATED CIRCUIT

30-CHANNEL REMOTE CONTROL RECEIVER

- 3 ANALOG OUTPUT SIGNALS
- 5 BINARY-CODED INPUT/OUTPUT LINES
- MAINS SWITCH OUTPUT
- MUTING FUNCTION
- NORMALIZATION OF ANALOG SIGNALS
- STORAGE AVAILABILITY OF ANALOG SIGNALS

The M 1025 is a monolithic integrated circuit intended for a remote-controlled system in which 30 different ultrasonic frequencies are used to transmit 30 control commands. The recommended transmitters are the M 1024 or the M 1124. The M 1025 measures the frequency of the arriving signal by counting the cycles during a fixed measuring time determined by a 4.433 MHz quartz crystal. All ultrasonic commands are converted into a coded 5-bit output signal and issued in pulsed form on 5 parallel lines. Nine of the thirty commands are memorized and used inside the M 1025; they can also be selected directly by a 5-bit word applied to the input/output binary lines (A to E). The further 21 commands are for free application; different TV channels are selectable if a decoder is connected to the outputs. Six of the nine memorized commands give output signals for controlling three analog values, e.g. volume, brightness and colour saturation. These signals are continuously delivered in square waveform; the duty cycle can be varied so determining the level of the analog value. Even when the mains voltage is not available, the latest analog value may be stored with a minimum of power by means of a battery or accumulator. The M 1025 is constructed in low-threshold P-channel silicon gate technology and is supplied in a 16-lead dual in-line plastic package with copper insert. Three different types are available, CA, CB, CAZ, which differ as specified in the table below.

Туре	MAINS ON by commands (see truth table for the definition of N)
CA	N=1 and $N=15$ to 30 (program selection)
CB	N=15 to 30 (program selection)
CAZ	N=1

ABSOLUTE MAXIMUM RATINGS*

V _{DD} , V _{DD} **	Supply voltages	-20 to 0.3	
V	Input voltage	-20 to 0.3	V
lo	Output current (pins 2, 3, 4, 6, 7, 8, 9, 11, 12)	151	mΑ
P _{tot}	Total package power dissipation	1	W
T_{stg}	Storage temperature	65 to 150	°C
Top	Operating temperature	-25 to 70	°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBERS: M 1025 B5 CA


M 1025 B5 CB M 1025 B5 CAZ

^{**} All voltages values are refered to VSS pin voltage.

MECHANICAL DATA (dimensions in mm)



PIN CONNECTIONS




NOTE 1: THIS PIN MUST BE LEFT OPEN OR CONNECTED TO VSS

NOTE 2: THIS PIN MUST BE LEFT OPEN

5 - 1537

BLOCK DIAGRAM



RUTH TABLE (Clock frequency, f = 4.4336 MHz)

	Ultrasonic				Code		
N	Frequency	Command	E	Α	В	С	D
1 2 3 4 5 6	33 945 Hz	CA, CAZ types: MAINS ON/OFF**	н	L	н	н	Н
2	34 291 Hz	MUTING ON/OFF	L	L	н	н	Н
3	34 638 Hz	Colour saturation (CS)+	H	Н	L	Н	Н
4	34 984 Hz	Normalisation (*)	L	Н	L	Н	Н
5	35 330 Hz	Colour saturation (CS) -	н	L	L	н	н
6	35 677 Hz	S1	L	L	L	Н	Н
7	36 023 Hz	Brightness (BR)+	Н	. н	Н	L	Н
8	36 370 Hz	S2	L	` н	н	L	Н
9	36 716 Hz	Brightness (BR) —	H	L	н	L	Н
10	37 062 Hz	S3	L	L	н	L	Н
11	37 409 Hz	Volume (VL) +; MUTING OFF	Н	Н	L	L	н
12	37 755 Hz	S4	L	Н	L	L	Н
13	38 101 Hz	Volume (VL) —	Н	L	L	L	Н
14	38 448 Hz	S5	L,	L	L	L	Н
15	38 794 Hz	Program 1	н	Н	Н	Н	L
16	39 141 Hz	Program 2	L	Н	Н	Н	L
17	39 487 Hz	Program 3	Н	L	Н	Н	L
18	39 833 Hz	Program 4	L	L	Н	Н	L
19	40 180 Hz	Program 5	Н	Н	L	Н	L
20	40 526 Hz	Program 6	L	Н	L	Н	L
21	40 872 Hz	Program 7	Н	L	L	Н	L
22	41 219 Hz	Program 8 CA, CB types:	L	L	L	Н	L
23	41 565 Hz	Program 9 all these	Н	Н	Н	L	L
24	41 912 Hz	Program 10 commands	L	н	н	L	L
25	42 258 Hz	Program 11 act also as	Н	L	н	L	L
26	42 604 Hz	Program 12 MAINS ON**	L	L	Н	L	L
27	42 951 Hz	Program 13	Н	Н	L	L	L
28	43 297 Hz	Program 14	L	Н	L	L	L
29	43 643 Hz	Program 15	Н	L	L	L	L
30	43 990 Hz	Program 16	L	L	L	L	L

[,] S1 to S5 are additional commands.

RECOMMENDED OPERATING CONDITIONS

V _{DD}	Supply voltage	-18 ± 1	V
V _{DD1}	Storage supply voltage: - D/A signal storing	-10 to V _{DD}	V
	- No storing	0	V
V ₁	Input voltage	0 to V _{DD}	V
h	Input clock frequency	4.4336	MHz
řορ	Operating temperature	-25 to 70	°C
l _r	Supply voltage rise time	max 100	ms
l _o	Output current (pins 2-3-4-6-7-8-9-11-12)	max 2.5	mΑ

^{*} The Normalisation command sets the colour saturation to a pulse duty cycle of 16/31 and the brightness to a pulse duty cycle of 18/31; this command has no effect on volume, unless MUTING has been inserted: in this case the volume is restored, without changing the duty cycle.

^{**} If MUTING has been commanded, each MAINS OFF or MAINS ON command also acts on MUT-ING to restore the previous volume level.

STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions) (Typical values are at $T_{amb} = 25^{\circ}$ C)

	Parameter	Test conditions and notes		Values			
	r aranieter	1 est conditions and notes	Min.	Тур.	Max.	Unit	
I _{DD}	Supply current	V _{DD} ≔ -19V		22	35	mA	
I _{DD1}	Storage supply current	V _{DD1} = -19V		0.2		mA	
ron	Output resistance (on state) pins 2, 3, 4, 6	$V_{DD} = -18V$, $R_L = 2 k\Omega$			1	kΩ	
r _{on}	Output resistance (on state) pins 7, 8, 9, 11, 12	$V_{DD} = -18V$, $R_L = 3.9 \text{ k}\Omega$			5	kΩ	

DIRECT INPUTS (7, 8, 9, 11, 12, 6)

V _{tH}	High level input voltage	-1	V _{SS}	>
VIL	Low level input voltage	V _{DD}	-4	٧

CLOCK INPUT (pin 15)

V _{IPP} Input peak to peak voltage swing (sinusoidal)	Signal applied without DC voltage	4		8	٧
--	-----------------------------------	---	--	---	---

ULTRASONIC FREQUENCY INPUT (pin 14)

VIPP	Input peak to peak voltage swing	Signal applied without DC	500	V _{DD}	mV
		voltage	İ		

DYNAMIC ELECTRICAL CHARACTERISTICS (Clock frequency f = 4.4336 MHz)

	Parameter	Min.	Тур.	Max.	Unit
t ₁	Ultrasonic input acceptance time (except MAINS and MUTING commands)		115.5		ms
t ₂	Ultrasonic input acceptance time (for MAINS and MUTING commands)		669.8		ms
t ₃	Direct inputs acceptance time (except MAINS and MUTING commands)		69.3		ms
t ₄	Direct inputs acceptance time (for MAINS and MUTING commands)		600.6		ms
t ₅	Output activation delay (including acceptance time) for all commands except MAINS and MUTING		115.5		ms
^t 6	Output activation delay (including acceptance time) for MAINS and MUTING commands		669.8		ms
t ₇	Analog-output step to step response time		184.8		ms
t ₈	MAINS OFF to ON acceptance time plus activation time from MAINS input-output	10			μs
f	Analog-output frequency		8.9		kHz
D	Analog-output frequency duty-cycle	1/31		30/31	-

DESCRIPTION

The function of the M 1025 is explained by reference to the various pins as follows:

Pin 1 - Vss

The substrate of the integrated circuit is connected to this pin. It is the reference point for all voltage parameters of the device, and is to be connected to the highest potential of the supply voltage.

Examples:
$$V_{SS} = 0V$$
 $V_{DD} = -18V$ or $V_{SS} = +18V$ $V_{DD} = 0V$

Pin 5 - V DD1 storage supply voltage

If the last-stored D/A information is to be preserved when the mains plug has been disconnected, -10V at least should be fed to pin 5. The current consumption of the memory is typically 0.2 mA. The voltage $|V_{DD1}|$ should be applied before $|V_{DD}|$ falls below 16V. If the storing function is not required, V_{DD1} has to be connected to V_{SS} : in this case, when V_{DD} is applied, the analog control signals are set at the hormalized position.

Pin 14 - Ultrasonic frequency input

The amplified ultrasonic signals of 500 mV peak to peak at minimum are applied to this pin via a capacitor to remove DC voltage. The input waveform must be present for more then 115.5 ms to allow the command to be accepted. Exceptions are the MAINS and MUTING commands which have a 669.8 ms acceptance time. Internal control logic suppresses input frequencies greater than 55.4 kHz and lower than 27.7 kHz. Due to the recognition system, the ultrasonic transmission frequency of 33.9 kHz may fluctuate by ± 0.51% and the frequency of 44.0 kHz by ± 0.39% without causing errors.


Pin 15 - Clock input

The clock input has to be connected via a capacitor to a 4.4336 MHz quartz controlled oscillator, whose output peak to peak voltage has to be comprised between 4 and 8V.

Pins 2 - 3 - 4 - D/A outputs

The outputs CS (colour saturation), BR (brightness) and VL (volume) are the drain of the output transistors. A square wave output voltage is produced when resistors are inserted between the outputs and V₋₋. The frequency of these square waves is 8.93 kHz. The pulse

 V_{DD} . The frequency of these square waves is 8.93 kHz. The pulse duty cycle is variable in 30 steps between 1/31 and 30/31(see fig. 1). 115.5 ms after the onset of an ultrasonic or direct binary command, the pulse duty cycle is advanced by one step. In the case of a continuous command, further advances follow at intervals of 184.8 ms until the final value is reached. The time needed to make the entire variation is 5.543 seconds. When the supply voltage is applied, with $V_{DD1} = 0$, the D/A outputs are normalized with the following pulse *duty cycles: output colour saturation = 16/31; output brightness = 18/31; output volume = 10/31; if V_{DD1} pin has been maintained at its correct voltage, the last stored information is preserved. The command N = 2 switches on or off, the VL output transistor, with a delay time of 669.8 ms acting as a sound ON/OFF-switch. The command N = 4 (normalisation) sets outputs CS and BR to a pulse duty cycle of 16/31 and 18/31, but this command has no effect on the output VL, unless MUTING has been previously commanded. In this case the command N=4 restores the volume. If the MUTING has been commanded, the volume can also be restored with the command *VL+, provided that the circuit is not in the stand-by position. In any case the MUTING command is cancelled by a MAINS ON or OFF command.




DESCRIPTION (continued)

Pin 6 - MAINS ON/OFF output/input

For the purpose of switching the TV set ON or OFF ultrasonically, the input signal must be present at least for 669.8 ms. Thereafter the mains flip flop toggles, controlling an open drain transistor (see fig. 2).

After power supply is applied, the mains flip flop is set independently of V_{DD1} so that the output transistor is off. When the output transistor is off, the D/A-converters are locked, i.e. the output signals at pins 2,3 and 4 cannot be varied. With M 1025 CA type, switching ON can be obtained either by selecting one of the 16 stations or by the power ON/OFF command. With M 1025 CB type, switching ON can be achieved only by using one of the 16 station control commands; with M 1025 CAZ type, only by the Power ON/OFF command. In all types, switching ON can also be obtained connecting pin 6 to V_{SS} for at least 10 μ s and switching OFF is obtained only by the command N=1 (see truth table).



Pins 7 - 8 - 9 - 11 - 12 - Direct input/output lines

These pins serve as inputs for commands on the TV set and, also as outputs for ultrasonic transmitted commands. Fig. 3 shows the input/output stage of one line of the circuit. The commands may be introdu-

ced directly in the form of a 5-bit word applied to the Input/Output lines A, B, C, D and E. An input signal is only recognized as valid if it exceeds the threshold voltage at least once in each of three successive 23.1 ms periods, for at least 10 µs. When this happens, an output pulse of 23.1 ms duration is generated after a processing time of 46.2 ms. (Total delay time 115.5 ms). In the case of MAINS ON/OFF and MUTING input commands the acceptance time is 600.6 ms; the output pulse will appear with a delay of 69.3 ms after the acceptance time (total delay time 669.8 ms). Evidently the output signals act on the inputs again, but this does not cause interferences because the inputs are locked while an output signal is available. If commands are issued either from the remote control or locally to the television set, the local command will always override the remote command.





Fig. 4-Typical output characteristics of the open source transistor at pins 7, 8, 9, 11, 12



COS/MOS INTEGRATED CIRCUIT

30-CHANNEL REMOTE CONTROL TRANSMITTER

- FEW EXTERNAL COMPONENTS
- INTERLOCK PREVENTS INCORRECT SELECTION
- QUASI-ZERO STAND-BY CURRENT
- **WIDE SUPPLY VOLTAGE RANGE**
- INPUTS FULLY PROTECTED

he M 1124 is a monolithic integrated circuit intended for remote controlled systems in which 30 different ultrasonic frequencies are used to transmit 30 commands.

The M 1124 comprises on oscillator circuit which does not require external components except the fuartz. Further it comprises a fixed and a variable frequency divider, a decoder and a command error protection. All the command inputs are pulled-up to V_{DD} by integrated resistors, to reduce the number of external components. Due to the relative low input impedances, the M 1124 is not suited for touch contacts. The circuit is produced in COS/MOS technology. In conjunction with the ultrasonic receivers in 1025 or M 1130, a complete remote control system can be realized. The device is available in a 16-lead to the package.

ABSOLUTE MAXIMUM RATINGS*

V _{DD} **	Supply voltage	-0.5 to	12	V
V	Input voltage	-0.5 to V _I	op +0.5	V
lol	Output current		10	mΑ
tot	Total power dissipation	Ì	200	mW
stq	Storage temperature	-65 to	150	°C
Top	Operating temperature	0 to	70	°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DRDERING NUMBER: M 1024 B1

MECHANICAL DATA

Dimensions in mm






^{**} All voltages are with respect to V_{SS} (GND).

PIN CONNECTIONS

BLOCK DIAGRAM



TRUTH TABLE ($f_i = 4.4336 \text{ MHz}$)

Channel						Inputs	;					Output Frequency
Number	а	b	С	d	0	f	g	h	i	k	1	
1	Н	- н	Н	Н	L	н	Н	L	Н	Н	н	33 945 Hz
2	Н	н	н	н	L	н	н	н	н	Н	L	34 291 Hz
3	Н	н	н	н	L	н	L	н	н	н	н і	34 638 Hz
4	н	н	н	н	L	н	н	Н	н	L	н	34 984 Hz
4 5 6 7	l н	н	н	н	Ĺ	L	н	Н	н	н	н	35 330 Hz
6	Н	н	н	Н	L	н	н	Н	L	н	н	35 677 Hz
7	1 1	H	H	H	H	Ë	н	H	H	н	н	36 023 Hz
8	l Ē	н	H	H	н	н	H	H	Ĺ	H	н	36 370 Hz
8 9	H	L	н	н	н	Ĺ	н	H	н	Н	н	36 716 Hz
10	Н	Ĺ	н	Н	н	H	н	Н	L	н	н	37 062 Hz
11	Н	Ĥ	L	н	н	L	н	н	н	н	н	37 409 Hz
12	Н	H	Ē	н	н	н	H	H	Ĺ	H	H I	37 755 Hz
13	I н	н	н	L	н	L	н	H	Н	н	н	38 101 Hz
14	Н	H	H	Ū	н	Ĥ	H	H	Ĺ	H	н	38 448 Hz
15	1 1	H	H	Ĥ	H	H	Ĺ	H	H	H	н	38 794 Hz
16	l ī	H	H	Н	н	H	H	H	н	Ĺ	н	39 141 Hz
17	H.	Ë	H	H	н	H	Ĺ	H	Н	H	н	39 487 Hz
18	H	Ē	H	н	н	H	H	н	н	L	н	39 833 Hz
19	Н	H	Ĺ	Н	н	Н	Ĺ	Н	Н	H	н	40 180 Hz
20	н	н	Ĺ	н	н	н	H	н	н	L	н	40 526 Hz
21	H	н	н	L	н	Н	L	Н	н	Н	н	40 872 Hz
22	Н	Н	Н	L	Н	н	н	н	н	L	н	41 219 Hz
23	L	Н	н	Н	н	Н	Н	L	н	Н	н	41 565 Hz
24	L	Н	н	Н	Н	н	н	н	н	н	L	41 912 Hz
25	Н	L	н	н	н	н	Н	L	н	Н	н	42 258 Hz
26	Н	L	Н	Н	н	Н	Н	Н	Н	н	L	42 604 Hz
27	Н	н	L	н	Н	н	н	L	Н	н	н	42 951 Hz
28	Н	н	Ē	Н	Н	H	Н	H	н	H	L	43 297 Hz
29	н	н	H	L	н	н	н	L	н	н	н	43 643 Hz

DESCRIPTION

The truth table shows the 30 ultrasonic transmission frequencies used in the wireless transmission of remote control commands to the receiver. These frequencies are derived from the frequency of a quartz controlled oscillator with the aid of a variable frequency divider operating on the blanking principle. This is accomplished by blanking out between 1 to 30 out of every 128 pulses of the oscillator frequency (4.4336 MHz) divided by 2.

The variable divider is followed by a fixed divider which divides by 50. It reduces the jitter, which is unavoidable when using the blanking principle, to negligible values. The expression for the ultrasonic butput frequency is

$$f_o = \frac{f_i (97 + N)}{12800}$$

wherein N is the channel number and $f_i=4.4336\,\text{MHz}$ (sub-carrier frequency). The space between two diacent ultrasonic frequencies is 346.4 Hz.

The inputs accept a 2 of 11 code: by connecting simultaneously to V_{SS} one of a to e and one of f to I input, a 5 bit word is generated internally and applied to the variable divider. The relative frequency is in the small blue at the output.

An error protection circuit prevents incorrect operation. Under these conditions the oscillator will not start to operate, and the frequency divider is held in a defined position.

Bince consumption under standby conditions is very low, the ultrasonic transmitter need never be witched off. The selected frequency appears at the output when the threshold voltage is exceeded at the two control inputs.


RECOMMENDED OPERATING CONDITIONS


Supply voltage	6 to 9	V
Input voltage	0 to V _{DD}	V
Parallel resonance frequency of the quartz at $C_1 = 10 \text{ pF}$	4.433	MHz
Series resistance of the quartz at CL= 10 pF	< 200	Ω
Operating temperature	0 to 70	°C
	Input voltage Parallel resonance frequency of the quartz at C _L = 10 pF Series resistance of the quartz at CL= 10 pF	Input voltage 0 to V_{DD} Parallel resonance frequency of the quartz at C_L = 10 pF 4.433 Series resistance of the quartz at CL = 10 pF < 200

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Typical values are at T_{amb} = 25°C, unless otherwise specified.

	Parameter	Test conditions			Unit	
		1 est conditions	Min.	Тур.	Max.	Unit
IDDL	Quiescent supply current	All inputs at V _{DD}		2	10	μА
loo	Supply current	V _{DD} = 9 V - oscillator running - ultrasonic freq. output open		1.5	3	mA
l _l	Input current	V ₁ = 0		-20		μА
r _{on}	High level output resistance (on state)	I _{OH} = -1 mA		0.5	1	kΩ
ron	Low level output resistance (on state)	I _{OL} = 0.2 mA		1.5	3	kΩ
V _{TH}	Threshold voltage of the control inputs			4.1		V

TYPICAL APPLICATION





NOS INTEGRATED CIRCUIT

80-CHANNEL REMOTE CONTROL RECEIVER

- PROGRAM MEMORY OUTPUTS
- **▶ INTEGRATED CLOCK OSCILLATOR**
- SEQUENTIAL PROGRAM CHANGE COMMAND
- 5 BINARY CODED INPUT/OUTPUT LINES

The M 1130 is a monolithic integrated circuit intended for a remote-controlled system in which 30 different ultrasonic frequencies are used to transmit 30 control commands. Both the M 1024 and the M 1124 can be used as transmitter. The M 1130 measures the frequency of the incoming signal by counting the cycles during a fixed measuring time determined by a 4.4336 MHz quartz crystal. The accepted ultrasonic commands are converted into a coded signal and issued on 5 input/output lines (A to E). The 30 commands can be given not only ultrasonically, but also by applying a 5-bit word to the above mentioned lines. An additional "sequential program change" command is available only on the receiver. Signals to control three analog values, e.g. volume, brightness and colour saturation are internally stored by the M 1130 and continuously delivered in the shape of square wave voltages. The duty cycle of these signals determines the level of the analog value. An output is provided to drive a relay which switches the TV bet ON or OFF. The program output lines are provided to drive all the circuits which need a 4-bit binary code such as the H 770/1/2/3 quad analog switches, or the M 193 electronic program memory. The M 1130 is constructed in a low threshold P-channel silicon gate technology and is supplied in an 18-lead dual-in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*


V _{DD} *	Supply voltage	-20 to 0.3	
V ₁	Input voltage	-20 to 0.3	V
lo	Output current (pins 2 to 14 and 16)	151	mΑ
Ptot	Total power dissipation (per package)	800	mW
Tstg	Storage temperature	-65 to 150	°C
Top	Operating temperature	0 to 70	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 1130 B1


MECHANICAL DATA

Dimensions in mm



^{**} All voltages values are refered to V_{SS} pin voltage.

PIN CONNECTIONS



TRUTH TABLES

Table 1 (Clock frequency = 4.4336 MHz)

Channel	Ultrasonic				Code		
no.	frequency (Hz)	Command	E	Α	В	С	. D
_	_	Sequential progr. change - Mains ON	L	н	Н	Н	Н
1	33 945	Mains OFF	Н	L	Н	н	Н
2	34 291	Muting ON/OFF	L	L	н	н	Н
3	34 638	Colour saturation +	Н	Н	L	н	Н
4	34 984	Normalisation	L	Н	L	н	Н
5	35 330	Colour saturation -	Н	L	L	н	Н
6	35 677	S1	L	L	L	н	Н
7	36 023	Brightness +	Н	Н	Н	L	н
8	36 370	S2	L	Н	н	L	н
9	36 716	Brightness -	Н	L	Н	Ĺ	H
10	37 062	S3	L	L	Н	L	Н
11	37 409	Volume + (Muting OFF)	н	Н	L	L	Н
12	37 755	S4 (Fine tuning –)	L	Н	L	L	Н
13	38 101	Volume - (Muting OFF)	Н	L	L	L	н
14	38 448	S5 (Fine tuning +)	l L	L	L	L	н
15	38 794	Program 1 \	Н	н	н	н	L
16	39 141	Program 2	l L	Н	Н	н	L
17	39 487	Program 3	Н	L	Н	н	L
18	39 833	Program 4	l L	L	Н	н	L
19	40 180	Program 5	Н	н	L	н	L
20	40 52 6	Program 6	l L	н	L	н	L
21	40 872	Program 7	Н	L	L	н	L
22	41 219	Program 8 \ all these commands act	L	L	L	н	L
23	41 565	Program 9 / also as Mains ON	н	Н	Н	L	L
24	41 912	Program 10	L	Н	Н	L	L
25	42 258	Program 11	Н	L	Н	L	L
26	42 604	Program 12	L	L	Н	L	L
27	42 951	Program 13	Н	Н	L	L	L
28	43 298	Program 14	L	н	L	L	L
29	43 643	Program 15	Н	L	L	L	L
30	43 990	Program 16	L	L	L	L	L

Note: S1 to S3 are additional commands.

Table 2: Output code at pins 6, 7, 13, 14

	7	T		
Program no.	PA	РВ	PC	PD
1	L	L	L	L
2	Н	L	L	L
3	L	н	L	L
4	Н	Н	L	L
5	L	L	н	L
6	Н	l L	н	L
7	L	н	Н	L
8	н	Н	н	L
9	L	L	L	н
10	Н	L	L	н
11	L	Н	L	н
. 12	н	Н	L	н
13	L	L	н	н
14	н	L	н	н
15	L	н	Н	н
16	Н	н	Н	н

LECOMMENDED OPERATING CONDITIONS

DD	Supply voltage	-18 ±1	٧
4	Input voltage	0 to V _{DD}	V
Ь	Output current (pins 2 to 14 and 16)	max 2.5	mΑ
ŀ	Input clock frequency	4.4336	MHz
юр	Operating temperature	0 to 70	°C

TATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Typical values are at $T_{amb} = 25^{\circ}C$)

Parameter				Unit		
	rarameter	Test conditions	Min.	Тур.	Max.	Unit
IDD	Supply current	V _{DD} =-19V		-25		mA
V _{IH}	High level input voltage	pins 8-9-10-11-12	-1		V _{SS}	٧
VIL	Low level input voltage	— pins 8-9-10-11-12	V _{DD}		-4	v
V _{IPP}	Ultrasonic input peak to peak voltage (pin 15)	The signal must be applied without D.C. voltage	500		V _{DD}	mV
V oH	High level output voltage	I _{OH} =-1 mA pins 2 to 7-13-14			V _{SS} -0.6	>

DYNAMIC ELECTRICAL CHARACTERISTICS (Clock frequency = 4.4336 MHz)

	Parameter	Min.	Тур.	Max.	Unit
f	Analog output frequency		17.6		kHz
D	Analog output duty cycle	1/63		62/63	
t ₁	Mains ON/OFF command delay time		669.8		ms
t ₂	Program stepping delay time with continuous command		692.9		ms
t ₃	Analog output delay time with continuous command		138.6		ms
t _{w1}	Pulse width at pin 16 with command 12 (FT-)		21.6		μs
t _{w2}	Pulse width at pin 16 with command 14 (FT +)		23.1		ms

DESCRIPTION

The function of the M 1130 is explained with reference to the various pins as follows:

Pin 1 - V_{ss}

The substrate of the integrated circuit is connected to this pin. It is the reference point for all the voltage parameters of the device and has to be connected to the highest potential of the supply voltage. Examples: $V_{SS} = 0V$ $V_{DD} = -18V$

or
$$V_{SS} = +18V$$
 $V_{DD} = 0V$


Pin 18 - V_{DD}

Negative pole of the supply voltage.

Pins 2, 3, 4 - D/A Outputs

These outputs are designed to control brightness, colour saturation and volume respectively. A square wave is produced when resistors are inserted between the outputs and V_{DD} (see fig. 1). The frequency of the square wave is about 17.5 kHz, the duty cycle is variable between 1/63 to 62/63. The information is contained in the pulse duty cycle and D.C. voltages are obtained by integrating the output signals with

RC networks. Approximately 115 ms after the switch-on of an ultrasonic command, the pulse duty cycle is advanced by one step. In the case of a continuous signal, further steps follow at intervals of 138.5 ms until the final value is reached. The time needed to traverse the entire range of variation is 8.5 seconds. During the pulse duration, the open drain output transistor is turned on and has a voltage drop of max 0.6V at 1 mA output current. When the supply is switched on the analog outputs are normalized to the pulse duty cycle of 32/63. A Mute command switches the open drain output transistor at pin 4 OFF and ON after a delay of 0,7 sec. The sound is also restored after a normal delay when one of the commands "Volume +" or "Volume -" is given. The sound is unmuted when the TV set is switched ON.



ESCRIPTION (continued)

in 5 - Mains switch output


is output is provided to control the ON/OFF switching of TV set via a transistor and a relay. When the supply voltage applied to the M 1130 the output transistor is automatically lesed off. In this "stand-by" condition, the analog outsts cannot be changed; this lasts until a mains ON command given in one of the following modes:

by any of the 16 program commands for 0.7 sec.

by the command "sequential program change" (available only on direct inputs) for 0.7 sec.

/by connecting the pin 5 to V_{SS} for at least 10 $\,\mu$ s.


he TV set can only be switched off by a "Mains OFF" hmmand.



Ins 8, 9, 10, 11, 12 - Direct inputs/outputs

hese pins are provided as inputs for commands on the TV set and also as outputs for ultrasonic translitted commands. The command may be introduced directly in the form of a 5 bit word applied to the put/output lines A-B-C-D-E, according to the code indicated in the truth table. An input signal is cognized as valid after an acceptance time of 69.3 ms (for Mains ON/OFF and Muting ON 0.6 sec.), ter which a further processing period of 46.2 ms occurs before the 23.1 ms output signal appears. uring the 23.1 ms pulse the output transistor shown in fig. 3 is conducting. The same pulse will appear

hen the circuit is receiving coded commands from the ultrasonic input cording to the truth table. Although the output signals are felt on the put again this does not cause interference because the inputs are cked while an output signal is available. If commands are issued either trasonically or normally to the television set, the manual command ill always override the ultrasonic command. Concerning the "touch" pmmand, this type of operation is possible due to the very high imbance of the MOS input. The only major point of consideration is in the choice of diode matrix; this must have such a high reverse leakage brent in even the worst conditions that an incorrect command tuation is avoided.



Pins 6, 7, 13, 14 - Program outputs PA-PB-PC-PD

The information of the selected program is statically available in a binary coded form. The code is shown a table 2. TV programs are chosen either selectively (by the commands "Program 1... Program 16") or sequentially upwards on the command "Sequential program change". If the "Sequential program change" command is given continuously, the first change of program takes place after 115 ms and every further change at 0.7 sec intervals. After program 16 has been reached it is followed again by program 1. When the supply voltage is applied to the M 1130, the program outputs are automatically set to program 1. If the TV set is switched on by the command "Sequential program change" this command is made ineflective until it is released.

The output configurations is similar to that shown in fig. 2.

In external load of min 47 K Ω is to be connected to these outputs even if they are not used.


DESCRIPTION (continued)

Pin 15 - Ultrasonic input

Ultrasonic signals of at least 500 mV peak to peak have to be applied to this input via a capacitor. The integrated input amplifier is automatically biased and has an input resistance exceeding 1 Mohm. The first ultrasonic pulses arriving at pin 15 are followed by a preparation period of 23.1 ms. After a measuring time and a delay time of 46.2 ms a pulse of 23.1 ms will appear on the input/output lines according to truth table 1. If a continuous signal is present at the ultrasonic input, the interval between the output pulses amounts to 138.5 ms.

Pin 16 - T output

When commands S4 or S5 are given, in addition to the binary coded output signals at the I/O lines, a further signal in the shape of a pulse is available at this pin. The pulse which has a duration of 21.6 μ s in the case of command S4 and of 23.1 ms in the case of command S5, is used for remote control of the fine tuning via the SGS-ATES M 193 Electronic Program Memory as shown in fig. 4.



Pin 17 - Quartz terminal

A 4.4336 MHz quartz crystal has to be connected between this pin and V_{SS} . A resistor of 5.6 Mohmhas to be connected between the input and V_{DD} to bias the integrated oscillator. The accuracy of the frequency determines the evaluation accuracy of the ultrasonic receiver.

MOS INTEGRATED CIRCUITS

024 - BIT STATIC RANDOM ACCESS MEMORY

POWER SUPPLY V_{CC}= 5V

TTL COMPATIBLE ALL INPUTS AND OUTPUTS
THREE-STATE OUTPUT
INPUTS PROTECTED AGAINST STATIC CHARGE
ORGANIZATION 1024 x 1 BIT IN 16 PIN STD PACKAGE

TYPE	STANDBY PWR (mW)	OPERATING PWR (mW)	ACCESS TIME
M 2102 AL - 2	42	342	250
M 2102 AL	35	174	350
M 2102 AL - 4	35	174	450
M 2102 A - 2	_	342	250
M 2102 AL M 2102 AL - 4 M 2102 A - 2 M 2102 A	_	289	350
	_	289	450
M 2102 A - 4 M 2102 A - 6	-	289	650

The M 2102A is a high speed 1024 word by 1 static N-channel silicon-gate MOS RAM. The device is fully static and therefore does not require clocks or refreshing to operate. The data is read out non destructively and has the same polarity as the input data.

A low standby power version (M 2102 AL) is also available. It has all the same operating characteristics of the M 2102A with the added feature of 35 mW maximum power dissipation in standby and 174 mW n operations. The device is available in 16 lead dual in-line ceramic package, metal-seal or frit-seal and plastic package.

ABSOLUTE MAXIMUM RATINGS

V _i *	Input voltage (at any pin)	-0.5 to	7	V
Ptot	Total power dissipation		1	W
Tstg	Storage temperature	-65 to 1	50	°C
Top	Operating temperature under bias	0 to	70	°C

All voltage are referred to GND pin voltage

ORDERING NUMBERS: M 2102A - B1 for dual-in-line plastic package

M 2102A - D1 for dual-in-line ceramic package, metal-seal M 2102A - F1 for dual-in-line ceramic package, frit-seal


M 2102AL - B1 for dual-in-line plastic package

M 2102AL - D1 for dual-in-line ceramic package, metal-seal M 2102AL - F1 for dual-in-line ceramic package, frit-seal


M 2102 A M 2102 AL

MECHANICAL DATA (dimensions in mm)


Dual in-line ceramic package frit-seal for M2102A/AL-F1




Dual in-line plastic package for M 2102A/AL-B1




Dual in-line ceramic package metal-seal for M 2102A/AL-D



CONNECTION DIAGRAM



LOGIC DIAGRAM




PIN NAMES

DATA INPUT
ADDRESS INPUTS
READ/WRITE INPUT
CHIP ENABLE
DATA OUTPUT
POWER (+5V)

TRUTH TABLE

ĈĒ	R/W	D _{IN}	D _{OUT}	MODE
Н	Х	Х	HIGH Z	NOT SELECTED
L	L	L	L	WRITE "0"
L	L	Н	Н	WRITE "1"
L	Н	×	DOUT	READ

BLOCK DIAGRAM



TATIC ELECTRICAL CHARACTERISTICS (V_{CC}= 4.75 to 5.25V, T_{amb}= 0 to 70°C unless

Parameter		Test conditions	M	M 2102 A M 2102 AL M 2102 A -4 M 2102 AL-4		M 2102 A -2 M 2102 AL-2			M 2102 A-6			Unit
			Min.	Тур.*	Max.	Min.	Тур.*	Max.	Min.	Тур.	Max.	
VIH	Input high voltage	, , , , , , , , , , , , , , , , , , , ,	2		Vcc	2	1	Vcc	2.2		Vcc	V
VIL	Input low voltage		-0,5		0.8	-0.5		0.8	-0.5		0.65	٧
VOH	Output high voltage	I _{OH} = -100 μA	2.4			2.4			2.2			V
VOL	Output low voltage	I _{OL} = 2.1 mA			0.4			0.4			0.45	٧
Li	Input load current	V ₁ = 0 to 5.25V		1	10		1	10		1	10	μА
ОН	Output leakage current	CE= 2V. V _O = V _{OH}		1	5		1	5	i	1	5	μА
OL	Output leakage current	CE = 2V V _O = 0.4V		-1	-10		-1	-10		-1	-10	μΑ
l c c	Supply current	V _I = 5.25V T _{amb} = 0°C Data out open		33	**		45	65		33	55	mA

Typical values for T_{amb}= 25°C and nominal supply voltage.
The maximum I_{CC} value is 55 mA for the M 2102A and M 2102A-4, and 33 mA for the M 2102AL and M 2102AL-4.

M 2102A M 2102AL

DYNAMIC ELECTRICAL CHARACTERISTICS $(T_{amb} = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 5\% \text{ unless})$ otherwise specified)

	Parameter			M 210 M 210)2 A -)2 AL	M 2102 A -4 M 2102 AL-4		M 2102 A-6		Unit	
		Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read	Cycle										
trc	Read cycle		250		350		450		650		ns
ta	Access time			250		350		450		650	ns
tE	CE to output time	10		130		180		230		400	ns
t _{OH1}	Previous read data valid with respect to address	t _R , t _F = 10 ns Load = 1 TTL gate and C _L = 100 pF	40		40		40		50		ns
t _{OH2}	Previous read data valid with respect to chip enable		0		0		0		0		ns
Write (Cycle										
twc	Write cycle		250		350		450		650		ns
tAW	Address to with setup time		20		20		20		200		ns
twp	Write pulse width	t _R , t _F = 10 ns Load = 1 TTL	180		250		300		400		ns
twR	Write recovery time	gate and C ₁ = 100 pF	0		0		0		50		ns
ts	Data setup time		180		250		300		450		ns
th	Data hold time		0		0		0		20		ns
tcw	Chip enable to write setup time		180		250		300		550		ns

CAPACITANCE (T_{amb}= 25°C, f= 1 MHz)


	D	Total conditions	Values Min. Typ. Max 3 5 7 10		Unit	
	Parameter	Test conditions	Min.	Тур.	Max.	Oiiit
Cı	Input capacitance	V ₁ = 0V		3	5	pF ′
Со	Output capacitance	V _o = 0V		7	10	pF

STANDBY CHARACTERISTICS (T_{amb} = 0°C to 70°C)

	Parameter	Test conditions	M 2102 AL-4 M 2102 AL			M 2102 AL-2			Unit
			Min.	Тур.*	Max.	Min.	Typ.*	Max.	1
V _{PD}	V _{CC} in standby		1.5			1.5			V
V _{CES} **	CE bias in standby	2V ≤ V _{PD} ≤ V _{CC} Max.	2	<u> </u>		2			V
		1.5V ≤ V _{PD} < 2V	V_{PD}			V _{PD}			V
I _{PD1}	Standby current	All inputs = V _{PD1} = 1.5V		15	23		20	28	mΑ
I _{PD2}	Standby current	All inputs = V _{PD2} = 2V		20	30		25	38	mA
t _{CP}	Chip deselect to standby time		0			0			ns
t _R ***	Standby recovery time		tRC		_	tRC			ns

Typical values are for T_{amb}= 25°C.
 ** Consider the test conditions as shown: if the standby voltage (V_{PD}) is between 5.25V (V_{CC} max) and 2V, then CE must be held at 2V Min. (V_{IH}). If the standby voltage is than 2V but greater than 1.5V (V_{PD} min), then CE and standby voltage must be at least the same value or, if they are different, CE must be the more positive of the two.
 ***t_R = t_{RC} (READ CYCLE TIME).


STANDBY WAVEFORMS




M 2102 A M 2102 AL

WAVEFORMS

Read cycle



Write cycle



MOS INTEGRATED CIRCUIT

16384 BIT READ ONLY MEMORY

- SINGLE +5V ± 10% POWER SUPPLY
- ACCESS TIME 450 ns (MAX.)
- INPUTS AND OUTPUTS TTL COMPATIBLE
- THREE PROGRAMMABLE CHIP SELECTS FOR SIMPLE MEMORY EXPANSION AND SYSTEM INTERFACE
- COMPLETLY STATIC OPERATION
- THREE-STATE OUTPUT FOR DIRECT BUS INTERFACE

The M 2316E is a 16384 bit static Read Only Memory N-channel Si-Gate MOS organized as 2048 words by 8 bits. Its high bit density is ideal for large, non-volatile data storage applications such as program storage. The three-state outputs and TTL input/output levels allow for direct interface with common system bus structures.

The M 2316E is available in 24-lead dual-in-line plastic package.

ABSOLUTE MAXIMUM RATINGS


V _i *	Input voltage (at any pin)	-0.5 to 7	V
Ptot	Total power dissipation	1	W
Tsta	Storage temperature	-55 to +125	°C
Top	Operating temperature under bias	~10 to 80	°C

^{*} This voltage is with respect to Ground

ORDERING NUMBER: M 2316E B1 for dual in-line plastic package


MECHANICAL DATA

Dimensions in mm



M 2316E


PIN CONNECTIONS



PIN NAMES

A0 - A10	ADDRESS INPUTS
D0 - D7	DATA OUTPUTS
CS1 - CS3	CHIP SELECT INPUTS

BLOCK DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS (T_{amb}= 0°C to +70°C, V_{CC}= 5V ± 10% unless otherwise specified)

	Parameter	Test conditions	Min.	Typ.(1)	Max.	Unit
ILI	Input load current(All input pins)	V _I = 0 to 5.25V			10	μА
I _{LOH}	Output leakage current	Chip deselected V _O = 4V			10	μА
ILOL	Output leakage current	Chip deselected V _O = 0.4V			-20	μА
Icc	Power supply current	All inputs 5.25V Data out open		70	120	mΑ
VIL	Input low voltage		-0.5		0.8	٧
VIH	Input high voltage		2.4		V _{CC} +1V	V
VoL	Output low voltage	I _{OL} = 2.1 mA			0.4	٧
V _{OH}	Output high voltage	I _{OH} = -400 μA	2.4			٧

Note: 1 Typical values for T_{amb}= 25°C and nominal supply voltage.

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 10\%$ unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tA	Address to output delay time	Output load = 1 TTL gate and $C_L = 100 pF$			850	ns
tco	Chip select to output enable delay time	Input pulse levels -0.8 to 2.4V Input pulse rise and fall times (10% to 90%) -20 ns Timing Measurement Reference			120	ns
t _{DF}	Chip deselect to output data float delay time	level: Input = 1V and 2.2V Output = 0.8V and 2.2V	10		100	ns
Cı	Input capacitance	T_{amb} = 25°C f = 1 MHz All pins except pin under test tied to AC ground		5	10	рF
co	Output capacitance	T _{amb} = 25°C f = 1 MHz All pins, except pin under test tied to AC ground		10	15	pF

M 2316E

A.C. Waveforms ADDRESS PROGRAMMABLE CHIP SELECTS DATA OUTPUT OUTPUT HIGH IMPEDANCE S-2320

PRELIMINARY DATA

M 2708-8K BIT (1024 X 8) UV ERASABLE PROM M 2704-4K BIT (512 X 8) UV ERASABLE PROM

- STANDARD POWER SUPPLES: +12V, +5V, -5V
- TTL COMPATIBLE: ALL INPUTS AND OUTPUTS DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT
- ORGANIZATION: M 2708-1024 X 8-BIT IN A 24-LEAD DUAL IN-LINE PACKAGE
 M 2704-512 X 8-BIT IN A 24-LEAD DUAL IN-LINE PACKAGE
- ACCESS TIME: 450 ns MAX.
- FAST PROGRAMMING: TYP, 100 sec, FOR ALL 8K BITS
- LOW POWER CONSUMPTION DURING PROGRAMMING

The M 2708 and the M 2704 are high-speed $1024 \times 8/512 \times 8$ -bit erasable and electrically reprogrammable static ROMs (EPROM) manufactured in N-channel silicon gate MOS technology. They are supplied in 24-lead dual in-line ceramic package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices. The devices are fully static and therefore require no clocks to operate.


ABSOLUTE MAXIMUM RATINGS

V_{DD}	V _{DD} with respect to V _{BB}	+20V to -0.3	V
V _{cc} , V _{ss}	V _{CC} and V _{SS} with respect to V _{BB}	+15V to -0.3	V
V _{BB}	All input or output voltages with respect to V _{BB} during read	+15V to -0.3	٧
CS/WE	Input with respect to V _{BB} during programming	+20V to -0.3	٧
	Program input with respect to V _{BB}	+35V to -0.3	V
P _{tot}	Power dissipation	1.5	W
T _{amb}	Ambient temperature under bias	-25 °C to + 85	°C
T _{stg}	Storage temperature	-65 °C to +125	°C

ORDERING NUMBERS: M 27 XX F1 for dual in-line ceramic package, frit seal

MECHANICAL DATA

dimensions in mm



M 2708 M 2704


PIN CONNECTIONS



PIN NAMES

A0-A9	ADDRESS INPUTS
01-08	DATA OUTPUTS
CS/WE	CHIP SELECT/WRITE ENABLE INPUT

BLOCK DIAGRAM



MODE	PIN NUMBER									
WODE	9,11,13,17	12	18	19	20	21	24			
READ PROGRAM	D _{OUT}	V _{SS} V _{SS}	V _{SS} Pulsed V _{IHP}	V _{DD}	V _{IL} V _{IHW}	V _{BB}	V _{CC}			

READ OPERATION

D.C. AND OPERATING CHARACTERISTICS ($V_{CC} = +5V \pm 5\%$, $V_{DD} = +12V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, $T_{amb} = 0$ to 70°C unless otherwise specified)

	Parameter		1	l		
	rarameter	Test conditions	Min.	Typ.*	Max.	Unit
ILI	Address and chip select input sink current	V _I = 5.25V or V _I = V _{IL}		1	10	μА
ILO	Output leakage current	V _O = 5.25V, CS /WE = 5V		1	10	μА
DD	V _{DD} supply current	Worst case supply current:		50	65	mA
1 _{CC}	V _{CC} supply current	all inputs high		6	10	mA
IBB	V _{BB} supply current	$\frac{1}{CS}$ /WE = 5V T_{amb} = 0°C		30	45	mA
VIL	Input low voltage ,		Vss		0.65	V
V _{IH}	Input high voltage		3		V _{CC} +1	V
VOL	Output low voltage	I _{OL} = 1.6 mA			0.45	V
V _{OH1}	Output high voltage	I _{OH} = -100 μA	3.7			٧
V _{OH2}	Output high voltage	I _{OH} = -1 mA	2.4			٧
Ptot	Power dissipation	T _{amb} = 70°C			800	mW

Typical values are for Tamb = 25°C and nominal supply voltage.

A.C. CHARACTERISTICS (V_{CC} = +5V ± 5%, V_{DD} = +12V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V, T_{amb} = 0 to 70 °C unless otherwise specified)

Parameter		٨.	M 2708-1		M 2708			M 2708-4			
		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
tACC	Address to output delay		280	350		280	450		350	700	ns
tco	Chip select to output delay		60	120		60	120		80	170	ns
t _{DF}	Chip de-select to output float	0		120	0		120	0		170	ns
t _{OH}	Address to output hold	0			0			0			ns

CAPACITANCE (T_{amb}= 25°C, f = 1 MHz)

	Parameter	Test conditions		Values			
ŀ		rest conditions	Min.	Тур.	Max.	Unit	
Cı	Input capacitance	V _I = 0V		4	6	pF	
co	Output capacitance	V _O = 0V		8	12	рF	

DYNAMIC TEST CONDITIONS:

Output load = 1 TTL gate and $C_L = 100 \text{ pF}$


Input Rise and Fall Times = ≤ 20 ns

Timing Measurement Reference Levels = 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs.

Input Pulse levels = 0.65V to 3V.

M 2708 M 2704

WAVEFORMS



PROGRAMMING

Initially, and after each erasure, all bits of the M 2708/2704 are in the "1" state (output high). Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The circuit is set up for the programming operation by raising the $\overline{\text{CS}}/\text{WE}$ input (pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8-bits in parallel, to the data output lines (01-08). The logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up, one program pulse for address is applied to the program input (pin 18). One pass through all addresses is defined as a program loop. The number of loops (N) required is a function of the program pulse width (t_{pw}) according to Nxt_{nw} \geqslant 100 ms.

The width of the program pulse is from 0.1 to 1 ms. The number of loops (N) is from a minimum of 100 (t_{pw} = 1 ms) to greater than 1000 (t_{pw} = 0.1 ms). There must be N successive loops through all 1024 address. It is not permitted to apply N program pulses to an address and then change to the next address to be programmed.

Caution should be observed regarding the end of a program sequence. The \overline{CS} /WE falling edge transition must occur before the first address transition when changing from a program to a read cycle. The **program** pin should also be pulled down to V_{ILP} with an active instead of a passive device. This pin will source a small current (I_{PL}) when \overline{CS} /WE is at V_{IHW} (12V) and the program is at V_{ILP} . Truth table formats for printed cards and paper tape must be compatible with Intel ones.

ERASURE CHARACTERISTICS

The erasure characteristics of the M 2708 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical M 2708 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight.

The recommended erasure procedure for the M 2708 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure, should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The M 2708 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.



PROGRAM CHARACTERISTICS


9.C. PROGRAMMING CHARACTERISTICS (T_{amb} = 25°C, V_{CC} = +5V ± 5%, V_{DD} = +12V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V unless otherwise specified)

Í	_			l		
• ;	Parameter	Test conditions	Min.	Тур.	Max.	Unit
J _{LI}	Address CS/W input sink current	V _i = 5.25V			10	μΑ
IPL	Program pulse source current				3	mA
1 _{IPH}	Program pulse sink current				20	mA
l _{DD}	V _{DD} supply current	Worst case supply current		50	65	mA
^l oo ^l cc	V _{CC} supply current	Worst case supply current all inputs high		6	10	mA
BB	V _{BB} supply current	$\overline{\text{CS}}/\text{WE}=5\text{V};$ $T_{\text{amb}}=0^{\circ}\text{C}$		30	45	mA
VIL	Input low level (except program)		Vss		0.65	V
VIH	Input high level for all address or data		3		V _{CC} +1	٧
VIHW	CS/WE input high level	referenced to V _{SS}	11.4		12.6	V
VIHP	Program pulse high level	referenced to V _{SS}	25		27	V
VILP	Program pulse low level	V _{IHP} -V _{ILP} = 25V min.	V _{SS}		1	V

A.C. PROGRAMMING CHARACTERISTICS

ř.	_			Values			
	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
AS	Address setup time		10			μs	
tcss	CS/WE setup time		10			μs	
⁴ DS	Data setup time		10			μs	
₹AH	Address hold time		1			μs	
^t CH	CS/WE hold time		0.5			μs	
[‡] DH	Data hold time		1			μs	
tor	Chip deselect to output float delay		0		120	ns	
DPR	Program to read delay				10	μs	
t _{PW}	Program pulse width		0.1		1	ms	
tp _R	Program pulse rise time		0.5		2	μs	
tpF	Program pulse fall time		0.5		2	μs	

PROGRAMMING WAVEFORMS



NOTE 1: THE CS/WE TRANSITION MUST OCCUR AFTER THE PROGRAM PULSE TRANSITION AND BEFORE THE ADDRESS TRANSITION NOTE 2: NUMBERS IN () INDICATE MINIMUM TIMING IN 24 UNLESS OTHERWISE SPECIFIED 5-2297

MOS INTEGRATED CIRCUIT

4096-BIT DYNAMIC RANDOM ACCESS MEMORY

- POWER SUPPLY V_{DD}= 12V, V_{CC}= 5V, V_{BB}= -5V (ALL WITH ± 10% TOLERANCE)
- ALL INPUTS ARE LOW CAPACITANCE AND TTL COMPATIBLE
- INPUT LATCHES FOR ADDRESSES, CHIP SELECT AND DATA IN
- INPUTS PROTECTED AGAINST STATIC CHARGE
- THREE-STATE TTL COMPATIBLE OUTPUT
- OUTPUT DATA LATCHED AND VALID INTO NEXT CYCLE
- ECL COMPATIBLE ON VBB POWER SUPPLY (-5.7V)
- LOW POWER CONSUMPTION: ACTIVE POWER UNDER 470 mW STANDBY POWER UNDER 27 mW
- ORGANIZATION 4096 x 1 BIT IN 16-PIN STD PACKAGE
- FUNCTIONAL AND PIN COMPATIBLE WITH MK4027
- ACCESS TIME: TYPE M 4027-2 150 ns
 TYPE M 4027-3 200 ns
 TYPE M 4027-4 250 ns

The M 4027 is a 4096 word by 1 bit dynamic N-channel silicon gate MOS RAM. The M 4027 uses a single transistor cell utilizing a dynamic storage technique and dynamic control circuitry with low power dissipation. A unique multiplexing and latching technique for the address inputs permits the M 4027 to be mounted in a standard 16-pin package. The M 4027 incorporates several flexible operating modes. In addition to the usual read and write cycles, read modify write, page mode and RAS-only refresh cycles are available with the M 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA). The device is available in 16-lead dual in-line plastic or ceramic package (frit-seal). and ceramic package (frit-seal).

ABSOLUTE MAXIMUM RATINGS*

	Voltage on any pin relative to V _{BB}	-0.5 to +20	
	Voltage on V _{DD} , V _{CC} relative to V _{SS}	-1 to +15	V
	$V_{BB} - V_{SS} (V_{DD} - V_{SS} > 0)$	0	V
Top	Operating temperature	0 to +70	°C
T _{sto}	Storage temperature for ceramic package	-65 to +150	°C
	for plastic package	-55 to +125	°C
l _o	Short circuit output current	50	mΑ
P_{tot}	Total power dissipation	1	W


Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ORDERING NUMBERS: M 4027-2/3/4 B1 for dual in-line plastic package


M 4027-2/3/4 D1 for dual in-line ceramic package, metal-seal M 4027-2/3/4 F1 for dual in-line ceramic package, frit-seat




MECHANICAL DATA (dimensions in mm)









RECOMMENDED DC OPERATING CONDITIONS¹ (T_{amb}= 0 to 70°C)⁴

	Parameter		l			
	rarameter	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	10.8	12	13.2	V	2
Vcc	Supply voltage	4.5	5	5.5	V	2, 3
'V _{SS}	Supply voltage	0	0	0	V	2
V _{BB}	Supply voltage	-4.5	-5	-5.7	V	2
VIHC	Input high voltage on RAS, CAS, WRITE	2.4		7	V	2
v _{IH}	Input high voltage, all inputs except RAS, CAS, WRITE	2.2		7	V	2
VIL	Input low voltage, all inputs	-1		0.8	V	2

DC ELECTRICAL CHARACTERISTICS 1 $(T_{amb}=0 \text{ to } 70^{\circ}\text{C})^4$ $(V_{DD}=12\text{V}\pm10\%, V_{CC}=5\text{V}\pm10\%, V_{SS}=0\text{V}, V_{BB}=-5.7 \text{ to }-4.5\text{V})$

	Parameter		Values		Unit	Notes
	rarameter	Min.	Тур.	Max.		Mores
I _{DD1}	Average V _{DD} power supply current			35	mA	5
I _{DD2}	Standby V _{DD} power supply current			2	mA	8
I _{DD3}	Average V _{DD} power supply current during "RAS only" cycles			25	mA	
Icc	V _{CC} power supply current				mA	6
IBB	Average V _{BB} power supply current			150	μА	
1 _{1(L)}	Input leakage current (any input)			10	μΑ	7
lo(L)	Output leakage current			10	μА	8,9
V _{OH}	Output high voltage (I _{SOURCE} = -5 mA)	2.4			٧	
VOL	Output low voltage (I _{SINK} = 3.2 mA)			0.4	٧	

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS 1,10,15 ($T_{amb}=0$ to 70° C) 4 , ($V_{DD}=12$ V \pm 10%, $V_{CC}=5$ V \pm 10%, $V_{SS}=0$ V, $V_{BB}=-5.7$ to -4.5V)

		l		Ty	pes			Ì	
	Parameter	M 4	027-2	M 4	027-3	M 4	027-4	Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	1	
^t RC	Random read or write cycle time	320		375		380		ns	
^t RWC	Read write cycle time	320		375		395		ns	
tRMW	Read modify write cycle time	320		405		470		ns	
^t RAC	Access time from row address strobe		150		200		250	ns	11-13
^t CAC	Access time from column address strobe		100		135		165	ns	12-13
toff	Output buffer turn-off delay		40		50		60	ns	
^t RP	Row address strobe precharge time	100		120		120		ns	
tRAS	Row address strobe pulse width	150	10000	200	10000	250	10000	ns	
^t RSH	Row address strobe hold time	100		135		165		ns	
tCAS	Column address strobe pulse width	100		135		165		ns	
t _{CSH}	Column address strobe hold time	150		200		250		ns	
t _{RCD}	Row to column strobe delay	20	50	25	65	35	85	ns	14
t _{ASR}	Row address set-up time	0		0		0		ns	
^t RAH	Row address hold time	20		25		35		ns	
^t ASC	Column address set-up time	-10		-10		-10		ns	
^t CAH	Column address hold time	45		55		75		ns	
^t AR	Column address hold time referenced to RAS	95		120		160		ns	
tcsc	Chip select set-up time	-10		-10		-10		ns	
^t CH	Chip select hold time	45		55		75		ns	
^t CHR	Chip select hold time referenced to RAS	95		120		160		ns	
tŢ	Transition time (rise and fall)	3	35	5	50	5	50	ns	15
^t RCS	Read command set-up time	0		0		0		ns	
^t RCH	Read command hold time	0		0		0		ns	
twcH	Write command hold time	45		55		75		ns	
twcR	Write command hold time referenced to RAS	95		120		160		ns	
t _{WP}	Write command pulse width	45		55		75		ns	
^t RWL	Write command to row strobe lead time	50		70		85		ns	
^t CWL	Write command to column strobe lead time	50		70		85		ns	
^t DS	Data in set-up time	0		0		0		ns	16

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS (cont.)

				Ту	pes				
	Parameter	M 40	27-2	M 40	027-3	M 40	M 4027-4		Notes
		Min.	Max.	Min.	Max.	Min.	Max.	7	1
t _{DH}	Data in hold-time	45		55		75		ns	16
t _{DHR}	Data in hold time referenced to RAS	95		120		160		ns	
t _{CRP}	Column to row strobe precharge time	0		0		0		ns	
t _{CP}	Column precharge time	60		80		110		ns	
tRFSH	Refresh period		2		2		2	ms	
twcs	Write command set-up time	0		0		0		ns	17
tcwD	CAS to WRITE delay	60		80		90		ns	17
tRWD	RAS to WRITE delay	110		145		175		ns	17
^t DOH	Data out hold time	10		10		10		μs	

CAPACITANCES $(T_{amb} = 0 \text{ to } 70^{\circ}\text{C}, \ V_{DD} = 12\text{V} \pm 10\%; \ V_{SS} = 0\text{V}; \ V_{BB} = -5.7 \text{ to } -4.5\text{V})$

	Parameter	Va	lues	Unit	Notes
İ		Тур.	Max.]	18
CII	Input capacitance (A ₀ -A ₅), D _{IN} , $\overline{\text{CS}}$	4	5	pF	18
C ₁₂	Input capacitance RAS, CAS, WRITE	8	10	pF	18
Co	Output capacitance (D _{OUT})	5	7	pF	8-18

- 1. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- All voltages referenced to V_{SS}. V_{BB} must be applied before and removed after other supply voltages.
 Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- 4.T_{amb} is specified for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible provided that all AC parameters are met.
- 5. Current is proportional to cycle rate. I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min).
- 6.1_{CC} depends on output loading. The V_{CC} supply is connected to the output buffer only. 7.All device pins at 0 volts except V_{BB} which is at -5 \underline{V} and the pin under test which is at +10V.
- 8. Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- $9.0V \le V_{out} \le +10V.$
- 10. AC measurements assume t_T= 5 ns.
- 11. Assumes that $t_{RCD} \le t_{RCD}$ (max). 12. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 13. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 14.Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference
- point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.


 15. V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.

 16. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed
- write or read-modify-write cycles.
- 17.twcs, t_{CWD}, and t_{RWD} are restrictive operating parameters in a read/write or read/modify/write cycle only. If twcs ≥ twcs (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If t_{CWD} ≥ t_{CWD} (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.
- access time) is indeterminate.


 18. Effective capacitance is calculated from the equation: $C = \frac{\Delta Q}{\Delta V}$ with $\Delta V = 3$ volts.




READ CYCLE




WRITE CYCLE (early write)




READ WRITE/READ MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



RAS ONLY REFRESH CYCLE



ADDRESSING

The 12 address bits required to decode one of 4096 cell locations within the M 4027 are multiplexed onto the 6 address inputs and latched into the on-chip row and column address latches.

Row Address Strobe (RAS) latches the six row address bits onto the chip. Column Address Strobe (\overline{CAS}) latches the six column address bits plus Chip Select (\overline{CS}) onto the chip.

Since the internal circuitry allows the columns information to be externally applied to the chip before it is actually required, the hold time requirements for column address and CS are also referenced to RAS. However this gated CAS feature allows the systems designer to compensate for timing skews that may be encountered in the multiplexing operation.

Since the Chip Select signal is not required until \overline{CAS} time, which is well into the memory cycle, its decoding time does not add to system access or cycle time.

Additional timing margin is gained because column address is not required until CAS makes its negative transition.

The timing is further simplified by the positive transition of \overline{CAS} not being referenced to the positive transition of RAS. In fact, CAS need not go HIGH until the beginning of the next cycle.

DATA INPUT/OUTPUT

Data to be written into selected storage cell of the memory chip is first stored in the on-chip data latch. The gating of this latch is performed with a combination of \overline{WRITE} and \overline{CAS} while \overline{RAS} is active.

The later of this signals (WRITE or CAS) to make its negative transition is the strobe for the Data In into the latch. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is activated prior to \overline{CAS} , the Data In is strobe by \overline{CAS} , and set-up time and hold time are referenced to CAS. If the Data In input is not available at CAS time or the cycle is a read-write or readmodify-write, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. (To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-write and page mode write cycles while the "early write" cycle diagram shows Data In referenced to CAS) Note that if the chip is unselected (\overline{CS} high at \overline{CAS} time) \overline{WRITE} commands are not executed and, consequently, data stored in the memory is unaffected. Data is retrieved from the memory in read cycle by maintaining WRITE in the inactive or high state throughout the portion of memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

At the beginning of a memory cycle, the state of the Data Out latch and buffer depend on the previous memory cycle.

Changes in the condition of Data Out latch are initiated by CAS. The negative transition of CAS causes the Data Output (DOUT) to unconditionally go to its open-circuit state. If will remain open-circuited until after the access D_{OUT} time, the will assume the proper state for the type of cycle performed.

If the cycle is a read; read-modify-write, or a delayed write and the chip is selected, then the DOUT latch and buffer will contain the data from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then D_{OUT} will contain the input data.

Once the D_{OUT} goes active, it will remain active until the next negative transition of CAS.

If the cycle is a \overline{CAS} only cycle (no \overline{RAS} signal), then $\overline{D_{OUT}}$ will assume the open - circuit state. The same istrue for normal cycles (both \overline{RAS} and \overline{CAS} present-when the chip is unselected $\overline{D_{OUT}}$ remains in the open-circuit state until the next negative transition of CAS.

RAS only refresh cycles (no CAS) have no effect on the DOLL.

However, when RAS only refresh cycles are continued for extended periods of time, DOUT may eventually go open-circuit.

If the chip unselected, it will not accept a write command and the DOUT will remain in the open-circuit state.



INPUT/OUTPUT LEVELS

All inputs, including the two address strobes, interface directly with TTL.

The high-impedance, low-capacitance input characteristics simplify input driver selection by allowing use of standard logic elements rather than specially designed driver elements.

The 3-state output buffer is a low impedance to V_{CC} for a logic "1" and a low impedance to V_{SS} for a logic "0".

The output resistance to V_{CC} (logic "1" state) is 420 ohm maximum and 135 ohm tipically.

The output resistance to V_{SS} (logic "0" state) is 125 ohm maximum and 35 ohm tipically.

The separate V_{CC} pin allows the output buffer to be powered from supply voltage of the logic to which chip is interfaced.

During battery stand-by operation, the V_{CC} pin may be unpowered without effecting the M 4027 refresh operation.

This allows all system logic, except \overline{RAS} timing circuitry and refresh address logic, to be turned off during battery stand-by to save power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row address every two millisecond or less.

Any cycle in which a RAS signal occurs, accomplished a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input.

A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell.

If, during a refresh cycle, the M 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if "RAS-only" refresh cycles (when RAS is the only signal applied to the chip) are contained for extended periods, the output buffer may eventually lose proper data and go open-circuit.

The output buffer will regain activity with the first cycle in which a CAS signal is applied to the chip.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the M 4027 and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle.

Tipically, the power is 170 mW at 1 μ sec cycle rate for M 4027 with a worse case power of less than 470 mW at 320 μ sec cycle time.

To reduce the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips.

The CAS must be supplied to all chips (to turn off the unselected output).

Those chips that did not receive a \overline{RAS} , however, will not dissipate any power on the \overline{CAS} edges, except for that required to turn off the outputs.

If the RAS signal is decoded and supplied only the selected chips, then the chip select (CS) input of all chips can be at a logic 0.

Then chips that receive a \overline{CAS} but no \overline{RAS} will be unselected (output open-circuited) regardless of the Chip Select input.

For refresh cycles, however, either the \overline{CS} input for all chips must be high or the \overline{CAS} input must be held high to prevent several "wire-OR" outputs from turning on with opposing force. Note that the M 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal RAS/CAS memory cycle.

PAGE MODE OPERATION

The "Page mode" feature of the M 4027 allows for successive memory operations at multiple column location of the same row address with increased speed without an increase in power.

This is done by strobing the row address into the chip and keeping the \overline{RAS} signal at logic 0 throughout all successive memory cycles in which the row address is common.

This "Page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. The time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input (CS) is operative in page made cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in sequence of page cycles. Likewise, the CS input can be used to select or disable any cycle(s) in a series of page cycles.

This feature allows the page boundary to be extended beyond the 64 column location in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and deconding CS to select the proper block.

POWER UP

The M 4027 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, SGS-ATES recommends sequencing of power supplies such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .

Under system failure condiction in which one or more supplied exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and Data Out to the inactive state. After power is applied to the device, the M 4027 requires several cycles before proper device operation is achieved.

Any 8 cycles which perform refresh are adequate for this purpose.

MOS INTEGRATED CIRCUIT

PRELIMINARY DATA

16384-BIT DYNAMIC RANDOM ACCESS MEMORY

- RECOGNIZED INDUSTRY STANDARD 16-PIN CONFIGURATION
- 150ns ACCESS TIME, 320ns CYCLE (M 4116-2)
- 200ns ACCESS TIME, 375ns CYCLE (M 4116-3) 250ns ACCESS TIME, 410ns CYCLE (M 4116-4)
- ± 10% TOLERANCE ON ALL POWER SUPPLIES (+ 12V, ±5V)
- LOW POWER: 462 mW ACTIVE, 20 mW STANDBY (MAX)
- OUTPUT DATA CONTROLLED BY CAS AND UNLATCHED AT END OF CYCLE TO ALLOW
 TWO DIMENSIONAL CHIP SELECTION AND EXTENDED PAGE BOUNDARY
- COMMON I/O CAPABILITY USING "EARLY WRITE" OPERATION
- READ-MODIFY-WRITE, RAS-ONLY REFRESH, AND PAGE-MODE CAPABILITY
- ALL INPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC CHARGE
- 128 REFRESH CYCLES
- MOSTEK 4116 PIN TO PIN REPLACEMENT
- ECL COMPATIBLE ON V_{BB} POWER SUPPLY (-5.7V)

The M 4116 is a new generation MOS dynamic random access memory circuit organized as 16384 words by 1 bit. The technology used to fabricate the M 4116 is double-poly N-channel silicon gate.

This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry through-out, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin.

Multiplexed address inputs permits the M 4116 to be packaged in a standard 16-pin DIP. The device is available in 16-lead dual in-line ceramic package.

ABSOLUTE MAXIMUM RATINGS*


		
Voltage on any pin relative to V _{BB}	-0.5 to +20	٧
Voltage on V _{DD} , V _{CC} supplies relative to V _{SS}	-1 to +15	V
$V_{BB} - V_{SS} (V_{DD} - V_{SS} > 0V)$	0	V
Operating temperature	0 to +70	°C
Storage temperature for ceramic package	-65 to +150	°C
for plastic package	-55 to +125	°C
Short circuit output current	50	mΑ
Total power dissipation	1	W
	Voltage on V _{DD} , V _{CC} supplies relative to V _{SS} V _{BB} -V _{SS} (V _{DD} -V _{SS} > 0V) Operating temperature Storage temperature for ceramic package for plastic package Short circuit output current	$\begin{array}{c} \text{Voltage on V}_{\text{DD}}, \text{V}_{\text{CC}} \text{ supplies relative to V}_{\text{SS}} & -1 \text{ to } +15 \\ \text{V}_{\text{BB}}-\text{V}_{\text{SS}} \left(\text{V}_{\text{DD}}-\text{V}_{\text{SS}} > 0\text{V}\right) & 0 \\ \text{Operating temperature} & 0 \text{ to } +70 \\ \text{Storage temperature for ceramic package} & -65 \text{ to } +150 \\ & \text{for plastic package} & -55 \text{ to } +125 \\ \text{Short circuit output current} & 50 \\ \end{array}$


Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ORDERING NUMBERS: M 4116-2/3/4 D1 for dual in-line ceramic package, metal-seal


M 4116-2/3/4 F1 for dual in-line ceramic package, frit-seal

MECHANICAL DATA (dimensions in mm)





PIN CONNECTIONS



PIN NAMES


ADDRESS INPUTS
COLUMN ADDRESS STROBE
DATA IN DIN

DATA OUT

ROW ADDRESS STROBE WAITE READ/WRITE INPUT POWER (-5V) POWER (+5V) POWER (+12V)

V_{BB} V_{CC} V_{DD} V_{SS} GROUND

BLOCK DIAGRAM



BECOMMENDED DC OPERATING CONDITIONS (T_{amb}= 0 to 70°C)¹

	Parameter		Types			
	rarameter	Min.	Тур.	Max.	Unit	Note
V _{DD}	Supply voltage	10.8	12] 13.2	V	2
V _{CC}	Supply voltage	4.5	5	5.5	V	2.3
V _{SS}	Supply voltage	0	0	0	V	2
V _{BB}	Supply voltage	-4.5	-5	-5.7	V	2
VIHC	Input high voltage on RAS, CAS, WRITE	2.7	_	7	V	2
	Input high voltage, all inputs except RAS, CAS, WRITE	2.4	_	7	٧	2
V _{IH}	Input low voltage, all inputs	-1	_	0.8	V	2

DC ELECTRICAL CHARACTERISTICS $(T_{amb} = 0 \text{ to } 70^{\circ}\text{C})^{1}$, $V_{DD} = 12\text{V} \pm 10\%$ $V_{CC} = 5\text{V} \pm 10\%$; $V_{BB} = -5.7 \text{ to } -4.5\text{V}$; $V_{SS} = 0\text{V}$)

		Types					
Parameter	Test conditions	M 411	16-2/3	M 4116-4		Unit	Note
		Min.	Max.	Min.	Max.	mA μΑ μΑ μΑ μΑ μΑ μΑ μΑ	
Average operating current	240 040		35		35	mA	4
Average operating current							5
Average operating current	RC RC IIIIII		200		200	μА	
Standby current	5.46 – V		1.5		1.5	mA	
Standby current		-10	10	-10	10	μΑ	
Standby current	-001		100			μΑ	
Refresh average current	Refresh mode: RAS cycling		27		27	mA	4
Refresh average current	CAS = V _{IHC}	-10	10	-10	10	μΑ	
Refresh average current	t _{RC} = t _{RC} (min)		200			μΑ	
Page mode average current	Page mode: RAS = V.,		27		27	mA	4
Page mode average current	CAS cycling						5
Page mode average current	t _{PC} = t _{PC} (min)		200			μΑ	
Input leakage current	V_{BB} = -5V $0V \le V_{IN} \le +7V$, all other pins not under test = 0 volts	-10	10	-10	10	μΑ	
Output leakage current	D_{OUT} in disabled $0V \le V_{OUT} \le +5.5V$	-10	10	-10	10	μА	
Output high voltage	I _{OUT} = -5 mA	2.4		2.4		٧	3
Output low voltage	I _{OUT} = 4.2 mA		0.4		0.4	٧	3
	Average operating current Average operating current Average operating current Standby current Standby current Standby current Refresh average current Refresh average current Refresh average current Page mode average current Page mode average current Input leakage current Output leakage current Output high voltage	Average operating current Average operating current Average operating current Standby current Standby current Standby current Refresh average current Refresh average current Refresh average current Page mode average current Page mode average current Page mode average current Page mode average current Page mode average current Page mode average current Page mode average current Page mode average current Page mode average current Value = $V_{IN} = V_{IL}$ Value = $V_{IN} = V_{IL}$ Output leakage current Dout in disabled $V_{IN} = V_{IL} = V_{IL}$ Output leakage current Dout in disabled $V_{IN} = V_{IL}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDIT. $(T_{amb}=0\ to\ 70^{\circ}C)^{1}$, $V_{DD}=12V\pm10\%$; $V_{CC}=5V\pm10\%$; $V_{SS}=0V$, $V_{BB}=-5.7\ to\ -4.5V$)

				Ту	pes				
	Parameter	М 4	116-2	M 4	116-3	M 41	116-4	Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{RC}	Random read or write cycle time	320		375		410		ns	9
t _{RWC}	Read-write cycle time	320		375		425		ns	9
t _{RMW}	Read modify write cycle time	320		405		500		ns	9
t _{PC}	Page mode cycle time	170		225		275		ns	9
tRAC	Access time from RAS		150		200		250	ns	10, 12
tCAC	Access time from CAS		100		135		165	ns	11, 12
toff	Output buffer turn-off delay	0	40	0	50	0	60	ns	13
t _T	Transition time (rise and fall)	3	35	3	50	3	50	ns	8
t _{RP}	RAS precharge time	100		120		150		ns	
t _{RAS}	RAS pulse width	150	10000	200	10000	250	10000	ns	١ .
t _{RSH}	RAS hold time	100		135		165		ns	
tcsH	CAS hold time	150		200		250		ns	
tRCD	RAS to CAS delay time	20	50	25	65	35	85	ns	14
tcas	CAS pulse width	100		135		165		ns	
tCRP	CAS to RAS precharge time	-20		-20		-20		ns	
tASR	Row address set-up time	0		0		0		ns	
tRAH	Row address hold time	20		25		35		ns	
tASC	Column address set-up time	-10		-10		-10		ns	
tCAH	Column address hold time	45		55		75		ns	
tAR	Column address hold time referenced to RAS	95		120		160		ns	
tRCS	Read command set-up time	0		0		0		ns	
t _{RCH}	Read command hold time	0		0		0		ns	
twcH	Write command hold time	45		55		75		ns	
twcR	Write command hold time referenced to RAS	95		120		160		ns	
t _{WP}	Write command pulse width	45		55		75		ns	
tRWL	Write command to RAS lead time	50		70		85		ns	
tcwL	Write command to CAS lead time	50		70		85		ns	
t _{DS}	Data-in set-up time	0		0		0		ns	15
t _{DH}	Data-in hold time	45		55		75		ns	15
t _{DHR}	Data-in hold time referenced to RAS	95		120		160		ns	
t _{CP}	CAS precharge time (for page mode cycle only)	60		80		100		ns	
t _{REF}	Refresh period		2		2		2	ns	
twcs	WRITE command set-up time	-20		-20		-20		ns	16
tCWD	CAS to WRITE delay	60		80		90		ns	16
t _{RWD}	RAS to WRITE delay	110		145		175		ns	16

intes:

- 1. T_{amb} is specified here for operation at frequencies to $t_{RC} \ge t_{RC \, (min)}$. Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
- 2. All voltages referenced to V_{SS}.

 3. Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage of the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining the voltage will swing from V_{SS} to V_{CC} when activated with no current loading. data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the VOH (min) specification is not guaranteed in this mode.
- IDD1, IDD3 and IDD4 depend on cycle rate.
- \mathbf{E} . \mathbf{I}_{CC1} and \mathbf{I}_{CC4} depend upon output loading. During read out of high level data V_{CC} is connected through a low impedance to data out. At all other times ICC consists of leakage currents only.
- 6. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- AC measurements assume $t_T = 5$ ns.
- 8. VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition
- times are measured between V_{IHC} or V_{IH} and V_{IL} .


 The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range $(0^{\circ}\text{C} \leq T_{amb} \leq 70^{\circ}\text{C})$ is assured.
- **D.** Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, trac will increase by the amount that trac exceeds the value shown.
- 1. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
 2. Measured with a load equivalent to 2 TTL loads and 100 pF.
- 3. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to
- $\rlap/$ 4. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 5. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- **6.** twcs, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If twcs \geq twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{CWD} \geq t_{CWD} (min) and t_{RWD} \geq t_{RWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 7. Effective capacitance calculated from the equation $C = \frac{1}{\Delta v}$ with $\Delta v = 3$ volts and power supplies at nominal levels.


B. $\overline{CAS} = V_{IHC}$ to disable D_{OUT} .

APACITANCES ($T_{amb} = 0$ to 70° C; $V_{DD} = 12$ V $\pm 10\%$; $V_{SS} = 0$ V; $V_{BB} = -5.7$ to -4.5V)


and or	Parameter	Min.	Тур.	Max.	Unit	Notes
C _{i 1}	Input capacitance (A ₀ -A ₆) DIN		4	5	pF	17
C _{I 2}	Input capacitance RAS, CAS, WRITE		8	10	pF	17
c _o	Output capacitance (D _{OUT})		5	7	pF	17, 18




WRITE CYCLE (EARLY WRITE)



EAD-WRITE/READ-MODIFY-WRITE CYCLE




RAS-ONLY" REFRESH CYCLE




D_{OUT} V_{OL} - OPEN S 2941

PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



DESCRIPTION

ystem oriented features include ±10% tolerance on all power supplies, direct interfacing capability with igh performance logic families such as Schottky TTL, maximum input noise immunity to minimize false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which iminate the need for interface registers, and two chip select methods to allow the user to determine the propriate speed/power characteristics of his memory system. The M 4116 also incorporates several exible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the M 4116 are multiplexed into the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing equence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS lock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been stirsfied and the address inputs have been changed from Row address to Column address information. Note that CAS can be activated at any time after t_{RAH} and it will have no effect on the worst case data locess time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining equence of column clocks. Two timing end-points result from the internal gating of CAS which are alled t_{RCD} (min) and t_{RCD} (max). No data storage or reading errors will result if CAS is applied to the 1416 at a point in time beyond the t_{RCD} (max) limit. However, access time will then be determined ixclusively by the access time from CAS (t_{CAC}) rather than from RAS (t_{RAC}), and access time from RAS will be lengthened by the amount that t_{RCD} exceeds the t_{RCD} (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the trobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the D_{IN} is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative ransition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, D_{IN} is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state froughout the portion of the memory cycle in which CAS is active (low). Data read from the selected sell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the M 4116 is the high impedance (open-circuit) state. That is to say, anytime \overline{CAS} is at a high level, the D_{OUT} pin will be floating. The only time the putput will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until \overline{CAS} is taken back to the inactive (high level) condition.

DATA OUTPUT CONTROL (continued)

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once, having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not \overline{RAS} goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the D_{OUT} pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even through data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then D_{IN} can be connected dorectly to D_{OUT} for a common I/O data bus.

D_{OUT} will remain valid during a read cycle from t_{CAC} until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection - Since D_{OUT} is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X, Y) chip select array can be realized.

Extended Page Boundary - Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding \overline{CAS} as a page cycle select signal, the page boundary can be extended beyond the 128 column location in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The effective resistance to V_{CC} (logic 1 state) is 420Ω maximum and 135Ω typically. The resistance to V_{SS} (logic 0 state) is 95Ω maximum and 35Ω typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the M 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the M 4116 allows for successive memory operations at multiplie column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single M 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and the CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

EFRESH

efresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 waddresses within each 2 millisecond time interval. Although any normal memory cycle will perform refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only fresh results in a substantial reduction in operating power. This reduction in power is reflected in the 3 specification.

OWER CONSIDERATIONS

est of the circuitry used in the M 4116 is dynamic and most of the power drawn is the result of an adress strobe edge. Conseguently, the dynamic power is primarily a function of operating frequency rather an active duty cycle. This current characteristic of the M 4116 precludes inadverten burn out of the svice in the event that the clock inputs become shorted to ground due to system malfunction.

Sthough no particular power supply noise restriction exists other than the supply voltages remain within specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise sulting from the transient current of the device. This insures optimum system performance and rebility. Bulk capacitance requirements are minimal since the M 4116 draws very little steady state (DC) trent.

system applications requiring lower power dissipations, the operating frequency (cycle rate) of the 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be wered in accordance with the I_{DD1} (max) spec limit equation.

the M 4116-4 is guaranteed to have a maximum I_{DD1} requirement of 35 mA @ 410 ns cycle with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum I_{DD1} requirement of under 20 mA with an ambient temperature range from 0° to 70°C.

Although \overline{RAS} and/or \overline{CAS} can be decoded and used as a chip select signal for the M 4116 overall system power is minimized if the Row Address Strobe (\overline{RAS}) is used for this purpose. All unselected devices those which do not receive a \overline{RAS}) will remain in a low power (standby) mode regardless of the state of \overline{CAS} .

MOWER UP

The M 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, GS-ATES recommends sequencing of power supplies such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .

Inder system failure conditions in which one or more supplies exceed the specified limits significant adlitional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inacive state (high level).

After power is applied to be device, the M 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

IOS INTEGRATED CIRCUIT

PRELIMINARY DATA

4K-BIT READ ONLY MEMORY

8K x 8 ORGANIZATION - EDGE ENABLED OPERATION (CE)

250 ns ACCESS TIME, 375 ns CYCLE TIME FOR M36000-4

300 ns ACCESS TIME, 450 ns CYCLE TIME FOR M36000-5

SINGLE +5V ±10% POWER SUPPLY

LOW POWER DISSIPATION: 220 mW MAX ACTIVE

LOW STANDBY POWER DISSIPATION: 35 mW MAX (CE HIGH)

ON CHIP LATCHES FOR ADDRESSES (CONTROLLED BY CE INPUT)

INPUTS AND THREE-STATE OUTPUTS - TTL COMPATIBLE

OUTPUT DRIVE 2 TTL LOADS AND 100 pF

STANDARD 24 PIN DIP (EPROM PIN OUT COMPATIBLE)

the M36000 is a N--channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. This device incorporates advanced circuit techniques designed to provide maximum circuit density and diability with the highest possible performance, while maintaining low power dissipation and wide berating margins. The M36000 utilizes a static storage cell with clocked control periphery which allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the chip enable (CE) input at a TTL high level. In this mode, power dissipation is reduced to typically to mW, as compared to unclocked devices which draw full power continuously. In system operation, a twice is selected by the CE input, while all others are in a low power mode, reducing the overall system ower. The edge enabled operation means greater system flexibility and an increase in system speed, making this device ideally suited for 8 bit microprocessor systems such as those which utilize the Z80. It can offer significant cost advantages over PROM. The M36000 is available in 24-lead dual in-line dastic or ceramic package.

ABSOLUTE MAXIMUM RATINGS*

\mathbf{v}_{i}	Voltage on any pin with respect to Ground	-1 to +7	٧
Ptot	Total power dissipation	1	W
T _{stq}	Storage temperature: for ceramic package	-65 to +150	°C
ķ	for plastic package	-55 to +125	°C
Top	Operating temperature	0 to +70	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating conditions of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DRDERING NUMBERS: M36000 - 4 B1 for dual in-line plastic package

M36000 - 4 D1 for dual in-line ceramic package


M36000 - 4 F1 for dual in-line ceramic package, frit-seal


M36000 - 5 B1 for dual in-line plastic package M36000 - 5 D1 for dual in-line ceramic package


M36000 - 5 F1 for dual in-line ceramic package, frit-seal

MECHANICAL DATA (dimensions in mm)


Dual in-line plastic package








Dual in-line ceramic package, frit-seal




_1336^{ma}* _

CONNECTION DIAGRAM



BLOCK DIAGRAM



ECOMMENDED DC OPERATING CONDITIONS (T_{amb} = 0 to 70° C unless otherwise specified)

and the same	Parameter	Test conditions		Values		Unit
	rarameter	Test conditions	Min.	Тур.	Max.	Onit
CC	Supply voltage		4.5	5	5.5	V
ин	Input high voltage		2		Vcc	٧
IL	Input low voltage		-1		0.8	٧

TATIC ELECTRICAL CHARACTERISTICS: (Tamb = 0 to 70°C unless otherwise specified)

			Values Min. Typ. Max.			
	Parameter	Test conditions				Unit
V _{OH}	Output high voltage	I _{OH} = -220 μA	2.4			٧
V _{OL}	Output low voltage	I _{OL} = 3.3 mA			0.4	V
t_i	Input leakage current	V _I = 0 to 5.5V	-10		10	μΑ
LO	Output leakage current	Device unselected; V _o = 0 to 5.5V	-10		10	μΑ
CC1	Supply current (active) ²				40	mA
CC2	Supply current (standby)	CE high			8	mΑ

YNAMIC ELECTRICAL CHARACTERISTICS¹ (T_{amb}= 0 to 70°C unless otherwise specified)

t.							
			M36000 - 4 M36000 - 5		00 - 5		
ř.	Parameter	Test conditions	Min.	Max.	Min.	Max.	Unit
tc	Cycle time	Output load = 2 TTL gate	375		450		ns
t _{CE}	CE pulse width	and 100 pF, transition times = 20 ns	250		300		ns
[₹] AC	CE access time	transition times – 20 lis		250		300	ns
OFF	Output turn off delay			60		75	ns
AH	Address hold time		60		75		ns
AS	Address setup time		0		0		ns
tρ	CE precharge time		125		150		ns

otes:

A minimum 100 μ s time delay is required after the application of V_{CC} (+5V) before propex device operation is achieved. CE must be at V_{IH} for this time period.


Current is proportional to cycle rate. I_{CC1} is measured at the specified minimum cycle time.

CAPACITANCE (T_{amb}= 0 to 70°C)

Parameter		Test conditions		Unit		
		l'est conditions	Min.			
С	Input capacitance	Capacitance measured with Boonton Meter or effective value calculated		5	8	pF
СО	Output capacitance	from: $C = \frac{\Delta Q}{\Delta V}$ with $\Delta V = 3V$	_	7	15	pF

DESCRIPTION OF OPERATION

The M36000 is controlled by the chip enable (\overline{CE}) input. A negative going edge at the \overline{CE} input will activate the device as well as strobe and latch the inputs into the onchip address registers. New address data can be applied in anticipation of the next cycle once the address hold time specification has been met. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until \overline{CE} is returned to the inactive state.



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for an infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. This publication supersedes and substitutes all information previously supplied.
SGS — ATES GROUP OF COMPANIES Italy — France — Germany — Singapore — Sweden — United Kingdom — U.S.A. © SGS-ATES Componenti Elettronici SpA, 1979 - Printed in Italy