

SONY®

Semiconductor IC

**Data Book
1989**

SPECL Standard Logic

SONY®

**SPECL Standard Logic Family
Semiconductor Integrated Circuit Data Book
1989**

**Numerical Index and
Selection Guide**

1

General Information

2

Family DC Specification

3

AC Test Circuit

4

Data Sheets

5

Package Data

6

Application Note

7

PREFACE

This date book contains device specifications for SONY SPECL* (SONY Picosecond ECL) Standard Logic Family capable of picosecond and GHz digital signal processing. The Family offers a single gate delay time of 410ps and a Flip-Flop toggle frequency of 3.0GHz while maintaining electrical compatibility to interface with existing 100K standard logic IC's.

SPECL Standard Logic Family was developed for the use of super high speed and high performance standard logic functions in such applications as measuring instruments, automatic testers, optical and wireless communications and computers.

SPECL Standard Logic Family is fabricated using a 0.6 micron emitter process with double poly-silicon electrode structure developed by SONY. The device has a transistor f_T of 10GHz and the chip has a propagation delay time of 100ps at the internal gate.

The family is designed using SONY E3G70 or E3G200 Gate Arrays. Specific functions can easily be implemented through close consultation with the user and ECL system design engineers.

SPECL Standard Logic Family is offered in a 30mil Quad Flat Package. This package feature reduced parasitics and good thermal conductivity for effective heat sinking. The high density surface mount it provides offers the user potential advantages.


*SPECL is a trade mark of SONY Corp. and pronounced "Special".



Numerical Index and Selection Guide

Nomenclature of IC product name

CX B 1001 A Q



Package
P: Plastic DIP
D: Ceramic DIP
M: SOP
Q: Quad Flat Pack
K: Leadless Chip Carrier

Version—optional
Product Number
Product Category
A: Bipolar Analogue
B: Bipolar Digital
D: MOS Digital
K: Memory
P, Q: Micro Computer
L: CCD Signal Processor

SONY Standard Prefix

Numerical Index

Part Number	Function	*Speed	Number of Pins	Page
CXB1100Q	Quad 3-input OR/NOR Gate	410ps	24	5-4
CXB1101Q	Quad 3-input AND/NAND Gate	490ps	24	5-6
CXB1102Q	Quad EX-OR/NOR Gate	530ps	24	5-8
CXB1103Q	Quint Line Receiver with Differential I/O	430ps	24	5-10
CXB1104Q	Dual D Flip-Flop with Set, Reset and Differential I/O	3.2GHz	24	5-12
CXB1105Q	Triple Fan-out Buffers with Common Enable and Differential Output	660ps	24	5-14
CXB1106Q	4-bit Ripple Down Counter with Enable and Reset	3.0GHz	24	5-16
CXB1107Q	Decision Circuit with Differential I/O	2.3GHz	24	5-18
CXB1108Q	Laser Driver	2.0Gbps	16	5-20
CXB1109Q	Quad D Flip-Flop with Master Reset and Differential I/O	3.1GHz	24	5-24
CXB1110Q	16-Line to 1-Line Data Selector/Multiplexer	1170ps	24	5-26
CXB1111Q	4-bit Look-Ahead Carry Generator	700ps	24	5-28
CXB1112Q	Phase Frequency Detector with Differential I/O	800MHz	24	5-30
CXB1113Q	4-bit Multiplexer	1.8GHz	24	5-32
CXB1114Q	4-bit Demultiplexer	2.1GHz	24	5-38
CXB1130Q	9, 8, Dual 4-bit Multiplexer	1.6GHz	32	5-42
CXB1131Q	9, 8, Dual 4-bit Demultiplexer	1.5GHz	32	5-48
CXB1132Q	9, 8, Dual 4-bit Universal Shift Register	1.3GHz	32	5-56
CXB1133Q	22, 15, 7 Stage Data Scrambler with Differential I/O	1.4GHz	24	5-60
CXB1134Q	22, 15, 7 Stage Descrambler with Differential I/O	1.4GHz	24	5-64
CXB1135Q	8 to 16-bit Serial Data Comparator	1.4GHz	32	5-68
CXB1136Q	8-bit Universal Counter with Preset and Master Reset	1.1GHz	32	5-72
CXB1137Q	8-bit Shift Matrix	1450ps	24	5-76
CXB1138Q	4-bit Arithmetic Logic Unit (ALU)	1440ps	24	5-80
New Products				
CXB1115Q	1 to 10 Clock Distributor	760ps	32	5-86
CXB1116Q	4 bit Ripple Up/Down Counter with Enable and Reset	3.0GHz	24	5-88
CXB1139Q	Programmable Delay Line/Duty Cycle Controller	760ps-4650ps	24	5-90

Note: * ; Typical Value

Functional Index

Gates

Function	Part Number	Page
Quad 3-input OR/NOR Gates	CXB1100Q	5-4
Quad 3-input AND/NAND Gates	CXB1101Q	5-6
Quad EX-OR/NOR Gates	CXB1102Q	5-8

Buffers/Inverters

Function	Part Number	Page
Quint Line Receivers with Diff. I/O	CXB1103Q	5-10
Triple Fan-Out Buffers with common Enable and Diff. output	CXB1105Q	5-14

Flip-Flops

Function	Part Number	Page
Dual D-FF with Set, Reset and Diff. I/O	CXB1104Q	5-12
Decision Circuit with Diff. I/O	CXB1107Q	5-18
Quad D-FF with Master Reset and Diff. I/O	CXB1109Q	5-24

Multiplexers

Function	Part Number	Page
16 Line to 1 Line Data Selector/Multiplexer	CXB1110Q	5-26
4-bit Multiplexer	CXB1113Q	5-32
9, 8, Dual 4-bit Multiplexer	CXB1130Q	5-42

Demultiplexers

Function	Part Number	Page
4-bit Demultiplexer	CXB1114Q	5-38
9, 8, Dual 4-bit Demultiplexer	CXB1131Q	5-48

Counters

Function	Part Number	Page
4-bit Ripple Down Counter with Enable and Reset	CXB1106Q	5-16
8-bit Universal Counter with Preset and Master Reset	CXB1136Q	5-72

Arithmetic Operators

Function	Part Number	Page
4-bit Look-Ahead Carry Generator	CXB1111Q	5-28
4-bit Arithmetic Logic Unit (ALU)	CXB1138Q	5-80
8-bit Shift Matrix	CXB1137Q	5-76

Shift Registers

Function	Part Number	Page
9, 8, Dual 4-bit Universal Shift Register	CXB1132Q	5-56

Parallel to Serial Converters

Function	Part Number	Page
4-bit Multiplexer	CXB1113Q	5-32
9, 8, Dual 4-bit Multiplexer	CXB1130Q	5-42

Serial to Parallel Converters


Function	Part Number	Page
4-bit Demultiplexer	CXB1114Q	5-38
9, 8, Dual 4-bit Demultiplexer	CXB1131Q	5-48

Data Scrambler/Descrambler


Function	Part Number	Page
22, 15, 7 stage Scrambler with Diff. I/O	CXB1133Q	5-60
22, 15, 7 stage Descrambler with Diff. I/O	CXB1134Q	5-64

Special Functions

Function	Part Number	Page
Decision Circuit with Diff. I/O	CXB1107Q	5-18
Laser Driver	CXB1108Q	5-20
Phase Frequency Detector with Diff. I/O	CXB1112Q	5-30
8 to 16-bit Serial Data Comparator	CXB1135Q	5-68



General Information



Chapter 2. General Information

General Information	Page
1. SPECL Standard Logic Family	2-3
2. Fabrication Process of SPECL	2-4
3. Definition of Letter Symbols and Terms	2-6
4. Technical Data	2-7
5. Handling Precautions	2-10
6. Quality Assurance and Reliability	2-12

General Information

1. SPECL Standard Logic Family

SPECL Standard Logic Family was designed to meet engineers' requirements in which the existing 10K/10KH and 100K ECL (Emitter Coupled Logic) families are not sufficient in their propagation delay time and edge rate to realize state of the art systems.

SPECL Standard Logic Family operates with $-4.5V$ power supply and has a capability of driving $50\ \Omega$ load into $-2V$ termination voltage. The logic circuit employs an emitter coupled logic with reduced voltage swing in internal gates to increase speed, while maintaining direct interface compatibility to existing ECL logics. The internal gate utilizes two stage series gating and is biased by a stabilized reference voltage source.

The family has the following characteristics :

- Low propagation delay time100ps internal gate
- Fast edge rate200ps tr and tf
- Very small pin-to-pin time skew40ps
- Excellent AC characteristics3.0GHz Flip-Flop toggle frequency
- Compatibility with existing ECL logics and memories
- Temperature compensation over wide temperature range
- Wide operation voltage range
- Simultaneous complementary outputs
- Good noise immunity

- Internal series gating and reduced internal voltage swing
- High gain transfer characteristics
- Low input capacitance3pF
- External wired-OR capability
- Internal $27K\Omega$ input termination

A basic ECL inverter circuit used in the family is shown in Figure 1. All input ports of the family IC have termination resistors as shown in the figure.

When an input terminal is left open, this resistor network pulls down this terminal voltage to $-2V$, keeping it to logic Low voltage level.

Input voltage of standard ECL logic level is translated into internal logic level by the input buffer. The internal logic level is designed to be 400mV to obtain higher speed in internal circuit.

The internal voltage swing is again translated into standard ECL logic level and buffered to drive an external circuit in the output buffer stage. Data outputs are provided by emitter follower transistors.

An internal temperature stabilized voltage reference is implemented in the circuit to provide a threshold voltage for interfacing with the external circuit and internal biasing.

Input and output terminals are guarded against an ESD (Electro Static Discharge) by protection diodes and resistors.





Figure 1. Basic ECL Inverter Circuit

2. Fabrication Process of SPECL

SPECL Standard Logic Family is fabricated on a double poly-silicon electrode process developed by SONY. This process realizes an emitter width of 0.6microns, a base dimension of 2.4microns \times 3.0 microns and a transistor cell size of 9.6 \times 16microns for the minimum geometry. Very small size and dimensions offer very high transistor ft of 10GHz and very low parasitic capacitances. Furthermore, the process offers a poly-silicon resistor with very low parasitics and a low temperature coefficient.



(b)




Figure 2.

Figures 2-a and 2-b show the cross section and minimum geometry of the transistor.

This structure has three excellent features in comparison with a conventional structure.

(1) The emitter is self-aligned to the base poly-silicon electrode, and has a width of 0.6microns. A spacer dielectric 0.3microns thick separates base and emitter electrode reducing extrinsic base region.

(2) The base electrode is formed by the poly-silicon encircling the emitter region to make contact with the external circuit. This structure makes a base resistance small and also reduces extrinsic base region and base parasitics.

(3) The emitter electrode is formed by a thin poly-silicon to reduce junction depth and enhance an emitter efficiency.

Figure 3 shows a transistor ft as a function of collector current.

The maximum ft of 10GHz is attained by this structure. Table 1 shows electric characteristics of the transistor.

Table 1. Transistor Parameters

h_{FE}	100
BV_{CEO}	6.5V
BV_{CBO}	20V
BV_{EBO}	4.0V
C_{CB}	10fF
C_{BE}	8fF
C_{Cs}	30fF
f_T	10GHz
tpd (Ring Osc.)	75ps




Figure 3. f_T vs I_C




Figure 4. Propagation Delay Time measured by an LCML Ring oscillator

3. Definition of Letter Symbols and Terms

I_{EE}	Total power supply current drawn from the negative power supply V_{EE} .	T_h	Hold time: The minimum time (50% to 50%) after the transition of the clock pulse that information must remain unchanged at the Data input terminal to insure proper operation.
I_i	Current into the input pin of the device.	T_{SGG}	Gate to gate time skew
I_{IH}	HIGH level input current into the input pin with a specific HIGH level (V_{IHMAX}) voltage applied.	T_R	Release time: The minimum time (50% to 50%) before transition of the clock pulse where Set or Reset must be released at the Set or Reset input terminal to insure proper operation.
I_o	Output current from the device.	T_{PW}	Pulse width: The minimum pulse width (50% to 50%) of Set or Reset pulse at the Set or Rest input terminal to insure proper operation.
V_{CC}	Circuit ground for the device. This is the most positive potential of the system and is used as the reference level for other voltages.	f_{MAX}	Maximum Toggle frequency of a flip-flop or counter device, maximum Shift frequency of a shift register, or maximum frequency at that the output waveform level decreases 3dB down from DC level with specified condition applied to input terminal.
V_{CCA}	Circuit ground for output emitter follower transistor.	T_{Stg}	Maximum temperature at which device may be stored without damage or performance degradation.
V_{EE}	Negative power supply voltage for the device (usually $-4.5V$ for the family). This is the most negative potential in the system.	T_j	Junction temperature of the device.
V_{BB}	Reference bias voltage which is used as input and output threshold level.	T_a	Ambient (environment) temperature.
V_{IN}	Input voltage to the device.	θ_{ja}	Thermal resistance of an IC package, junction to ambient.
V_{IH}	Input logic HIGH voltage level.	θ_{jc}	Thermal resistance of an IC package, junction to case.
V_{IL}	Input logic LOW voltage level.	C_{IN}	Input capacitance at input terminal.
V_{OH}	Output logic HIGH voltage level: The voltage level at an output terminal for a specified output current or load, with the specified conditions applied to establish a HIGH level at the output.	C_{OUT}	Output capacitance at output terminal.
V_{OL}	Output logic LOW voltage level: The voltage level at the output terminal for a specified output current or load, with the specified condition applied to establish a LOW level at the output terminal.	R_L	Load resistance for output.
V_{TT}	Line load-resistor terminating voltage (usually $-2V$ for the Family) for outputs from the device.	R_P	An input pull-down resistor.
T_{pd}	Propagation delay time, input to output.	R_T	Termination load resistor to V_{TT} .
T_{PLH}	Propagation delay time, input to output rising edge from the 50% point of input waveform at the pin to the 50% point of output waveform at the pin.		
T_{PHL}	Propagation delay time, input to output falling edge from the 50% point of input waveform at the pin to the 50% point of output waveform at the pin.		
T_{TLH}	Waveform rise time from 20% to 80%.		
T_{THL}	Waveform fall time from 80% to 20%.		
T_s	Setup time: The minimum time (50% to 50%) before transition of the clock pulse that information must be present at the Data input terminal to insure proper operation of the device.		

4. Technical Data

VOLTAGE TRANSFER CURVES

SPECL Standard Logic Family permits direct interface with slower prevailing ECL logic families and ECL memories.

The typical voltage swing is 780mV and all voltage levels are specified with a 50Ω load to $-2V$ at all outputs to provide transmission line drive capability.

The voltage transfer characteristics for the differential outputs are represented by two curves: one to describe OR output and one to describe NOR output.

Typical transfer curves are shown in Figure 5-a for case temperature ranges of $0^\circ C$ to $+125^\circ C$.

An IC has a temperature stabilized voltage reference source inside it, and has very small temperature coefficient for switching threshold (V_{TH}). V_{OH} and V_{OL} depend slightly on temperature. This is because the compensation network for an output stage is eliminated to provide maximum transition speed at the output terminal. In spite of this compromise, the noise margin is maintained over a wide temperature range.

Figure 5-b shows the change in transfer curves vs. change in supply voltage.

The voltage gain at the transition point of OR/NOR gate is typically 15 in contrast to the small gain of 4 in prevailing ECL families. The high voltage gain and good temperature stability of threshold voltage ensures a large noise margin.

OUTPUT CHARACTERISTICS

As the output terminal has an inherently low output impedance, a relatively constant output level is maintained for the change of output current.

Figure 8 shows output characteristic vs. output termination.

CHANGE IN I_{EE} vs. CHANGE IN V_{EE} and TEMPERATURE

As shown in Figure 10, V_{EE} power supply current also remains relatively constant over the specified voltage range ($-4.2V$ to $-4.8V$); therefore the propagation delay time is relatively constant versus power supply voltage.

Figure 11 shows change in I_{EE} vs. change in temperature.

CHANGES IN TRANSITION CHARACTERISTICS vs. LOAD CAPACITANCE

All of the AC characteristics are measured using a strip-line test fixture and a sampling oscilloscope. The load capacitance of the fixture is less than $2pF$. Figure 12 shows the typical characteristics of a dependence of the propagation delay time and rise/fall time on the load capacitance.




Figure 5. Transfer characteristics




Figure 6. Change in Output Voltage vs Change in Case Temperature




Figure 7. Change in Reference Voltage vs Change in Case Temperature




Figure 8. Output characteristics vs Output Termination




Figure 9. Change in Reference Voltage vs Reference current




Figure 10. Change in I_{EE} vs. Change in V_{EE}




Figure 11. Change in I_{EE} vs. Change in Case Temperature





Figure 12. Transition Characteristics vs. Load Capacitance



5. Handling Precautions

Explained below are procedures that must be taken in fabrication to prevent the electrostatic destruction of semiconductor devices.

The following basic rules must be obeyed.

- ① Equalize potentials of terminals when transporting or storing.
- ② Equalize the potentials of the electric device, work bench, and operator's body that may come in contact with the semiconductor device.
- ③ Prepare an environment that does not generate static electricity.

One method is keeping relative humidity in the work room to about 50%.

Operator


(1) Clothes

Do not use nylon, rubber and other materials which easily generate static electricity. For clothes, use cotton, or antistatic-treated materials. Wear gloves during operation.

(2) Grounding of operator's body

The operator should connect the specified wrist strap to his arm. If the wrist strap is not available, then the operator should touch the grounding point with his hand, before handling any semiconductor device.

example of grounding band



When using a copper wire for grounding, connect a $1M\Omega$ resistance in series near the hand for safety.

Equipment and tools

(1) Grounding of equipment and tools

Ground the equipments and tools that are to be used. Check insulation beforehand to prevent leakage.


[Check point]

- measuring instrument
- conveyer
- electric deburr brush
- carrier
- solder dipping tank
- lead cutter
- shelves and racks

(2) Grounding of work table

Ground the work table as illustrated. Do not put anything which can easily generate static electricity, such as foam styrol, on the work table.

grounding of work table




(3) Semiconductor device case

Use a metal case, or an antistatic plastic case (lined with conductive sheet or aluminum foil).

Transporting, storing and packaging methods

(1) Bag

Use a conductive bag to store ICs. If the use of a vinyl bag is unavoidable, be sure to wrap the IC with aluminum foil.



(2) Handling of mounted substrates

Wear cotton gloves when handling. As far as possible, avoid touching soldered faces. When handling mounted substrates individually, be sure to use a conductive or paper bag. Do not use a polyethylene bag.

Resistance to soldering heat

(1) Specification of JIS

JIS specifies the method for testing the resistance to soldering heat. This method is used for guaranteeing the IC resistance against thermal stresses by soldering. An abstract of this standard is as follows:

- Dip the device terminal only once for 10 ± 1 seconds in a solder bath of $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$, or for $3^{+0.5}_{-0}$ seconds in a solder bath of $350^{\circ}\text{C} \pm 10^{\circ}\text{C}$, for a distance of up to 1 to 1.5 mm from the main body.

For the solder flow system temperature should be $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$. To solder by soldering iron temperature should be $350^{\circ}\text{C} \pm 10^{\circ}\text{C}$.

- Leave the device for more than two hours after dipping, then measure the device characteristics.
- Normally, the warranty is limited to 10 seconds at $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$. The distance between the device main body and solder bath is 1.6 mm.

6. Quality Assurance and Reliability

Sony's Policy of Quality Assurance


The Sony semiconductor embodies two fundamental ideas: "highest quality" and "lowest cost". These are the two key points for realizing such ideas.

One is the "quality" of men fabricating the semiconductor devices. The reliability of these people is reflected in the Sony products. Accordingly, Sony is making a continuous effort to raise the "quality" of people capable of manufacturing and fabricating Sony semiconductor devices.

The other point is a source management system combined with the concept of thorough quality design. With this system, higher quality products can be steadily manufactured through automation of device design, process design, and the fabrication process.

Sony is making constant efforts to supply the most economical and most useful products of very high quality to users.

Quality assurance system of semiconductor products



Quality assurance criteria and reliability test criteria

1) Quality assurance in shipping

Establishing quality in the design and in fabrication is essential to keep the quality and reliability levels of the semiconductor devices at a high level. This is done by the "Zero-defect" (ZD) movement. Further sampling checks, in units of shipping lot, is done on products that have been "totally-inspected" at the final fabrication

stage, thus ensuring no defective items. This sampling inspection is done in accordance with MIL-STD-105D.

2) Reliability

The reliability test is done, periodically, to confirm reliability level.

Periodical reliability test

Item		Test Hour	LTPD
Electrical characteristic test		In order to establish the quality level, some types are selected and tested again.	
LIFE TEST	High temperature operation	Up to 1000 hr	10%
	High temperature storage	Up to 1000 hr	10%
	Low temperature storage	Up to 1000 hr	10%
	High temperature and high humidity storage	Up to 1000 hr	10%
	High humidity bias test	Up to 1000 hr	10%
	High temperature and high humidity with bias	Up to 500 hr	10%
	Pressure cooker	Up to 200 hr	10%
ENVIRONMENT TEST	Soldering heat resistance heat cycle	10 s	15%
	Heat cycle	10 cycle	15%
MECHANICAL TEST	Solderability	Japan Industrial Standard (JIS)	
	Lead strength	15% 15%	
OTHER TESTS	If necessary, tests are selected according to JIS C7021, C7022, EIAJ SD121, IC121.		

- These tests are selected by sampling standard.


These tests and inspection data are useful not only to improve design and wafer processes, but also serve to forecast reliability at the consumer level.


Reliability test standard for acceptance of products

Type of Test	Condition	Supply voltage	Testing time	LTPD
High temperature operation	Ta = 125°C, 150°C	Typ	1000 hr	5%
High temperature with bias	Ta = 125°C, 150°C	Typ	1000 hr	5%
High temperature storage	Ta = 150°C		1000 hr	5%
Low temperature storage	Ta = - 65°C		1000 hr	5%
High temperature and humidity storage	Ta = 85°C, 85%RH		1000 hr	5%
High temperature and High humidity with bias	Ta = 85°C, 85%RH	Typ (1 hr on/3 hr off)	1000 hr	5%
Pressure cooker	Ta = 121°C, 100%RH, 30 pounds per square inch		200 hr	5%
Temperature cycle	Ta = - 65°C to + 150°C		100 C	10%
Heat shock	Ta = 0°C to + 100°C		5 C	10%
Soldering heat resistance	Tsolder = 260°C		10 S	10%
Solderability	Tsolder = 230°C (Rosin type flux)		5 S	10%
Mechanical shock	X, Y, Z 1500G 0.5 ms half sine wave		3 times for each direction	10%
Vibration	X, Y, Z 20G 10 to 2000 to 10 Hz (4 min) sine wave vibration		16 minutes for each direction	10%
Constant acceleration	X, Y, Z 20,000 G centrifugal acceleration		1 minute for each direction	10%
Fall by gravity	Falling from the height of 75cm to maple plate by gravity		3 times	10%
Lead strength (Bend) (Pull)	Japan Industrial Standard (JIS)			10%
Electrostatics strength	Device must be designed again, when electrostatic strength is below standard supplying surge voltage To each pin under the conditions of C = 200PF and Rs = 0 Ω.			


Flow Chart from Development to Manufacturing

Sony attains high quality and high reliability of semiconductor products by designing devices with quality and reliability from the initial steps of development and evaluating them sufficiently in each step of the development.





Family DC Specification



Chapter 3. Family DC Specification

Family DC Specification	Page
1. Absolute Maximum Ratings	3-3
2. Recommended Operating Conditions	3-3
3. DC Electrical Characteristics	3-4

Family DC Specification

DC characteristics specified in this section apply to each member of the Family unless otherwise specified on the individual device data sheet.

Each member of the Family is electrically compatible with existing ECL 100K.

Absolute Maximum Ratings

$V_{CC}=V_{CCA}=0V$

Characteristic	Symbol	Rating	Unit
Supply voltage	V_{EE}	+0.3 to -6	V
Input voltage	V_I	0 to -4	V
Output current — Continuous — Surge	I_O	0 to 50 0 to 100	mA
Operating case temperature	T_C	-55 to 125	°C
Storage temperature	T_{STG}	-65 to 150	°C

Stresses greater than these conditions may cause permanent damage to the devices or affect their reliability. Input terminal should not be connected to V_{EE} for logic LOW level. LOW voltage level is maintained with input pins left open.

Recommended Operating Conditions

$V_{CC}=V_{CCA}=0V$

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V_{EE}	-4.2	-4.5	-4.8	V
Output termination to $V_{TT}=-2V$	R_T	45	50		Ω
Operating case temperature	T_C	0		85	°C

The devices should be operated under these conditions, beyond which the parametric values are not specified.

DC Electrical Characteristics

$V_{EE} = -4.5V$ ($V_{CC} = V_{CCA} = GND$, $T_c = 0^\circ C$ to $85^\circ C$, $R_L = 50\Omega$ to $V_{TT} = -2V$)

Symbol	Characteristic	Conditions	Min.	Typ.	Max.	Unit
V_{OH}	Output HIGH voltage	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)	-1025	-880	-810	mV
V_{OL}	Output LOW voltage		-1810	-1700	-1620	mV
V_{IH}	Input HIGH voltage		-1165		-810	mV
V_{IL}	Input LOW voltage		-1810		-1475	mV
I_{IH}	Input HIGH current	$V_{IN} = V_{IH}$ (max)			120	μA
V_{BB}	Reference bias voltage		-1380	-1320	-1260	mV

$V_{EE} = -4.2V$ ($V_{CC} = V_{CCA} = GND$, $T_c = 0^\circ C$ to $85^\circ C$, $R_L = 50\Omega$ to $V_{TT} = -2V$)

Symbol	Characteristic	Conditions	Min.	Typ.	Max.	Unit
V_{OH}	Output HIGH voltage	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)	-1020	-880	-810	mV
V_{OL}	Output LOW voltage		-1790	-1680	-1605	mV
V_{IH}	Input HIGH voltage		-1165		-810	mV
V_{IL}	Input LOW voltage		-1790		-1475	mV
I_{IH}	Input HIGH current	$V_{IN} = V_{IH}$ (max)			120	μA
V_{BB}	Reference bias voltage		-1380	-1320	-1260	mV

$V_{EE} = -4.8V$ ($V_{CC} = V_{CCA} = GND$, $T_c = 0^\circ C$ to $85^\circ C$, $R_L = 50\Omega$ to $V_{TT} = -2V$)

Symbol	Characteristic	Conditions	Min.	Typ.	Max.	Unit
V_{OH}	Output HIGH voltage	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)	-1035	-880	-810	mV
V_{OL}	Output LOW voltage		-1840	-1730	-1620	mV
V_{IH}	Input HIGH voltage		-1165		-810	mV
V_{IL}	Input LOW voltage		-1840		-1475	mV
I_{IL}	Input HIGH current	$V_{IN} = V_{IH}$ (max)			120	μA
V_{BB}	Reference bias voltage		-1400	-1340	-1280	mV


AC Test Circuit

Chapter 4. AC Test Circuit

AC Test Circuit	Page
1. Propagation Delay and Transition Time	4-3
2. Propagation Delay (Clock, Set, Reset), Transition Time, Data Setup/Hold Time and Release Time	4-4
3. Toggle Frequency	4-5
4. SPECL Evaluation Board	4-6

AC Test Circuit

Propagation Delay and Transition Time



$V_{CC}, V_{CCA} = +2V$, $V_{EE} = -2.5V$

$L_1 = L_2 + L_3$ 50Ω coaxial cables

$R_T = 50\Omega$ terminator

Complementary input is connected to $V_{BB} = +0.68V$.

All unused outputs are loaded with 50Ω to GND.

C_L = Fixture and stray capacitance $\leq 2\text{pF}$

Figure 1. AC Test Circuit




Figure 2. Propagation Delay and Transition time

Propagation Delay (Clock, Set, Reset), Transition Time, Data Setup/Hold Time and Release Time




Figure 3. AC Test Circuit (Flip-Flop)




Figure 4. Propagation Delay (Clock), Transition Time and Data Setup/Hold Time





Figure 5. Propagation Delay (Set, Reset) and Release Time

Toggle Frequency



Some parts have an internal feed back loop from \bar{Q} to D.

Figure 6. Toggle Frequency Test Circuit



SONY

SPECL Evaluation Board

The evaluation boards for SPECL devices.

Abstract

On the evaluation board, using Epsilam-10 ($\epsilon = 10.2$, $t = 0.64\text{mm}$), the characteristics impedance of microstrip line is 50Ω . The SMA connector is already assembled at the input or output terminals and the device can be replaceable with the screw socket.


32 pin FQFP package**24 pin FQFP package**

Delay time due to the microstrip line

Package	Pin number	Delay time
24 pin FQFP	1, 6, 7, 12, 13, 18, 19, 24	420 psec
	2, 5, 8, 11, 14, 17, 20, 23	365 psec
	3, 4, 15, 16, 22	330 psec
32 pin FQFP	10, 16, 26, 32	575 psec
	1, 9, 17, 25	565 psec
	11, 15, 27, 31	535 psec
	2, 8, 12, 18, 24, 28, 30	490 psec
	3, 7, 19, 23	430 psec
	4, 6, 20, 22	390 psec
	5, 21	375 psec


Delay Time : 8.2 psec/mm

Pin assignment of SPECL devices




32 pin FQFP package

24 pin FQFP package



Data Sheets



Chapter 5 Data Sheets

	Data Sheets	Page
CXB1100Q	Quad 3-input OR/NOR Gate	5-4
CXB1101Q	Quad 3-input AND/NAND Gate	5-6
CXB1102Q	Quad EX-OR/NOR Gate	5-8
CXB1103Q	Quint Line Receiver with Differential I/O	5-10
CXB1104Q	Dual D Flip-Flop with Set, Reset and Differential I/O	5-12
CXB1105Q	Triple Fan-out Buffers with Common Enable and Differential Output	5-14
CXB1106Q	4-bit Ripple Down Counter with Enable and Reset	5-16
CXB1107Q	Decision Circuit with Differential I/O	5-18
CXB1108Q	Laser Drive	5-20
CXB1109Q	Quad D Flip-Flop with Master Reset and Differential I/O	5-24
CXB1110Q	16-Line to 1-Line Data Selector/Multiplexer	5-26
CXB1111Q	4-bit Look Ahead Carry Generator	5-28
CXB1112Q	Phase Frequency Detector with Differential I/O	5-30
CXB1113Q	4-bit Multiplexer	5-32
CXB1114Q	4-bit Demultiplexer	5-38
CXB1130Q	9, 8, Dual 4-bit Multiplexer	5-42
CXB1131Q	9, 8, Dual 4-bit Demultiplexer	5-48
CXB1132Q	9, 8, Dual 4-bit Universal Shift Register	5-56
CXB1133Q	22, 15, 7 Stage Data Scrambler with Differential I/O	5-60
CXB1134Q	22, 15, 7 Stage Descrambler with Differential I/O	5-64
CXB1135Q	8 to 16-bit Serial Data Comparator	5-68
CXB1136Q	8-bit Universal Counter with Preset and Master Reset	5-72
CXB1137Q	8-bit Shift Matrix	5-76
CXB1138Q	4-bit Arithmetic Logic Unit (ALU)	5-80
New Products Preliminary Data Sheet		
CXB1115Q	1 to 10 Clock Distributor with Enable	5-86
CXB1116Q	4 bit Ripple Up/Down Counter with Enable and Reset	5-88
CXB1139Q	Programmable Delay Line/Duty Cycle Controller	5-90

Quad 3-input OR/NOR Gate

Description

The CXB1100Q is an ultra high speed monolithic ECL IC, which contains four 3-input OR/NOR gates.

Features


- Typical AC characteristics

$T_{pd}=410\text{ps}$
$T_{TLH}=210\text{ps}$
$T_{THL}=160\text{ps}$
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential output

Pin Names

D _n -D _{nc}	Data inputs
Q _n , \bar{Q}_n	Data outputs
V _{cc}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Pin Assignment



Logic Symbol



DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-127	-93	-65	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T_{PLH}	Dn	Qn		300	410	520	ps
	T_{PHL}				300	410	520	
Rise time	T_{TLH}			20% to 80%		210	270	
	T_{THL}					160	210	

Note: AC test circuit; See page 4-3.

Quad 3-input AND/NAND Gate

Description

The CXB1101Q is an ultra high speed monolithic ECL IC, which contains four 3-input AND/NAND gates.

Features


- Typical AC characteristics

$T_{pd} = 490\text{ps}$
$T_{TLH} = 230\text{ps}$
$T_{THL} = 170\text{ps}$
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential output


Pin Names

D _{nA} -D _{nc}	Data inputs
Q _n , Q _n	Data outputs
V _{cc}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Pin Assignment



Logic Symbol



DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition		Min.	Typ.	Max.	Unit
Power supply current	I_{EE}			-179	-131	-91	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T_{PLH}	Dn	Qn	20% to 80%	350	460	580	ps
	T_{PHL}				370	490	620	
Rise time	T_{TLH}					230	290	
Fall time	T_{THL}					170	220	

Note: AC test circuit; See page 4-3.

Quad Exclusive OR/NOR Gate

Description

The CXB1102Q is an ultra high speed monolithic ECL IC, which contains four Exclusive OR/NOR gates.

Features


- Typical AC characteristics

$T_{pd}=530\text{ps}$
$T_{TLH}=220\text{ps}$
$T_{THL}=170\text{ps}$
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential output


Pin Names

D _{nA} -D _{nB}	Data inputs
Q _n , \bar{Q}_n	Data outputs
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Pin Assignment



Logic Symbol



Truth Table

INPUT		OUTPUT	
D _{nA}	D _{nB}	Q _n	\bar{Q}_n
L	L	L	H
L	H	H	L
H	L	H	L
H	H	L	H

Note: H; HIGH voltage level
L; LOW voltage level

DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-170	-125	-87	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T_{PLH}				400	530	670	ps
	T_{PHL}				380	510	650	
Rise time	T_{TLH}	D_{nA}, D_{nB}	Qn	20% to 80%		220	280	
Fall time	T_{THL}					170	220	

Note: AC test circuit; See page 4-3.

Quint Line Receiver with Differential I/O

Description

The CXB1103Q is an ultra high speed monolithic ECL IC, which contains five differential line receivers with a built-in reference voltage supply (V_{BB}). With V_{BB} tied to one of the input pins of each differential input pair, each gate can be used as a single input line receiver.


Features

- Typical AC characteristics $T_{pd}=430\text{ps}$
 $T_{TLH}=220\text{ps}$
 $T_{THL}=170\text{ps}$
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential I/O


Pin Names

D _n , D _{n̄}	Data inputs
Q _n , Q _{n̄}	Data outputs
V _{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Pin Assignment



Logic Symbol



DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-154	-113	-79	mA
Min. differential input voltage ^{*1}	V_{p-p}		50			mVpp

Note: Other DC characteristics; See page 3-3, 3-4.

^{*1}: Minimum voltage required to obtain full logic swing on output**AC Characteristics** $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T_{PLH}	Dn	Qn	20% to 80%	310	410	520	ps
	T_{PHL}				320	430	540	
Gate-to-Gate skew	T_{SGG}					50	90	
Rise time	T_{TLH}					220	280	
Fall time	T_{THL}					170	220	

Note: AC test circuit; See page 4-3.

Dual D Flip-Flop with Set, Reset and Differential I/O

Description

The CXB1104Q is an ultra high speed monolithic ECL IC, which contains two D type Flip-Flops with separate direct Set (Sn) and Reset (Rn). Data inputs have differential input pins Dn and \bar{D}_n . Separate clock inputs also have differential input pins Cn and \bar{C}_n . Built-in reference voltage is provided at V_{BB} pin to facilitate single input operation.


Features

- Typical: clock rate up to 3.2GHz
- Differential Data and Clock inputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D _n , \bar{D}_n	Data inputs
Q _n , \bar{Q}_n	Data outputs
S _n	Direct Set inputs
R _n	Direct Reset inputs
C _n , \bar{C}_n	Clock inputs (positive edge trigger)
V _{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

Input				Output	
S	R	C	D	Q	\bar{Q}
H	L	X	X	H	L
L	H	X	X	L	H
H	H	X	X	X	X
L	L	⊓	L	L	H
L	L	⊓	H	H	L

Note: H; HIGH voltage Level
L; LOW voltage Level
X; Don't care
⊓; Positive transition edge

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-146	-107	-74	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T_{PLH}	C_n	Q_n		450	610	810	ps		
	T_{PHL}				460	630	830			
	T_{PLH}	S_n			600	760	990			
	T_{PHL}				600	760	990			
	T_{PLH}	R_n			570	720	940			
	T_{PHL}				580	730	950			
Set up time	T_s	D_n, C_n	Q_n		40			GHz		
Hold time	T_h	C_n, D_n			240					
Release time	T_R	S_n, C_n			310					
		R_n, C_n			320					
Min. Pulse width	T_{PW}	S_n			270					
		R_n			270					
Max. Toggle frequency	f_{max}	C_n			2.4	3.2				
Rise time	T_{TLH}	C_n	Q_n	20% to 80%		200	280	ps		
Fall time	T_{THL}					160	240			

Note: AC test circuit; See page 4-4, 4-5.

Triple Fan-Out Buffer with Common Enable and Differential Output.

Description


The CXB1105Q is an ultra high speed monolithic ECL IC, which contains three Line Drivers. Each driver has two pairs of differential output pins (Q_{nA} , \bar{Q}_{nA} , Q_{nB} , \bar{Q}_{nB}).

Enable (\bar{E}) input enables data (D_1 - D_3) input. With D_1 - D_3 maintained LOW, \bar{E} acts as a fan-out buffer with six differential outputs.

Features

- Typical propagation delay time:
 $T_{pd}=610\text{ps}$ (D_n to Q_{nA} , Q_{nB} Typ.)
- Small time skew: 50ps (\bar{E} to Q_{nA} , Q_{nB})
- Enable input
- Six differential fan-out capability
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential output.


Pin Assignment



Pin Names

D_n	Data inputs
Q_{nA} , \bar{Q}_{nA} , Q_{nB} , \bar{Q}_{nB}	Data outputs
\bar{E}	Data enable (active LOW)
Vcc	Circuit ground
$VCCA$	Circuit ground for outputs
VEE	Negative power supply

Logic Symbol



Truth Table

Input	Output		
\bar{E}	D_n	Q_n	\bar{Q}_n
L	L	L	H
L	H	H	L
H	X	H	L

Note: H; HIGH voltage level

L; LOW voltage level

X; Don't care

DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-164	-120	-84	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T_{PLH}	D_n	Q_{nA}, Q_{nB}		470	620	790	ps		
	T_{PHL}				440	590	750			
	T_{PLH}	\bar{E}			500	660	840			
	T_{PHL}				500	630	800			
Gate-to-Gate time skew	T_{SGG}	\bar{E}		20% to 80%			50			
Rise time	T_{TLH}	D_n, \bar{E}				250	320			
Fall time	T_{THL}					220	280			

Note: AC test circuit; See page 4-3.

4-bit Ripple Down Counter with Enable and Reset

Description

The CXB1106Q is an ECL ultra high speed monolithic Binary Ripple Down Counter with divide-by-2/4/8/16 outputs.

Clock input has differential input pins C and \bar{C} . Built-in reference voltage V_{BB} is provided to facilitate the use of single clock input. Enable input (E) enables clock input. Common direct reset input (R) resets the counter and separate Set inputs (S_n) set each stage of the counter.


Features

- Typical: clock rate up to 3.0GHz
- Differential Clock input (positive edge trigger)
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

C, \bar{C}	Clock inputs
Q_n, \bar{Q}_n	Data outputs
S_n	Direct set inputs
R	Common direct Reset input
\bar{E}	Clock enable (active LOW)
V_{BB}	Reference voltage output
V_{CC}	Circuit ground
V_{CCA}	Circuit ground for outputs
V_{EE}	Negative power supply

Logic Symbol



Pin Assignment



Sequential Truth Table

R	\bar{E}	Inputs						Outputs			
		SO	S1	S2	S3	C	Q0	Q1	Q2	Q3	
H	X	L	L	L	L	X	L	L	L	L	
H	H	L	L	L	L	X	L	L	L	L	
L	H	L	L	L	L	X	L	L	L	L	
L	L	L	L	L	L	✓	H	H	H	H	
L	L	L	L	L	L	✓	L	H	H	H	
L	L	L	L	L	L	✓	H	L	H	H	
L	L	L	L	L	L	✓	L	L	H	H	
L	L	L	L	L	L	✓	H	L	L	H	
L	L	L	L	L	L	✓	L	H	L	H	
L	L	L	L	L	L	✓	H	L	L	H	
L	L	L	L	L	L	✓	L	L	H	L	
L	L	L	L	L	L	✓	H	L	H	L	
L	L	L	L	L	L	✓	L	H	L	H	
L	L	L	L	L	L	✓	H	L	H	L	
L	X	L	H	L	H	X	L	L	H	H	
L	✓	L	H	L	H	✓	H	L	H	H	
L	✓	L	H	L	H	✓	L	H	L	H	
H	X	H	H	H	H	X	X	X	X	X	

Note: H; HIGH voltage level

L; LOW voltage level

X; Don't care

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-202	-148	-103	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	C, \bar{E}	Q_0		540	870	1100	ps	
	T_{PHL}				550	880	1110		
	T_{PLH}		Q_1		710	1040	1270		
	T_{PHL}				720	1050	1280		
	T_{PLH}		Q_2		830	1160	1390		
	T_{PHL}				840	1170	1400		
	T_{PLH}		Q_3		1140	1470	1700		
	T_{PHL}				1150	1480	1710		
	T_{PLH}	S_n	Q_n		560	810	1130		
	T_{PHL}	R			640	890	1180		
Release time	T_R	S_0, C	Q_0		160			ps	
		S_1, C	Q_1		-20				
		S_2, C	Q_2		-230				
		S_3, C	Q_3		-450				
		R, C	Q_0		430				
		\bar{E}, C			170				
Min. Pulse width	T_{PW}	S_n	Q_n		330			GHz	
		R			390				
Max. Toggle frequency	f_{MAX}	C	Q_n		2.4	3.0			
Rise time	T_{TLH}	C	Q_n	20% to 80%		270	320	ps	
Fall time	T_{THL}					220	270		

Note: Other AC test circuit; See page 4-4, 4-5.

Decision Circuit with Differential I/O

Description

The CXB1107Q is an ECL ultra high speed monolithic Decision Circuit, which contains a D Flip-Flop with High Gain Slicer at the input stage.

Differential data input is amplified by the High Gain Slicer and stored in the D Flip-Flop at the positive transition of the Clock. The stored data is held at Q and \bar{Q} pins until the next positive transition of the Clock occurs. The Clock input has differential input pins C and \bar{C} . Built-in reference voltage is provided at V_{BB} pins to facilitate the use of single input operation.


Features

- Typical AC characteristics: Clock rate up to 3.2GHz
- Data rate up to 2.3GHz at an input level of 50mV
- Differential Data and Clock inputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D, \bar{D}	Data input
C, \bar{C}	Clock inputs (positive edge trigger)
Q, \bar{Q}	Data output
D _{OUT} , \bar{D}_{OUT}	Buffered input data outputs
V_{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

Input		Output	
D	C	Q	D _{OUT}
L	L	Hold	L
H	L	Hold	H
L	J	L	L
H	J	H	H
L	H	Hold	L
H	H	Hold	H

Note: H; HIGH voltage level

L; LOW voltage level

J; Positive transition edge

Hold; Means no-change in the output

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-116	-85	-59	mA
Input voltage range	V_{IN}		-2.0	-1.3	-0.5	V
Min. Decision voltage	V_D	$f_{CLOCK} = 1.8\text{GHz}$	50			mVpp

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	C	Q		460	610	770	ps	
	T_{PHL}				440	590	750		
	T_{PLH}	D	D_{OUT}		420	570	730		
	T_{PHL}				400	550	710		
Set up time	T_S	D, C	Q		220			GHz	
Hold time	T_H	C, D			120				
Max. Toggle frequency	f_{MAX}	D	Q	$V_{in} = 50\text{mVpp}$	1.8	2.3			
				$V_{in} = 800\text{mVpp}$	2.6	3.2			
Rise time	T_{TLH}	C	Q			220	280	ps	
Fall time	T_{THL}					170	220		

Note: AC test circuit; See page 4-3, 4-4 and 4-5.

Laser Driver

Description

The CXB1108Q is an ultra high speed monolithic Laser Driver/Current Switch Circuit with ECL input level.

Open collector output is provided at the output pin and has a capability of driving peak-to-peak current of 50mA up to a data rate of 2Gbps (NRZ). AMP input controls the peak-to-peak current amplitude, and BIAS input sets a current bias level. Open collector output I_{out} sinks current of $2 \times I_{AMP} + \text{Bias Current}$. Data input has differential input pins (V_{IN} and \bar{V}_{IN}). Built-in reference voltage is provided at V_{BB} pin to facilitate the use of single input operation.


Features

- Typical data rate up to 2.0Gbps (NRZ)
- Differential Data input
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible Input level


Pin Names

V_{IN} , \bar{V}_{IN}	Data input
I_{OUT}	Current output
AMP	Current amplitude control input
Bias	Bias Current control input
V_{BB}	Reference voltage output
V_{CC1}	Circuit ground
V_{EE}	Negative power supply
V_{CC2}	Reference voltage generation circuit ground

Pin Assignment



Circuit Diagram



DC Characteristics

$V_{EE} = -4.5 \pm 0.3V$, $V_{CC1} = V_{CC2} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_L = 10\Omega$ to V_{CC1}

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}	$V_{IN} = H$, $V_{IN} = L$, $I_{OUT} = 100mA$, $I_{AMP} = 25mA$	-224	-164	-114	mA
Output Current	I_{OUT}		0		120	mA
		$I_{AMP} = 0$ $V_{AMP} = V_{EE}$	0		60	
		$I_B = 0$ $V_{BIAS} = V_{EE}$	0		60	
Input voltage range	V		-2.0		-0.5	V

Note: Other DC characteristics ; See page 3-3, 3-4.

AC Characteristics

$V_{EE} = -4.5 \pm 0.3V$, $V_{CC1} = V_{CC2} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_L = 50\Omega$ to V_{CC1}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Max. Data rate	f_{DMAX}	V_{IN}	I_{OUT}	NRZ	1.7	2.0		Gbps
Rise time	T_{TLH}			20% to 80%		200	240	ps
Fall time	T_{THL}					200	240	

Note: AC test circuit; See page 4-3.




Figure 1. $V_{AMP} - V_{EE}$ vs I_{OUT}
(BIAS=Open)




Figure 2. $V_{BIAS} - V_{EE}$ vs I_{OUT}
(AMP=Open)




Figure 3. T_c vs I_{OUT}




Figure 4.

Quad D Flip-Flop with Master Reset and Differential I/O

Description

The CXB1109Q is an ultra high speed monolithic ECL IC, which contains four D Flip-Flop's.

Positive edge of Master Clock C_A and C_B triggers the Flip-Flop's, and Master Reset (MR) resets them. Data inputs have differential input pins D_n and \bar{D}_n . Built-in reference voltage is provided at V_{EE} pin to facilitate the use of single input operation.


Features

- Typical data rate up to 3.1GHz
- Differential data inputs and outputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D_n, \bar{D}_n	Data inputs
C_A, C_B	Common Clock inputs (positive edge trigger)
MR	Direct Master Reset input
Q_n, \bar{Q}_n	Data outputs
V_{EE}	Reference voltage output
V_{CC}	Circuit ground
V_{CCA}	Circuit ground for outputs
V_{EE}	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

Input			Output			
MR	C_A	C_B	Q_1	Q_2	Q_3	Q_4
H	X	X	L	L	L	L
L	↑	L	D_1	D_2	D_3	D_4
L	L	↑	D_1	D_2	D_3	D_4
L	↑	↑	D_1	D_2	D_3	D_4

Note: H; HIGH voltage level

L; LOW voltage level

X; Don't care

↑; Positive transition edge

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-204	-150	-105	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T_{PLH}	C_A, C_B	Qn		560	710	890	ps		
	T_{PHL}				560	710	890			
	T_{PLH}	MR			510	790	990			
	T_{PHL}				520	800	1000			
Set up time	T_S	$D_n \rightarrow C_A, C_B$			150			GHz		
Hold time	T_H	$C_A, C_B \rightarrow D_n$			250					
Min. Pulse width	T_{PW}	MR			430					
Release time	T_R	$MR \rightarrow C_A, C_B$			500					
Max. Toggle frequency	f_{MAX}	C_A, C_B	20% to 80%		2.5	3.1		ps		
Rise time	T_{TLH}					210	260			
Fall time	T_{THL}					180	230			

Note: AC test circuit; See page 4-3, 4-4, 4-5.

16-Line to 1-Line Data Selector/Multiplexer

Description

The CXB1110Q is an ultra high speed monolithic ECL 16-Line to 1-Line Data Selector/Multiplexer.

The IC select 1 out of 16 inputs for the output. The data present at inputs (I_n) is selected and sent to the output (Z) in accordance with four bit Select inputs (S_n).


Features

- Typical AC characteristics: $T_{pd}=620\text{ps}$ (I_n)
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

I_n	Data inputs
Z	Data output
S_n	Select inputs
V_{CC}	Circuit ground
V_{CCA}	Circuit ground for output
V_{EE}	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

Select Inputs				Output
S_0	S_1	S_2	S_3	Z
L	L	L	L	I_0
H	L	L	L	I_1
L	H	L	L	I_2
H	H	L	L	I_3
L	L	H	L	I_4
H	L	H	L	I_5
L	H	H	L	I_6
H	H	H	L	I_7
L	L	L	H	I_8
H	L	L	H	I_9
L	H	L	H	I_{10}
H	H	L	H	I_{11}
L	L	H	H	I_{12}
H	L	H	H	I_{13}
L	H	H	H	I_{14}
H	H	H	H	I_{15}

Note: H; HIGH voltage level

L ; LOW voltage level

DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-204	-150	-105	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T_{PLH}	In	Zn		460	610	770	ps		
	T_{PHL}				470	620	780			
	T_{PLH}	Sn			680	830	990			
	T_{PHL}				1010	1170	1330			
Rise time	T_{TLH}	In, Sn	20% to 80%			270	340			
Fall time	T_{THL}	In, Sn				180	230			

Note: AC test circuit; See page 4-3.

Logic Diagram

4-bit Look-Ahead Carry Generator

Description

The CXB1111Q is an ultra high speed monolithic ECL 4bit Look-Ahead Carry Generator.

When used with the CXB1138Q (4-bit ALU), this IC functions as an ultra fast second order or higher look ahead.


Features

- Typical AC characteristics : $T_{pd}=700\text{ps}$
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

Cn	Carry input
Pn	Carry Propagate inputs
Gn	Carry Generate inputs
Cn+2,Cn+4	Carry outputs
Pg	Group carry Propagate output
GG	Group carry Generate output
Vcc	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply


Logic Symbol



Pin Assignment



Logic Diagram



$$\begin{aligned}
 Pg &= P_0 + P_1 + P_2 + P_3 \\
 Gg &= (G_0 + P_1 + P_2 + P_3)(G_1 + P_2 + P_3)(G_2 + P_3)G_3 \\
 Cn+2 &= (Cn + P_0 + P_1)(G_0 + P_1)G_1 \\
 Cn+4 &= (Cn + P_0 + P_1 + P_2 + P_3)(G_0 + P_1 + P_2 + P_3) \\
 &\quad (G_1 + P_2 + P_3)(G_2 + P_3)G_3
 \end{aligned}$$

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition		Min.	Typ.	Max.	Unit
Power supply current	I_{EE}			-170	-125	-87	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	P_3	C_{N+4}		520	690	880	ps	
	T_{PHL}				480	640	810		
	T_{PLH}				530	700	890		
	T_{PHL}				530	680	850		
	T_{PLH}	P_1	G_G		530	700	890		
	T_{PHL}				530	680	850		
	T_{PLH}				480	650	840		
	T_{PHL}				480	640	810		
Rise time	T_{TLH}	All Inputs	All Outputs	20% to 80%		310	390		
Fall time	T_{THL}					210	270		

Note: AC test circuit; See page 4-3.

Phase Frequency Detector with Differential I/O

Description

The CXB1112Q is an ultra high speed monolithic ECL Phase Frequency Detector capable of 800MHz operation.

The IC detects the difference of both phase and frequency between the data present at two differential input pins, R and V. In combination with a voltage controlled oscillator, this IC is used in an application for Phase-Locked-Loop.


Features

- Typical: Data rate up to 800MHz
- Differential inputs and outputs
- Built-in reference voltage for single ended input operation
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

V, \bar{V} , R, \bar{R}	Data inputs
U, \bar{U}	Outputs ($f_R > f_V$)
D, \bar{D}	Outputs ($f_V > f_R$)
V _{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
VEE	Negative power supply

Logic Diagram



Pin Assignment



Truth Table (for Test)

Input	Output					
	R	V	U	D	\bar{U}	\bar{D}
L	L	X	X	X	X	X
L	H	X	X	X	X	X
H	H	X	X	X	X	X
L	H	X	X	X	X	X
H	H	H	L	L	H	H
L	H	H	L	L	H	H
H	H	H	L	L	H	H
H	L	H	L	L	H	H
H	H	L	L	H	H	H
H	L	H	L	H	H	L
H	H	L	H	H	H	L

Note: H; HIGH voltage
L; LOW voltage
X; Don't care

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-134	-98	-68	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	TPLH	R	U		450	640	840	ps	
	TPHL				450	640	850		
	TPLH		D		590	780	980		
	TPHL				590	780	990		
	TPLH	V	U		590	780	980		
	TPHL				590	780	990		
	TPLH		D		450	640	840		
	TPHL				450	640	850		
Max. Toggle frequency	f _{MAX}	R, V	U, D	20% to 80%	600	800		MHz	
Rise time	T _{T LH}					340	430	ps	
Fall time	T _{T HL}					200	250		

Note: AC test circuit; See page 4-5.

Timing Diagram

4-bit Multiplexer

Description

The CXB1113Q is an ultra high speed monolithic ECL Multiplexer which functions as a 4bit Parallel to Serial Converter.

The IC fetches 4bit parallel data present at the inputs (D_n) and converts them to serial data. Multiplexing is carried out in sequence from D_0 to D_3 .

With Load Select (LS) input set to Low, internal load pulse loads parallel data. Start load pulse (ST), which starts multiplexing, has to be maintained High for at least 3 clock periods.

With LS set to High, External Load pulse (EL) loads parallel data.


Features

- Typical clock rate up to 1.8GHz
- Differential clock input and output
- Built-in reference voltage for single ended input operation
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D_n	Parallel Data inputs
LS	Load Select input
ST	Load Start input
EL	External Load input
S_{IN}	Serial data input
C, \bar{C}	Clock inputs (positive edge trigger)
Q, \bar{Q}	Multiplexed serial data outputs
TRIG, $\overline{\text{TRIG}}$	Trigger pulse outputs
V_{BB}	Reference voltage output
V_{CC}	Circuit ground
V_{CCA}	Circuit ground for outputs
V_{EE}	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

LS	ST	EL	C	
L	L	X	J	Internal Load
L	H	X	J	Initialize (3clock period min.)
H	X	L	J	External Load
H	X	H	J	Shift right, serial data output

Note: H; HIGH voltage level

L; LOW voltage level

X; Don't care

J; Positive transition edge

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CCA} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $85^\circ C$


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-272	-200	-140	mA



Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T_{PLH}	C	Q		900	1050	1220	ps		
	T_{PHL}				900	1050	1220			
	T_{PLH}		TRIG		560	710	880			
	T_{PHL}				570	720	890			
Set up time	T_s	$D_n, S_{IN} \rightarrow C$ \overline{EL}, C	Q		-110			ps		
					-170					
Hold time	T_h	$C \rightarrow D_n, S_{IN}$ \overline{EL}, C			810					
					450					
Max. toggle frequency	f_{MAX}	C	C, TRIG	20% to 80%	1.4	1.8		GHz		
Release time	T_R	ST, C			-50			ps		
Rise time	T_{TLH}	C				230	290			
Fall time	T_{THL}					170	220			

Note: AC test circuit; See page 4-4, 4-5.

Logic Diagram

Timing Diagram : Internal Load**Timing Diagram : External Load**

Typical Application




Figure 1. 8 to 1 Multiplexer/Parallel to Serial Converter




Figure 2. Serial Data Transmission



4-bit Demultiplexer

Description

The CXB1114Q is an ultra High speed monolithic ECL Demultiplexer which functions as a 4-bit Serial to Parallel Converter.

The IC converts serial data into 4-bit demultiplexed parallel data. Load Start (ST) input, which starts the demultiplexing, has to be maintained High for at least three clock periods. Trigger (TRIG) pulse is provided for an external circuit to fetch the output data.


Features

- Typical clock rate up to 2.1GHz
- Differential Clock and Data inputs
- Built-in reference voltage for single ended input operation
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D, \bar{D}	Serial Data inputs
ST	Load Start input
C, \bar{C}	Clock inputs (positive edge trigger)
Qn	Demultiplexed parallel data outputs
TRIG, $\bar{\text{TRIG}}$	Trigger pulse outputs
Sout, $\bar{\text{Sout}}$	Serial data outputs
V _{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Logic Symbol



Pin Assignment



Truth Table

ST	C	Function
L	\uparrow	Serial data input, parallel data out
H	\uparrow	Initialize (3 clock period min.)

Note: H; HIGH voltage level

L; LOW voltage level

\uparrow ; Positive transition edge

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$



Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-297	-218	-152	mA


Note: Other DC characteristics; See page 3-3, 3-4

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	C	Qn		1280	1430	1600	ps	
	T_{PHL}				1270	1420	1590		
	T_{PLH}		SOUT		790	940	1110		
	T_{PHL}		TRIG		820	970	1180		
	T_{PLH}				1090	1260	1430		
	T_{PHL}				1150	1320	1490		
Set up time	T_s	D, C	Qn		-20			GHz	
Hold time	T_h	C, D			520				
Release time	T_r	R, C			320				
Min. Pulse width	T_{PW}	R	TRIG		330				
Max. Toggle frequency	f_{MAX}	C	Q		1.6	2.1			
Rise time	T_{TLH}		Qn, SOUT TRIG	20% to 80%		400	500	ps	
Fall time	T_{THL}					350	430		

Note: AC test circuit; See page 4-4, 4-5

Logic Diagram**Timing Diagram**

Typical Application 1 to 8 Demultiplexer/Serial to Parallel Converter

9, 8, Dual 4-bit Multiplexer

Description

The CXB1130Q is an ultra high speed monolithic ECL Multiplexer which functions as a 9-bit, 8-bit or dual 4-bit Parallel to Serial Converter.

The IC fetches a parallel data (D0-D8) present at the inputs and converts it into a serial data. Multiplexing is carried out in sequence from D0 to D8. S1 and S2 select a bit length.

With Load Select (LS) input set to LOW, internal load pulse loads parallel data. Start Load pulse (ST), which starts multiplexing, has to be maintained HIGH for at least (bit length - 1) clock periods.

With LS set to HIGH, External Load pulse (EL) loads parallel data. The bit length is determined by a period of EL.


Features

- Typical clock rate up to 1.6 GHz
- Variable bit length : 9-bit, 8-bit and dual-4-bit
- Internal pull down resistors on input pins to maintain logic Low level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

Dn	Parallel Data inputs
Sn	Bit length Select inputs
LS	Load Select input
ST	Load Start input
EL	External Load pulse input
SIN	Serial data input
CIN,CIN	Clock inputs (positive edge trigger)
QA,QA	Multiplexed serial data outputs (9, 8 and 4-bit)
QB,QB	Multiplexed serial data outputs (4bit)
TRIG	Trigger pulse output
Cout,Cout	Buffered Clock outputs
LD,LD	Load pulse outputs
Vcc	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply

Pin Assignment



Logic Symbol



DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-190	-140	-98	mA

Note: Other DC characteristics; See page 3-3, 3-4

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T_{PLH}	C_{IN}	Q_A, Q_B		1000	1330	1690	ps
	T_{PHL}				1010	1350	1710	
	T_{PLH}				760	1010	1280	
	T_{PHL}				760	1010	1280	
	T_{PLH}		C_{OUT}		970	1290	1640	
	T_{PHL}				1100	1470	1870	
	T_{PLH}	EL	$TRIG$	ST=L	970	1290	1640	
	T_{PHL}				1000	1330	1690	
	T_{PLH}				650	860	1090	
	T_{PHL}		LD	LS=L	660	880	1110	
	T_{PLH}				100			
Set up time	T_S	$D_{IN}, S_{IN} \rightarrow C_{IN}$	Q_A, Q_B	LS=L	-290			GHz
				LS=H	100			
Hold time	T_H	$C_{IN} \rightarrow D_{IN}, S_{IN}$	Q_A, Q_B	LS=L	640			
				LS=H	220			
Release time	T_R	ST, C_{IN}	Q_A, Q_B		100			
					1.5	1.9		
Max. Toggle frequency	9Bit	f_{MAX}	C_{IN}		1.3	1.6		GHz
	8Bit				1.3	1.6		
	4Bit				1.7	2.1		
	External							
Rise time	T_{TLH}	Q_A, Q_B, LD	$TRIG, C_{OUT}$	20% to 80%		400	500	ps
Fall time	T_{THL}					360	460	

Note: AC test circuit; See page 4-4, 4-5


Function Table



LS	S1	S2	ST	EL	C	Function		
L	L	L	L	X	⊜	Internal Load	9bit	Load and Shift Right, D0-D8 → QA
L	L	L	H	X	⊜		Initialize	
L	L	H	L	X	⊜		8bit	Load and Shift Right, D0-D7 → QA
L	L	H	H	X	⊜		Initialize	
L	H	X	L	X	⊜		4bit ×2	Load and Shift Right, D0-D3 → QA D4-D7 → QB
L	H	X	H	X	⊜		Initialize	
H	X	X	X	L	⊜	External Load	Shift Right	≥ 9bit D0-D8 → QA ≤ 4bit { D0-D3 → QA D4-D7 → QB
H	X	X	X	H	⊜		Load Data	



H: HIGH level voltage, L: LOW level voltage, ⊜: Positive transition edge, X: Don't care

In the External Load mode, any bit length can be selected by the period of the External Load (EL) pulse. See Timing Diagram.

Logic Diagram



Timing Diagram—9bit**Timing Diagram—8bit**

Timing Diagram—4bit×2**Timing Diagram—6bit External Load**

9, 8, Dual 4-bit Demultiplexer

Description

The CXB1131Q is an ultra high speed monolithic ECL Demultiplexer which functions as a 9-bit, 8-bit or dual 4-bit Serial to Parallel Converter. S1 and S2 select a bit length.

With Load Select (LS) input set to LOW, start Load pulse (ST) starts loading of the data. ST has to be maintained High for at least (bit length - 1) clock periods.

With LS set to HIGH, External Load (EL) pulse loads parallel data. The bit length is determined by a period of EL.


Features

- Typical clock rate up to 1.5 GHz
- Variable bit length: 9-bit, 8-bit and Dual 4-bit
- Internal pull down resistors on input pins to maintain logic Low level with the pins left open
- ECL 100K compatible I/O levels
- Differential clock, data input and latch pulse output


Pin Names

DA, DA	Serial Data inputs (9, 8 and 4-bit operation)
DB, DB	Serial Data inputs (4-bit operation)
Sn	Bit length Select inputs
LS	Load Select input
ST	Load Start input
EL	External Load pulse input
C, C	Clock inputs (positive edge trigger)
Qn	Demultiplexed parallel data outputs (9, 8 and 4-bit)
SOUT	Serial data output
TRIG	Trigger pulse output
LD, LD	Load pulse outputs
Vcc	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative voltage supply

Pin Assignment



Logic Symbol



Function Table

LS	S1	S2	ST	EL	C	Function	
L	L	L	L	X	⊜	Internal Load	Load and output, DA → Q0-Q8
L	L	L	H	X	⊜		Initialize (8 clock period minimum)
L	L	H	L	X	⊜		Load and output, DA → Q1-Q8
L	L	H	H	X	⊜		Initialize (7 clock period minimum)
L	H	X	L	X	⊜		Load and Shift DA → Q5-Q8 DB → Q1-Q4
L	H	X	H	X	⊜		Initialize (3 clock period minimum)
H	L	X	X	X	⊜	External Load	5 ≤ bit length ≤ 9
H	L	X	X	⊜	X		Serial Data Load
H	H	X	X	X	⊜		Parallel Data Output
H	H	X	X	⊜	X		Serial Data Load
							bit length ≤ 4
							Parallel Data Output


H: HIGH voltage level, L: LOW voltage level, ⊜: Positive transition edge, X: Don't care

In the External Load mode, serial input data is entered synchronously with clock (C) and parallel output data is output to output pins synchronously with External Load (EL). The bit length can be determined by the period of EL pulse. See Timing Diagram.


Block Diagram

SONY®


CX1810
D1318





Timing Diagram — 9-bit



Timing Diagram — 8-bit



Timing Diagram – 4-bit×2

Timing Diagram — 6-bit External Load

9, 8, Dual 4-bit Universal Shift Register

Description

The CXB1132Q is an ultra high speed monolithic Universal Shift Register with variable bit length.

Select inputs S1 and S2 select a function mode from parallel load, hold, shift right, and shift left. S3 and S4 select a bit length. The operation is shown in Function Table.


Features

- Typical clock rate up to 1.3GHz
- Variable bit length: 9-bit, 8-bit and 4-bit
- Internal pull down resistors on input pins to maintain logic LOW level if pins left open
- ECL 100K compatible I/O levels
- Differential clock input


Pin Names

Dn	Data inputs
DR, DL4, DL89	Data inputs
Sn	Select inputs
C, \bar{C}	Clock inputs (positive edge trigger)
Qn	Data outputs
V _{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative voltage supply

Pin Assignment



Logic Symbol



DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-236	-173	-121	mA

Note: Other DC characteristics; See page 3-3, 3-4

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	C	Q_n		800	1070	1360	ps	
	T_{PHL}				770	1030	1310		
Set up time	T_s	D _n , C	Q_0		210				
					190				
		D _R , C	Q_0		220				
		D _{L4} , C	Q_4		320				
		D _{L89} , C	Q_7, Q_8		650				
		S ₁ , S ₂ \rightarrow C	Q_n		220				
Hold time	T_h	C, D _n			160				
		C, D _R	Q_0		230				
		C, D _{L4}	Q_4		10				
		C, D _{L89}	Q_7, Q_8		-30				
		C \rightarrow S ₁ , S ₂	Q_n		1.0	1.3		GHz	
Max. Toggle frequency	f_{MAX}	430			550		ps		
Rise time	T_{TLH}	C	Q_n	20% to 80%	380	480			
Fall time	T_{THL}								

Note: AC test circuit; See page 4-4, 4-5

Function Table


Function	Pin	Inputs									Outputs								
		DR	DL89	DL4	S1	S2	S3	S4	C	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	
Load		X	X	X	L	L	X	X		D0	D1	D2	D3	D4	D5	D6	D7	D8	
Shift left 9 bit length		X	DL89	X	L	H	L	L		Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	DL89	
Shift left 8 bit length		X	DL89	X	L	H	L	H		Q1	Q2	Q3	Q4	Q5	Q6	Q7	DL89	DL89	
Shift left 4 bit length		X	DL89	DL4	L	H	H	X		Q1	Q2	Q3	DL4	Q5	Q6	Q7	DL89	DL89	
Shift right 9 bit length		DR	X	X	H	L	L	L		DR	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	
Shift right 8 bit length		DR	X	X	H	L	L	H		DR	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	
Shift right 4 bit length		DR	X	X	H	L	H	X		DR	Q0	Q1	Q2	L	Q4	Q5	Q6	Q7	
Hold		X	X	X	H	H	X	X	X	No change									

X: Don't care

: Positive transition edge

H: HIGH voltage level

L : LOW voltage level



22, 15, 7 Stage Data Scrambler with Differential I/O

Description

The CXB1133Q is an ultra high speed monolithic ECL Data Scrambler with variable bit length.

Select switch M selects a mode: "scrambler" or "Maximal code sequence generator". In scrambler mode, input data is converted into a quasi-random data sequence. The quasi-random data can be reconverted into the original input data by a Descrambler such as the CXB1134Q. In M-code sequence generator mode, the IC generates a quasi-random number sequence.

Select inputs S1 and S2 select a bit length.


Features

- Typical clock rate up to 1.4GHz
- Variable bit length: 22-bit, 15-bit, 7-bit
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential input and output


Pin Names

D, \bar{D}	Data inputs in scrambler mode
M	Mode Select input
S1	Select inputs
C_{IN} , \bar{C}_{IN}	Clock inputs (positive edge trigger)
Q , \bar{Q}	Data outputs
C_{OUT} , \bar{C}_{OUT}	Buffered clock outputs
TP1	Test point (It must be left open)
V _{BB}	Reference voltage
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative voltage supply

Logic Symbol



Pin Assignment



Stage Select

S1	S2	Operation
L	L	22 Stage
L	H	15 Stage
H	L	7 Stage
	H	

Function Select

M	Operation
H	Maximal code sequence generator
L	Data scrambler

H: HIGH voltage level, L: LOW voltage level

DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-147	-108	-76	mA

Note: Other DC characteristics; See page 3-3, 3-4

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	C_{IN}	Q		1040	1390	1765	ps	
	T_{PHL}				1030	1370	1740		
	T_{PLH}	C_{OUT}	C_{OUT}		650	870	1100		
	T_{PHL}				650	870	1100		
Set up time	T_S	D, C_{IN}	Q	$S_1 = S_2 = L$	80			GHz	
Hold time	T_H	C_{IN}, D		$M = L$	290				
Max. Toggle frequency	f_{MAX}	C_{IN}			1.1	1.4			
Rise time	T_{TLH}	Q, C_{OUT}	20% to 80%		300	380	ps		
Fall time	T_{THL}				280	355			

Note: AC test circuit; See page 4-4, 4-5

Block Diagram

Scrambler/Descrambler principle




Figure 1. Scrambler/Descrambler (Timing at t)

Scrambler:

$$(Q_t + Q_{t+1}) + X_t = Q_{t+m} \quad \dots \dots \dots (1)$$

Descrambler:

$$(Q_{t-m} + Q_{t-m+1}) + Q_t = Y_t \quad \dots \dots \dots (2)$$

When $t = t + m$ at (2) :

$$(Q_t + Q_{t+1}) + Q_{t+m} = Y_{t+m} \quad \dots \dots \dots (3)$$

Put (1) into (3);

$$(Q_t + Q_{t+1}) + (Q_t + Q_{t+1}) + X_t = Y_{t+m}$$

$$0 + X_t = Y_{t+m}$$

Thus,

$$X_t = Y_{t+m}$$

Then, data will be restored after m clock.

22, 15, 7 Stage Descrambler with Differential I/O

Description

The CXB1134Q is an ultra high speed monolithic ECL Data Descrambler with variable bit length.

Select switches S1 and S2 select a bit length. This IC is used in combination with the CXB1133Q Scrambler/Maximal code generator to re-convert a quasi-random data sequence into the original data sequence.


Features

- Typical clock rate up to 1.4GHz
- Variable bit length: 22-bit, 15-bit, 7-bit
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential input and output


Pin Names

D, \bar{D}	Data inputs
S _n	Select inputs
C _{IN} , \bar{C}_{IN}	Clock inputs (positive edge trigger)
Q, \bar{Q}	Data outputs
C _{OUT} , \bar{C}_{OUT}	Buffered clock outputs
T _{Pn}	Test points (They must be left open)
V _{BB}	Reference voltage
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative voltage supply

Logic Symbol



Pin Assignment



Stage Select

S ₁	S ₂	Operation
L	L	22 Stage
L	H	15 Stage
H	L	7 Stage
	H	

H: HIGH voltage level

L: LOW voltage level

DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I _{EE}		-150	-110	-77	mA

Note: Other DC characteristics; See page 3-3, 3-4

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T _{PLH}	C _{IN}	Q		950	1270	1610	ps	
	T _{PHL}				920	1220	1550		
	T _{PLH}		C _{OUT}		680	900	1140		
	T _{PHL}				680	910	1150		
Set up time	T _S	D, C _{IN}	Q		20			GHz	
Hold time	T _H	C _{IN} , D			340				
Max. Toggle frequency	f _{MAX}	C _{IN}			1.1	1.4			
Rise time	T _{TLH}	Q, C _{OUT}	20% to 80%		320	410	ps		
Fall time	T _{THL}				280	360			

Note: AC test circuit; See page 4-4, 4-5



8 to 16-bit Serial Data Comparator

Description

The CXB1135Q is an ultra high speed monolithic ECL Serial Data Comparator with variable bit length of 8 to 16. This IC compares serial input data (D_{IN}) with the preset parallel data (D_n) and indicates the coincidence of two data at outputs Z_s and Z_a .

Select switches (S_1 - S_4) select a bit length.


Features

- Typical clock rate up to 1.4GHz
- Variable bit length: 8-bit to 16-bit
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D_n	Parallel Data inputs
D_{IN}	Serial Data input
Z_{IN}	Serial data input for bit length extension
S_n	Bit length Select inputs
C_{IN}, \bar{C}_{IN}	Clock inputs (positive edge trigger)
Q	Serial output
Z_s	Synchronous coincidence output
Z_a	Asynchronous coincidence output
$COUT$	Buffered clock output
V_{BB}	Reference voltage output
V_{CC}	Circuit ground
V_{CCA}	Circuit ground for outputs
V_{EE}	Negative voltage supply


Logic Symbol



Pin Assignment




Block Diagram



Bit Length Select

S_1	S_2	S_3	S_4	Operation	Parallel inputs
L	L	L	L	8bit	D_0 to D_7
L	L	L	H	9bit	D_0 to D_8
L	L	H	L	10bit	D_0 to D_9
L	L	H	H	11bit	D_0 to D_{10}
L	H	L	L	12bit	D_0 to D_{11}
L	H	L	H	13bit	D_0 to D_{12}
L	H	H	L	14bit	D_0 to D_{13}
L	H	H	H	15bit	D_0 to D_{14}
H	L	L	L	16bit	D_0 to D_{15}

H: HIGH voltage level, L: LOW voltage level



Block Diagram

Timing Diagram—9-bit



S1 to S3=LOW

S4=HIGH

9-bit length

D8	D7	D6	D5	D4	D3	D2	D1	D0
L	H	L	L	L	H	L	L	L

Example of 9-bit parallel input data. Parallel data input pins which are not used (D9 to D15) must be open.

**Typical Application—17 to 32-bit Serial Data Comparator**

8-bit Universal Counter with Preset and Master Reset

Description


The CXB1136Q is an ultra high speed monolithic ECL 8-bit Universal Counter.

Two Select (S₁, S₂) inputs select modes: up count, down count, preset and hold. Carry-in (C_{IN}) and Carry out (C_{OUT}) is provided for the expansion of bit length.

Features

- Typical clock rate up to 1.1GHz
- Up/Down/Preset/Hold modes
- Differential clock input
- Reference voltage output for single ended input operation
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential clock input


Pin Assignment



Pin Names

Dn	Parallel Data inputs
S _n	Select inputs
MR	Master direct Reset input
<u>C_{IN}</u>	Carry input
C, <u>C</u>	Clock inputs (positive edge trigger)
Qn	Parallel data outputs
C _{OUT} , <u>C_{OUT}</u>	Carry outputs
V _{BB}	Reference voltage output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for output
VEE	Negative voltage supply

Logic Symbol



Sequential Truth Table

Pin	Inputs													Outputs								
	Mode	MR	S1	S2	DO	D1	D2	D3	D4	D5	D6	D7	CIN	CLK	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Preset	L	L	L	L	L	H	H	H	H	H	H	X	↑	L	L	H	H	H	H	H	H	L
Count up	L	L	H	X	X	X	X	X	X	X	X	X	L	↑	H	L	H	H	H	H	H	H
	L	L	H	X	X	X	X	X	X	X	X	X	L	↑	L	H	H	H	H	H	H	H
Hold	L	L	H	X	X	X	X	X	X	X	X	X	L	↑	H	H	H	H	H	H	H	H
	L	L	H	X	X	X	X	X	X	X	X	H	↑	H	H	H	H	H	H	H	H	H
Preset	L	L	L	H	H	L	L	L	L	L	L	X	↑	H	H	L	L	L	L	L	L	L
Count Down	L	H	L	X	X	X	X	X	X	X	X	X	L	↑	L	H	L	L	L	L	L	H
	L	H	L	X	X	X	X	X	X	X	X	X	L	↑	H	L	L	L	L	L	L	H
MR	H	X	X	X	X	X	X	X	X	X	X	X	X	L	L	L	L	L	L	L	L	L


H : HIGH voltage level

L : LOW voltage level



X : Don't care

↑ : Positive transition edge

Typical Application — 16bit Up/Down Counter



Logic Diagram

 V_{HL}

8-bit Shift Matrix

Description

The CXB1137Q is an ultra high speed monolithic ECL 8-bit Shift Matrix. Three Select (S_n) inputs define the number of places which an 8-bit word (D_n) present at the inputs is shifted to the left and presented at the outputs (Z_n). A mode control (M) input determines the mode: "low back fill" or "barrel shifting".


Features

- Typical propagation delay time 1.45ns (D to Zn)
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

D _n	Word inputs
S _n	Shift control inputs
M	Mode select input
Z _n	Data outputs
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for output
V _{EE}	Negative voltage supply

Pin Assignment



Logic Symbol



DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-178	-131	-92	mA

Note: Other DC characteristics; See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T_{PLH}	Dn	Zn		1020	1450	1840	ps		
	T_{PHL}				760	1100	1400			
	T_{PLH}	S0			1010	1340	1700			
	T_{PHL}				980	1310	1660			
	T_{PLH}	S1, S2			990	1320	1680			
	T_{PHL}				920	1230	1560			
	T_{PLH}	M			830	1110	1410			
	T_{PHL}				810	1080	1370			
Rise time	T_{TLH}	Dn, Sn, M	20% to 80%			400	510			
Fall time	T_{THL}					340	430			

Note: AC test circuit; See page 4-3.


Truth Table

Inputs				Outputs							
M	S ₀	S ₁	S ₂	Z ₀	Z ₁	Z ₂	Z ₃	Z ₄	Z ₅	Z ₆	Z ₇
X	L	L	L	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
L	H	L	L	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	L
L	L	H	L	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	L	L
L	H	H	L	D ₃	D ₄	D ₅	D ₆	D ₇	L	L	L
L	L	L	H	D ₄	D ₅	D ₆	D ₇	L	L	L	L
L	H	L	H	D ₅	D ₆	D ₇	L	L	L	L	L
L	L	H	H	D ₆	D ₇	L	L	L	L	L	L
L	H	H	H	D ₇	L	L	L	L	L	L	L
H	H	L	L	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀
H	L	H	L	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁
H	H	H	L	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂
H	L	L	H	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃
H	H	L	H	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃	D ₄
H	L	H	H	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅
H	H	H	H	D ₇	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆

H : HIGH voltage level

L : LOW voltage level

X : Don't care

Block Diagram

4-bit Arithmetic Logic Unit (ALU)

Description

The CXB1138Q is an ultra high speed monolithic ECL IC, which contains an 8-bit Arithmetic Logic Unit capable of 16 arithmetic operations on two 4-bit words.

Arithmetic logic operations are selected by function Select (S0-S3) inputs as indicated in Function Table. This IC uses internal look-ahead carry to minimize delay to the Function (Fn) output and to the ripple Carry (C_{N+4}) output.

Group Carry Generate (G_g) and Group Carry Propagate (P_g) are provided to obtain fast operation on very long words in combination with the CXB1111Q Look-Ahead Carry Generator.


Features

- Typical propagation delay time 1.44ns (Bn to Fn)
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

An-Bn	Word A and B operand inputs
C _N	Carry input
M	Mode select input
S _n	Function Select inputs
F _n	Function outputs
C _{N+4}	Carry output
G _g	Group carry Generate output
P _g	Group carry Propagate output
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for output
V _{EE}	Negative voltage supply

Logic Symbol



Pin Assignment



DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition			Min.	Typ.	Max.	Unit
Power supply current	I_{EE}				-175	-129	-90	mA

Note: Other DC characteristics: See page 3-3, 3-4.

AC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_c = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propagation delay time	T_{PLH}	Bn	F_n		700	1440	1830	ps	
	T_{PHL}				820	1370	1740		
	T_{PLH}		P_G		750	1000	1270		
	T_{PHL}				910	1210	1540		
	T_{PLH}	Bo	G_G		790	1050	1330		
	T_{PHL}				980	1310	1660		
	T_{PLH}		C_{N+4}		890	1180	1500		
	T_{PHL}				990	1320	1680		
Rise time	T_{TLH}	All Inputs	All Outputs	20% to 80%		500	630		
Fall time	T_{THL}					400	510		

Note: AC test circuit; See page 4-3.

All output pins are left open except measured output pins.

Function Table

1. Positive Logic


Function select				Logic function (M= "H") F	Arithmetic operation (M= "L", C _N = "L") F
S3	S2	S1	S0		
L	L	L	L	F= \bar{A}	F=A+0
L	L	L	H	F= $\bar{A} + \bar{B}$	F=A+ (A• \bar{B})
L	L	H	L	F= $\bar{A} + B$	F=A+ (A•B)
L	L	H	H	F= "H"	F=A×2
L	H	L	L	F= $\bar{A} \cdot \bar{B}$	F= (A+B) +0
L	H	L	H	F= \bar{B}	F= (A+B) + (A• \bar{B})
L	H	H	L	F= $A \oplus \bar{B}$	F=A+B
L	H	H	H	F= $A + \bar{B}$	F=A+ (A+B)
H	L	L	L	F= $\bar{A} \cdot B$	F= (A+ \bar{B}) +0
H	L	L	H	F= $A \oplus B$	F=A-B-1
H	L	H	L	F= B	F= (A+ \bar{B}) + (A•B)
H	L	H	H	F= A+B	F= (A+ \bar{B}) +A
H	H	L	L	F= "L"	F=-1 (two's complement)
H	H	L	H	F= $A \cdot \bar{B}$	F= (A•B) -1
H	H	H	L	F= A•B	F= (A•B) -1
H	H	H	H	F= A	F=A-1

2. Negative Logic

Function select				Logic function (M= "H") F	Arithmetic operation (M= "L", C _N = "H") F
S3	S2	S1	S0		
L	L	L	L	F= \bar{A}	F=A-1
L	L	L	H	F= $A + \bar{B}$	F=A+ (A+ \bar{B})
L	L	H	L	F= $\bar{A} \cdot B$	F=A+ (A+B)
L	L	H	H	F= "L"	F=A×2
L	H	L	L	F= $A \cdot \bar{B}$	F= (A•B) -1
L	H	L	H	F= \bar{B}	F= (A•B) + (A+ \bar{B})
L	H	H	L	F= $A \oplus B$	F=A+B
L	H	H	H	F= $A \cdot \bar{B}$	F=A+ (A•B)
H	L	L	L	F= $\bar{A} + B$	F= (A+ \bar{B}) -0
H	L	L	H	F= $\bar{A} \oplus B$	F=A-B-1
H	L	H	L	F= B	F= (A+ \bar{B}) + (A+B)
H	L	H	H	F= A•B	F= (A•B) +A
H	H	L	L	F= "H"	F=-1 (two's complement)
H	H	L	H	F= $A + \bar{B}$	F= (A+ \bar{B}) +0
H	H	H	L	F= A+B	F= (A+B) +0
H	H	H	H	F= A	F=A+0

H: HIGH voltage level

L : LOW voltage level



Typical Application




Figure 1. 16-bit ALU with Carry Look Ahead




Figure 2. 32-bit ALU with Carry Look Ahead

New Products

Preliminary Data Sheets

1 to 10 Clock Distributor with Enable

Description

The CXB1115 is an Ultra high speed monolithic IC, with low skew (50ps typ.). Clock input has differential input pins C and \bar{C} . The input signal is fanned out to 10 differential outputs. Enable inputs (\bar{EN}_1 - \bar{EN}_3) enable clock inputs. Built-in reference voltage is provided at V_{BB} pin to facilitate the use of single input operation.


Features

- Small gate-to-gate skew = 50 pS (typ.)
- Differential clock input and output
- Built-in reference voltage for single ended input operation
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels


Pin Names

C, \bar{C}	Clock inputs
Q_n, \bar{Q}_n	Clock Outputs
\bar{EN}_n	Clock enables (active LOW)
V_{BB}	Reference Voltage output
V_{CC}	Circuit ground
V_{CCA}	Circuit ground for outputs
V_{EE}	Negative power supply

Block Diagram



Pin Assignment



DC Characteristics

$V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power Supply Current	I_{EE}		-244	-178	-124	mA

AC Characteristics

$V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation Delay Time	T_{PLH}	C	Q_n		570	760	970	ps
	T_{PHL}				570	760	970	
Gate-to-Gate Skew	$T_s G-G$						50	
Set up Time	T_s					0		
Hold Time	T_h					260		
Rise Time	T_{TLH}			20% to 80%		180	230	
Fall Time	T_{THL}					180	230	

Preliminary 4bit Ripple Up/Down Counter with Enable and Reset

Description

The CXB1116Q is an ECL ultra high speed monolithic Binary Ripple Up/Down Counter with divide by 2/4/8/16 outputs.

Clock input has differential input pins C and \bar{C} . Built-in reference voltage V_{BB} is provided to facilitate the use of single clock input. Enable input (\bar{E}) enables clock input. Common direct reset input (R) resets the counter and separate Set inputs (S_n) set each stage of the counter.

Features

- Typical: clock rate up to 3.0GHz
- Differential clock input (positive edge trigger)
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels

Pin Names

C, \bar{C} Clock inputs

Q_n , \bar{Q}_n Data outputs

S_n Direct set inputs

R Common direct Reset input



\bar{E} Clock enable (active LOW)

V_{BB} Reference Voltage output

V_{CC} Circuit ground

V_{CCA} Circuit ground for outputs

V_{EE} Negative power supply

Logic Symbol**Pin Assignment****Sequential Truth Table**

R	\bar{E}	Inputs					Outputs			
		S_0	S_1	S_2	S_3	C	Q_0	Q_1	Q_2	Q_3
H	X	L	L	L	L	X	L	L	L	L
H	H	L	L	L	L	X	L	L	L	L
L	H	L	L	L	L	X	L	L	L	L
L	L	L	L	L	L	L	H	H	H	H
L	L	L	L	L	L	L	L	H	H	H
L	L	L	L	L	L	L	L	H	H	H
L	L	L	L	L	L	L	L	H	H	H
L	L	L	L	L	L	L	L	H	H	H
L	L	L	L	L	L	L	L	H	H	H
L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	H	H
L	X	L	L	H	H	X	L	L	H	H
L	X	L	L	H	H	X	L	L	H	H
L	J	L	L	L	L	L	H	L	H	H
H	X	H	H	H	H	X	X	X	X	X

Note: H; HIGH voltage Level

L; LOW voltage level

X; Don't care

J; LOW to HIGH transient

DC Characteristics $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power Supply Current	I_{EE}			-155		mA

AC Characteristics $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit	
Propogation Delay Time	T_{PLH}	C, \bar{E}	Q_0			730		ps	
	T_{PHL}					730			
	T_{PLH}		Q_1			900			
	T_{PHL}					910			
	T_{PLH}		Q_2			1090			
	T_{PHL}					1110			
	T_{PLH}		Q_3			1240			
	T_{PHL}					1260			
	T_{PLH}	S_n	Q_n			760			
	T_{PHL}	R				900			
Release Time	T_R	S_0, C	Q_0			40		ps	
		S_1, C	Q_1			-150			
		S_2, C	Q_2			-350			
		S_3, C	Q_3			-510			
		R, C	Q_0			310			
		\bar{E}, C				-130			
		T_{PW}	Q_n			210			
Min. Pulse Width						210			
Max. Toggle Frequency	f_{MAX}	C				3.0		GHz	
Rise Time	T_{TLH}					200		ps	
Fall Time	T_{THL}					160			

Preliminary

Programmable Delay Line/Duty Cycle Controller

Description

The CXB1139Q is an ultra high speed monolithic ECL Delay Line/Duty Cycle Controller IC.

Five binary inputs, S₀ to S₄, program an amount of delay time from input D_I to output Z_d in 23 steps. Binary input code 00001 through 00110 gives delay of 120ps for each increment of the code, and 00111 through 10111 gives delay of 190ps for each step.

A pulse with plus (long) duty cycle is provided at output Z_p, and a pulse with minus (short) duty cycle at output Z_m. The duty cycle is also controlled by the input data.


Features


- Programmable delay time: 775ps to 4700ps
- Programmable duty cycle
- Plus and minus duty cycle outputs
- Fast rise and fall time: 230ps

Pin Names

D _I , \bar{D}_I	Data inputs
D _o , \bar{D}_o	Buffered data outputs
Z _d , \bar{Z}_d	Delayed data outputs
Z _p , \bar{Z}_p	Plus duty cycle outputs
Z _m , \bar{Z}_m	Minus duty cycle outputs
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative power supply

Logic Symbol



Block Diagram**Truth Table**

N	Input					Number of Gate	Output, Zd Typical Delay
	S ₄	S ₃	S ₂	S ₁	S ₀		
0	L	L	L	L	L		Z _d = LOW
1	L	L	L	L	H	2	775 ps
2	L	L	L	H	L	3	915 ps
3	L	L	L	H	H	4	1015 ps
4	L	L	H	L	L	5	1175 ps
5	L	L	H	L	H	6	1305 ps
6	L	L	H	H	L	7	1405 ps
7	L	L	H	H	H	8	1595 ps
8	L	H	L	L	L	10	1795 ps
9	L	H	L	L	H	12	2010 ps
10	L	H	L	H	L	14	2165 ps
11	L	H	L	H	H	16	2385 ps

N	Input					Number of Gate	Output, Zd Typical Delay
	S ₄	S ₃	S ₂	S ₁	S ₀		
12	L	H	H	L	L	18	2580 ps
13	L	H	H	L	H	20	2800 ps
14	L	H	H	H	L	22	2950 ps
15	L	H	H	H	H	24	3165 ps
16	H	L	L	L	L	26	3295 ps
17	H	L	L	L	H	28	3510 ps
18	H	L	L	H	L	30	3665 ps
19	H	L	L	H	H	32	3880 ps
20	H	L	H	L	L	34	4080 ps
21	H	L	H	L	H	36	4295 ps
22	H	L	H	H	L	38	4455 ps
23	H	L	H	H	H	40	4690 ps

Typical delay time is calculated approximately by formula;

$$T_d = (650 + 125N \pm 50) \text{ ps} \pm 7\% \quad (N \leq 6)$$


$$T_d = (1400 + 190(N-6) \pm 90 \text{ ps} \pm 7\%) \quad (7 \leq N \leq 23).$$

DC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_C = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power Supply Current	I_{EE}		-198	-144	-100	mA

AC Characteristics
 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2V$, $T_C = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to \bar{V}_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propogation Delay Time	T_{dLH}	DI	Z_d	$S_0 = HIGH$	620	775	970	ps
	T_{dHL}			$S_1, S_4 = LOW$	610	760	950	
	T_{dLH}			$S_4=S_2=S_1=S_0 = HIGH$	4220	4650	5050	
	T_{dLH}			$S_3 = LOW$	4220	4650	5050	
	T_{oLH}		D_o		350	440	550	
	T_{oHL}				345	430	540	
	T_{pLH}		Z_p	$S_0 = HIGH$	510	640	800	
	T_{pHL}			$S_1, S_4 = LOW$	500	630	785	
	T_{mLH}		Z_m	$S_4=S_2=S_1=S_0 = HIGH$	520	650	810	
	T_{mHL}			$S_3 = LOW$	510	640	800	
Rise Time	T_{TLH}		Z_d, D_o	20% to 80%		230	285	
Fall Time	T_{THL}					195	245	
Minimum pulse width	T_{pw}		Z_m	$S_0 = HIGH$	247	265	285	
Jitter (d)	T_{uc}		Z_d	$S_4=S_2=S_1=S_0 = HIGH$		5	12	
				$S_3 = LOW$				

Timing Diagram

$$T_a = (650 + 125N \pm 50 \text{ ps}) \pm 7\% \quad (N \leq 6)$$

$$T_a = \{1400 + 190(N-6) \pm 90 \text{ ps}\} \pm 7\% \quad (7 \leq N \leq 23)$$

$$D_o(T) = D_I(T - T_0)$$

$$Z_d(T) = D_I(T - T_d)$$

$$Z_p(T) = D_o(T) + Z_d(T)$$

$$Z_m(T) = D_o(T) \cdot Z_d(T)$$




Figure 1. Input Data vs Delay Time




V_{EE} — Power Supply Voltage (V)

Figure 2. Change in Delay Time vs Change in Supply Voltage



Package Data



Chapter 6. Package Data


Package Data	Page
1. 16 pin FQFP	6-3
2. 24 pin FQFP	6-3
3. 32 pin FQFP	6-3

Package Data


Package Outline

Unit : mm


16pin FQFP




24pin FQFP



32pin FQFP





Application Note

Chapter 7. Application Note

Application Note	Page
1. Advantages of the Family Logic	7-3
2. Design Considerations	7-3
Power Supply/Ground Plane	7-3
Circuit Interconnections	7-4
Matched Impedance Termination	7-5
Interface to Other Logic	7-10
3. Thermal Considerations	7-10
4. Simultaneous Switching Noise	7-14

Application Note

1. Advantages of the Family Logic

SPECL Standard Logic Family specifications can be found in both AC and DC parameters under full operating conditions. (supply voltage and operating case temperature range). Input and output interface levels are temperature compensated to facilitate interface with other Family devices or existing ECL100K logic IC's.

The family devices have the same features as common ECL logic IC's. That is:

- Complementary output
- Wired OR capability
- High common mode noise rejection
- Low output impedance
- High current drive capability
- High input impedance
- Low cross talk.

Furthermore, the family have the advantages over the existing ECL families in the following features.

Low Propagation Delay : Family devices have an internal delay time of 50ps and a pin-to-pin transition delay time of 410ps for a simple gate.

Fast edge rate: The rise and the fall time at the output pin are 200ps from 20% to 80% of the waveform. Very high speed transition capability makes the device applicable to data processing at GHz rate. Most ECL logic ICs to date have a limitation in data rate because of the decrease in amplitude at the output waveform.

Complementary Input Capability: Most of the Family devices have differential input pins for high speed signal inputs in clocks or data.

Small time Skew : With very small internal delay time and a careful routing design inside the chip, the time skew at the outputs is very small. For a Fanout buffer CXB1105, the time skew is 50ps at the output.

2. Design Consideration

As family devices have a very fast transition time, a careful design of the circuit board is required for their utilization.

Power Supply/Ground Plane

SPECL Family devices are characterized by the Vcc at ground potential and the VEE at -4.5V.

The devices have very good noise immunity. Any noise induced on the VEE line is applied to the circuit as a common-mode signal which in turn is rejected by the differential operation of the ECL circuit. The differential input stage also provides a good noise immunity even at GHz data rate. Noise induced on the Vcc line, however, is not cancelled out that way. Hence, a good system ground at the Vcc bus line is required for best noise immunity. A circuit board should have two or three level metallizations at least, with wide ground plane to prevent voltage drop between supply and device and to produce a low source inductance.

SPECL devices have two Vcc pins. VccA supplies current to the output transistors and Vcc is connected to the internal circuit ground. The separate Vcc pins reduce cross coupling between individual devices when the outputs are driving heavy loads. A large source impedance in ground bus line produces significant noise when the transition current flows from the ground VccA into the loads. All Vcc pins should be connected to the ground plane as close to the package as possible to reduce inductances.

Although little noise is generated on VEE line because the major switching current does not flow into the line, power supply bypass capacitors are recommended to suppress the switching noise caused by stray capacitance and assymmetric circuit loading.

Power supply with a regulation of 7% or better is recommended.

The -4.5V power supply will result in best circuit speed - power consumption performance. A more negative supply voltage will increase speed and noise margin at a cost of increased power dissipation. A less negative supply voltage will have just the opposite effect. A parallel combination of a $1.0\mu F$ and a $100nF$ capacitor at the entrance to the board, and a $10nF$ low-inductance capacitors such as ceramic chip capacitors between ground and the -4.5V line for each device are recommended.

Circuit Interconnections

The multilayer printed circuit boards offer a number of advantages in the development of very high speed logic cards. Not only multilayer boards achieve a much higher package density, but they also provides the minimized propagation delay time between individual devices owing to a shorter lead length. Moreover, the multilayer circuit boards offer unbroken ground plane to minimize ground plane impedance and permit a precise control of transmission line impedances. In handling a waveform with very fast rise and fall time, it is very important to design the transmission line impedance and to terminate the line with a load which has the same impedance as the line impedance. When the two impedances are unmatched, the waveform will show an overshoot and an undershoot at the rising and falling edge which result in a ringing in the waveform.

In ECL circuits, pull-down resistors are required at the end point of the interconnections because the output stages of the ECL are of the simple open-emitter type. These resistors are not only simple pull-down resistors but also termination resistors with proper matched impedance which terminate the line to prevent reflections on the line, and hence prevent overshoot, undershoot and ringings.

When the wire length of point-to-point wiring is kept short, the matched line termination is not so much important in existing ECL logics. However in very high speed logics such as SPECL, the rise and fall time is very small and the line length permissible without proper termination is very short.

Figure 1 shows an equivalent circuit of the wiring between the output and input of the devices. If a proper termination is not provided at the receiving end point of the line, the wave propagating in the line reflects at the receiving point coming back to sending point, and reflects back again at the sending point. This reflection eventually gives over shoots and undershoots at both points. If the propagation delay time along the line is shorter than the rise and the fall time, the reflection has little effect on the waveform. Be sure that the reflection effect depends on the rise and fall time but not on the frequency or the cycle time of the signal.

Figure 2 shows several ways of connecting pull-down resistors.

Resistor values for the connection in Figure 2(a) may range from 170Ω to 600Ω depending on line impedance. This way is suitable for wiring on a back plane because the line impedance is around 200Ω (refer to the next paragraph).

The best power-speed performance is obtained by pulling down by 50Ω to 150Ω to $-2V$ termination voltage V_{TT} , as shown in Figure 2(b). This way is suitable for strip line transmission or coaxial transmission line in which the line impedance can be determined precisely.




Figure 1. Equivalent Circuit of Interconnection

Figure 2(c) shows a parallel termination scheme where the termination voltage is not available. This way is electrically equivalent to that of Figure 2(b), but it costs an increased power dissipation.

Use of series damping resistor, Figure 2(d), will extend permissible length of unmatched-impedance interconnections with some loss of edge speed. With proper choice of the series damping resistor, line length can be extended to any length, while limiting overshoot and undershoot to a predetermined amount.

Power dissipation in termination resistors and output emitter follower transistor is shown in table 1 for Figure 2(b) and in Table 2 for Figure 2(c), for various termination resistor values.




Figure 2. Pull-down Techniques

Table 1. Termination to V_{TT}

R _T (Ω) to -2V	Power Dissipation (mW)		
	R _T	Output Tr	Total
25	20	36	56
50	10	18	28
75	6.5	12.1	18.6
100	4.9	9.1	14.0
150	3.3	6.1	9.4

One major advantage of ECL over other logic is its capability for driving matched-impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The SPECL emitter follower output transistor can drive a 50Ω transmission line terminated to $-2.0V$ DC. This is equivalent to a load current of $-22mA$ in the HIGH state and $-6mA$ in the LOW state.

Matched Impedance Termination

The line impedance of the wire over a ground plane, as shown in Figure 3, is given by the equation

$$Z_0 = 60 / \sqrt{\epsilon_r \cdot \ln(4h/d)}$$

where ϵ_r is the effective dielectric constant surrounding the wire. The wire over a ground plane is most useful for breadboard layout or/and for back plane wiring. By choosing $d=0.3$ to $0.5mm$, $h=3$ to $6mm$ and $\epsilon_r=1$ (air), Z_0 ranges from 190 to 260Ω . The line impedance will decrease a little with the existence of an insulator of the wire and the board. The termination technique shown in Figure 2(a) may be used in this back plane wiring, with some degradation of the waveform.




Figure 3. Wire Over Ground

Table 2. Parallel Termination to V_{EE}

R _O (Ω)	Resistor (Ω)		Power Dissipation (mW)		
	R ₁	R ₂	R _L	Output Tr	Total
25	45	56	220	36	256
50	90	113	110	18	128
75	135	170	73	12	85
100	180	225	55	9	64
150	270	340	36	6	42

A coaxial cable is one of the ideal transmission lines. The characteristic impedance of the cable is

$$Z_0 = 60 / \sqrt{\epsilon_r} \cdot \ln(D/d)$$

Some common types of coaxial cables have the characteristic impedances of 50, 75 or 125Ω . Figure 4 shows the way of the termination. The propagation delay along the cable depends on the dimension and the dielectric constant of the insulating material used for the cable. Common coaxial cables have a delay time of 5 to 7 ns/m.




Figure 4. Coax Transmission Line

A micro-strip line is also an ideal transmission line because the characteristic line impedance can be determined precisely. Figure 5 shows the cross section of the strip line. Fiber-glass epoxy boards ($\epsilon_r = 4.5 - 5.0$) is the most popular material.

Teflon*¹ board is an excellent material with good frequency characteristics, but it is not so suitable for strip line application because of its low dielectric constant and resulting wide strip line width. Epsilam-10*² has a dielectric constant of 10.2 and may be used for the strip line board.




Figure 5. Micro-strip Line

The characteristic impedance of micro-strip lines for various geometries and insulators is plotted in Figure 7.

Figure 8 shows curves for the characteristic impedance of fiber-glass epoxy board which has the dielectric constant 4.7.

Figures 9 and 10 show curves for the micro-strip capacitance per meter as a function of line width and

insulator thickness. The inductance per meter may be calculated using the formula,

$$L_0 = Z_0^2 C_0$$

where Z_0 =characteristic impedance,
 C_0 =capacitance per meter.

The propagation delay of the line depends only on the dielectric constant and may be calculated by the following formula;

$$tpd = 3.34 \sqrt{0.48 \epsilon_r + 0.67} \text{ (ns/m)}$$

A strip line consisting of a conductive ribbon centered in a dielectric medium between two conductive planes is shown in Figure 6. The characteristic impedance of the line is given by the following formula;

$$Z_0 = 94.15 / \sqrt{\epsilon_r} [W/(h-t) + 0.45 + 1.18t/h] .$$

Figures 11 and 12 show the curves of the characteristic impedance and capacitance per meter of strip line for fiber-glass epoxy board.




Figure 6. Strip Line




Figure 7. Characteristic Impedance vs. Strip Line Width/Dielectric Thickness




Figure 8. Characteristic Impedance vs. Strip Line Width




Figure 9. Capacitance vs. Strip Line Width/Dielectric Thickness




Figure 10. Capacitance vs. Strip Line Width




Figure 11. Characteristic Impedance vs. Strip Line Width




Figure 12. Capacitance vs. Strip Line Width

Interface to Other Logic

To interface to a slower circuit, a circuit with hysteresis (which is known as Schmitt Trigger) may be used to prevent multiple triggering at the rising and falling edge. Figure 13 shows an example of Schmitt Trigger circuit with a hysteresis of 100mV.

Figure 14 shows a way of interfacing to low level signals. As the circuit is AC coupled and self biased, it can be used as the interface circuit to signals that have non-ECL threshold voltage.




Figure 13. Schmitt Trigger Circuit




Figure 14. Low Level Input Amplifier

3. Thermal Consideration

Although SPECL devices are assembled in packages which have good thermal characteristics, appropriate thermal design is required to assure the circuit performance and long-term circuit reliability. Normally, both are affected by die temperature and are improved by keeping the IC junction temperature (T_j) low.

The junction temperature is estimated using formulas:

$$T_j = T_a + (\theta_{jc} + \theta_{ca}) \cdot P_d$$

or

$$T_j = T_a + \theta_{ja} \cdot P_d$$

where

T_j = junction temperature

T_a = ambient temperature

P_d = power dissipation including effects of external load

θ_{jc} = thermal resistance, junction to case

θ_{ca} = thermal resistance, case to ambient

θ_{ja} = thermal resistance, junction to ambient

θ_{jc} is the thermal resistance inherent to the package, and is essentially independent of mount assembly method and air flow. θ_{ca} and θ_{ja} can be varied by the user.

For applications where the case is held at an ambient temperature by mounting on a large or temperature-controlled heat sink, the junction temperature is calculated by the formula:

$$T_j = T_a + \theta_{jc} \cdot P_d$$

Table 3. Thermal Resistance of SPECL Devices

Package	θ_{jc} (°C/W)	θ_{ja} (°C/W)	
		Free air* ¹	On board* ²
16PIN	20.0	329	106
24PIN	17.5	276	102
32PIN	16.0	261	99

* 1 No board assembly

* 2 Still air without heat sink

In Table 3, thermal resistances of SPECL devices are shown, where θ_{jc} is measured both in free air (with no heat-sinking, no board assembly and no air flow) and on a fiber-glass epoxy board (with no heat-sinking and no air flow). On the board, the IC leads are soldered to board conductors and thermal-conductive grease is applied between the IC and the board. θ_{jc} is improved drastically by board assembly.

It is recommended to apply thermal-conductive grease between the IC and the board or to bond the IC to the board by epoxy to reduce the thermal resistance, because the air between the IC and the board is not a good thermal conductor. If thermal-conductive materials are not in use, the air gap between the IC and the board should be made as small as possible. The existence of a conductor beneath the IC, too, improves thermal resistance.

An appropriate heat-sink-fin and air flow are effective for reduction of thermal resistance.

Figure 15 shows an example of the fin and assembly method. As the Flat Packages can be mounted upside down, the Face-Down mounting can be employed with effective heat-sink-fin.

The effect of the fin and air flow is illustrated in figure 16 where the test set-up of thermal resistance measurement is the same as that shown in Figure 15. In the face-down mounting, the thermal resistance is larger than that of normal mounting because the heat can not be removed through the board. With the fin used in face-down mounting, the thermal resistance is almost the same as normal mounting. This result suggests that the thermal resistance can be reduced more effectively with larger heat-sink-fin used in face-down mount.













Figure 15. Mount Assembly Method




**Figure 16. Thermal Resistance vs. Air Flow
(Heat-Sink-Fin is Shown in Figure 15)**




(a) Still-Air



(b) 1.5 m/sec Air Flow



(c) Still-Air, with Fin



(d) 1.5 m/sec Air Flow, with Fin

**Figure 17. Maximum Allowed Power Dissipation vs. Ambient Temperature
(Heat-Sink-Fin is shown in Figure 15)**

4. Simultaneous Switching Noise

Careful attention should be paid to the simultaneous switching noise because of very fast transition time. The following are technics to eliminate simultaneous switching noise.




Figure 18

The current flow into V_{CCA} changes when the output is switching and the amount of change is proportional to the number of simultaneous switching output. The change of V_{CCA} current causes the switching noise at V_{CCA} due to the parasitic inductance and resistance. In this case, the difference output pair does not cause any switching noise because total current flow at V_{CCA} is constant.

Although the current flow at V_{CC} is more stable than V_{CCA} current, if there is common impedance between V_{CCA} and V_{CC} , V_{CC} will be affected by the switching noise in V_{CCA} and this may cause the switching noise in output and V_{BB} . Because the output and V_{BB} use V_{CC} as reference voltage. The switching noise in output and V_{BB} will trigger the mis-operation of IC. In order to decrease the switching noise, there are some techniques described as follows to solve this problem.

- ① To decrease the impedance (Inductance, Resistance) as small as possible in V_{CCA} and common line between V_{CCA} and V_{CC} .
 - The edge portion (fall, rise) at the output contains high frequency component.
 - The impedance of line becomes high at high frequency range because of the inductance which is included in line and skin effect in line.
- ② To insert by-pass capacitor at V_{CCA} .
 - This capacitor can reduce the transient current at V_{CCA} .




Figure 19

- ③ To terminate both differential outputs with the same valued load.
 - Termination of both output keeps the amount of current in V_{CCA} constant.




Figure 20

Component Products Division

Sales Offices:

Site	Address	Phone	Fax
Southwest / Headquarters	10833 Valley View Street Cypress, CA 90630-0016	714/229-4195	714/229-4271
Northwest	655 River Oaks Parkway San Jose, CA 95134	408/432-0190	408/433-0834
Central	3201 Premier Drive #100 Irving, TX 75063	214/550-5200	214/550-5296
North Central	500 Park Blvd. Hamilton Lakes #245 Itasca, IL 60143	312/773-6072	312/773-6068
Northeast	85 Wells Avenue Newton, MA 02159	617/527-4560	617/244-2518

REPRESENTATIVE OFFICES:

Alabama: Intrepid, 205/881-1096	New Hampshire: Betronic, 617/894-8400
Arizona: FP Sales, 602/894-5303	New Jersey: S-J Assoc., 609/866-1234
California: (San Diego) Addem, 619/729-9216 (Los Angeles) Varigon, 714/855-0233 (San Francisco) Brooks, 415/960-3880	New Mexico: FP Sales, 505/345-5553
Colorado: Electrodyne, 303/695-8903	New York: (Metropolitan) S-J Assoc., 516/536-4242 (Upstate) Advanced Components, 315/699-2671 (Cameras Only) Bartlett, 716/248-3550
Connecticut: Betronic, 617/894-8400	North Carolina: Naylor, 919/544-6630
Delaware: Area office, 617/527-4560	North Dakota: High Tech Sales, 612/944-7274
District of Columbia: 617/527-4560	Ohio: (Northern) Giesting, 216/261-9705 (Southern) Giesting, 513/385-1105
Florida: (Southern) Sigma, 305/731-5995 (Northern) Sigma, 813/791-0271	Oklahoma: B-P Sales, 918/744-9964
Georgia: Intrepid, 404/449-8680	Oregon: Vantage, 503/620-3280
Hawaii: Brooks, 415/960-3880	Pennsylvania: (East) S.J. Assoc., 609/866-1234 (West) Giesting, 412/828-3553 (Cameras Only) Bartlett, 215/666-7100
Idaho: Electrodyne, 801/264-8050	Rhode Island: Betronic, 617/894-8400
Illinois: (Northern) Micro-Tex, 312/382-3001 (Southern) Centech, 314/291-4230	South Carolina: Naylor, 704/892-1366
Indiana: Giesting, 317/844-5222	South Dakota: High Tech Sales, 612/944-7274
Iowa: J.R. Sales, 319/393-2232	Texas: (Austin) B-P Sales; 512/346-9186 (Dallas) B-P Sales; 214/234-8438 (Houston) B-P Sales; 713/782-4144
Kansas: Centech, 816/358-8100	Tennessee: Intrepid, 615/639-3491
Kentucky: Giesting, 513/385-1105	Utah: Electrodyne, 801/264-8050
Louisiana: B-P Sales, 214/234-8438	Vermont: Betronic, 617/894-8400
Maine: Betronic, 617/894-8400	Virginia: Area Office, 617/527-4560
Maryland: Area office, 617/527-4560	Washington: Vantage, 206/455-3460
Massachusetts: Betronic, 617/894-8400	West Virginia: Giesting, 513/385-1105
Michigan: Giesting, 313/478-8106	Wisconsin: (Western) High Tech Sales, 612/944-7274 (Eastern) Micro-Tex, 414/542-5352
Minnesota: High Tech Sales, 612/944-7274	Wyoming: Electrodyne, 801/264-8050
Mississippi: Intrepid, 205/881-1096	
Missouri: Centech, Inc., 816/358-8100	
Montana: Electrodyne, 801/264-8050	
Nebraska: J.R. Sales, 319/393-2232	
Nevada: (Northern) Brooks, 415/960-3880 (Southern) FP Sales, 602/966-8470	

DISTRIBUTOR OFFICES:

ALABAMA: Huntsville
ARIZONA: Phoenix
CALIFORNIA: Agoura Hills
Calabasas
El Monte
Fountain Valley
Saratoga
Irvine
Los Angeles
Milpitas
Orange
Sacramento
San Diego
San Diego
San Francisco
COLORADO: Denver
CONNECTICUT: Danbury
Milford
Wallingford
FLORIDA: Deerfield
Ft. Lauderdale
Orlando
Tampa
Winter Park
GEORGIA: Atlanta
Norcross
ILLINOIS: Bensenville
Chicago
INDIANA: Indianapolis
KANSAS: Kansas City
Overland Park
MARYLAND: Columbia
Columbia
Gaithersburg
MASSACHUSETTS: Boston
Burlington
Wilmington
Wilmington
MICHIGAN: Livonia
MINNESOTA: Minneapolis
MISSOURI: St. Louis
NEW JERSEY: Clifton
Fairfield
Mt. Laurel
Marlton
Parsippany
NEW YORK: Binghamton
Farmingdale
Long Island
N. Lindenhurst,
New York
Rochester
Rochester
Smithtown
NORTH CAROLINA: Raleigh
OHIO: Cleveland
Cleveland
Columbus
Dayton
OREGON: Beaverton
Portland
PENNSYLVANIA: Pittsburgh
TEXAS: Austin
Brownsville
Dallas
Dallas
El Paso
Houston
UTAH: Salt Lake City
Salt Lake City
WASHINGTON: Redmond
Seattle
WISCONSIN: Milwaukee

Marshall, 205/881-1490
Marshall, 602/496-0290
Western Micro, 818/707-0377
Milgray, 805/484-4055
Marshall, 818/459-5500
Bell Micro, 714/963-0667
Western Micro, 408/725-1660
Marshall, 714/458-5395
Marshall, 818/407-0101
Bell Micro, 408/434-1150
Western Micro, 714/637-0200
Marshall, 916/635-9700
Marshall, 619/578-9600
Western Micro, 619/453-8430
Marshall, 408/942-4600
Marshall, 303/451-8444
Phase I, 203/791-9042
Milgray, 203/878-5538, 800/922-6911
Marshall, 203/265-3822
Vantage, 305/429-1001
Marshall, 305/977-4880
Marshall, 407/767-8585
Marshall, 813/576-1399
Milgray, 407/647-5747, 800/432-0645
Marshall, 404/923-5750
Milgray, 404/446-9777, 800/241-5523
Milgray, 312/350-0490
Marshall, 312/490-0155
Marshall, 317/297-0483
Marshall, 913/492-3121
Milgray, 913/236-8800
Milgray, 301/621-8169, 800/638-6656
Vantage, 301/720-5100
Marshall, 301/622-1118
Marshall, 617/658-0810
Western Micro, 617/273-2800
Milgray, 617/657-5900
J.V. Electronics, 617/657-6523
Marshall, 313/525-5850
Marshall, 612/559-2211
Marshall, 314/291-4650
Vantage, 201/777-4100
Marshall, 201/882-0320
Marshall, 609/234-9100
Milgray, 609/983-5010, 800/257-7111
Milgray, 201/335-1766
Marshall, 607/798-1611
Milgray, 516/420-9800, 800/MILGRAY
Marshall, 516/273-2424
Phase I, 516/957-4900
Chori, 212/563-3264 (Cameras Only)
Marshall, 716/235-7620
Milgray, 716/235-0830
Vantage, 516/543-2000
Marshall, 919/878-9882
Marshall, 216/248-1788
Milgray, 216/447-1520, 800/321-0006
Marshall, 614/891-7580
Marshall, 513/898-4480
Western Micro, 503/629-2082
Marshall, 503/644-5050
Marshall, 412/963-0441
Marshall, 512/837-1991
Marshall, 512/542-4589
Marshall, 214/233-5200
Milgray, 214/248-1603, 800/441-9078
Marshall, 915/593-0706
Marshall, 713/895-9200
Marshall, 801/485-1551
Milgray, 801/272-4999
Western Micro, 206/881-6737
Marshall, 206/486-5747
Marshall, 414/797-8270

SONY®

Sony Semiconductor

