## SONY

# CXA1082BQ/BS

# Servo Signal Processor for CD Player

## Description

CXA1082BQ/BS is a bipolar IC designed for the servo control of the compact disc player. The only difference from CXA1082AQ/AS is the FZC threshold.

#### **Features**

- Single power supply, 5 V
- Dual power supply, ±5 V
- Low power consumption (165 mW Typ.: ±5 V, 100 mW, 5 V)
- Servo functions same as the CX20108 (focus, tracking, and sled servo)
- · Built-in auto seguencer
- Built-in LPF for spindle servo
- Built-in loop filter and VCO for EFM clock reproduction PLL
- Fewer external parts
- Built-in circuit for preventing sled runaway
- Built-in circuit for disc defects
- Built-in anti-shock circuit
- High-speed access using a linear motor
- Sharing of the serial data bus of the microcomputer with the CX23035 or CXD1135Q
- Compatible in the upword with the CX20108 for microcomputer software
- The peaks of focus search, track jump, and sled kick pulse can be set with external resistors.

#### **Functions**


- · Focus servo control
- Tracking servo control
- Sled servo control
- Spindle servo

LPF, drive amplifier

- EFM clock rèproduction PLL Loop filter, 8.64 MHz VCO
- Auto sequencer Built-in RAM

#### Structure

Bipolar silicon monolithic IC




Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Absolute Maximum Ratings (Ta = 25°C)


<ul> <li>Supply voltage</li> </ul>	Vcc - VEE	12	V
<ul> <li>Operating temperature</li> </ul>	Topr	-20  to  +75	٥C
<ul> <li>Storage temperature</li> </ul>	Tstg	-55 to $+150$	٥C
<ul> <li>Allowable power dissipation</li> </ul>	PD CXA1082E	SQ 833	mW
	CXA1082F	IS 1330	m\//

## **Recommended Operating Conditions**

## **Block Diagram**



## Pin Configuration



## Pin Description

Numbers in ( ) show CXA1082BS

No.	Symbol	Equivalent Circuit	Description
2 (8)	FGD	180 ¥48K 20µA VEE	Connect a capacitor between this pin and pin 3 (9) to reduce the high-frequency gain.
3 (9)	FS3	3 Vcc 46K	The high-frequency gain of the focus servo can be changed by switching FS3 ON or OFF.

No.	Symbol	Equivalent Circuit	Description
4 (10)	FLB	40K W	Time constant external pin for rising low bandwidth of the focus servo.
5 (11) 11 (19) 14 (20) 39 (45)	FEO TAO SLO SPDLO	Усс 11 14 39 100 µА VEE	Focus drive output Tracking drive output Sled drive output Spindle drive output
6 (12)	FE —	6 \$90K \$90K \$2.5µA VEE	Inverse input pin for the focus amplifier.
7 (13)	SRCH	7 Vcc 180 Vcc 50К 3,5µА 11µА VEE	Pin for providing a time constant to generate the focus search waveform.
8 (14)	TGU	Vcc 20 K W W 8 82 K	Pin for providing a time constant to switch the tracking gain of high-frequency.
9 (15)	TG2	9 180 470К ₹ 2µД VEE	Pin for providing a time constant to change the high-frequency tracking gain.

No.	Symbol	Equivalent Circuit	Description
12 (18)	TA —	180 ₹90K 13µA 111µA VEE	Inverse input pin for the tracking amplifier.
13 (19)	SL +	10K 10K W	Non-inverse input pin for the sled amplifier.
15 (21)	SL	180 180 180 180 180 180 VEE	Inverse input pin for the sled amplifier.
16 (22)	SSTOP	7µА Vcc 7µА Vcc Vcc Vcc Vcc Vcc	Pin for detecting a signal for the ON/OFF limit switch of the innermost part of the disc.
17 (23)	FSET	Vcc 17 180 \$15K ₹15K	Pin for setting the peak frequency of the focus, tracking phase compensation and f0 of the CLV LPF.
18 (24)	SENS	180 ₹20K	Pin to output FZC, AS, TZC, SSTOP and BUSY by command from CPU.
20 (26)	C. OUT	20 100K	Track number count signal output

No.	Symbol	Equivalent Circuit	Description
21 (27)  22 (28)  23 (29)  24 (30)  25 (31)  33 (39)	DIRC  XRST  DATA  XLT  CLK  LOCK	21 Vcc 22 15 μΑ 23 W 180 VEE	Pin for one-track jump Contains a 47 k $\Omega$ pull-up resistor. Reset input pin, reset at "L" Serial data input from CPU Latch input from CPU Serial data transfer clock input from CPU Pin for the operation of the sled runaway prevention circuit at "L" Contains a 47 k $\Omega$ pull-up resistor.
27 (33)	BW	2.7 K 4.7 K ₹ VEE	Pin for providing a time constant for the loop filter.
28 (34)	PDI	4.7 K W 100P	Input pin for the CX23035/CXD1135 phase comparator output PDO.
29 (35)	ISET	180 10K W VEE	Current is input, determining the peaks of focus search, track jump, and sled kick.
30 (36)	VCOF	30 10 K	The free-running frequency of VCO is almost proportional to the resistance value between this pin and pin 31 (37).
32 (38)	C864	ADVcc № 180	Output pin of 8.64 MHz VCO.

No.	Symbol	Equivalent Circuit	Description
34 (40)	MDP	Vec 15K 180  34  W 20K  14.5K	Pin for connecting the CX23035/CXD1135 MDP pin.
35 (41)	MON	Vcc 180 35 W 20.5K VEE	Pin for connecting the CX23035/CXD1135 MON pin.
36 (42)	FSW	Vcc 180 36 WV ¥ 220K	Pin for providing an external LPF time constant of the CLV servo error signal.
38 (44)	SPDL —	180 VEE	Inverse input pin for the spindle drive amplifier.
40 (46) 41 (47) 42 (48) 44 (2)	WDCK FOK MIRR DFCT	180 41 42 42 44	Clock input for auto sequence, usually 88.2 kHz is input FOK signal input pin Mirror signal input pin Defect signal input pin for the operation of the defect countermeasure circuit at "H"
45 (3)	ΤE	45 G80K G80K VEE	Input pin for tracking error signals.

No.	Symbol	Equivalent Circuit	Description
46 (4)	TZC	Vcc 7 jiA 180 √5K ₹	Input pin for the zero-cross tracking comparator.
47 (5)	ATSC	Vcc 470K W 470K W 47P VEE 47P	Input pin of the window comparator for ATSC detection.
48 (6)	FE	Vcc 7μ 180 ¥20K VEE	Input pin for focus error signals.

## **Electrical Characteristics**


			,	,												T	`a =	25°	<u> </u>	ΑV	cc, L	V <sub>cc</sub>	= 2.5V AV <sub>EE</sub> , DV <sub>EE</sub>	≈ - 2.9	ōV D	GND=	- 2.5
Test		Test items	Symbol					sw	condi	tions	,	<del>,</del>	,		SD *	В	ias c	ond	ition	s		Test	Description of output waveform	Min.	Тур.	Max.	Unit
No.			,	Sì	S2	S3	S4	S5	S6	S7	S8	S9	S10	SH	30	El	E2	2   1	E3	E4	point	point	and test method		171.	******	J
i	Sup	oply current 1	AICC												00	0	0		0	0		10	Measure after resetting	2, 8	5, 5	8, 2	· mA
2	Sup	oply current 2	Dicc																П			37		10, 8	. 15.0	19, 2	mА
3	Sup	oply current 3	A, DIEE																			19 43		9.8	13, 0	16, 2	mΑ
4	Sup	oply current 4	IDGND														П	İ	П			26		4.8	7.5	10.2	mΑ
5		DC voltage gain	GHO												08			T	$\Box$		48	5	SG = 10 Hz, 200mVp-p	18, 0	21.0	24. 0	dB
6		Feedthrough	Vi-Hor	0	0												$\Box$	$\top$	$\top$				SG=10kHz, 40mVp-p, Gain differ- ence between 08 and 00 of SD			-35	dB
7	77	Max. output voltage 1	VFEOL										0		08		17	$\top$	$\Box$	+-			SG = 0.5VDC	1, 98			٧
8	Focus servo	Max. output voltage 2	VFE02										0		08		П		П	T			SG = -0.5VDC			-1, 98	٧
9	ervo	Max, output voltage 3	VFE03			0							0		08-		$\prod$		П				SG = 0.5VDC	1, 18			٧
10	-	Max. output voltage 4	VFE04			0							0		08			$\dagger$	П	┪			SG = -0.5VDC			-i, 18	٧
11		Search output voltage 1	VSRCIII												02		╁╁	+			•			-0. 64	-0, 55	-0, 36	٧
12		Search output	VSRC112												03				H	+				0.36	0, 55	0.64	٧
13		DC voltage gain	GTEO				0								25	$\top$	H	+	†=†		45	11	SG = 10 Hz, 500mVp-p	11.6	14.6	17, 6	dB
14		Feedthrough	VTEOP				0	Y							13				H				SG=10kHz,100mVp-p,Gain differ- ence between 25 and 20 of SD			~39	dВ
15		Max. output	VTEPI											0	25		$\vdash$	+	$\vdash$	+			SG = -1.5VDC	1, 98			٧
16	Tracking	Max. output voltage 2	VTEP2											0	25		H	$\dagger$	$\forall$	╁			SG = 1.5VDC			-1.98	v
17	ng servo	Max. output	VTEP3								0			0	25	+	H	$\dagger$	H	+	$\Box$		SG = -1.5VDC	1, 18			٧
18	γo	Max. output	VTEP4								0			0	25	+	$\vdash$	+	$  \cdot  $	+			SG = 1.5VDC			-I, 18	٧
19		Jump output voltage I	VJUMPI					-							2C	十		+		-	<b></b> -			-0, 64	-0, 55	-0, 36	٧
20		Jump output	<b>У</b> ЈИМР2	_											28	_	$\vdash$	+	$\forall$	+				0,36	0,55	0,64	v
21		voltage 2 DC voltage gain	GSLO								·				25			+	H	- -	13	14	SG = 1011z	50	56	62	ďΒ
22	(0	Max, output	VSLPI												25			+	H	+	$\Box$		Openloop gain  SG = 0.4VDC	1, 98			v
23	Sled se	voltage 1 Max. output	VSLP2												 25	+	$\vdash$	-			-		SG = -0.4VDC			-1.98	v
24	SETVO	voltage 2 Max. output	VSLP3					_				0	· - · ·		25			+	H	+			SG = 0.4VDC	l, 18		-,	v
		voltage 3		ŀ								Ų			2.5	1	1	1	1		1 1			-,			

Š	
➣	
_	
0	
œ.	
Ñ	
σ.	
Ø.	
\	
_`	
σ,	
•	

Test		Test items	Symbol					sw	condi	itions					*	В	ias co	nditio	ns	Input	Test	Description of output		_		
No.		Test tterns	5,111001	Sı	S2	S3	S4	S5	S6	S7	S8	S9	S10	Sil	SD	El	E2	E3	E4	point	point	waveform and test method	Min.	Тур.	Max.	Unit
25		Max. output voltage 4	VSLP4									0			25	0	0	0	0	13	14	SG = -0.4VDC			-1, 18	v
26	Sled s	Feed through	VSI.OF																		П	SG=10kHz,200mVp-p,Gain difference between 25 and 20 of SD			-34	dB
27	Servo	Kick output voltage 1	VKICKI												22								-0, 75	-0, 6	-0, 45	V
28		Kick output voltage 2	VKICK2												23								0, 45	0, 6	0, 75	V
29		Spindle servo gain	GSPO						0											34	39	SG = 10Hz, 200mVp-p	14	16, 5	19	dB
30	Spi	Max. output voltage' l	VSPP1						0								·			П		SG = 1.0VDC	1.78			v
31	Spindle se	Max. output voltage 2	VSPP2						0										- -			SG = -1.0VDC			-1.78	V -
32	servo	Max. output voltage 3	VSPP3						0	0												SG = 1.0VDC	1, 13		-	v
33		Max. output voltage 4	VSPP4						0	0								$\top$				SG = -1.0VDC			-1, 13	v
34		PLL Reg. output voltage	Vreg																		31	DC voltage	3, 3	3, 5	3, 85	v
35	PLL	Self-running frequency	FVCO														0				32	$V_1 = 0 \text{mV}$	7.4	8,6	9.7	MHz
36	ř-	Frequency deviation !	ΔFı											Í							$\neg \neg$	Frequency deviation from FVCO, V <sub>1</sub> =148mV	7	11	15	%
37		Frequency deviation 2	ΔFe																			V <sub>1</sub> =-148mV	-15	-11	-7	%
38	SENS	low level	VSENS																		18				-1, 98	٧
39	COUT	low level	VCOUT					İ				Ì									20	Ì			-1.98	v
	FZC t	hreshold	VTZC												00		•			48	18		39	50	61	mV
	ATSC value	threshold	VATSCI												10		0		*	47		* Value of E when SENS	-45	-26	-7	mV
	ATSC value	threshold	VATSC2												10	11	$\prod$		•	47		becomes High (=1.1V) by El to E4 varying	7	26	45	љV
	TZC i	hreshold	VTZC						İ						20			*	0	46	_	SG = 0V	-20	0	20	mV
	SSTO!	P threshold	VSSTOP												30	*		0	П	16		7.	-65	-50	-35	мV

## **Electrical Characteristics Test Circuit**


(See the Pin Configuration for CXA1082BS)



#### **Description of Functions**

#### Focus servo system

(See the Pin Configuration for CXA1082BS)



The above is a block diagram of the focus servo system.

When FS3 is switched on, the high frequency gain can be reduced by forming a low frequency time constant through a capacitor connected across pins 2 and 3 and the internal resistor.

The capacitor across the pin 4 and GND has a time constant to raise the low frequency usually playback condition.


The peak frequency of the focus phase compensation is inversely proportional to the resistor connected to pin 17 (about 1.2 kHz when the resistor is 510 k $\Omega$ ).

The focus search peak becomes about  $\pm 1.1$  Vp-p with the above constant. The peak is inversely proportional to the resistor connected across the pins 29 and 30. However, when this resistor is varied, the peaks of track jump and sled kick also vary.

The FZC comparator invert input is set to 2% of the difference between the reference voltage VCC and VC (pin 1):  $2\% \times (VCC - VC)$ .

Note) A resistor of 510 k $\Omega$  is recommended for pin 17.

#### Tracking sled servo system



The above is a block diagram of the tracking sled servo system.

The capacitor across pins 8 and 9 has a time constant to lower the high frequency when TG2 is switched off. The tracking phase compensation peak frequency is inversely proportional to the resistor connected to pin 17 (about 1.2 kHz when the resistor is 510 k $\Omega$ ).

For a tracking jump in the FWD or REV direction, TM3 or TM4 are set to ON. At this time, the peak voltage fed to the tracking coil is determined by the TM3 and TM4 current values and the feedback resistor from pin 12. That is:

Track jump peak voltage = TM3 (TM4) current value x feedback resistor value
The FWD or REV sled kick is done by setting TM5 or TM6 to ON. At this time, the peak voltage added
to the sled motor is determined by the TM5 or TM6 current value and the feedback resistor from pin 15.


Sled jump peak voltage = TM5 (TM6) current value x feedback resistor value Each SW current value is determined by the resistor connected to pins 29 and 31. When the resistor is at about 120  $k\Omega$ ,

TM3 or TM4 is  $\pm$  11  $\mu$ A and TM5 or TM6 is  $\pm$  22  $\mu$ A.

This current value is almost inversely proportional to the resistor, variable within a range of about 5 to 40  $\mu$ A for TM3.

S STOP is the ON/OFF detection signal for the limit SW of the sled motor's innermost circumference.


#### Spindle servo and LPF



The 200 Hz LPF is formed with 0.033  $\mu$ F and 20 k $\Omega$  connected to pin 36 and the secondary LPF is formed with the built-in LPF (fc up to 200 Hz with 510 k $\Omega$  for pin 17), and the carrier component of the CLV servo error signals MDS and MDP is eliminated.

In the CLV-S mode, FSW becomes L and the pin 36 LPF fc lowers, strengthening the filter further. With the pin 17 resistor connected to Vcc, fc does not vary with power supply voltage fluctuations. **Note**) Use the phase compensation instead of MDS when the CX23035 is used.

#### VCO loop filter and 8.64 MHz VCO



The phase compensation output PDO input from pin 28 has its PWM carrier component removed in the loop filter. Then, the V-I conversion is made and the free-running frequency setting current from pin 30 is added to control the VCO frequency. The VCO self-running frequency is almost inversely proportional to the resistor across pins 30 and 31. This resistor is set so that the PLL capture range center matches the 4.3218 MHz at pin 70 of the CXD1135/1130.

#### Commands

The input data to activate this IC consists of 8-bits. It shall be represented as \$XX in two hexadecimal digits. (X denotes 0 to F). Instructions for the CXA1082BQ are classified into 8 types — \$0X to 7X.

1. \$0X [SENSE Pin 18 is "FZC"]

This instruction is related to the focus servo control.

The bit configuration is as follows:

D7	D6	D5	D4	D3	D2	D1	DO
0	0	0	0	FS4	FS3	FS2	FS1

The four switches FS1 to FS4 are related to focusing, and correspond to D0 to D3.

\$00 At FS1 = 0, Pin 7 is charged to  $(22\mu A - 11\mu A) \times 50 \text{ k}\Omega = 0.55 \text{ V}$ . If FS2 = 0, this voltage is not output and the output of Pin 5 remains 0 V.

\$02 From the above state, FS2 only becomes 1 and a negative output is output to Pin 5. This voltage level is stipulated as follows:

(22 
$$\mu$$
A  $-$  11  $\mu$ A) x 50 k $\Omega$  x Resistance value between Pin 5 and Pin 6 .... (1)

\$03 From the above state, FS1 becomes 1 and the current supply of  $+22 \mu A$  is separated. Then, the CR charge/discharge circuit is formed and Pin 7 voltage decreases as time passes, as shown in Fig. 1.



Fig. 1 Voltage of pin 7 as FS1 changes from 0 to 1

The time constant is formed by 50  $k\Omega$  and an external capacitor.

By giving instructions \$02 and \$03 alternately, the focus search voltage is produced (Fig. 2).




Fig. 2 Production of search voltage by \$02 and \$03 (Voltage of Pin 5)

#### 1) Description of FS4

This switch is placed between the focus error input 48 and the focus phase compensation, serving to switch on and off the focus servo.

$$$00 \rightarrow $08$$
Focus off  $\leftarrow$  Focus on

#### 2) Focusing procedure

Assume the polarity as follows:

- a) The lens moves away or toward the disc in searching.
- b) At this time, the output voltage of Pin 5 varies from negative to positive.
- c) Further, the focus S-curve changes as follows:




Fig. 3 S-curve

The focus servo is activated at the operating point of (A) as shown in Fig. 3. Generally, a logical product (AND) with the Focus-OK signal is used to switch on the focus servo in focus searching and to prevent a malfunction while passing the (A) point in Fig. 3.

This IC is designed so FZC (Focus Zero Cross) is output from the Sense Pin 18 as the A point passing signal.

The Focus-OK indicates a signal is in focus (focus is enabled in this case). In summary, the following time chart shows how to obtain the focus.




Fig. 4 Timing Chart of In-Focus

Care should be taken here that \$08 is instructed in the shortest time after FZC changes from H to L.

For this purpose, the (b) sequence required for software is better than (a).




Fig. 5 Bad Sequence and Good Sequence

#### 3) On the Sense Pin 18

What is output to the Sense Pin depends on input data as follows:

FZC is output with \$0X.

AS is output with \$1X.

TZC is output with \$2X.

SSTOP is output with \$3X.

BUSY is output with \$4X.

HIGH-Z is output with \$5X to 7X.

Higher instructions than \$7X are codes for the CXD1135 and several outputs are obtained by connecting to the CXD1135 "SENS" pin.

#### 2. \$1X (SENS Pin 18 is "AS")

This instruction refers to ON/OFF of TG1, TG2 and the break circuit.

The bit configuration is as follows:

D7	D6	D5	D4	.D3	D2	D1	DO
0	0	0	1	ANTI	Break	TG2	TG1
				SHOCK	Circuit		
				ON/OFF	ON/OFF	=	

## TG1, TG2

The purpose of these switches is to switch on or off Up/Normal of the tracking servo gain. The break circuit refers to a mechanism which prevents a volatile actuator servo circuit. After jumps of 100 tracks or 10 tracks, the servo circuit is out of the linear range and the actuator often sets tracks wrong. Using a feature that the RF envelope and the tracking error are out of phase by 180° when the actuator crosses the tracks outwardly and vice versa, unwanted tracking errors are cut to break this undesirable jumping.




Fig. 6 TM7 Movement (Break Circuit)




Fig. 7 External Waveform

## 3. \$2X (SENS Pin 18 is "TZC")

This instruction refers to ON/OFF of the tracking servo and thread servo as well as generation of the jump pulse and speed feeding pulse in accessing.

D7 .	D6	D5	D4	D3	D2	D1	DO J
0	0	1	0	Tracking 00 off 01 Serv 10 F-JU 11 R-JU TM1,TM	MP IMP	•	o ON eed feed eed feed

#### DIRC Pin 21 and 1 Track Jump

Generally, for a 1-track jump, an acceleration pulse is added and a deceleration pulse is given for a specified time from the moment a tracking error passes the 0 point; then the tracking servo is switched on again. For the 100-track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem, but the 1-track jump must be exactly, requiring the above complicated procedure. For a 1-track jump of a CD player, both the acceleration and deceleration take about 300 to 400  $\mu$ s. When software is used to execute this operation, it will be as in the flow chart of Fig. 9, but practically it takes time to transfer data.




Fig. 8 Pulse Waveform and Tracking Error of 1-Track Jump




Fig. 9 1-Track Jump without DIRC 21

Fig. 10 1-Track Jump with DIRC 21

For this IC, the "DIRC" (Direct Control) Pin is provided for simple 1-track jumping. For 1-track jump using DIRC, the following is undertaken (DIRC = normal H).

- (a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
- (b) With TZC ↓ (or TZC ↑), set DIRC to L. (SENS Pin 18 is "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
- (c) Set DIRC to H for a specific time.

  Both the tracking servo and sled servo are switched on automatically.

  As a result, the track jump will be as shown in the flow chart of Fig. 10 and two serial data transfers are saved.

SONY

#### 4. \$3X

This command is for switching the Focus search and Sled kick peak value.

DO, D1 ..... Sled, NORMAL feed, high-speed feed

D2, D3 ..... Focus search peak switching

			Focus search peak		Sled	Sled kick peak		
D7	D6	<b>•</b> D5	D4	D3	D2	D1	D0	Relative value
				(PS3)	(PS2)	(PS1)	(PS0)	,
				0	0	0	0	± 1
0	0	1	1	0	1	0	1	± 2
"	U	1	1	1	0	1	0	± 3
				1	1	1	1	± 4

#### 5. \$4X to \$7X

\$4X to \$7X are for the auto sequencer commands. Refer to the table and timing chart for the auto sequencer.

The auto sequencer automates the troublesome routines of focus pull-in and track jump, eliminating any timing control of the microcomputer that is less than 10 ms and combining with the Q register of the CXD1135, CXD1125, CXD1130 and CX23035.

Auto focus

When a focus is pull-in during the  $\overline{BUSY}$  shifts  $H \to L \to H$ , the \$08 is automatically set in the register. Even when it is out of focus, no auto pull-in is done requiring FOK to be monitored.

Track jump

When the  $\overline{BUSY}$  shifts  $H \to L \to H$  and the track jump is completed, the \$25 is automatically set in the register.

Sequencer malfunctions can be relieved with the \$40 anytime.

#### Others

## 1. Connection of the power supply pin

	Vcc	VEE	VC
±5 V dual power supply	+5V	-5V	0V
5 V single power supply	+ 5V	0V	VC*
	,	* (	CXA1081

#### .

#### 2. FSET pin

The FSET pin determines the characteristic of the high frequency phase compensation of Focus, Tracking servo, and cut-off frequency (fc) of CLV LPF.

#### 3. ISET pin

ISET current = 1.27 V/R


= Focus search current (\$30)

= Tracking kick current

= 1/2 sled kick current (\$30)


- 4. In the tracking amplifier, input is clamped at 1 VBE to prevent over input.
- 5. How to change the FE and TE gains
  - (1) To increase: Pins 5 and 6 , pins 1 and 2 to more than 100 k $\Omega$ .
  - (2) To decrease: Divide the FE and TE resistor of input.
- 6. Tracking servo phase

From TE to TAO the phase is negative. (CXA20108 has a positive phase.)




## **Auto Sequencer Timing Chart**


## 1. 1 track jump




## 2. 10 track jump




## 3. 2N track jump



## 4. M track movement




#### 5. Auto focus




- 6. Notes on use of the auto sequence
  - 1) The horizontal axis of the timing chart is not always proportional to the actual time.
  - Use the auto focus only while the search is down.
     Use the track jump while the focus, tracking, and sled servo are switched on.
  - The auto sequencer does not cover tracking gain up, brake, anti-shock, and focus gain down.
     Separate commands are required.
  - 4) BUSY does not tell the full status of the player. Monitor FOK and GFS, etc. using the microcomputer.
  - 5) When the sequencer hangs up, detect BUSY's max. excess time using the microcomputer and \$40 (CANCEL) to reset to the preceding status.
  - 6) In all modes the auto sequence starts from the first WDCK falling edge right after XLT falls.

#### Parallel Direct Interface


## 1. DIRC




## 2. LOCK (Sled runaway prevention circuit)



## 3. DEFECT (Disc defect countermeasure circuit)



## **CPU Serial Interface Timing Chart**



DVcc - DGND = 4.5 to 5.5V

Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Hold time	tsu	500			ns
Setup time	th	500	·•		ns
Delay time	t <sub>D</sub>	500			ns
Latch pulse width	twL	1000			ns

#### **System Control**

	<del>-</del> .	ADDRESS	DATA				SENS	
	Item	D7D6D5D4	D3	D2	D1	D0	Output	
			FS4	FS3	FS2	FS1		
Focus C	Focus Control		Focus	Gain	Search	Search	FZC	
			ОИ	Down	ON	Up		
Tracking Control		0 0 0 1	Anti	Brake	TG2	TG1	A.S	
Tracking Control		0 0 0 1	Shock	ON	Gain Set *	1	A.S	
Tracking	g Mode	0 0 1 0	Tracking Mode *2		Sled Mode *3		TZC	
			PS4	PS3	PS2	PS1	SSTOP	
Select		0 0 1 1	Focus	Focus	Sled	Sled		
			Search+2	Search+1	Kick+2	Kick+1		
Auto Se	quence *4	0 1 0 0	AS3	AS2	AS1	AS0	BUSY	
	Blind (A, E)/Overflow (C)	0 1 0 1	0.18ms	0.09ms	0.045ms	0.022ms		
*5	Brake (B)	0 1 0 1	0.36ms	0.18ms	0.09ms	0.045ms		
RAM SET	Kick (D)	0 1 1 0	11.6ms	5.8ms	2.9ms	1.45ms	Hi-Z	
9B1	Track Jump (N)	0 1 1 1	64	32	16	8	] •	
	Track Move (M)		128	64	32	16	1	

## Note)\*1. GAIN SET

It is possible to set TG1 and TG2 independently.

When the anti-shock is 1 (00011xxx), invert both TG1 and TG2 when the internal anti-shock is H.

#### \* 2 TRACKING MODE

	1)3	D2
OFF	0	0
ON	0	1
FWD JUMP	l l	0
REV JUMP	1	1

#### \* 3 SLED MODE

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

#### \* 4 AUTO SEQUENCE

	AS3	AS2	ASI	AS0
CANCEL	0	0	0	0
FOCUS ON	0	1	1	1.
1 TRACK JUMP	1	0	0	X
10 TRACK JUMP	1	0	1	X
2N TRACK JUMP	1	1	0	X
M TRACK MOVE	1	1	1	X

X = 0 FORWARD X = 1 REVERSE

- When CANCEL \$40 is sent, the status immediately preceding the auto sequence mode (just before \$4X is sent) is reset.
- The auto sequence mode starts with the first falling of the pin 40 input pulse (WDCK) after the \$4X transfer and the falling of latch pulse.

## \*5 RAM SET

- Values \$1 to \$E (not \$0, \$F) can be set.
- The above set values are ones when WDCK (88.2 kHz) is input to pin 40.
- The RAM is preset when the power is switched on and the internal initial set values are as follows:

ADDRESS	DATA
0 1 0 1	0 1 0 1
0 1 1 0	0 1 1 1
0 1 1 1	1110

• The actual count values are slightly different from the set values.

Α .	set value + 4 to 5	WDCK
B, D, E	set value + 3	WDCK
С	set value + 5	WDCK
N. M	set value + 3	Count out


## Serial Data Truth Table

Serial data	Hexa.	Function
FOCUS CONTROL		FS = 4321
00000000	\$00	0000
10000000	\$01	0001
00000010	\$02	0 0 1 0
00000011	\$03	0 0 1 1
00000100	\$04	0100
0.0000101	\$05	0 1 0 1
00000110	<b>\$</b> 06	0 i 1 0
00000111	\$07	0 1 1 1
00001000	\$08	1000
00001001	\$09	1 0 0 1
00001010	\$0A	1010
00001011	\$0B	1011
00001100	\$0C	1100
00001101	\$0D	1 1 0 1
00001110	\$0E	1 1 1 0
00001111	\$0F	1 1 1 1
TRACKING CONTROL		$AS = 0 \qquad AS = 1$
		TG= 2 1 TG= 2 1
00010000	\$10	0 0 0 0
00010001	\$11	0 1 0 1
00010010	\$12	1 0 1 0
00010011	\$13	1 1 1 1
00010100	\$14	0 0 0 0
00010101	\$15	0 1 0 1
00010110	\$16	10 10
00010111	\$17	1 1 1 1
00011000	\$18	0 0 1 1
00011001	\$19	0 1 1 0
00011010	\$1A	1 0 0 1
00011011	\$1B	1 1 0 0
00011100	\$1C	0 0 1 1
00011101	\$ID	0 1 1 0
00011110	\$1E	1 0 0 1
00011111	\$1F	1 1 0 0


Serial data	Hexa.	Fun	ction	
TRACKING MODE		DIRC=1	DIRC=0	DIRC=1
TIWIORITY WODE		TM = 654321	654321	654321
00100000	\$20	000000	001000	000011
00100001	\$21	000010	001010	000011
00100010	\$22	010000	011000	100001
00100011	\$23	100000	101000	100001
00100100	\$24	000001	000100	000011
00100101	\$25	000011	000110	000011
00100110	\$26	010001	010100	100001
00100111	\$27	100001	100100	100001
00101000	\$28	001000	001000	000011
00101001	\$29	000110	001010	000011
00101010	\$2A	010100	011000	100001
00101011	\$2B	100100	101000	100001
00101100	\$2C	001000	000100	110000
00101101	\$2D	001010	000110	110000
00101110	\$2E	011000	010100	100001
00101111	\$2F	101000	100100	100001

## **Application Circuit**

1. ±5 V dual power supply for CXA1082BQ (48 pin QFP) (See the Pin Configuration for CXA1082BS)





## 2. +5 V single power supply for CXA1082BQ (See the Pin Configuration for CXA1082BS)




# Internal Phase Compensation Standard Circuit Design Data

Mode	Item	Symbol	SW conditions										Bias conditions			ਦ ਕ	D 4	Output waveform and description	NA:	Tun	May	l leit	
			SI	S2	S3	S4	S5	S6	S7	S8	59	SD					input point	oint st	of test methods	Min.	Тур.	Max.	Unit
Focus	1. 2 kHz gain		0	0								08					48	5			21, 5		dВ
	1. 2 kHz phase		0	0								08						П			. 63		deg
	1. 2 kHz gain		0	0								0C									16		dB
	1. 2 kHz phase		0	0								00.									63		deg
Tracking	1. 2 kHz gain					0						25					45	11			13		dB
	1. 2 kHz phase					0						25									-125		deg
	2. 7 kHz gain					0			l "			25									26, 5		dB
	2. 7 kHz phase					0						25									-130		deg
Spindle	100 Hz phase																34	39			-30		deg
	2 kHz gain																				-3, 5		dB
											-												








## Package Outline

Unit: mm

CXA1082BQ

48pin QFP (Plastic) 0.7g




**NOTE: PALLADIUM PLATING** 

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).

**CXA1082BS** 

48pin SDIP (Plastic) 600mil 5.1g



**NOTE: PALLADIUM PLATING** 

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).