## **Digital Filter for CD Player**

#### Description

CXD1244S is a digital filter LSI with 4-times/8-times over sampling rate, developed for compact disc player.

#### **Features**

- Built-in 4-times/8-times sampling digital filter for 2 channels.
- Ripple within 0.00001dB
- Attenuation within -100dB(24.1k).
- · Noise shaping, Attenuator
- · Soft muting, de-emphasis and a wide variety of built-in functions.

#### **Application**


Compact disc player

#### Structure

Silicon gate CMOS IC

# Package Outline

Unit: mm




#### Absolute Maximum Ratings (Ta=25°C)

Supply voltage	VDD	-0.5	to	+6.5	٧	
<ul> <li>Input voltage</li> </ul>	Vı	-0.5	to	Voo +0.5	V	
Storage temperature	Tstg	~55	to	+150	°C	
Allowable power dissipation	Po		500	)	mW	(Ta=60°C)


#### **Recommended Operating Conditions**

<ul> <li>Supply voltage</li> </ul>	VDD	4.75	to	5.25	V
Operating temperature	Topr	-10	to	+60	°C
OSC frequency	fx	12.0	to	18.5	MHz

#### **Block Diagram**



#### Pin Configuration (Top View)





### Pin Description

No.	Symbol	I/O	Description
1	GND	_	
2	TEST1	ı	Test pin (Normally fixed to "L" level)
3	ATT	ı	Attenuate data input
4	SHIFT	ı	Attenuate data shift clock input
5	LATCH	ı	Attenuate data latch clock input
6	SOFT	1	Soft muting ON/OFF active at "H".
7	INIT	1	Synchronous again with the rising edge of this signal.
8	NC		
9	XIN	1	Master CLK input (f=384 Fs)
10, 11	VDD	_	Supply (+5V)
12	вск	ŀ	BCK input
13	DATA	ı	Serial data input (2's complement)
14	LRCK	1	LRCK input
15	DPOL	ı	Output data polarity "L": non inversion "H": inversion.
16	INAF	0	When I/O sync is missed "H" is output.
17	LFS	ı	4Fs mode ON/OFF available at "H" only during I2S.
18	SONY/I2S	1	Output format specified at "L": Sony, at "H": I2S
19	NC	I	
20 to 22	TEST 2 to 4	ı	Test pin (Normally fixed to 'L' level)
23	MUTE	l	Turns output to 0 or offset value. Active at 'H'.
24	DPOL	1	Offset polarity 'L': (-) 'H': (+)
25	OFST	ı	Offset ON/OFF Active at 'H'
26	OUT16/18	ı	Output data word length specified at 'L': 16 bit at 'H': 18 bit
27	LE/WS	0	LE output (Sony format)/WS output (I2S format)
28	LRCKO	0	LRCKO output
29	DATAR	0	Rch serial data output (2's complement)
30, 31	GND	_	
32	DATAL	0	Lch serial data output (2's complement)
33	вско	0	BCKO output
34	APT/WS	0	APT output (Sony format)/WS output (I2S format)
35	NS	ı	Noise shaping ON/OFF Active at 'H'
36	EMP	1	Deemphasis ON/OFF Active at 'H'
37 to 40	TEST 5 to 8	I	Test pin (Normally fixed to 'L' level)

## Electrical Characteristics DC characteristics

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
'H' input voltage (Except Shift, Latch)	Vн		0.76 VDD			٧
'H' input voltage (Shift, Latch)						
'L' input voltage (Except Shift, Latch)	ViL				0.24 V <sub>DD</sub>	٧
'L' input voltage (Shift, Latch)						
Input leak voltage	lu-				±5	μА
'H' output voltage	Vон	lo=-2mA	VDD-0.5			٧
'L' output voltage	Vol	lo= 2mA			0.4	٧


#### **AC** characteristics

Item	Symbol	Conditions	Min.	Тур.	Min.	Unit
OSC frequency	Fx		12.0	16.9	18.5	MHz
Input BCK frequency	FBCX				2.31	MHz
Input BCK pulse width	twiB	Defined at Duty	40*	50	60	%
Input data set up time	tios		20			ns
Input data hold time	tion		20			ns
Input LRCK set up time	tiLAS		50			ns
Input LRCK hold time	tilah		50			ns
Output BCK pulse width	twos	Fx=16.9MHz	40			ns
Output data set up time	tops	Sony output mode 8Fs. BCK24	25	-,		ns
Output data hold time	tорн	CL=50pF	25			ns
Output BCK pulse width	twos	Fx=16.9MHz	60			ns
Output data set up time	tops	l <sup>2</sup> S output mode 8Fs.	35			ns
Output data hold time	todh	CL=50pF	35			ns
Output BCK pulse width	twos	Fx=18.5MHz	40			ns
Output data set up time	tops	Sony output mode 8Fs. BCK24	20			ns
Output data hold time	topн	CL=50pF	20			ns
Output BCK pulse width	twoB	Fx=16.9MHz	60			ns
Output data set up time	tops	I <sup>2</sup> S output mode 8Fs.	32			ns
Output data hold time	todh	CL=50pF	32			ns
Output signal Rise/Fall time	tR, tF	CL=50pF			30	ns


Note) Duty defined at 1/2 VDD, see the Timing Chart.


### **Timing Chart**

• Input



• Output





ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
Shift pulse width	Twisf		600			ns
ATT set up time	Tias		300			ns
ATT hold time	Тіан		600			ns
Latch pulse width	TWILA		400		-	ns
Latch set up time	TILAS		500			ns

Schmitt input characteristics (SHIFT, LATCH)


	Min.	Тур.	Max.	Unit
Vt₊	0.54×V <sub>DO</sub>	3.0	0.76×Voo	٧
V <sub>T</sub> .	0.24×Vpp	2.0	0.43×Voo	٧
HYST	0.52	1.0		V



#### **Functions**

#### Conceptual block diagram

An outline block diagram of this LSI is shown below.




#### 1. Noise shaping

For respective outputs FIR 1 to 3, IIR, SOFT/ATT figures are usually rounded off. However, by turning NS to "H" noise shaping can be applied.

NS register is cleared when INIT is at "L" or NS at "L".

#### 2. Soft muting

By turning SOFT to "H"/"L", data can be smoothly muted or demuted.



#### 3. Digital attenuator

Can attenuate output data by means of transfer data from an external microcomputer.

#### 1) Command and Audio output

Attenuate data is in 12 bit and can be set in 1024 steps.

The relationship between command and output is shown in the chart below.

Attenuate data	Audio output
400 (H)	0 dB
3FF (H) 3FE (H) : 001 (H)	-0.0085 dB -0.017 dB :: -60.206 dB
000 (H)	

The attenuate value from 001 (H) to 3FF (H) can be obtained through the following formula.

$$ATT=20log \left[ \begin{array}{c} Input \ data \\ \hline 1024 \end{array} \right] dB$$

Example: Attenuate data for 3FA (H)

ATT=20log 
$$\left[\begin{array}{c} 1018 \\ \hline 1024 \end{array}\right]$$
 dB=-0.051 dB

#### 2) Attenuator operation

Suppose that there are pieces of attenuator data ATT1, ATT2 and ATT3 and that ATT1>ATT3> ATT2 and that the place of attenuator data ATT1 is transferred first and ATT2 transferred next. If ATT2 is transferred before. The value of ATT2 is reached (during the state of A in Fig.1), the attenuation directly approaches the value of ATT2. If ATT3 is transferred before the value of ATT2 is reached (during the state of B or C in Fig.1), the attenuation is carried on from the value at the time (B or C) to approach the value of ATT3. Transition from one piece of attenuator data to another is the same as in the case of softmuting.






Fig.1 Transition from one attenuator value to another

#### 3) Input data timing

Attenuate function can be activated by means of ATT, Shift and Latch. Transfer format is indicated as follows.



- (1) ATT data is a 12 bit word length and LSB first transfer ATT data is available 000(H) to 400(H).
- (2) When Latch is at "L", ATT cannot be transferred.
- (3) With INIT at f, 400 (H) is set as ATT data.



- The transition from ATT1 to ATT2 takes place in soft muting operation.
- During attenuate operation SOFT is set to either ON or OFF, it turns back to the original ATT data.
- When ATT data =400 (H) Noise shaping is not applied regardless of NS ON or OFF.
   When ATT data =400 (H) Noise shaping is applied regardless of NS ON or OFF.

#### 4. Digital deemphasis

By turning EMP to "H", deemphasis can be applied by means of IIR filter. Time constant of de-emphasis are  $\tau_1$ =50 $\mu$ s and  $\tau_2$ =15 $\mu$ s at fs=44.1kHz.

#### 5. Offset

Offset can be applied to the output data by means of OFST and OPOL. Pos/Neg selection of the offset value is possible as indicated in the following chart.

OFST	OPOL	OUT 16/18	Offset value
L	×	·L	0000 (H)
ļ L	×	Н	00000 (H)
Н	Н	L'	02AA (H)
Н	H	Н	02AA8 (H)
Н	l L	L	FD55 (H)
Н	L	Н	FD554 (H)

#### 6. Muting

By turning MUTE to "H" or INIT to "L", the output can be muted. Then, the offset value set at the offset is output. When INIT is at "L", 0 data is input to this LS!.

#### 7. Data polarity

Inversion and non inversion of the output data can be selected by means of DPOL. When DPOL is at "H", non inversion. when DPOL is at "L", inversion.

#### 8. I/O synchronizing circuit

#### 1) Principle

A window featuring 10 internal system clocks (XIN/2) is set. The sync circuit observes whether the rising edge (LRCK f) of LRCK that is input, has entered the window or not. When the power supply is turned on, should LRCK f be out of the window the sync circuit stops the internal processing in timing with the center of the window. Synchronously with the appearance of the next LRCK f the processing is started. Through this operation synchronization between the exterior system and this LSI is established.

#### 2) Resynchronization by means of INIT

Even when LRCK is inside the window but located close to one of the 2 edges of the window, the sync may miss with the mingling of external noise or other Re sync operation. To this effect it is necessary to apply resync, without fault, after supply is turned on. ReSync operation is executed with the INIT itming. Sync. circuit is initialized and LRCK is located in the center of the window.

Moreover, when the sync falls out of the window, INAF output turns to "H" level.

#### 3) Non synchronous MUTE

When INAF is at H, 0 data is output regardless of offset ON/OFF.

#### 9. Output format

The output format of this LSI can be selected as shown in the chart below.

	88	4Fs	
	SONY	l²S	l²S
(Control pin) SONY/I2S LEFS OUT16/18	'L' no effect At will	'H' 'L' no effect	← :H' ←
(Output pin) LRCKO BCKO DATAL DATAR APT/WS LE/WS	8LRCK 24BCK DATAL DATAR APT LE	4LRCK 16BCK Staggered DATA WS	← MIX data 'L' ←

#### 10. I/O signal latch timing

1) Input


DPOL, SOFT, MUTE, OFST, OPOL, INIT, SONY/I2S, LFS, OUT16/18, NS, EMP The above indicated input signals are latched by means of internal clocks equivalent to LRCK.

2) Output

LRCKO, DATAL, DATAR, APT.WS, LE/WS

The above indicated output signals are latched by means of internal clocks equivalent to BCKO.

I/O Timing Chart





#### Filter characteristics (for 4Fs)

#### Filter characteristics (for 8Fs)

